ExecStartTime: 1721110218
Domain of the design: Unit Level Test
RegID: 23
timeout: 90
Device: GEMINI_COMPACT_22x4
Strategy: delay
INFO: Created design: GJC19. Project type: rtl
INFO: Target device: GEMINI_COMPACT_22x4
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/.././rtl/GJC19.v
INFO: Adding constraint file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/../pin_constraints.pin
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: GJC19
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/analysis/GJC19_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/analysis/GJC19_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 d2189b06a, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/analysis/GJC19_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FCLK_BUF'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/.././rtl/GJC19.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/.././rtl/GJC19.v' to AST representation.
Generating RTLIL representation for module `\GJC19'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top GJC19' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \GJC19

3.2. Analyzing design hierarchy..
Top module:  \GJC19
Removed 0 unused modules.
Mapping positional arguments of cell GJC19.data_buf (I_BUF).
Mapping positional arguments of cell GJC19.clock_buffer (CLK_BUF).
Mapping positional arguments of cell GJC19.obuf5_ (O_BUF).
Mapping positional arguments of cell GJC19.obuf4_ (O_BUF).
Mapping positional arguments of cell GJC19.obuf3_ (O_BUF).
Mapping positional arguments of cell GJC19.obuf2_ (O_BUF).
Mapping positional arguments of cell GJC19.obuf1_ (O_BUF).
Mapping positional arguments of cell GJC19.obuf0_ (O_BUF).
Mapping positional arguments of cell GJC19.obuf00_ (O_BUF).
Mapping positional arguments of cell GJC19.buf3_ (I_BUF).
Mapping positional arguments of cell GJC19.buf2_ (I_BUF).
Mapping positional arguments of cell GJC19.buf1_ (I_BUF).
Mapping positional arguments of cell GJC19.buf0_ (I_BUF).

Dumping file hier_info.json ...
 Process module "CLK_BUF"
 Process module "I_BUF"
 Process module "I_DELAY"
 Process module "O_BUF"
Dumping file port_info.json ...

End of script. Logfile hash: d9ccb9f944, CPU: user 0.04s system 0.01s, MEM: 15.87 MB peak
Yosys 0.38 (git sha1 d2189b06a, gcc 11.2.1 -fPIC -Os)
Time spent: 94% 4x read_verilog (0 sec), 4% 1x analyze (0 sec), ...
INFO: ANL: Design GJC19 is analyzed
INFO: ANL: Top Modules: GJC19

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: GJC19
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/yosys -s GJC19.ys -l GJC19_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/yosys -s GJC19.ys -l GJC19_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 d2189b06a, gcc 11.2.1 -fPIC -Os)


-- Executing script file `GJC19.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FCLK_BUF'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/.././rtl/GJC19.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/.././rtl/GJC19.v' to AST representation.
Generating RTLIL representation for module `\GJC19'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \GJC19

3.2. Analyzing design hierarchy..
Top module:  \GJC19
Removed 0 unused modules.
Mapping positional arguments of cell GJC19.data_buf (I_BUF).
Mapping positional arguments of cell GJC19.clock_buffer (CLK_BUF).
Mapping positional arguments of cell GJC19.obuf5_ (O_BUF).
Mapping positional arguments of cell GJC19.obuf4_ (O_BUF).
Mapping positional arguments of cell GJC19.obuf3_ (O_BUF).
Mapping positional arguments of cell GJC19.obuf2_ (O_BUF).
Mapping positional arguments of cell GJC19.obuf1_ (O_BUF).
Mapping positional arguments of cell GJC19.obuf0_ (O_BUF).
Mapping positional arguments of cell GJC19.obuf00_ (O_BUF).
Mapping positional arguments of cell GJC19.buf3_ (I_BUF).
Mapping positional arguments of cell GJC19.buf2_ (I_BUF).
Mapping positional arguments of cell GJC19.buf1_ (I_BUF).
Mapping positional arguments of cell GJC19.buf0_ (I_BUF).

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-339.10.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \GJC19

4.17.2. Analyzing design hierarchy..
Top module:  \GJC19
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.19. Executing FLATTEN pass (flatten design).

# -------------------- 
#  Design entry stats  
# -------------------- 

4.20. Printing statistics.

=== GJC19 ===

   Number of wires:                 27
   Number of wire bits:             47
   Number of public wires:          22
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $not                            5
     CLK_BUF                         1
     I_BUF                           5
     I_DELAY                         1
     O_BUF                           7

4.21. Executing SPLITNETS pass (splitting up multi-bit signals).

4.22. Executing DEMUXMAP pass.

4.23. Executing FLATTEN pass (flatten design).

4.24. Executing DEMUXMAP pass.

4.25. Executing TRIBUF pass.
Warning: Ignored -no_iobuf because -keep_tribuf is used.

4.26. Executing DEMINOUT pass (demote inout ports to input or output).

4.27. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

4.29. Executing CHECK pass (checking for obvious problems).
Checking module GJC19...
Found and reported 0 problems.

4.30. Printing statistics.

=== GJC19 ===

   Number of wires:                 22
   Number of wire bits:             37
   Number of public wires:          22
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $not                            5
     CLK_BUF                         1
     I_BUF                           5
     I_DELAY                         1
     O_BUF                           7

4.31. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.32. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.33. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.34. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.35. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.36. Executing OPT_SHARE pass.

4.37. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

4.40. Executing FSM pass (extract and optimize FSM).

4.40.1. Executing FSM_DETECT pass (finding FSMs in design).

4.40.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.40.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.40.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.40.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.40.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.40.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.40.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.41. Executing WREDUCE pass (reducing word size of cells).

4.42. Executing PEEPOPT pass (run peephole optimizers).

4.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.46. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.47. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.48. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.49. Executing OPT_SHARE pass.

4.50. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.51. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.52. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

4.53. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.55. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.56. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.57. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.58. Executing OPT_SHARE pass.

4.59. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.60. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.61. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

4.62. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.63. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.64. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.65. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.66. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.67. Executing OPT_SHARE pass.

4.68. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.69. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.70. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.71. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

4.72. Executing WREDUCE pass (reducing word size of cells).

4.73. Executing PEEPOPT pass (run peephole optimizers).

4.74. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.75. Executing DEMUXMAP pass.

4.76. Executing SPLITNETS pass (splitting up multi-bit signals).

4.77. Printing statistics.

=== GJC19 ===

   Number of wires:                 22
   Number of wire bits:             37
   Number of public wires:          22
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $not                            5
     CLK_BUF                         1
     I_BUF                           5
     I_DELAY                         1
     O_BUF                           7

4.78. Executing RS_DSP_MULTADD pass.

4.79. Executing WREDUCE pass (reducing word size of cells).

4.80. Executing RS_DSP_MACC pass.

4.81. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.82. Executing TECHMAP pass (map to technology primitives).

4.82.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.82.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.83. Printing statistics.

=== GJC19 ===

   Number of wires:                 22
   Number of wire bits:             37
   Number of public wires:          22
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $not                            5
     CLK_BUF                         1
     I_BUF                           5
     I_DELAY                         1
     O_BUF                           7

4.84. Executing TECHMAP pass (map to technology primitives).

4.84.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.84.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.85. Printing statistics.

=== GJC19 ===

   Number of wires:                 22
   Number of wire bits:             37
   Number of public wires:          22
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $not                            5
     CLK_BUF                         1
     I_BUF                           5
     I_DELAY                         1
     O_BUF                           7

4.86. Executing TECHMAP pass (map to technology primitives).

4.86.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.86.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.87. Executing TECHMAP pass (map to technology primitives).

4.87.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.87.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.88. Executing TECHMAP pass (map to technology primitives).

4.88.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.88.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.89. Executing RS_DSP_SIMD pass.

4.90. Executing TECHMAP pass (map to technology primitives).

4.90.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.90.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.91. Executing TECHMAP pass (map to technology primitives).

4.91.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.91.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.92. Executing rs_pack_dsp_regs pass.

4.93. Executing RS_DSP_IO_REGS pass.

4.94. Executing TECHMAP pass (map to technology primitives).

4.94.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.95. Executing TECHMAP pass (map to technology primitives).

4.95.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.95.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.96. Printing statistics.

=== GJC19 ===

   Number of wires:                 22
   Number of wire bits:             37
   Number of public wires:          22
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $not                            5
     CLK_BUF                         1
     I_BUF                           5
     I_DELAY                         1
     O_BUF                           7

4.97. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module GJC19:
  created 0 $alu and 0 $macc cells.

4.98. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.99. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.100. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.101. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.102. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.103. Executing OPT_SHARE pass.

4.104. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.105. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.106. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

4.107. Printing statistics.

=== GJC19 ===

   Number of wires:                 22
   Number of wire bits:             37
   Number of public wires:          22
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $not                            5
     CLK_BUF                         1
     I_BUF                           5
     I_DELAY                         1
     O_BUF                           7

4.108. Executing MEMORY pass.

4.108.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.108.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.108.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.108.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.108.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.108.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.108.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.108.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.108.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.108.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.109. Printing statistics.

=== GJC19 ===

   Number of wires:                 22
   Number of wire bits:             37
   Number of public wires:          22
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $not                            5
     CLK_BUF                         1
     I_BUF                           5
     I_DELAY                         1
     O_BUF                           7

4.110. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.111. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.112. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.113. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.114. Executing Rs_BRAM_Split pass.

4.115. Executing TECHMAP pass (map to technology primitives).

4.115.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.115.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.116. Executing TECHMAP pass (map to technology primitives).

4.116.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.116.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.117. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.118. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.119. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.120. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.121. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.122. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.123. Executing OPT_SHARE pass.

4.124. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.125. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.126. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

4.127. Executing PMUXTREE pass.

4.128. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.129. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.130. Executing TECHMAP pass (map to technology primitives).

4.130.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.130.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.130.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
No more expansions possible.
<suppressed ~78 debug messages>

4.131. Printing statistics.

=== GJC19 ===

   Number of wires:                 22
   Number of wire bits:             37
   Number of public wires:          22
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $_NOT_                         10
     CLK_BUF                         1
     I_BUF                           5
     I_DELAY                         1
     O_BUF                           7

4.132. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.133. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.134. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.135. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.136. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.137. Executing OPT_SHARE pass.

4.138. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.139. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.140. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

4.141. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.142. Executing TECHMAP pass (map to technology primitives).

4.142.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.142.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.143. Printing statistics.

=== GJC19 ===

   Number of wires:                 22
   Number of wire bits:             37
   Number of public wires:          22
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $_NOT_                         10
     CLK_BUF                         1
     I_BUF                           5
     I_DELAY                         1
     O_BUF                           7

4.144. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.145. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.146. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.147. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.148. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.149. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.150. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.151. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

4.152. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.153. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.154. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.155. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.156. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.157. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.158. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.159. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

4.160. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.161. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.162. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.163. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.164. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.165. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.166. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.167. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.168. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

4.169. Printing statistics.

=== GJC19 ===

   Number of wires:                 22
   Number of wire bits:             37
   Number of public wires:          22
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $_NOT_                         10
     CLK_BUF                         1
     I_BUF                           5
     I_DELAY                         1
     O_BUF                           7

   Number of Generic REGs:          0

ABC-DFF iteration : 1

4.170. Executing ABC pass (technology mapping using ABC).

4.170.1. Summary of detected clock domains:
  24 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.170.2. Extracting gate netlist of module `\GJC19' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 10 outputs (dfl=1).

4.170.2.1. Executing ABC.
[Time = 0.05 sec.]

4.171. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.172. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.173. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.174. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.175. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.176. Executing OPT_SHARE pass.

4.177. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.178. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..
Removed 0 unused cells and 20 unused wires.
<suppressed ~1 debug messages>

4.179. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.180. Executing ABC pass (technology mapping using ABC).

4.180.1. Summary of detected clock domains:
  24 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.180.2. Extracting gate netlist of module `\GJC19' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 10 outputs (dfl=1).

4.180.2.1. Executing ABC.
[Time = 0.05 sec.]

4.181. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.182. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.183. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.184. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.185. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.186. Executing OPT_SHARE pass.

4.187. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.188. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..
Removed 0 unused cells and 20 unused wires.
<suppressed ~1 debug messages>

4.189. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.190. Executing ABC pass (technology mapping using ABC).

4.190.1. Summary of detected clock domains:
  24 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.190.2. Extracting gate netlist of module `\GJC19' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 10 outputs (dfl=2).

4.190.2.1. Executing ABC.
[Time = 0.06 sec.]

4.191. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.192. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.193. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.194. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.195. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.196. Executing OPT_SHARE pass.

4.197. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.198. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..
Removed 0 unused cells and 20 unused wires.
<suppressed ~1 debug messages>

4.199. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.200. Executing ABC pass (technology mapping using ABC).

4.200.1. Summary of detected clock domains:
  24 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.200.2. Extracting gate netlist of module `\GJC19' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 10 outputs (dfl=2).

4.200.2.1. Executing ABC.
[Time = 0.05 sec.]

4.201. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.202. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.203. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.204. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.205. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.206. Executing OPT_SHARE pass.

4.207. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.208. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..
Removed 0 unused cells and 20 unused wires.
<suppressed ~1 debug messages>

4.209. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1
select with DFL2 synthesis (thresh-logic=0.920000, thresh_dff=0.980000)

4.210. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.211. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.212. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.213. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.214. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.215. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.216. Executing OPT_SHARE pass.

4.217. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.218. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.219. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

4.220. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.221. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.222. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.223. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.224. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.225. Executing OPT_SHARE pass.

4.226. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.227. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.228. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

4.229. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.230. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.231. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.232. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.233. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.234. Executing OPT_SHARE pass.

4.235. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.236. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.237. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.238. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

4.239. Executing BMUXMAP pass.

4.240. Executing DEMUXMAP pass.

4.241. Executing SPLITNETS pass (splitting up multi-bit signals).

4.242. Executing ABC pass (technology mapping using ABC).

4.242.1. Extracting gate netlist of module `\GJC19' to `<abc-temp-dir>/input.blif'..
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 10 outputs (dfl=1).

4.242.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs =  10  #Luts =    10  Max Lvl =   0  Avg Lvl =   0.00  [   0.08 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  10  #Luts =    10  Max Lvl =   0  Avg Lvl =   0.00  [   0.07 sec. at Pass 1]{initMapFlow}[3]
DE:   #PIs =  10  #Luts =    10  Max Lvl =   0  Avg Lvl =   0.00  [   0.09 sec. at Pass 2]{map}[9]
DE:   #PIs =  10  #Luts =    10  Max Lvl =   0  Avg Lvl =   0.00  [   0.15 sec. at Pass 3]{postMap}[18]
DE:   #PIs =  10  #Luts =    10  Max Lvl =   0  Avg Lvl =   0.00  [   0.29 sec. at Pass 4]{map}[54]
DE:   #PIs =  10  #Luts =    10  Max Lvl =   0  Avg Lvl =   0.00  [   0.72 sec. at Pass 5]{postMap}[100]
DE:   #PIs =  10  #Luts =    10  Max Lvl =   0  Avg Lvl =   0.00  [   0.75 sec. at Pass 6]{pushMap}[100]
DE:   #PIs =  10  #Luts =    10  Max Lvl =   0  Avg Lvl =   0.00  [   0.73 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =  10  #Luts =    10  Max Lvl =   0  Avg Lvl =   0.00  [   0.71 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =  10  #Luts =    10  Max Lvl =   0  Avg Lvl =   0.00  [   0.73 sec. at Pass 8]{finalMap}[100]
DE:   
DE:   total time =    4.42 sec.
[Time = 6.49 sec.]

4.243. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.244. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.245. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.246. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.247. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.248. Executing OPT_SHARE pass.

4.249. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.250. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..
Removed 0 unused cells and 20 unused wires.
<suppressed ~1 debug messages>

4.251. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

4.252. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.253. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.254. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.255. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.256. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.257. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.258. Executing OPT_SHARE pass.

4.259. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.260. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.261. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

4.262. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.263. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.264. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.265. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.266. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.267. Executing OPT_SHARE pass.

4.268. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.269. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.270. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.271. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

4.272. Printing statistics.

=== GJC19 ===

   Number of wires:                 22
   Number of wire bits:             37
   Number of public wires:          22
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $lut                           10
     CLK_BUF                         1
     I_BUF                           5
     I_DELAY                         1
     O_BUF                           7

4.273. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.274. Executing RS_DFFSR_CONV pass.

4.275. Printing statistics.

=== GJC19 ===

   Number of wires:                 22
   Number of wire bits:             37
   Number of public wires:          22
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $lut                           10
     CLK_BUF                         1
     I_BUF                           5
     I_DELAY                         1
     O_BUF                           7

4.276. Executing TECHMAP pass (map to technology primitives).

4.276.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.276.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.276.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
No more expansions possible.
<suppressed ~132 debug messages>

4.277. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.278. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.279. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.280. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.281. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.282. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

4.283. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.284. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.285. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.286. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.287. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.288. Executing OPT_SHARE pass.

4.289. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.290. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.291. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

4.292. Executing TECHMAP pass (map to technology primitives).

4.292.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.292.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.293. Executing ABC pass (technology mapping using ABC).

4.293.1. Extracting gate netlist of module `\GJC19' to `<abc-temp-dir>/input.blif'..
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 10 outputs (dfl=1).

4.293.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs =  10  #Luts =    10  Max Lvl =   0  Avg Lvl =   0.00  [   0.07 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  10  #Luts =    10  Max Lvl =   0  Avg Lvl =   0.00  [   0.08 sec. at Pass 1]{initMapFlow}[3]
DE:   #PIs =  10  #Luts =    10  Max Lvl =   0  Avg Lvl =   0.00  [   0.09 sec. at Pass 2]{map}[9]
DE:   #PIs =  10  #Luts =    10  Max Lvl =   0  Avg Lvl =   0.00  [   0.15 sec. at Pass 3]{postMap}[18]
DE:   #PIs =  10  #Luts =    10  Max Lvl =   0  Avg Lvl =   0.00  [   0.27 sec. at Pass 4]{map}[54]
DE:   #PIs =  10  #Luts =    10  Max Lvl =   0  Avg Lvl =   0.00  [   0.71 sec. at Pass 5]{postMap}[100]
DE:   #PIs =  10  #Luts =    10  Max Lvl =   0  Avg Lvl =   0.00  [   0.69 sec. at Pass 6]{pushMap}[100]
DE:   #PIs =  10  #Luts =    10  Max Lvl =   0  Avg Lvl =   0.00  [   0.72 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =  10  #Luts =    10  Max Lvl =   0  Avg Lvl =   0.00  [   0.71 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =  10  #Luts =    10  Max Lvl =   0  Avg Lvl =   0.00  [   0.73 sec. at Pass 8]{finalMap}[100]
DE:   
DE:   total time =    4.35 sec.
[Time = 6.43 sec.]

4.294. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.295. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.296. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.297. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.298. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.299. Executing OPT_SHARE pass.

4.300. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.301. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..
Removed 0 unused cells and 20 unused wires.
<suppressed ~1 debug messages>

4.302. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

4.303. Executing HIERARCHY pass (managing design hierarchy).

4.303.1. Analyzing design hierarchy..
Top module:  \GJC19

4.303.2. Analyzing design hierarchy..
Top module:  \GJC19
Removed 0 unused modules.

4.304. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..
Removed 0 unused cells and 2 unused wires.
<suppressed ~2 debug messages>
 ***************************
   Inserting Input Buffers
 ***************************

4.305. Executing Verilog backend.
Dumping module `\GJC19'.
INFO: port '\clk_i_buf' has an associated I_BUF
INFO: port '\data_i' has an associated I_BUF
INFO: port '\dly_adj_buf' has an associated I_BUF
INFO: port '\dly_incdec_buf' has an associated I_BUF
INFO: port '\dly_ld_buf' has an associated I_BUF

4.305.1. Executing Verilog backend.
Dumping module `\GJC19'.
 ***************************
   Inserting Clock Buffers
 ***************************

4.305.1.1. Executing Verilog backend.
Dumping module `\GJC19'.
INFO: inserting FCLK_BUF before '\clk_buf_i'

4.305.1.1.1. Executing Verilog backend.
Dumping module `\GJC19'.
 *****************************
   Inserting Output Buffers
 *****************************

4.305.1.1.1.1. Executing Verilog backend.
Dumping module `\GJC19'.
INFO: OUTPUT port '\data_o_inv_delayed_buf' has an associated O_BUF
INFO: OUTPUT port '\dly_tap_val_inv_buf' has an associated O_BUF

4.305.1.1.1.1.1. Executing Verilog backend.
Dumping module `\GJC19'.
 *****************************
   Mapping Tri-state Buffers
 *****************************

4.305.1.1.1.1.1.1. Executing Verilog backend.
Dumping module `\GJC19'.

4.305.1.1.1.1.1.1.1. Executing Verilog backend.
Dumping module `\GJC19'.

4.305.1.1.1.1.1.1.1.1. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.305.1.1.1.1.1.1.1.2. Executing Verilog backend.
Dumping module `\GJC19'.

4.305.1.1.1.1.1.1.1.2.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.305.1.1.1.1.1.1.1.2.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FCLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-176.10.
Generating RTLIL representation for module `\FCLK_BUF'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:186.1-233.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:243.1-268.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:278.1-290.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:300.1-311.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:321.1-329.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:339.1-351.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:361.1-380.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:390.1-396.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:406.1-412.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:422.1-428.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:438.1-444.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:454.1-460.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:470.1-476.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:486.1-500.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:510.1-524.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:534.1-547.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:557.1-570.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:580.1-588.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:598.1-610.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:620.1-629.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:639.1-656.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:666.1-684.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:694.1-708.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:718.1-735.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:745.1-784.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:794.1-833.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:843.1-849.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:859.1-865.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:875.1-883.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:893.1-901.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:911.1-964.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:974.1-1003.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1020.1-1025.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1033.1-1038.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1047.1-1053.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1061.1-1067.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1076.1-1082.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1091.1-1097.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1102.1-1152.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1157.1-1191.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1196.1-1242.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.305.1.1.1.1.1.1.1.2.3. Executing TECHMAP pass (map to technology primitives).

4.305.1.1.1.1.1.1.1.2.3.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.305.1.1.1.1.1.1.1.2.3.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.305.1.1.1.1.1.1.1.2.4. Executing Verilog backend.
Dumping module `\GJC19'.

4.305.1.1.1.1.1.1.1.2.4.1. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.305.1.1.1.1.1.1.1.2.4.2. Executing Verilog backend.
Dumping module `\GJC19'.

4.305.1.1.1.1.1.1.1.2.4.2.1. Printing statistics.

=== GJC19 ===

   Number of wires:                 21
   Number of wire bits:             36
   Number of public wires:          20
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 25
     $lut                           10
     CLK_BUF                         1
     FCLK_BUF                        1
     I_BUF                           5
     I_DELAY                         1
     O_BUF                           7

4.305.1.1.1.1.1.1.1.2.4.2.2. Executing TECHMAP pass (map to technology primitives).

4.305.1.1.1.1.1.1.1.2.4.2.2.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.305.1.1.1.1.1.1.1.2.4.2.2.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~26 debug messages>

4.305.1.1.1.1.1.1.1.2.4.2.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..
Removed 0 unused cells and 20 unused wires.
<suppressed ~1 debug messages>

4.305.1.1.1.1.1.1.1.2.4.2.4. Printing statistics.

=== GJC19 ===

   Number of wires:                 21
   Number of wire bits:             36
   Number of public wires:          20
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 25
     CLK_BUF                         1
     FCLK_BUF                        1
     I_BUF                           5
     I_DELAY                         1
     LUT1                           10
     O_BUF                           7

4.305.1.1.1.1.1.1.1.2.4.2.5. Executing Verilog backend.
Dumping module `\GJC19'.

4.305.1.1.1.1.1.1.1.2.4.2.5.1. Executing Verilog backend.
Dumping module `\GJC19'.

==========================
Post Design clean up ... 

Split to bits ... 

4.305.1.1.1.1.1.1.1.2.4.2.5.1.1. Executing SPLITNETS pass (splitting up multi-bit signals).

Split into bits ...     [0.00 sec.]
Building Sig2cells ...  [0.00 sec.]
Building Sig2sig ...    [0.00 sec.]
Backward clean up ...   [0.00 sec.]
Before cleanup :

4.305.1.1.1.1.1.1.1.2.4.2.5.1.2. Printing statistics.

=== GJC19 ===

   Number of wires:                 31
   Number of wire bits:             36
   Number of public wires:          30
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 25
     CLK_BUF                         1
     FCLK_BUF                        1
     I_BUF                           5
     I_DELAY                         1
     LUT1                           10
     O_BUF                           7

 --------------------------
   Removed assigns : 0
   Removed wires   : 0
   Removed cells   : 0
 --------------------------
After cleanup :

4.305.1.1.1.1.1.1.1.2.4.2.5.1.3. Printing statistics.

=== GJC19 ===

   Number of wires:                 31
   Number of wire bits:             36
   Number of public wires:          30
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 25
     CLK_BUF                         1
     FCLK_BUF                        1
     I_BUF                           5
     I_DELAY                         1
     LUT1                           10
     O_BUF                           7


Total time for 'obs_clean' ...   
 [0.00 sec.]

4.305.1.1.1.1.1.1.1.2.4.2.5.1.4. Executing SPLITNETS pass (splitting up multi-bit signals).

4.305.1.1.1.1.1.1.1.2.4.2.5.1.5. Executing HIERARCHY pass (managing design hierarchy).

4.305.1.1.1.1.1.1.1.2.4.2.5.1.5.1. Analyzing design hierarchy..
Top module:  \GJC19

4.305.1.1.1.1.1.1.1.2.4.2.5.1.5.2. Analyzing design hierarchy..
Top module:  \GJC19
Removed 0 unused modules.

Dumping port properties into 'netlist_info.json' file.


Inserting I_FAB/O_FAB cells ...


Inserting I_FAB/O_FAB cells done.

4.305.1.1.1.1.1.1.1.2.4.2.5.1.6. Printing statistics.

=== GJC19 ===

   Number of wires:                 40
   Number of wire bits:             45
   Number of public wires:          30
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     CLK_BUF                         1
     FCLK_BUF                        1
     I_BUF                           5
     I_DELAY                         1
     I_FAB                           6
     LUT1                           10
     O_BUF                           7
     O_FAB                           3

   Number of LUTs:                  10
   Number of REGs:                   0
   Number of CARRY ADDERs:           0

# -------------------- 
# Core Synthesis done 
# -------------------- 

4.305.1.1.1.1.1.1.1.2.4.2.5.2. Executing Verilog backend.
Dumping module `\GJC19'.

4.305.1.1.1.1.1.1.1.2.4.2.5.2.1. Executing BLIF backend.

-- Running command `write_rtlil design.rtlil' --

4.305.1.1.1.1.1.1.1.2.4.2.5.2.2. Executing RTLIL backend.
Output filename: design.rtlil

4.305.1.1.1.1.1.1.1.2.4.2.5.2.3. Executing SPLITNETS pass (splitting up multi-bit signals).

4.305.1.1.1.1.1.1.1.2.4.2.5.2.4. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_GJC19.
<suppressed ~1 debug messages>

4.305.1.1.1.1.1.1.1.2.4.2.5.2.5. Executing Verilog backend.
Dumping module `\GJC19'.

4.305.1.1.1.1.1.1.1.2.4.2.5.2.5.1. Executing BLIF backend.
Run Script

4.305.1.1.1.1.1.1.1.2.4.2.5.2.5.2. Executing Verilog backend.
Dumping module `\GJC19'.

4.305.1.1.1.1.1.1.1.2.4.2.5.2.5.2.1. Executing BLIF backend.

4.305.1.1.1.1.1.1.1.2.4.2.5.2.5.2.2. Executing Verilog backend.
Dumping module `\fabric_GJC19'.

4.305.1.1.1.1.1.1.1.2.4.2.5.2.5.2.2.1. Executing BLIF backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: a8ceab966a, CPU: user 0.75s system 0.09s, MEM: 26.05 MB peak
Yosys 0.38 (git sha1 d2189b06a, gcc 11.2.1 -fPIC -Os)
Time spent: 99% 6x abc (152 sec), 0% 43x read_verilog (0 sec), ...
INFO: SYN: Design GJC19 is synthesized
INFO: Adding SV_2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/.././sim/co_sim_tb/co_sim_GJC19.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/.././rtl/GJC19.v
INFO: PAC: ##################################################
INFO: PAC: Packing for design: GJC19
INFO: PAC: ##################################################
INFO: PAC: Constraint: set_pin_loc $flatten$auto$rs_design_edit.cc:1153:execute$513.$fclk_buf_clk_buf_i HP_1_CC_18_9P 
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/fabric_GJC19_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report GJC19_post_place_timing.rpt --device castor22x4_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top GJC19 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_synth.route --pack
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/fabric_GJC19_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report GJC19_post_place_timing.rpt --device castor22x4_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top GJC19 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_synth.route --pack

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml
Circuit name: fabric_GJC19_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.10 seconds (max_rss 17.3 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.2 MiB, delta_rss +1.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/fabric_GJC19_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 18.7 MiB, delta_rss +0.4 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    5 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 5
# Clean circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 62
    .input :      10
    .output:      21
    0-LUT  :       1
    6-LUT  :      30
  Nets  : 41
    Avg Fanout:     1.2
    Max Fanout:     5.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 92
  Timing Graph Edges: 81
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.3 MiB)
# Packing
Warning 167: Block type 'dsp' was not specified in device grid layout
Warning 168: Block type 'bram' was not specified in device grid layout
Begin packing '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/fabric_GJC19_post_synth.eblif'.

After removing unused inputs...
	total blocks: 62, total nets: 41, total inputs: 10, total outputs: 21
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/clb_lr[0]/fle[0]/adder[0]/adder_carry[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 8.9048e-10
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
Warning 169: Block type 'dsp' was not specified in device grid layout
Warning 170: Block type 'bram' was not specified in device grid layout
     2/62        3%                            1    24 x 6     
     4/62        6%                            1    24 x 6     
     6/62        9%                            1    24 x 6     
     8/62       12%                            1    24 x 6     
    10/62       16%                            1    24 x 6     
    12/62       19%                            1    24 x 6     
    14/62       22%                            1    24 x 6     
    16/62       25%                            1    24 x 6     
    18/62       29%                            2    24 x 6     
    20/62       32%                            2    24 x 6     
    22/62       35%                            2    24 x 6     
    24/62       38%                            2    24 x 6     
    26/62       41%                            2    24 x 6     
    28/62       45%                            2    24 x 6     
    30/62       48%                            2    24 x 6     
    32/62       51%                            2    24 x 6     
    34/62       54%                            4    24 x 6     
    36/62       58%                            6    24 x 6     
    38/62       61%                            8    24 x 6     
    40/62       64%                           10    24 x 6     
    42/62       67%                           12    24 x 6     
    44/62       70%                           14    24 x 6     
    46/62       74%                           16    24 x 6     
    48/62       77%                           18    24 x 6     
    50/62       80%                           20    24 x 6     
    52/62       83%                           22    24 x 6     
    54/62       87%                           24    24 x 6     
    56/62       90%                           26    24 x 6     
    58/62       93%                           28    24 x 6     
    60/62       96%                           30    24 x 6     
    62/62      100%                           32    24 x 6     

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 16
  LEs used for logic and registers    : 0
  LEs used for logic only             : 16
  LEs used for registers only         : 0

Incr Slack updates 1 in 4.6e-06 sec
Full Max Req/Worst Slack updates 1 in 6.3955e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 3.3485e-05 sec
Warning 171: Block type 'dsp' was not specified in device grid layout
Warning 172: Block type 'bram' was not specified in device grid layout
FPGA sized to 24 x 6 (castor22x4_heterogeneous)
Device Utilization: 0.02 (target 1.00)
	Block Utilization: 0.01 Type: io
	Block Utilization: 0.05 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         31                               0.677419                     0.322581   
       clb          2                                    5.5                           11   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 9 out of 41 nets, 32 nets not absorbed.

Netlist conversion complete.

# Packing took 0.03 seconds (max_rss 20.7 MiB, delta_rss +1.5 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.05 seconds).
# Load packing took 0.06 seconds (max_rss 58.9 MiB, delta_rss +38.2 MiB)
Warning 173: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 32
Netlist num_blocks: 33
Netlist EMPTY blocks: 0.
Netlist io blocks: 31.
Netlist clb blocks: 2.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 10
Netlist output pins: 21

Pb types usage...
  io             : 31
   io_output     : 21
    outpad       : 21
   io_input      : 10
    inpad        : 10
  clb            : 2
   clb_lr        : 2
    fle          : 16
     ble5        : 31
      lut5       : 31
       lut       : 31

# Create Device
## Build Device Grid
Warning 174: Block type 'dsp' was not specified in device grid layout
Warning 175: Block type 'bram' was not specified in device grid layout
FPGA sized to 24 x 6: 144 grid tiles (castor22x4_heterogeneous)

Resource usage...
	Netlist
		31	blocks of type: io
	Architecture
		1440	blocks of type: io_top
		288	blocks of type: io_right
		1440	blocks of type: io_bottom
		288	blocks of type: io_left
	Netlist
		2	blocks of type: clb
	Architecture
		40	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		0	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		0	blocks of type: bram

Device Utilization: 0.02 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.11 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.11 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.05 Logical Block: clb

## Build Device Grid took 0.00 seconds (max_rss 58.9 MiB, delta_rss +0.0 MiB)
Warning 176: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 177: Sized nonsensical R=0 transistor to minimum width
Warning 178: Sized nonsensical R=0 transistor to minimum width
Warning 179: Sized nonsensical R=0 transistor to minimum width
Warning 180: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.80 seconds (max_rss 58.9 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 159896
  RR Graph Edges: 279220
# Create Device took 0.82 seconds (max_rss 58.9 MiB, delta_rss +0.0 MiB)


Flow timing analysis took 0.00747274 seconds (0.00733593 STA, 0.00013681 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 1.17 seconds (max_rss 58.9 MiB)
INFO: PAC: Design GJC19 is packed
INFO: PLC: ##################################################
INFO: PLC: Placement for design: GJC19
INFO: PLC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/planning --csv /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/Virgo_Pin_Table.csv --pcf GJC19_openfpga.pcf --blif /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/fabric_GJC19_post_synth.eblif --output GJC19_pin_loc.place --assign_unconstrained_pins in_define_order --edits /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/config.json







Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/fabric_GJC19_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report GJC19_post_place_timing.rpt --device castor22x4_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top GJC19 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_synth.route --place --fix_clusters GJC19_pin_loc.place
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/fabric_GJC19_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report GJC19_post_place_timing.rpt --device castor22x4_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top GJC19 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_synth.route --place --fix_clusters GJC19_pin_loc.place

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml
Circuit name: fabric_GJC19_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.09 seconds (max_rss 17.3 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'GJC19_pin_loc.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: GJC19_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.06 seconds (max_rss 18.2 MiB, delta_rss +0.9 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/fabric_GJC19_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.4 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    5 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 5
# Clean circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 62
    .input :      10
    .output:      21
    0-LUT  :       1
    6-LUT  :      30
  Nets  : 41
    Avg Fanout:     1.2
    Max Fanout:     5.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 92
  Timing Graph Edges: 81
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.3 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.07 seconds).
# Load packing took 0.06 seconds (max_rss 57.9 MiB, delta_rss +38.7 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 32
Netlist num_blocks: 33
Netlist EMPTY blocks: 0.
Netlist io blocks: 31.
Netlist clb blocks: 2.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 10
Netlist output pins: 21

Pb types usage...
  io             : 31
   io_output     : 21
    outpad       : 21
   io_input      : 10
    inpad        : 10
  clb            : 2
   clb_lr        : 2
    fle          : 16
     ble5        : 31
      lut5       : 31
       lut       : 31

# Create Device
## Build Device Grid
Warning 168: Block type 'dsp' was not specified in device grid layout
Warning 169: Block type 'bram' was not specified in device grid layout
FPGA sized to 24 x 6: 144 grid tiles (castor22x4_heterogeneous)

Resource usage...
	Netlist
		31	blocks of type: io
	Architecture
		1440	blocks of type: io_top
		288	blocks of type: io_right
		1440	blocks of type: io_bottom
		288	blocks of type: io_left
	Netlist
		2	blocks of type: clb
	Architecture
		40	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		0	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		0	blocks of type: bram

Device Utilization: 0.02 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.11 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.11 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.05 Logical Block: clb

## Build Device Grid took 0.00 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)
Warning 170: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
Warning 173: Sized nonsensical R=0 transistor to minimum width
Warning 174: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.68 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 159896
  RR Graph Edges: 279220
# Create Device took 0.70 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.37 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 175: Found no more ample locations for SOURCE in io_top
Warning 176: Found no more ample locations for OPIN in io_top
Warning 177: Found no more ample locations for SOURCE in io_right
Warning 178: Found no more ample locations for OPIN in io_right
Warning 179: Found no more ample locations for SOURCE in io_bottom
Warning 180: Found no more ample locations for OPIN in io_bottom
Warning 181: Found no more ample locations for SOURCE in io_left
Warning 182: Found no more ample locations for OPIN in io_left
Warning 183: Found no more ample locations for SOURCE in clb
Warning 184: Found no more ample locations for OPIN in clb
## Computing src/opin lookahead took 0.01 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.38 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
Warning 185: Unable to route between blocks at (1,1) and (1,5) to characterize delay (setting to inf)
Warning 186: Unable to route between blocks at (1,1) and (2,5) to characterize delay (setting to inf)
Warning 187: Unable to route between blocks at (1,1) and (3,5) to characterize delay (setting to inf)
Warning 188: Unable to route between blocks at (1,1) and (4,5) to characterize delay (setting to inf)
Warning 189: Unable to route between blocks at (1,1) and (5,5) to characterize delay (setting to inf)
Warning 190: Unable to route between blocks at (1,1) and (6,5) to characterize delay (setting to inf)
Warning 191: Unable to route between blocks at (1,1) and (7,5) to characterize delay (setting to inf)
Warning 192: Unable to route between blocks at (1,1) and (8,5) to characterize delay (setting to inf)
Warning 193: Unable to route between blocks at (1,1) and (9,5) to characterize delay (setting to inf)
Warning 194: Unable to route between blocks at (1,1) and (10,5) to characterize delay (setting to inf)
Warning 195: Unable to route between blocks at (1,1) and (11,5) to characterize delay (setting to inf)
Warning 196: Unable to route between blocks at (1,1) and (12,5) to characterize delay (setting to inf)
Warning 197: Unable to route between blocks at (1,1) and (13,5) to characterize delay (setting to inf)
Warning 198: Unable to route between blocks at (1,1) and (14,5) to characterize delay (setting to inf)
Warning 199: Unable to route between blocks at (1,1) and (15,5) to characterize delay (setting to inf)
Warning 200: Unable to route between blocks at (1,1) and (16,5) to characterize delay (setting to inf)
Warning 201: Unable to route between blocks at (1,1) and (17,5) to characterize delay (setting to inf)
Warning 202: Unable to route between blocks at (1,1) and (18,5) to characterize delay (setting to inf)
Warning 203: Unable to route between blocks at (1,1) and (19,5) to characterize delay (setting to inf)
Warning 204: Unable to route between blocks at (1,1) and (20,5) to characterize delay (setting to inf)
Warning 205: Unable to route between blocks at (1,1) and (21,5) to characterize delay (setting to inf)
Warning 206: Unable to route between blocks at (1,1) and (22,5) to characterize delay (setting to inf)
Warning 207: Unable to route between blocks at (1,1) and (23,1) to characterize delay (setting to inf)
Warning 208: Unable to route between blocks at (1,1) and (23,2) to characterize delay (setting to inf)
Warning 209: Unable to route between blocks at (1,1) and (23,3) to characterize delay (setting to inf)
Warning 210: Unable to route between blocks at (1,1) and (23,4) to characterize delay (setting to inf)
Warning 211: Unable to route between blocks at (1,1) and (23,5) to characterize delay (setting to inf)
Warning 212: Unable to route between blocks at (4,3) and (4,5) to characterize delay (setting to inf)
Warning 213: Unable to route between blocks at (4,3) and (5,5) to characterize delay (setting to inf)
Warning 214: Unable to route between blocks at (4,3) and (6,5) to characterize delay (setting to inf)
Warning 215: Unable to route between blocks at (4,3) and (7,5) to characterize delay (setting to inf)
Warning 216: Unable to route between blocks at (4,3) and (8,5) to characterize delay (setting to inf)
Warning 217: Unable to route between blocks at (4,3) and (9,5) to characterize delay (setting to inf)
Warning 218: Unable to route between blocks at (4,3) and (10,5) to characterize delay (setting to inf)
Warning 219: Unable to route between blocks at (4,3) and (11,5) to characterize delay (setting to inf)
Warning 220: Unable to route between blocks at (4,3) and (12,5) to characterize delay (setting to inf)
Warning 221: Unable to route between blocks at (4,3) and (13,5) to characterize delay (setting to inf)
Warning 222: Unable to route between blocks at (4,3) and (14,5) to characterize delay (setting to inf)
Warning 223: Unable to route between blocks at (4,3) and (15,5) to characterize delay (setting to inf)
Warning 224: Unable to route between blocks at (4,3) and (16,5) to characterize delay (setting to inf)
Warning 225: Unable to route between blocks at (4,3) and (17,5) to characterize delay (setting to inf)
Warning 226: Unable to route between blocks at (4,3) and (18,5) to characterize delay (setting to inf)
Warning 227: Unable to route between blocks at (4,3) and (19,5) to characterize delay (setting to inf)
Warning 228: Unable to route between blocks at (4,3) and (20,5) to characterize delay (setting to inf)
Warning 229: Unable to route between blocks at (4,3) and (21,5) to characterize delay (setting to inf)
Warning 230: Unable to route between blocks at (4,3) and (22,5) to characterize delay (setting to inf)
Warning 231: Unable to route between blocks at (4,3) and (23,3) to characterize delay (setting to inf)
Warning 232: Unable to route between blocks at (4,3) and (23,4) to characterize delay (setting to inf)
Warning 233: Unable to route between blocks at (4,3) and (23,5) to characterize delay (setting to inf)
Warning 234: Unable to route between blocks at (20,3) and (0,0) to characterize delay (setting to inf)
Warning 235: Unable to route between blocks at (20,3) and (0,1) to characterize delay (setting to inf)
Warning 236: Unable to route between blocks at (20,3) and (0,2) to characterize delay (setting to inf)
Warning 237: Unable to route between blocks at (20,3) and (0,3) to characterize delay (setting to inf)
Warning 238: Unable to route between blocks at (20,3) and (1,0) to characterize delay (setting to inf)
Warning 239: Unable to route between blocks at (20,3) and (2,0) to characterize delay (setting to inf)
Warning 240: Unable to route between blocks at (20,3) and (3,0) to characterize delay (setting to inf)
Warning 241: Unable to route between blocks at (20,3) and (4,0) to characterize delay (setting to inf)
Warning 242: Unable to route between blocks at (20,3) and (5,0) to characterize delay (setting to inf)
Warning 243: Unable to route between blocks at (20,3) and (6,0) to characterize delay (setting to inf)
Warning 244: Unable to route between blocks at (20,3) and (7,0) to characterize delay (setting to inf)
Warning 245: Unable to route between blocks at (20,3) and (8,0) to characterize delay (setting to inf)
Warning 246: Unable to route between blocks at (20,3) and (9,0) to characterize delay (setting to inf)
Warning 247: Unable to route between blocks at (20,3) and (10,0) to characterize delay (setting to inf)
Warning 248: Unable to route between blocks at (20,3) and (11,0) to characterize delay (setting to inf)
Warning 249: Unable to route between blocks at (20,3) and (12,0) to characterize delay (setting to inf)
Warning 250: Unable to route between blocks at (20,3) and (13,0) to characterize delay (setting to inf)
Warning 251: Unable to route between blocks at (20,3) and (14,0) to characterize delay (setting to inf)
Warning 252: Unable to route between blocks at (20,3) and (15,0) to characterize delay (setting to inf)
Warning 253: Unable to route between blocks at (20,3) and (16,0) to characterize delay (setting to inf)
Warning 254: Unable to route between blocks at (20,3) and (17,0) to characterize delay (setting to inf)
Warning 255: Unable to route between blocks at (20,3) and (18,0) to characterize delay (setting to inf)
Warning 256: Unable to route between blocks at (20,3) and (19,0) to characterize delay (setting to inf)
Warning 257: Unable to route between blocks at (20,3) and (20,0) to characterize delay (setting to inf)
Warning 258: Unable to route between blocks at (20,3) and (0,3) to characterize delay (setting to inf)
Warning 259: Unable to route between blocks at (20,3) and (0,4) to characterize delay (setting to inf)
Warning 260: Unable to route between blocks at (20,3) and (0,5) to characterize delay (setting to inf)
Warning 261: Unable to route between blocks at (20,3) and (1,5) to characterize delay (setting to inf)
Warning 262: Unable to route between blocks at (20,3) and (2,5) to characterize delay (setting to inf)
Warning 263: Unable to route between blocks at (20,3) and (3,5) to characterize delay (setting to inf)
Warning 264: Unable to route between blocks at (20,3) and (4,5) to characterize delay (setting to inf)
Warning 265: Unable to route between blocks at (20,3) and (5,5) to characterize delay (setting to inf)
Warning 266: Unable to route between blocks at (20,3) and (6,5) to characterize delay (setting to inf)
Warning 267: Unable to route between blocks at (20,3) and (7,5) to characterize delay (setting to inf)
Warning 268: Unable to route between blocks at (20,3) and (8,5) to characterize delay (setting to inf)
Warning 269: Unable to route between blocks at (20,3) and (9,5) to characterize delay (setting to inf)
Warning 270: Unable to route between blocks at (20,3) and (10,5) to characterize delay (setting to inf)
Warning 271: Unable to route between blocks at (20,3) and (11,5) to characterize delay (setting to inf)
Warning 272: Unable to route between blocks at (20,3) and (12,5) to characterize delay (setting to inf)
Warning 273: Unable to route between blocks at (20,3) and (13,5) to characterize delay (setting to inf)
Warning 274: Unable to route between blocks at (20,3) and (14,5) to characterize delay (setting to inf)
Warning 275: Unable to route between blocks at (20,3) and (15,5) to characterize delay (setting to inf)
Warning 276: Unable to route between blocks at (20,3) and (16,5) to characterize delay (setting to inf)
Warning 277: Unable to route between blocks at (20,3) and (17,5) to characterize delay (setting to inf)
Warning 278: Unable to route between blocks at (20,3) and (18,5) to characterize delay (setting to inf)
Warning 279: Unable to route between blocks at (20,3) and (19,5) to characterize delay (setting to inf)
Warning 280: Unable to route between blocks at (20,3) and (20,5) to characterize delay (setting to inf)
Warning 281: Unable to route between blocks at (4,3) and (4,0) to characterize delay (setting to inf)
Warning 282: Unable to route between blocks at (4,3) and (5,0) to characterize delay (setting to inf)
Warning 283: Unable to route between blocks at (4,3) and (6,0) to characterize delay (setting to inf)
Warning 284: Unable to route between blocks at (4,3) and (7,0) to characterize delay (setting to inf)
Warning 285: Unable to route between blocks at (4,3) and (8,0) to characterize delay (setting to inf)
Warning 286: Unable to route between blocks at (4,3) and (9,0) to characterize delay (setting to inf)
Warning 287: Unable to route between blocks at (4,3) and (10,0) to characterize delay (setting to inf)
Warning 288: Unable to route between blocks at (4,3) and (11,0) to characterize delay (setting to inf)
Warning 289: Unable to route between blocks at (4,3) and (12,0) to characterize delay (setting to inf)
Warning 290: Unable to route between blocks at (4,3) and (13,0) to characterize delay (setting to inf)
Warning 291: Unable to route between blocks at (4,3) and (14,0) to characterize delay (setting to inf)
Warning 292: Unable to route between blocks at (4,3) and (15,0) to characterize delay (setting to inf)
Warning 293: Unable to route between blocks at (4,3) and (16,0) to characterize delay (setting to inf)
Warning 294: Unable to route between blocks at (4,3) and (17,0) to characterize delay (setting to inf)
Warning 295: Unable to route between blocks at (4,3) and (18,0) to characterize delay (setting to inf)
Warning 296: Unable to route between blocks at (4,3) and (19,0) to characterize delay (setting to inf)
Warning 297: Unable to route between blocks at (4,3) and (20,0) to characterize delay (setting to inf)
Warning 298: Unable to route between blocks at (4,3) and (21,0) to characterize delay (setting to inf)
Warning 299: Unable to route between blocks at (4,3) and (22,0) to characterize delay (setting to inf)
Warning 300: Unable to route between blocks at (4,3) and (23,0) to characterize delay (setting to inf)
Warning 301: Unable to route between blocks at (4,3) and (23,1) to characterize delay (setting to inf)
Warning 302: Unable to route between blocks at (4,3) and (23,2) to characterize delay (setting to inf)
Warning 303: Unable to route between blocks at (4,3) and (23,3) to characterize delay (setting to inf)
## Computing delta delays took 0.74 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.75 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Reading GJC19_pin_loc.place.

Successfully read constraints file GJC19_pin_loc.place.

Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)

There are 32 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 294

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 1.8375 td_cost: 1.0535e-08
Initial placement estimated Critical Path Delay (CPD): 3.74583 ns
Initial placement estimated setup Total Negative Slack (sTNS): -47.802 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -3.74583 ns

Initial placement estimated setup slack histogram:
[ -3.7e-09: -3.6e-09) 1 (  6.2%) |************
[ -3.6e-09: -3.5e-09) 0 (  0.0%) |
[ -3.5e-09: -3.4e-09) 1 (  6.2%) |************
[ -3.4e-09: -3.3e-09) 1 (  6.2%) |************
[ -3.3e-09: -3.2e-09) 2 ( 12.5%) |*************************
[ -3.2e-09: -3.1e-09) 0 (  0.0%) |
[ -3.1e-09: -2.9e-09) 2 ( 12.5%) |*************************
[ -2.9e-09: -2.8e-09) 3 ( 18.8%) |*************************************
[ -2.8e-09: -2.7e-09) 4 ( 25.0%) |*************************************************
[ -2.7e-09: -2.6e-09) 2 ( 12.5%) |*************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 52
Warning 304: Starting t: 14 of 33 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 8.1e-04   0.871       1.16 8.5429e-09   3.429        -46   -3.429   0.423  0.0583   23.0     1.00        52  0.200
   2    0.0 7.7e-04   0.963       0.97 7.9509e-09   3.249      -44.3   -3.249   0.269  0.0333   22.6     1.12       104  0.950
   3    0.0 7.3e-04   0.963       0.85 7.2921e-09   2.953      -43.2   -2.953   0.269  0.0213   18.7     2.35       156  0.950
   4    0.0 6.9e-04   0.991       0.81 6.7488e-09   2.917      -42.9   -2.917   0.154  0.0078   15.5     3.37       208  0.950
   5    0.0 6.6e-04   0.993       0.78 6.1865e-09   2.917      -42.9   -2.917   0.154  0.0052   11.1     4.79       260  0.950
   6    0.0 6.3e-04   0.989       0.75 5.8464e-09   2.917      -42.8   -2.917   0.096  0.0053    7.9     5.80       312  0.950
   7    0.0 6.0e-04   0.991       0.73 5.5316e-09   2.917      -42.8   -2.917   0.096  0.0053    5.2     6.66       364  0.950
   8    0.0 5.7e-04   0.994       0.73 5.2556e-09   2.917      -42.6   -2.917   0.058  0.0022    3.4     7.23       416  0.950
   9    0.0 5.4e-04   0.985       0.69 5.3326e-09   2.917      -42.9   -2.917   0.288  0.0104    2.1     7.65       468  0.950
  10    0.0 5.1e-04   0.990       0.66 5.365e-09    2.917      -43.1   -2.917   0.096  0.0039    1.8     7.75       520  0.950
  11    0.0 4.9e-04   1.000       0.66 5.3117e-09   2.917      -43.1   -2.917   0.000  0.0000    1.2     7.94       572  0.950
  12    0.0 4.6e-04   0.993       0.65 5.2969e-09   2.917      -43.1   -2.917   0.038  0.0034    1.0     8.00       624  0.950
  13    0.0 3.7e-04   1.000       0.64 5.2969e-09   2.917      -43.1   -2.917   0.000  0.0000    1.0     8.00       676  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=0.64375, TD costs=5.29693e-09, CPD=  2.917 (ns) 
  14    0.0 3.0e-04   1.000       0.64 5.2969e-09   2.917      -43.1   -2.917   0.000  0.0000    1.0     8.00       728  0.800
  15    0.0 2.4e-04   1.000       0.64 5.2969e-09   2.917      -43.1   -2.917   0.000  0.0000    1.0     8.00       780  0.800
  16    0.0 1.9e-04   1.000       0.63 5.399e-09    2.917      -43.1   -2.917   0.019  0.0000    1.0     8.00       832  0.800
  17    0.0 0.0e+00   1.000       0.63 4.8542e-09   2.974      -43.2   -2.974   0.000  0.0000    1.0     8.00       884  0.800
## Placement Quench took 0.00 seconds (max_rss 58.0 MiB)
post-quench CPD = 2.97449 (ns) 

Checkpoint restored

BB estimate of min-dist (placement) wire length: 103

Completed placement consistency check successfully.

Swaps called: 917

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 2.91663 ns, Fmax: 342.861 MHz
Placement estimated setup Worst Negative Slack (sWNS): -2.91663 ns
Placement estimated setup Total Negative Slack (sTNS): -43.0611 ns

Placement estimated setup slack histogram:
[ -2.9e-09: -2.9e-09) 2 ( 12.5%) |*************************
[ -2.9e-09: -2.8e-09) 2 ( 12.5%) |*************************
[ -2.8e-09: -2.8e-09) 1 (  6.2%) |************
[ -2.8e-09: -2.7e-09) 1 (  6.2%) |************
[ -2.7e-09: -2.7e-09) 1 (  6.2%) |************
[ -2.7e-09: -2.7e-09) 2 ( 12.5%) |*************************
[ -2.7e-09: -2.6e-09) 0 (  0.0%) |
[ -2.6e-09: -2.6e-09) 3 ( 18.8%) |*************************************
[ -2.6e-09: -2.5e-09) 0 (  0.0%) |
[ -2.5e-09: -2.5e-09) 4 ( 25.0%) |*************************************************

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 1, bb_cost: 0.64375, td_cost: 5.29693e-09, 

Placement resource usage:
  io  implemented as io_bottom: 27
  io  implemented as io_left  : 4
  clb implemented as clb      : 2

Placement number of temperatures: 17
Placement total # of swap attempts: 917
	Swaps accepted: 116 (12.6 %)
	Swaps rejected: 697 (76.0 %)
	Swaps aborted: 104 (11.3 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                22.25            7.35            92.65          0.00         
                   Median                 21.81            19.50           66.50          14.00        
                   Centroid               17.34            13.21           68.55          18.24        
                   W. Centroid            26.17            16.67           71.25          12.08        
                   W. Median              2.62             0.00            41.67          58.33        
                   Crit. Uniform          0.98             0.00            100.00         0.00         
                   Feasible Region        1.42             7.69            61.54          30.77        

clb                Uniform                0.55             0.00            100.00         0.00         
                   Median                 0.98             0.00            100.00         0.00         
                   Centroid               0.98             0.00            100.00         0.00         
                   W. Centroid            0.98             0.00            100.00         0.00         
                   W. Median              0.11             0.00            100.00         0.00         
                   Crit. Uniform          1.64             0.00            100.00         0.00         
                   Feasible Region        2.18             0.00            100.00         0.00         


Placement Quench timing analysis took 6.4773e-05 seconds (5.5942e-05 STA, 8.831e-06 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.00356752 seconds (0.00333914 STA, 0.000228372 slack) (20 full updates: 20 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.02 seconds (max_rss 58.2 MiB, delta_rss +0.2 MiB)

Flow timing analysis took 0.00356752 seconds (0.00333914 STA, 0.000228372 slack) (20 full updates: 20 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 2.19 seconds (max_rss 58.3 MiB)
Incr Slack updates 20 in 5.5202e-05 sec
Full Max Req/Worst Slack updates 6 in 2.2248e-05 sec
Incr Max Req/Worst Slack updates 14 in 2.5639e-05 sec
Incr Criticality updates 13 in 4.2508e-05 sec
Full Criticality updates 7 in 3.4628e-05 sec
INFO: PLC: Design GJC19 is placed
INFO: RTE: ##################################################
INFO: RTE: Routing for design: GJC19
INFO: RTE: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/fabric_GJC19_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report GJC19_post_place_timing.rpt --device castor22x4_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top GJC19 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_synth.route --route
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/fabric_GJC19_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report GJC19_post_place_timing.rpt --device castor22x4_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top GJC19 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_synth.route --route

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml
Circuit name: fabric_GJC19_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.09 seconds (max_rss 17.4 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: GJC19_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_pres_fac: 1000.000000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.2 MiB, delta_rss +0.9 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/fabric_GJC19_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.4 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    5 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 5
# Clean circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 62
    .input :      10
    .output:      21
    0-LUT  :       1
    6-LUT  :      30
  Nets  : 41
    Avg Fanout:     1.2
    Max Fanout:     5.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 92
  Timing Graph Edges: 81
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.3 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.06 seconds).
# Load packing took 0.06 seconds (max_rss 57.9 MiB, delta_rss +38.7 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 32
Netlist num_blocks: 33
Netlist EMPTY blocks: 0.
Netlist io blocks: 31.
Netlist clb blocks: 2.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 10
Netlist output pins: 21

Pb types usage...
  io             : 31
   io_output     : 21
    outpad       : 21
   io_input      : 10
    inpad        : 10
  clb            : 2
   clb_lr        : 2
    fle          : 16
     ble5        : 31
      lut5       : 31
       lut       : 31

# Create Device
## Build Device Grid
Warning 168: Block type 'dsp' was not specified in device grid layout
Warning 169: Block type 'bram' was not specified in device grid layout
FPGA sized to 24 x 6: 144 grid tiles (castor22x4_heterogeneous)

Resource usage...
	Netlist
		31	blocks of type: io
	Architecture
		1440	blocks of type: io_top
		288	blocks of type: io_right
		1440	blocks of type: io_bottom
		288	blocks of type: io_left
	Netlist
		2	blocks of type: clb
	Architecture
		40	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		0	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		0	blocks of type: bram

Device Utilization: 0.02 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.11 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.11 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.05 Logical Block: clb

## Build Device Grid took 0.00 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)
Warning 170: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
Warning 173: Sized nonsensical R=0 transistor to minimum width
Warning 174: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.83 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 159896
  RR Graph Edges: 279220
# Create Device took 0.87 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place.

# Load Placement took 0.00 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.42 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 175: Found no more ample locations for SOURCE in io_top
Warning 176: Found no more ample locations for OPIN in io_top
Warning 177: Found no more ample locations for SOURCE in io_right
Warning 178: Found no more ample locations for OPIN in io_right
Warning 179: Found no more ample locations for SOURCE in io_bottom
Warning 180: Found no more ample locations for OPIN in io_bottom
Warning 181: Found no more ample locations for SOURCE in io_left
Warning 182: Found no more ample locations for OPIN in io_left
Warning 183: Found no more ample locations for SOURCE in clb
Warning 184: Found no more ample locations for OPIN in clb
## Computing src/opin lookahead took 0.01 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.44 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  5 ( 15.6%) |**************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8)  0 (  0.0%) |
[      0.8:      0.9) 10 ( 31.2%) |****************************
[      0.9:        1) 17 ( 53.1%) |************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0    7779      32      32      11 ( 0.007%)     226 ( 0.7%)    3.194     -45.26     -3.194      0.000      0.000      N/A
   2    0.0     0.5    1    2338      12      12       6 ( 0.004%)     226 ( 0.7%)    3.194     -45.26     -3.194      0.000      0.000      N/A
   3    0.0     0.6    0    3110       6       6       2 ( 0.001%)     227 ( 0.7%)    3.194     -45.20     -3.194      0.000      0.000      N/A
   4    0.0     0.8    0    1271       3       3       2 ( 0.001%)     227 ( 0.7%)    3.194     -45.20     -3.194      0.000      0.000      N/A
   5    0.0     1.1    0    1568       3       3       2 ( 0.001%)     227 ( 0.7%)    3.194     -45.20     -3.194      0.000      0.000      N/A
   6    0.0     1.4    0    1654       3       3       2 ( 0.001%)     229 ( 0.7%)    3.194     -45.20     -3.194      0.000      0.000      N/A
   7    0.0     1.9    0    1538       2       2       2 ( 0.001%)     229 ( 0.7%)    3.194     -45.20     -3.194      0.000      0.000      N/A
   8    0.0     2.4    0    1741       2       2       0 ( 0.000%)     231 ( 0.7%)    3.194     -45.20     -3.194      0.000      0.000      N/A
Restoring best routing
Critical path: 3.19419 ns
Successfully routed after 8 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  5 ( 15.6%) |****************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8)  3 (  9.4%) |**********
[      0.8:      0.9)  9 ( 28.1%) |*****************************
[      0.9:        1) 15 ( 46.9%) |************************************************
Router Stats: total_nets_routed: 63 total_connections_routed: 63 total_heap_pushes: 20999 total_heap_pops: 8114 
# Routing took 0.03 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -8948381
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
OK: before pb_pin_fixup: pb_route connectivity is consistent in all 33 blocks
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)
Found 20 mismatches between routing and packing results.
Fixed 11 routing traces due to mismatch between routing and packing results.
OK: after pb_pin_fixup: pb_route connectivity is consistent in all 33 blocks
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         31                               0.677419                     0.322581   
       clb          2                                    5.5                           11   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 9 out of 41 nets, 32 nets not absorbed.


Average number of bends per net: 2.21875  Maximum # of bends: 5

Number of global nets: 0
Number of routed nets (nonglobal): 32
Wire length results (in units of 1 clb segments)...
	Total wirelength: 231, average net length: 7.21875
	Maximum net length: 13

Wire length results in terms of physical segments...
	Total wiring segments used: 112, average wire segments per net: 3.50000
	Maximum segments used by a net: 6
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[        0:      0.1) 230 (100.0%) |***********************************************
Maximum routing channel utilization:     0.075 at (4,2)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       4   0.458      160
                         1      12   2.500      160
                         2      12   3.292      160
                         3       1   0.167      160
                         4       0   0.000      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       1   0.167      160
                         1       0   0.000      160
                         2       0   0.000      160
                         3       3   0.833      160
                         4      13   4.333      160
                         5       5   1.167      160
                         6       0   0.000      160
                         7       1   0.167      160
                         8       0   0.000      160
                         9       0   0.000      160
                        10       7   2.167      160
                        11      11   3.333      160
                        12       2   0.500      160
                        13       1   0.167      160
                        14       0   0.000      160
                        15       0   0.000      160
                        16       0   0.000      160
                        17       0   0.000      160
                        18       0   0.000      160
                        19       0   0.000      160
                        20       0   0.000      160
                        21       0   0.000      160
                        22       0   0.000      160

Total tracks in x-direction: 800, in y-direction: 3680

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 2.15576e+06
	Total used logic block area: 107788

Routing area (in minimum width transistor areas)...
	Total routing area: 1.43362e+06, per logic tile: 9955.69

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1   3520
                                                      Y      1   2944
                                                      X      4   4000
                                                      Y      4   5152

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1     0.00852
                                             4       0.008

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1      0.0102
                                             4     0.00388

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1         0.00928
                             L4         0.00568

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0     0.00928
                             L4    1     0.00568

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  2.1e-09:  2.2e-09) 2 ( 12.5%) |*********************************
[  2.2e-09:  2.2e-09) 1 (  6.2%) |****************
[  2.2e-09:  2.3e-09) 3 ( 18.8%) |*************************************************
[  2.3e-09:  2.3e-09) 2 ( 12.5%) |*********************************
[  2.3e-09:  2.4e-09) 1 (  6.2%) |****************
[  2.4e-09:  2.5e-09) 1 (  6.2%) |****************
[  2.5e-09:  2.5e-09) 2 ( 12.5%) |*********************************
[  2.5e-09:  2.6e-09) 2 ( 12.5%) |*********************************
[  2.6e-09:  2.6e-09) 0 (  0.0%) |
[  2.6e-09:  2.7e-09) 2 ( 12.5%) |*********************************

Final critical path delay (least slack): 3.19419 ns, Fmax: 313.068 MHz
Final setup Worst Negative Slack (sWNS): -3.19419 ns
Final setup Total Negative Slack (sTNS): -45.2043 ns

Final setup slack histogram:
[ -3.2e-09: -3.1e-09) 2 ( 12.5%) |*********************************
[ -3.1e-09: -3.1e-09) 1 (  6.2%) |****************
[ -3.1e-09:   -3e-09) 1 (  6.2%) |****************
[   -3e-09: -2.9e-09) 2 ( 12.5%) |*********************************
[ -2.9e-09: -2.8e-09) 1 (  6.2%) |****************
[ -2.8e-09: -2.8e-09) 1 (  6.2%) |****************
[ -2.8e-09: -2.7e-09) 2 ( 12.5%) |*********************************
[ -2.7e-09: -2.6e-09) 3 ( 18.8%) |*************************************************
[ -2.6e-09: -2.6e-09) 1 (  6.2%) |****************
[ -2.6e-09: -2.5e-09) 2 ( 12.5%) |*********************************

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Writing Implementation Netlist: fabric_GJC19_post_synthesis.v
Writing Implementation Netlist: fabric_GJC19_post_synthesis.blif
Writing Implementation SDF    : fabric_GJC19_post_synthesis.sdf
Incr Slack updates 1 in 4.941e-06 sec
Full Max Req/Worst Slack updates 1 in 3.69e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 7.088e-06 sec
Flow timing analysis took 0.00550382 seconds (0.00510279 STA, 0.000401027 slack) (10 full updates: 0 setup, 0 hold, 10 combined).
VPR succeeded
The entire flow of VPR took 1.73 seconds (max_rss 58.0 MiB)
Incr Slack updates 9 in 3.4324e-05 sec
Full Max Req/Worst Slack updates 1 in 8.379e-06 sec
Incr Max Req/Worst Slack updates 8 in 5.1726e-05 sec
Incr Criticality updates 7 in 3.968e-05 sec
Full Criticality updates 2 in 2.6252e-05 sec
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/finalize  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_synthesis.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_synthesis.v_
INFO: RTE: Design GJC19 is routed
Modification completed.
INFO: SPR: ##################################################
INFO: SPR: Post-PnR simulation for design: GJC19
INFO: SPR: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -DPNR=1 -s co_sim_GJC19 -I../../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/.././sim/co_sim_tb -y ../../../../../.././rtl -Y .v -Y .sv -g2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/.././sim/co_sim_tb/co_sim_GJC19.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/.././rtl/GJC19.v  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC19_post_synth.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_route.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_FAB.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_IRQ.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FCLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AHB_S.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODIcarus Verilog Preprocessor version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 1999-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
Indexing library: ../../../../../.././rtl
/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v:279: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v:280: warning: Timing checks are not supported.
 ... done, 0.03 seconds.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/.././rtl/GJC19.v:33: warning: input port I is coerced to inout.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/.././rtl/GJC19.v:34: warning: input port I is coerced to inout.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/.././rtl/GJC19.v:35: warning: input port I is coerced to inout.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/.././rtl/GJC19.v:36: warning: input port I is coerced to inout.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC19_post_synth.v:185: warning: input port I is coerced to inout.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC19_post_synth.v:194: warning: input port I is coerced to inout.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC19_post_synth.v:203: warning: input port I is coerced to inout.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC19_post_synth.v:212: warning: input port I is coerced to inout.
 ... done, 0.02 seconds.
 -F cprop ...
 -F nodangle ...
 ... done, 0 seconds.
 ... done, 0.01 seconds.
ELS/sim_models/verilog/SOC_FPGA_INTF_DMA.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AHB_M.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AXI_M0.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_FAB.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AXI_M1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v
Using language generation: IEEE1800-2012,no-specify,no-interconnect,xtypes,icarus-misc
PARSING INPUT
ELABORATING DESIGN
RUNNING FUNCTORS
 ... Iteration detected 5 optimizations.
 ... Iteration detected 0 optimizations.
 ... Look for dangling constants
 ... done
 ... scan for dangling signal and event nodes. (scomplete=F, ecomplete=F)
 ... 1 iterations deleted 374 dangling signals and 0 events.
 ... scan for dangling signal and event nodes. (scomplete=T, ecomplete=F)
 ... 2 iterations deleted 374 dangling signals and 4 events.
 ... done
CALCULATING ISLANDS
CODE GENERATION
 ... invoking target_design
STATISTICS
lex_string: add_count=5871 hit_count=40706
Icarus Verilog version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 2000-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

translate: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp -v -L -F"/tmp/ivrlg2279383f1" -f"/tmp/ivrlg279383f1" -p"/tmp/ivrli279383f1" |/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivl -v -C"/tmp/ivrlh279383f1" -C"/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/vvp.conf" -- -
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/HDL_simulator/iverilog/bin/vvp ./a.out -fst
FST info: dumpfile tb.vcd opened for output.
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 201000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 401000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 601000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 801000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 1001000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 1201000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 1401000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 1601000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 1801000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 2001000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 2201000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 2401000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 2601000 
Data Mismatch: Actual output: 62, 0, Netlist Output 31, 0, Time: 2801000 
Data Mismatch: Actual output: 62, 0, Netlist Output 31, 0, Time: 3001000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 3201000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 3401000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 3601000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 3801000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 4001000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 4201000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 4401000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 4601000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 4801000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 5001000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 5201000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 5401000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 5601000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 5801000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 6001000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 6201000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 6401000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 6601000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 6801000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 7001000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 7201000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 7401000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 7601000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 7801000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 8001000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 8201000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 8401000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 8601000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 8801000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 9001000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 9201000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 9401000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 9601000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 9801000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 10001000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 10201000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 10401000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 10601000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 10801000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 11001000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 11201000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 11401000 
Data Mismatch: Actual output: 62, 0, Netlist Output 31, 0, Time: 11601000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 11801000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 12001000 
Data Mismatch: Actual output: 62, 1, Netlist Output 31, 1, Time: 12201000 
Data Mismatch: Actual output: 62, 1, Netlist Output 31, 1, Time: 12401000 
Data Mismatch: Actual output: 62, 0, Netlist Output 31, 0, Time: 12601000 
Data Mismatch: Actual output: 62, 1, Netlist Output 31, 1, Time: 12801000 
Data Mismatch: Actual output: 62, 1, Netlist Output 31, 1, Time: 13001000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 13201000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 13401000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 13601000 
Data Mismatch: Actual output: 62, 1, Netlist Output 31, 1, Time: 13801000 
Data Mismatch: Actual output: 62, 1, Netlist Output 31, 1, Time: 14001000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 14201000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 14401000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 14601000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 14801000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 15001000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 15201000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 15401000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 15601000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 15801000 
Data Mismatch: Actual output: 62, 0, Netlist Output 31, 0, Time: 16001000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 16201000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 16401000 
Data Mismatch: Actual output: 62, 0, Netlist Output 31, 0, Time: 16601000 
Data Mismatch: Actual output: 62, 1, Netlist Output 31, 1, Time: 16801000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 17001000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 17201000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 17401000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 17601000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 17801000 
Data Mismatch: Actual output: 62, 1, Netlist Output 31, 1, Time: 18001000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 18201000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 18401000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 18601000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 18801000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 19001000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 19201000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 19401000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 19601000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 19801000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 20001000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 20201000 
14 comparison(s) mismatched
ERROR: SIM: Simulation Failed
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/.././sim/co_sim_tb/co_sim_GJC19.v:50: $finish called at 20411000 (1ps)
INFO: SPR: Post-PnR simulation for design: GJC19 had ended
INFO: TMN: ##################################################
INFO: TMN: Timing Analysis for design: GJC19
INFO: TMN: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/fabric_GJC19_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report GJC19_post_place_timing.rpt --device castor22x4_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top GJC19 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_synth.route --analysis
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/fabric_GJC19_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report GJC19_post_place_timing.rpt --device castor22x4_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top GJC19 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_synth.route --analysis

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml
Circuit name: fabric_GJC19_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 17.5 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: GJC19_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_pres_fac: 1000.000000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.2 MiB, delta_rss +0.8 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/fabric_GJC19_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.4 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    5 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 5
# Clean circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 62
    .input :      10
    .output:      21
    0-LUT  :       1
    6-LUT  :      30
  Nets  : 41
    Avg Fanout:     1.2
    Max Fanout:     5.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 92
  Timing Graph Edges: 81
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.3 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.05 seconds).
# Load packing took 0.06 seconds (max_rss 57.9 MiB, delta_rss +38.7 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 32
Netlist num_blocks: 33
Netlist EMPTY blocks: 0.
Netlist io blocks: 31.
Netlist clb blocks: 2.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 10
Netlist output pins: 21

Pb types usage...
  io             : 31
   io_output     : 21
    outpad       : 21
   io_input      : 10
    inpad        : 10
  clb            : 2
   clb_lr        : 2
    fle          : 16
     ble5        : 31
      lut5       : 31
       lut       : 31

# Create Device
## Build Device Grid
Warning 168: Block type 'dsp' was not specified in device grid layout
Warning 169: Block type 'bram' was not specified in device grid layout
FPGA sized to 24 x 6: 144 grid tiles (castor22x4_heterogeneous)

Resource usage...
	Netlist
		31	blocks of type: io
	Architecture
		1440	blocks of type: io_top
		288	blocks of type: io_right
		1440	blocks of type: io_bottom
		288	blocks of type: io_left
	Netlist
		2	blocks of type: clb
	Architecture
		40	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		0	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		0	blocks of type: bram

Device Utilization: 0.02 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.11 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.11 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.05 Logical Block: clb

## Build Device Grid took 0.00 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)
Warning 170: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
Warning 173: Sized nonsensical R=0 transistor to minimum width
Warning 174: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.68 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 159896
  RR Graph Edges: 279220
# Create Device took 0.71 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place.

# Load Placement took 0.00 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)

# Load Routing
Begin loading FPGA routing file.
Finished loading route file
# Load Routing took 0.01 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -8948381
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
OK: before pb_pin_fixup: pb_route connectivity is consistent in all 33 blocks
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)
Found 20 mismatches between routing and packing results.
Fixed 11 routing traces due to mismatch between routing and packing results.
OK: after pb_pin_fixup: pb_route connectivity is consistent in all 33 blocks
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         31                               0.677419                     0.322581   
       clb          2                                    5.5                           11   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 9 out of 41 nets, 32 nets not absorbed.


Average number of bends per net: 2.21875  Maximum # of bends: 5

Number of global nets: 0
Number of routed nets (nonglobal): 32
Wire length results (in units of 1 clb segments)...
	Total wirelength: 231, average net length: 7.21875
	Maximum net length: 13

Wire length results in terms of physical segments...
	Total wiring segments used: 112, average wire segments per net: 3.50000
	Maximum segments used by a net: 6
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[        0:      0.1) 230 (100.0%) |***********************************************
Maximum routing channel utilization:     0.075 at (4,2)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       4   0.458      160
                         1      12   2.500      160
                         2      12   3.292      160
                         3       1   0.167      160
                         4       0   0.000      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       1   0.167      160
                         1       0   0.000      160
                         2       0   0.000      160
                         3       3   0.833      160
                         4      13   4.333      160
                         5       5   1.167      160
                         6       0   0.000      160
                         7       1   0.167      160
                         8       0   0.000      160
                         9       0   0.000      160
                        10       7   2.167      160
                        11      11   3.333      160
                        12       2   0.500      160
                        13       1   0.167      160
                        14       0   0.000      160
                        15       0   0.000      160
                        16       0   0.000      160
                        17       0   0.000      160
                        18       0   0.000      160
                        19       0   0.000      160
                        20       0   0.000      160
                        21       0   0.000      160
                        22       0   0.000      160

Total tracks in x-direction: 800, in y-direction: 3680

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 2.15576e+06
	Total used logic block area: 107788

Routing area (in minimum width transistor areas)...
	Total routing area: 1.43362e+06, per logic tile: 9955.69

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1   3520
                                                      Y      1   2944
                                                      X      4   4000
                                                      Y      4   5152

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1     0.00852
                                             4       0.008

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1      0.0102
                                             4     0.00388

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1         0.00928
                             L4         0.00568

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0     0.00928
                             L4    1     0.00568

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  2.1e-09:  2.2e-09) 2 ( 12.5%) |*********************************
[  2.2e-09:  2.2e-09) 1 (  6.2%) |****************
[  2.2e-09:  2.3e-09) 3 ( 18.8%) |*************************************************
[  2.3e-09:  2.3e-09) 2 ( 12.5%) |*********************************
[  2.3e-09:  2.4e-09) 1 (  6.2%) |****************
[  2.4e-09:  2.5e-09) 1 (  6.2%) |****************
[  2.5e-09:  2.5e-09) 2 ( 12.5%) |*********************************
[  2.5e-09:  2.6e-09) 2 ( 12.5%) |*********************************
[  2.6e-09:  2.6e-09) 0 (  0.0%) |
[  2.6e-09:  2.7e-09) 2 ( 12.5%) |*********************************

Final critical path delay (least slack): 3.19419 ns, Fmax: 313.068 MHz
Final setup Worst Negative Slack (sWNS): -3.19419 ns
Final setup Total Negative Slack (sTNS): -45.2043 ns

Final setup slack histogram:
[ -3.2e-09: -3.1e-09) 2 ( 12.5%) |*********************************
[ -3.1e-09: -3.1e-09) 1 (  6.2%) |****************
[ -3.1e-09:   -3e-09) 1 (  6.2%) |****************
[   -3e-09: -2.9e-09) 2 ( 12.5%) |*********************************
[ -2.9e-09: -2.8e-09) 1 (  6.2%) |****************
[ -2.8e-09: -2.8e-09) 1 (  6.2%) |****************
[ -2.8e-09: -2.7e-09) 2 ( 12.5%) |*********************************
[ -2.7e-09: -2.6e-09) 3 ( 18.8%) |*************************************************
[ -2.6e-09: -2.6e-09) 1 (  6.2%) |****************
[ -2.6e-09: -2.5e-09) 2 ( 12.5%) |*********************************

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 4.776e-06 sec
Full Max Req/Worst Slack updates 1 in 3.973e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 8.289e-06 sec
Flow timing analysis took 0.00124438 seconds (0.00112166 STA, 0.000122726 slack) (2 full updates: 0 setup, 0 hold, 2 combined).
VPR succeeded
The entire flow of VPR took 1.04 seconds (max_rss 58.0 MiB)
Incr Slack updates 1 in 6.918e-06 sec
Full Max Req/Worst Slack updates 1 in 1.7575e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.5857e-05 sec
INFO: TMN: Design GJC19 is timing analysed!
INFO: PWR: ##################################################
INFO: PWR: Power Analysis for design: GJC19
INFO: PWR: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/yosys -s pw_extract.ys -l GJC19_power.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 d2189b06a, gcc 11.2.1 -fPIC -Os)


-- Executing script file `pw_extract.ys' --

1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/GJC19_post_synth.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/GJC19_post_synth.v' to AST representation.
Generating RTLIL representation for module `\GJC19'.
Successfully finished Verilog frontend.

2. Executing power extraction pass: v0.4.196

2.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

2.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

2.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

2.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

2.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

2.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

2.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

2.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

2.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

2.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

2.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

2.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

2.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

2.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

2.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

2.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.
Split bus into bits ...

2.17. Executing SPLITNETS pass (splitting up multi-bit signals).
      [ Splitnet runTime = 0.00 sec.]

Building Sig2cells ...  [0.00 sec.]
Building Sig2sig ...    [0.00 sec.]
Forward traversal ...   [0.00 sec.]
Backward traversal ...  [0.00 sec.]
Merging clk domains ... [0.00 sec.]

 -------------------------------------------------
  Number of cells processed    : 34
  Number of Multi Clocks cells : 0
  Extracted clocks[Nb cells]   : 
  Number of cells with no clock: 34
 -------------------------------------------------
[Total clock domains extraction runTime = 0.00 sec.]
Warning: Error opening the SDC constraint file.
LUTs: 10
	Enabled : 10 :  : 0.125 : Typical
DFFs: 0
BRAM's : 0
DSP's : 0
IOs: 7
	1 \clk_i_buf Input SDR  unknown
	1 \data_i Input SDR  unknown
	1 \data_o_inv_delayed_buf Output SDR  unknown
	1 \dly_adj_buf Input SDR  unknown
	1 \dly_incdec_buf Input SDR  unknown
	1 \dly_ld_buf Input SDR  unknown
	6 \dly_tap_val_inv_buf Output SDR  unknown

INFO: PWR: Created /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/power_analysis/power.csv

Time taken by power data extraction tool = 0.160954s

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 25f31e6718, CPU: user 0.10s system 0.02s, MEM: 17.64 MB peak
Yosys 0.38 (git sha1 d2189b06a, gcc 11.2.1 -fPIC -Os)
Time spent: 90% 19x read_verilog (0 sec), 6% 1x pow_extract (0 sec), ...
INFO: PWR: Design GJC19 is power analysed
INFO: BIT: ##################################################
INFO: BIT: Bitstream generation for design "GJC19" on device "GEMINI_COMPACT_22x4"
INFO: BIT: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/openfpga -batch -f GJC19.openfpga
Reading script file GJC19.openfpga...

            ___                   _____ ____   ____    _     
           / _ \ _ __   ___ _ __ |  ___|  _ \ / ___|  / \    
          | | | | '_ \ / _ \ '_ \| |_  | |_) | |  _  / _ \   
          | |_| | |_) |  __/ | | |  _| |  __/| |_| |/ ___ \  
           \___/| .__/ \___|_| |_|_|   |_|    \____/_/   \_\ 
                |_|                                          

               OpenFPGA: An Open-source FPGA IP Generator
                     Versatile Place and Route (VPR)
                           FPGA-Verilog
                           FPGA-SPICE
                           FPGA-SDC
                           FPGA-Bitstream

             This is a free software under the MIT License

             Copyright (c) 2018 LNIS - The University of Utah

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in
all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
THE SOFTWARE.



Command line to execute: vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/fabric_GJC19_post_synth.eblif --clock_modeling ideal --device castor22x4_heterogeneous --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_synth.route --route_chan_width 160 --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc --absorb_buffer_luts off --constant_net_method route --skip_sync_clustering_and_routing_results off --circuit_format eblif --analysis  --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --top GJC19
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/fabric_GJC19_post_synth.eblif --clock_modeling ideal --device castor22x4_heterogeneous --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_synth.route --route_chan_width 160 --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc --absorb_buffer_luts off --constant_net_method route --skip_sync_clustering_and_routing_results off --circuit_format eblif --analysis --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --top GJC19

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml
Circuit name: fabric_GJC19_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 17.7 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_pres_fac: 1000.000000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 19.4 MiB, delta_rss +1.7 MiB)
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 19.9 MiB, delta_rss +0.5 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    5 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 5
# Clean circuit took 0.00 seconds (max_rss 19.9 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.9 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.9 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 62
    .input :      10
    .output:      21
    0-LUT  :       1
    6-LUT  :      30
  Nets  : 41
    Avg Fanout:     1.2
    Max Fanout:     5.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 92
  Timing Graph Edges: 81
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 19.9 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 20.2 MiB, delta_rss +0.3 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.05 seconds).
# Load packing took 0.06 seconds (max_rss 59.0 MiB, delta_rss +38.7 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 32
Netlist num_blocks: 33
Netlist EMPTY blocks: 0.
Netlist io blocks: 31.
Netlist clb blocks: 2.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 10
Netlist output pins: 21

Pb types usage...
  io             : 31
   io_output     : 21
    outpad       : 21
   io_input      : 10
    inpad        : 10
  clb            : 2
   clb_lr        : 2
    fle          : 16
     ble5        : 31
      lut5       : 31
       lut       : 31

# Create Device
## Build Device Grid
Warning 168: Block type 'dsp' was not specified in device grid layout
Warning 169: Block type 'bram' was not specified in device grid layout
FPGA sized to 24 x 6: 144 grid tiles (castor22x4_heterogeneous)

Resource usage...
	Netlist
		31	blocks of type: io
	Architecture
		1440	blocks of type: io_top
		288	blocks of type: io_right
		1440	blocks of type: io_bottom
		288	blocks of type: io_left
	Netlist
		2	blocks of type: clb
	Architecture
		40	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		0	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		0	blocks of type: bram

Device Utilization: 0.02 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.11 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.11 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.05 Logical Block: clb

## Build Device Grid took 0.00 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)
Warning 170: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
Warning 173: Sized nonsensical R=0 transistor to minimum width
Warning 174: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.74 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 159896
  RR Graph Edges: 279220
# Create Device took 0.77 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place.

# Load Placement took 0.00 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)

# Load Routing
Begin loading FPGA routing file.
Finished loading route file
# Load Routing took 0.01 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -8948381
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
OK: before pb_pin_fixup: pb_route connectivity is consistent in all 33 blocks
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)
Found 20 mismatches between routing and packing results.
Fixed 11 routing traces due to mismatch between routing and packing results.
OK: after pb_pin_fixup: pb_route connectivity is consistent in all 33 blocks
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         31                               0.677419                     0.322581   
       clb          2                                    5.5                           11   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 9 out of 41 nets, 32 nets not absorbed.


Average number of bends per net: 2.21875  Maximum # of bends: 5

Number of global nets: 0
Number of routed nets (nonglobal): 32
Wire length results (in units of 1 clb segments)...
	Total wirelength: 231, average net length: 7.21875
	Maximum net length: 13

Wire length results in terms of physical segments...
	Total wiring segments used: 112, average wire segments per net: 3.50000
	Maximum segments used by a net: 6
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[        0:      0.1) 230 (100.0%) |***********************************************
Maximum routing channel utilization:     0.075 at (4,2)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       4   0.458      160
                         1      12   2.500      160
                         2      12   3.292      160
                         3       1   0.167      160
                         4       0   0.000      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       1   0.167      160
                         1       0   0.000      160
                         2       0   0.000      160
                         3       3   0.833      160
                         4      13   4.333      160
                         5       5   1.167      160
                         6       0   0.000      160
                         7       1   0.167      160
                         8       0   0.000      160
                         9       0   0.000      160
                        10       7   2.167      160
                        11      11   3.333      160
                        12       2   0.500      160
                        13       1   0.167      160
                        14       0   0.000      160
                        15       0   0.000      160
                        16       0   0.000      160
                        17       0   0.000      160
                        18       0   0.000      160
                        19       0   0.000      160
                        20       0   0.000      160
                        21       0   0.000      160
                        22       0   0.000      160

Total tracks in x-direction: 800, in y-direction: 3680

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 2.15576e+06
	Total used logic block area: 107788

Routing area (in minimum width transistor areas)...
	Total routing area: 1.43362e+06, per logic tile: 9955.69

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1   3520
                                                      Y      1   2944
                                                      X      4   4000
                                                      Y      4   5152

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1     0.00852
                                             4       0.008

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1      0.0102
                                             4     0.00388

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1         0.00928
                             L4         0.00568

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0     0.00928
                             L4    1     0.00568

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  2.1e-09:  2.2e-09) 2 ( 12.5%) |*********************************
[  2.2e-09:  2.2e-09) 1 (  6.2%) |****************
[  2.2e-09:  2.3e-09) 3 ( 18.8%) |*************************************************
[  2.3e-09:  2.3e-09) 2 ( 12.5%) |*********************************
[  2.3e-09:  2.4e-09) 1 (  6.2%) |****************
[  2.4e-09:  2.5e-09) 1 (  6.2%) |****************
[  2.5e-09:  2.5e-09) 2 ( 12.5%) |*********************************
[  2.5e-09:  2.6e-09) 2 ( 12.5%) |*********************************
[  2.6e-09:  2.6e-09) 0 (  0.0%) |
[  2.6e-09:  2.7e-09) 2 ( 12.5%) |*********************************

Final critical path delay (least slack): 3.19419 ns, Fmax: 313.068 MHz
Final setup Worst Negative Slack (sWNS): -3.19419 ns
Final setup Total Negative Slack (sTNS): -45.2043 ns

Final setup slack histogram:
[ -3.2e-09: -3.1e-09) 2 ( 12.5%) |*********************************
[ -3.1e-09: -3.1e-09) 1 (  6.2%) |****************
[ -3.1e-09:   -3e-09) 1 (  6.2%) |****************
[   -3e-09: -2.9e-09) 2 ( 12.5%) |*********************************
[ -2.9e-09: -2.8e-09) 1 (  6.2%) |****************
[ -2.8e-09: -2.8e-09) 1 (  6.2%) |****************
[ -2.8e-09: -2.7e-09) 2 ( 12.5%) |*********************************
[ -2.7e-09: -2.6e-09) 3 ( 18.8%) |*************************************************
[ -2.6e-09: -2.6e-09) 1 (  6.2%) |****************
[ -2.6e-09: -2.5e-09) 2 ( 12.5%) |*********************************

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 7.228e-06 sec
Full Max Req/Worst Slack updates 1 in 7.473e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.1642e-05 sec
Flow timing analysis took 0.00191158 seconds (0.00170592 STA, 0.000205663 slack) (2 full updates: 0 setup, 0 hold, 2 combined).
VPR suceeded
The entire flow of VPR took 1.10 seconds (max_rss 59.2 MiB)

Command line to execute: read_openfpga_arch -f /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_openfpga.xml

Confirm selected options when call command 'read_openfpga_arch':
--file, -f: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_openfpga.xml
Reading XML architecture '/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_openfpga.xml'...
Read OpenFPGA architecture
Warning 175: Automatically set circuit model 'RS_LATCH' to be default in its type.
Warning 176: Automatically set circuit model 'RS_CCFF' to be default in its type.
Use the default configurable memory model 'RS_LATCH' for circuit model 'frac_lut6' port 'sram')
Read OpenFPGA architecture took 0.02 seconds (max_rss 59.5 MiB, delta_rss +0.3 MiB)
Check circuit library
Checking circuit library passed.
Check circuit library took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Found 0 errors when checking configurable memory circuit models!
Found 0 errors when checking configuration protocol!
Found 0 errors when checking tile annotation!

Command line to execute: read_openfpga_simulation_setting -f /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/fixed_sim_openfpga.xml

Confirm selected options when call command 'read_openfpga_simulation_setting':
--file, -f: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/fixed_sim_openfpga.xml
Reading XML simulation setting '/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/fixed_sim_openfpga.xml'...
Read OpenFPGA simulation settings
Read OpenFPGA simulation settings took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: read_openfpga_bitstream_setting -f /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/bitstream_setting.xml

Confirm selected options when call command 'read_openfpga_bitstream_setting':
--file, -f: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/bitstream_setting.xml
Reading XML bitstream setting '/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/bitstream_setting.xml'...
Read OpenFPGA bitstream settings
Read OpenFPGA bitstream settings took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: link_openfpga_arch --sort_gsb_chan_node_in_edges

Confirm selected options when call command 'link_openfpga_arch':
--activity_file: off
--sort_gsb_chan_node_in_edges: on
--verbose: off
Link OpenFPGA architecture to VPR architecture
# Build fast look-up for physical tile pins
# Build fast look-up for physical tile pins took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Building annotation for physical modes in pb_type...Done
Check physical mode annotation for pb_types passed.

Building annotation about physical types for pb_type interconnection...Done

Building annotation between operating and physical pb_types...Done
Check physical pb_type annotation for pb_types passed.

Building annotation between physical pb_types and circuit models...Done
Check physical pb_type annotation for circuit model passed.

Building annotation between physical pb_types and mode selection bits...Done
Check pb_type annotation for mode selection bits passed.
Assigning unique indices for primitive pb_graph nodes...Done
Binding operating pb_graph nodes/pins to physical pb_graph nodes/pins...Done
Check pb_graph annotation for physical nodes and pins passed.
Binded 3 routing resource graph switches to circuit models
Binded 2 routing segments to circuit models
Binded 1 direct connections to circuit models
# Annotating rr_node with routed nets
# Annotating rr_node with routed nets took 0.00 seconds (max_rss 62.1 MiB, delta_rss +0.5 MiB)
Loaded node-to-net mapping
Annotating previous nodes for rr_node...Warning 177: Override the previous node 'IPIN:66624 side: (TOP,) (4,2,0)' by previous node 'IPIN:66631 side: (TOP,) (4,2,0)' for node 'SINK:66569  (4,2,0)' with in routing context annotation!
Warning 178: Override the previous node 'IPIN:66631 side: (TOP,) (4,2,0)' by previous node 'IPIN:66630 side: (TOP,) (4,2,0)' for node 'SINK:66569  (4,2,0)' with in routing context annotation!
Warning 179: Override the previous node 'IPIN:66637 side: (TOP,) (4,2,0)' by previous node 'IPIN:66636 side: (TOP,) (4,2,0)' for node 'SINK:66570  (4,2,0)' with in routing context annotation!
Warning 180: Override the previous node 'IPIN:66658 side: (RIGHT,) (4,2,0)' by previous node 'IPIN:66648 side: (RIGHT,) (4,2,0)' for node 'SINK:66571  (4,2,0)' with in routing context annotation!
Warning 181: Override the previous node 'IPIN:67680 side: (TOP,) (11,2,0)' by previous node 'IPIN:67677 side: (TOP,) (11,2,0)' for node 'SINK:67626  (11,2,0)' with in routing context annotation!
Done with 208 nodes mapping
Built 279220 incoming edges for routing resource graph
# Build General Switch Block(GSB) annotation on top of routing resource graph
[0%] Backannotated GSB[0][0][1%] Backannotated GSB[0][1][2%] Backannotated GSB[0][2][3%] Backannotated GSB[0][3][4%] Backannotated GSB[0][4][5%] Backannotated GSB[1][0][6%] Backannotated GSB[1][1][6%] Backannotated GSB[1][2][7%] Backannotated GSB[1][3][8%] Backannotated GSB[1][4][9%] Backannotated GSB[2][0][10%] Backannotated GSB[2][1][11%] Backannotated GSB[2][2][12%] Backannotated GSB[2][3][13%] Backannotated GSB[2][4][13%] Backannotated GSB[3][0][14%] Backannotated GSB[3][1][15%] Backannotated GSB[3][2][16%] Backannotated GSB[3][3][17%] Backannotated GSB[3][4][18%] Backannotated GSB[4][0][19%] Backannotated GSB[4][1][20%] Backannotated GSB[4][2][20%] Backannotated GSB[4][3][21%] Backannotated GSB[4][4][22%] Backannotated GSB[5][0][23%] Backannotated GSB[5][1][24%] Backannotated GSB[5][2][25%] Backannotated GSB[5][3][26%] Backannotated GSB[5][4][26%] Backannotated GSB[6][0][27%] Backannotated GSB[6][1][28%] Backannotated GSB[6][2][29%] Backannotated GSB[6][3][30%] Backannotated GSB[6][4][31%] Backannotated GSB[7][0][32%] Backannotated GSB[7][1][33%] Backannotated GSB[7][2][33%] Backannotated GSB[7][3][34%] Backannotated GSB[7][4][35%] Backannotated GSB[8][0][36%] Backannotated GSB[8][1][37%] Backannotated GSB[8][2][38%] Backannotated GSB[8][3][39%] Backannotated GSB[8][4][40%] Backannotated GSB[9][0][40%] Backannotated GSB[9][1][41%] Backannotated GSB[9][2][42%] Backannotated GSB[9][3][43%] Backannotated GSB[9][4][44%] Backannotated GSB[10][0][45%] Backannotated GSB[10][1][46%] Backannotated GSB[10][2][46%] Backannotated GSB[10][3][47%] Backannotated GSB[10][4][48%] Backannotated GSB[11][0][49%] Backannotated GSB[11][1][50%] Backannotated GSB[11][2][51%] Backannotated GSB[11][3][52%] Backannotated GSB[11][4][53%] Backannotated GSB[12][0][53%] Backannotated GSB[12][1][54%] Backannotated GSB[12][2][55%] Backannotated GSB[12][3][56%] Backannotated GSB[12][4][57%] Backannotated GSB[13][0][58%] Backannotated GSB[13][1][59%] Backannotated GSB[13][2][60%] Backannotated GSB[13][3][60%] Backannotated GSB[13][4][61%] Backannotated GSB[14][0][62%] Backannotated GSB[14][1][63%] Backannotated GSB[14][2][64%] Backannotated GSB[14][3][65%] Backannotated GSB[14][4][66%] Backannotated GSB[15][0][66%] Backannotated GSB[15][1][67%] Backannotated GSB[15][2][68%] Backannotated GSB[15][3][69%] Backannotated GSB[15][4][70%] Backannotated GSB[16][0][71%] Backannotated GSB[16][1][72%] Backannotated GSB[16][2][73%] Backannotated GSB[16][3][73%] Backannotated GSB[16][4][74%] Backannotated GSB[17][0][75%] Backannotated GSB[17][1][76%] Backannotated GSB[17][2][77%] Backannotated GSB[17][3][78%] Backannotated GSB[17][4][79%] Backannotated GSB[18][0][80%] Backannotated GSB[18][1][80%] Backannotated GSB[18][2][81%] Backannotated GSB[18][3][82%] Backannotated GSB[18][4][83%] Backannotated GSB[19][0][84%] Backannotated GSB[19][1][85%] Backannotated GSB[19][2][86%] Backannotated GSB[19][3][86%] Backannotated GSB[19][4][87%] Backannotated GSB[20][0][88%] Backannotated GSB[20][1][89%] Backannotated GSB[20][2][90%] Backannotated GSB[20][3][91%] Backannotated GSB[20][4][92%] Backannotated GSB[21][0][93%] Backannotated GSB[21][1][93%] Backannotated GSB[21][2][94%] Backannotated GSB[21][3][95%] Backannotated GSB[21][4][96%] Backannotated GSB[22][0][97%] Backannotated GSB[22][1][98%] Backannotated GSB[22][2][99%] Backannotated GSB[22][3][100%] Backannotated GSB[22][4]Backannotated 115 General Switch Blocks (GSBs).
# Build General Switch Block(GSB) annotation on top of routing resource graph took 0.02 seconds (max_rss 62.3 MiB, delta_rss +0.3 MiB)
# Sort incoming edges for each routing track output node of General Switch Block(GSB)
[0%] Sorted incoming edges for each routing track output node of GSB[0][0][1%] Sorted incoming edges for each routing track output node of GSB[0][1][2%] Sorted incoming edges for each routing track output node of GSB[0][2][3%] Sorted incoming edges for each routing track output node of GSB[0][3][4%] Sorted incoming edges for each routing track output node of GSB[0][4][5%] Sorted incoming edges for each routing track output node of GSB[1][0][6%] Sorted incoming edges for each routing track output node of GSB[1][1][6%] Sorted incoming edges for each routing track output node of GSB[1][2][7%] Sorted incoming edges for each routing track output node of GSB[1][3][8%] Sorted incoming edges for each routing track output node of GSB[1][4][9%] Sorted incoming edges for each routing track output node of GSB[2][0][10%] Sorted incoming edges for each routing track output node of GSB[2][1][11%] Sorted incoming edges for each routing track output node of GSB[2][2][12%] Sorted incoming edges for each routing track output node of GSB[2][3][13%] Sorted incoming edges for each routing track output node of GSB[2][4][13%] Sorted incoming edges for each routing track output node of GSB[3][0][14%] Sorted incoming edges for each routing track output node of GSB[3][1][15%] Sorted incoming edges for each routing track output node of GSB[3][2][16%] Sorted incoming edges for each routing track output node of GSB[3][3][17%] Sorted incoming edges for each routing track output node of GSB[3][4][18%] Sorted incoming edges for each routing track output node of GSB[4][0][19%] Sorted incoming edges for each routing track output node of GSB[4][1][20%] Sorted incoming edges for each routing track output node of GSB[4][2][20%] Sorted incoming edges for each routing track output node of GSB[4][3][21%] Sorted incoming edges for each routing track output node of GSB[4][4][22%] Sorted incoming edges for each routing track output node of GSB[5][0][23%] Sorted incoming edges for each routing track output node of GSB[5][1][24%] Sorted incoming edges for each routing track output node of GSB[5][2][25%] Sorted incoming edges for each routing track output node of GSB[5][3][26%] Sorted incoming edges for each routing track output node of GSB[5][4][26%] Sorted incoming edges for each routing track output node of GSB[6][0][27%] Sorted incoming edges for each routing track output node of GSB[6][1][28%] Sorted incoming edges for each routing track output node of GSB[6][2][29%] Sorted incoming edges for each routing track output node of GSB[6][3][30%] Sorted incoming edges for each routing track output node of GSB[6][4][31%] Sorted incoming edges for each routing track output node of GSB[7][0][32%] Sorted incoming edges for each routing track output node of GSB[7][1][33%] Sorted incoming edges for each routing track output node of GSB[7][2][33%] Sorted incoming edges for each routing track output node of GSB[7][3][34%] Sorted incoming edges for each routing track output node of GSB[7][4][35%] Sorted incoming edges for each routing track output node of GSB[8][0][36%] Sorted incoming edges for each routing track output node of GSB[8][1][37%] Sorted incoming edges for each routing track output node of GSB[8][2][38%] Sorted incoming edges for each routing track output node of GSB[8][3][39%] Sorted incoming edges for each routing track output node of GSB[8][4][40%] Sorted incoming edges for each routing track output node of GSB[9][0][40%] Sorted incoming edges for each routing track output node of GSB[9][1][41%] Sorted incoming edges for each routing track output node of GSB[9][2][42%] Sorted incoming edges for each routing track output node of GSB[9][3][43%] Sorted incoming edges for each routing track output node of GSB[9][4][44%] Sorted incoming edges for each routing track output node of GSB[10][0][45%] Sorted incoming edges for each routing track output node of GSB[10][1][46%] Sorted incoming edges for each routing track output node of GSB[10][2][46%] Sorted incoming edges for each routing track output node of GSB[10][3][47%] Sorted incoming edges for each routing track output node of GSB[10][4][48%] Sorted incoming edges for each routing track output node of GSB[11][0][49%] Sorted incoming edges for each routing track output node of GSB[11][1][50%] Sorted incoming edges for each routing track output node of GSB[11][2][51%] Sorted incoming edges for each routing track output node of GSB[11][3][52%] Sorted incoming edges for each routing track output node of GSB[11][4][53%] Sorted incoming edges for each routing track output node of GSB[12][0][53%] Sorted incoming edges for each routing track output node of GSB[12][1][54%] Sorted incoming edges for each routing track output node of GSB[12][2][55%] Sorted incoming edges for each routing track output node of GSB[12][3][56%] Sorted incoming edges for each routing track output node of GSB[12][4][57%] Sorted incoming edges for each routing track output node of GSB[13][0][58%] Sorted incoming edges for each routing track output node of GSB[13][1][59%] Sorted incoming edges for each routing track output node of GSB[13][2][60%] Sorted incoming edges for each routing track output node of GSB[13][3][60%] Sorted incoming edges for each routing track output node of GSB[13][4][61%] Sorted incoming edges for each routing track output node of GSB[14][0][62%] Sorted incoming edges for each routing track output node of GSB[14][1][63%] Sorted incoming edges for each routing track output node of GSB[14][2][64%] Sorted incoming edges for each routing track output node of GSB[14][3][65%] Sorted incoming edges for each routing track output node of GSB[14][4][66%] Sorted incoming edges for each routing track output node of GSB[15][0][66%] Sorted incoming edges for each routing track output node of GSB[15][1][67%] Sorted incoming edges for each routing track output node of GSB[15][2][68%] Sorted incoming edges for each routing track output node of GSB[15][3][69%] Sorted incoming edges for each routing track output node of GSB[15][4][70%] Sorted incoming edges for each routing track output node of GSB[16][0][71%] Sorted incoming edges for each routing track output node of GSB[16][1][72%] Sorted incoming edges for each routing track output node of GSB[16][2][73%] Sorted incoming edges for each routing track output node of GSB[16][3][73%] Sorted incoming edges for each routing track output node of GSB[16][4][74%] Sorted incoming edges for each routing track output node of GSB[17][0][75%] Sorted incoming edges for each routing track output node of GSB[17][1][76%] Sorted incoming edges for each routing track output node of GSB[17][2][77%] Sorted incoming edges for each routing track output node of GSB[17][3][78%] Sorted incoming edges for each routing track output node of GSB[17][4][79%] Sorted incoming edges for each routing track output node of GSB[18][0][80%] Sorted incoming edges for each routing track output node of GSB[18][1][80%] Sorted incoming edges for each routing track output node of GSB[18][2][81%] Sorted incoming edges for each routing track output node of GSB[18][3][82%] Sorted incoming edges for each routing track output node of GSB[18][4][83%] Sorted incoming edges for each routing track output node of GSB[19][0][84%] Sorted incoming edges for each routing track output node of GSB[19][1][85%] Sorted incoming edges for each routing track output node of GSB[19][2][86%] Sorted incoming edges for each routing track output node of GSB[19][3][86%] Sorted incoming edges for each routing track output node of GSB[19][4][87%] Sorted incoming edges for each routing track output node of GSB[20][0][88%] Sorted incoming edges for each routing track output node of GSB[20][1][89%] Sorted incoming edges for each routing track output node of GSB[20][2][90%] Sorted incoming edges for each routing track output node of GSB[20][3][91%] Sorted incoming edges for each routing track output node of GSB[20][4][92%] Sorted incoming edges for each routing track output node of GSB[21][0][93%] Sorted incoming edges for each routing track output node of GSB[21][1][93%] Sorted incoming edges for each routing track output node of GSB[21][2][94%] Sorted incoming edges for each routing track output node of GSB[21][3][95%] Sorted incoming edges for each routing track output node of GSB[21][4][96%] Sorted incoming edges for each routing track output node of GSB[22][0][97%] Sorted incoming edges for each routing track output node of GSB[22][1][98%] Sorted incoming edges for each routing track output node of GSB[22][2][99%] Sorted incoming edges for each routing track output node of GSB[22][3][100%] Sorted incoming edges for each routing track output node of GSB[22][4]Sorted incoming edges for each routing track output node of 115 General Switch Blocks (GSBs).
# Sort incoming edges for each routing track output node of General Switch Block(GSB) took 0.37 seconds (max_rss 64.7 MiB, delta_rss +2.3 MiB)
# Sort incoming edges for each input pin node of General Switch Block(GSB)
[0%] Sorted incoming edges for each input pin node of GSB[0][0][1%] Sorted incoming edges for each input pin node of GSB[0][1][2%] Sorted incoming edges for each input pin node of GSB[0][2][3%] Sorted incoming edges for each input pin node of GSB[0][3][4%] Sorted incoming edges for each input pin node of GSB[0][4][5%] Sorted incoming edges for each input pin node of GSB[1][0][6%] Sorted incoming edges for each input pin node of GSB[1][1][6%] Sorted incoming edges for each input pin node of GSB[1][2][7%] Sorted incoming edges for each input pin node of GSB[1][3][8%] Sorted incoming edges for each input pin node of GSB[1][4][9%] Sorted incoming edges for each input pin node of GSB[2][0][10%] Sorted incoming edges for each input pin node of GSB[2][1][11%] Sorted incoming edges for each input pin node of GSB[2][2][12%] Sorted incoming edges for each input pin node of GSB[2][3][13%] Sorted incoming edges for each input pin node of GSB[2][4][13%] Sorted incoming edges for each input pin node of GSB[3][0][14%] Sorted incoming edges for each input pin node of GSB[3][1][15%] Sorted incoming edges for each input pin node of GSB[3][2][16%] Sorted incoming edges for each input pin node of GSB[3][3][17%] Sorted incoming edges for each input pin node of GSB[3][4][18%] Sorted incoming edges for each input pin node of GSB[4][0][19%] Sorted incoming edges for each input pin node of GSB[4][1][20%] Sorted incoming edges for each input pin node of GSB[4][2][20%] Sorted incoming edges for each input pin node of GSB[4][3][21%] Sorted incoming edges for each input pin node of GSB[4][4][22%] Sorted incoming edges for each input pin node of GSB[5][0][23%] Sorted incoming edges for each input pin node of GSB[5][1][24%] Sorted incoming edges for each input pin node of GSB[5][2][25%] Sorted incoming edges for each input pin node of GSB[5][3][26%] Sorted incoming edges for each input pin node of GSB[5][4][26%] Sorted incoming edges for each input pin node of GSB[6][0][27%] Sorted incoming edges for each input pin node of GSB[6][1][28%] Sorted incoming edges for each input pin node of GSB[6][2][29%] Sorted incoming edges for each input pin node of GSB[6][3][30%] Sorted incoming edges for each input pin node of GSB[6][4][31%] Sorted incoming edges for each input pin node of GSB[7][0][32%] Sorted incoming edges for each input pin node of GSB[7][1][33%] Sorted incoming edges for each input pin node of GSB[7][2][33%] Sorted incoming edges for each input pin node of GSB[7][3][34%] Sorted incoming edges for each input pin node of GSB[7][4][35%] Sorted incoming edges for each input pin node of GSB[8][0][36%] Sorted incoming edges for each input pin node of GSB[8][1][37%] Sorted incoming edges for each input pin node of GSB[8][2][38%] Sorted incoming edges for each input pin node of GSB[8][3][39%] Sorted incoming edges for each input pin node of GSB[8][4][40%] Sorted incoming edges for each input pin node of GSB[9][0][40%] Sorted incoming edges for each input pin node of GSB[9][1][41%] Sorted incoming edges for each input pin node of GSB[9][2][42%] Sorted incoming edges for each input pin node of GSB[9][3][43%] Sorted incoming edges for each input pin node of GSB[9][4][44%] Sorted incoming edges for each input pin node of GSB[10][0][45%] Sorted incoming edges for each input pin node of GSB[10][1][46%] Sorted incoming edges for each input pin node of GSB[10][2][46%] Sorted incoming edges for each input pin node of GSB[10][3][47%] Sorted incoming edges for each input pin node of GSB[10][4][48%] Sorted incoming edges for each input pin node of GSB[11][0][49%] Sorted incoming edges for each input pin node of GSB[11][1][50%] Sorted incoming edges for each input pin node of GSB[11][2][51%] Sorted incoming edges for each input pin node of GSB[11][3][52%] Sorted incoming edges for each input pin node of GSB[11][4][53%] Sorted incoming edges for each input pin node of GSB[12][0][53%] Sorted incoming edges for each input pin node of GSB[12][1][54%] Sorted incoming edges for each input pin node of GSB[12][2][55%] Sorted incoming edges for each input pin node of GSB[12][3][56%] Sorted incoming edges for each input pin node of GSB[12][4][57%] Sorted incoming edges for each input pin node of GSB[13][0][58%] Sorted incoming edges for each input pin node of GSB[13][1][59%] Sorted incoming edges for each input pin node of GSB[13][2][60%] Sorted incoming edges for each input pin node of GSB[13][3][60%] Sorted incoming edges for each input pin node of GSB[13][4][61%] Sorted incoming edges for each input pin node of GSB[14][0][62%] Sorted incoming edges for each input pin node of GSB[14][1][63%] Sorted incoming edges for each input pin node of GSB[14][2][64%] Sorted incoming edges for each input pin node of GSB[14][3][65%] Sorted incoming edges for each input pin node of GSB[14][4][66%] Sorted incoming edges for each input pin node of GSB[15][0][66%] Sorted incoming edges for each input pin node of GSB[15][1][67%] Sorted incoming edges for each input pin node of GSB[15][2][68%] Sorted incoming edges for each input pin node of GSB[15][3][69%] Sorted incoming edges for each input pin node of GSB[15][4][70%] Sorted incoming edges for each input pin node of GSB[16][0][71%] Sorted incoming edges for each input pin node of GSB[16][1][72%] Sorted incoming edges for each input pin node of GSB[16][2][73%] Sorted incoming edges for each input pin node of GSB[16][3][73%] Sorted incoming edges for each input pin node of GSB[16][4][74%] Sorted incoming edges for each input pin node of GSB[17][0][75%] Sorted incoming edges for each input pin node of GSB[17][1][76%] Sorted incoming edges for each input pin node of GSB[17][2][77%] Sorted incoming edges for each input pin node of GSB[17][3][78%] Sorted incoming edges for each input pin node of GSB[17][4][79%] Sorted incoming edges for each input pin node of GSB[18][0][80%] Sorted incoming edges for each input pin node of GSB[18][1][80%] Sorted incoming edges for each input pin node of GSB[18][2][81%] Sorted incoming edges for each input pin node of GSB[18][3][82%] Sorted incoming edges for each input pin node of GSB[18][4][83%] Sorted incoming edges for each input pin node of GSB[19][0][84%] Sorted incoming edges for each input pin node of GSB[19][1][85%] Sorted incoming edges for each input pin node of GSB[19][2][86%] Sorted incoming edges for each input pin node of GSB[19][3][86%] Sorted incoming edges for each input pin node of GSB[19][4][87%] Sorted incoming edges for each input pin node of GSB[20][0][88%] Sorted incoming edges for each input pin node of GSB[20][1][89%] Sorted incoming edges for each input pin node of GSB[20][2][90%] Sorted incoming edges for each input pin node of GSB[20][3][91%] Sorted incoming edges for each input pin node of GSB[20][4][92%] Sorted incoming edges for each input pin node of GSB[21][0][93%] Sorted incoming edges for each input pin node of GSB[21][1][93%] Sorted incoming edges for each input pin node of GSB[21][2][94%] Sorted incoming edges for each input pin node of GSB[21][3][95%] Sorted incoming edges for each input pin node of GSB[21][4][96%] Sorted incoming edges for each input pin node of GSB[22][0][97%] Sorted incoming edges for each input pin node of GSB[22][1][98%] Sorted incoming edges for each input pin node of GSB[22][2][99%] Sorted incoming edges for each input pin node of GSB[22][3][100%] Sorted incoming edges for each input pin node of GSB[22][4]Sorted incoming edges for each input pin node of 115 General Switch Blocks (GSBs).
# Sort incoming edges for each input pin node of General Switch Block(GSB) took 0.19 seconds (max_rss 65.4 MiB, delta_rss +0.8 MiB)
# Build a library of physical multiplexers
Built a multiplexer library of 31 physical multiplexers.
Maximum multiplexer size is 64.
	model 'mux_tree_tapbuf', input_size='18'
	model 'mux_tree_tapbuf_L1SB', input_size='5'
	model 'mux_tree_tapbuf_L1SB', input_size='4'
	model 'mux_tree_tapbuf_L4SB', input_size='3'
	model 'mux_tree_tapbuf_L4SB', input_size='4'
	model 'mux_tree_tapbuf_L1SB', input_size='6'
	model 'mux_tree_tapbuf_L1SB', input_size='12'
	model 'mux_tree_tapbuf_L1SB', input_size='7'
	model 'mux_tree_tapbuf_L1SB', input_size='11'
	model 'mux_tree_tapbuf_L4SB', input_size='11'
	model 'mux_tree_tapbuf_L4SB', input_size='13'
	model 'mux_tree_tapbuf_L4SB', input_size='10'
	model 'mux_tree_tapbuf_L4SB', input_size='12'
	model 'mux_tree_tapbuf_L4SB', input_size='9'
	model 'mux_tree_tapbuf_L4SB', input_size='8'
	model 'mux_tree_tapbuf_L4SB', input_size='7'
	model 'mux_tree_tapbuf_L4SB', input_size='5'
	model 'mux_tree_tapbuf_L4SB', input_size='2'
	model 'mux_tree_tapbuf_L1SB', input_size='9'
	model 'mux_tree_tapbuf_L1SB', input_size='8'
	model 'mux_tree_tapbuf_L1SB', input_size='3'
	model 'mux_tree_tapbuf_L4SB', input_size='6'
	model 'mux_tree_tapbuf_L1SB', input_size='2'
	model 'clock_mux', input_size='16'
	model 'mux_1level_io', input_size='2'
	model 'mux_tree', input_size='28'
	model 'mux_tree', input_size='6'
	model 'mux_tree', input_size='2'
	model 'mux_tree', input_size='24'
	model 'mux_tree', input_size='18'
	model 'frac_lut6', input_size='64'
# Build a library of physical multiplexers took 0.01 seconds (max_rss 65.7 MiB, delta_rss +0.3 MiB)
# Build the annotation about direct connection between tiles
Built 20 tile-to-tile direct connections
# Build the annotation about direct connection between tiles took 0.00 seconds (max_rss 65.7 MiB, delta_rss +0.0 MiB)
Building annotation for post-routing and clustering synchornization results...Done
Building annotation for mapped blocks on grid locations...Done
Will apply operating clock frequency 500 [MHz] to simulations
Will apply 10 operating clock cycles to simulations
Link OpenFPGA architecture to VPR architecture took 0.82 seconds (max_rss 65.9 MiB, delta_rss +6.2 MiB)

Command line to execute: lut_truth_table_fixup

Confirm selected options when call command 'lut_truth_table_fixup':
--verbose: off
Fix up LUT truth tables after packing optimization
Fix up LUT truth tables after packing optimization took 0.00 seconds (max_rss 65.9 MiB, delta_rss +0.0 MiB)

Command line to execute: build_fabric --compress_routing

Confirm selected options when call command 'build_fabric':
--frame_view: off
--compress_routing: on
--duplicate_grid_pin: off
--name_module_using_index: off
--load_fabric_key: off
--write_fabric_key: off
--group_tile: off
--group_config_block: off
--generate_random_fabric_key: off
--verbose: off
Identify unique General Switch Blocks (GSBs)
Detected 15 unique general switch blocks from a total of 115 (compression rate=666.67%)
Identify unique General Switch Blocks (GSBs) took 1.93 seconds (max_rss 65.9 MiB, delta_rss +0.0 MiB)


Build fabric module graph
# Build constant generator modules
# Build constant generator modules took 0.00 seconds (max_rss 65.9 MiB, delta_rss +0.0 MiB)
# Build user-defined modules
# Build user-defined modules took 0.00 seconds (max_rss 65.9 MiB, delta_rss +0.0 MiB)
# Build essential (inverter/buffer/logic gate) modules
# Build essential (inverter/buffer/logic gate) modules took 0.00 seconds (max_rss 65.9 MiB, delta_rss +0.0 MiB)
# Build local encoder (for multiplexers) modules
# Build local encoder (for multiplexers) modules took 0.00 seconds (max_rss 65.9 MiB, delta_rss +0.0 MiB)
# Building multiplexer modules
# Building multiplexer modules took 0.00 seconds (max_rss 67.0 MiB, delta_rss +1.0 MiB)
# Build Look-Up Table (LUT) modules
# Build Look-Up Table (LUT) modules took 0.00 seconds (max_rss 67.0 MiB, delta_rss +0.0 MiB)
# Build wire modules
# Build wire modules took 0.00 seconds (max_rss 67.0 MiB, delta_rss +0.0 MiB)
# Build memory modules
# Build memory modules took 0.00 seconds (max_rss 68.0 MiB, delta_rss +1.0 MiB)
# Build grid modules
Building logical tiles...Done
Building physical tiles...Done
# Build grid modules took 0.19 seconds (max_rss 84.3 MiB, delta_rss +16.2 MiB)
# Build unique routing modules...
# Build unique routing modules... took 0.13 seconds (max_rss 96.1 MiB, delta_rss +11.9 MiB)
# Build FPGA fabric module
## Add grid instances to top module
## Add grid instances to top module took 0.01 seconds (max_rss 104.1 MiB, delta_rss +8.0 MiB)
## Add switch block instances to top module
## Add switch block instances to top module took 0.00 seconds (max_rss 105.4 MiB, delta_rss +1.3 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 105.9 MiB, delta_rss +0.5 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 106.4 MiB, delta_rss +0.5 MiB)
## Add module nets between grids and GSBs
## Add module nets between grids and GSBs took 0.65 seconds (max_rss 138.9 MiB, delta_rss +32.5 MiB)
## Add module nets for inter-tile connections
## Add module nets for inter-tile connections took 0.00 seconds (max_rss 138.9 MiB, delta_rss +0.0 MiB)
## Build configurable regions for the top module
## Build configurable regions for the top module took 0.00 seconds (max_rss 145.4 MiB, delta_rss +0.0 MiB)
## Add module nets for configuration buses
## Add module nets for configuration buses took 0.08 seconds (max_rss 155.9 MiB, delta_rss +10.6 MiB)
# Build FPGA fabric module took 1.82 seconds (max_rss 155.9 MiB, delta_rss +59.8 MiB)
Build fabric module graph took 2.15 seconds (max_rss 155.9 MiB, delta_rss +90.0 MiB)
Create I/O location mapping for top module
Create I/O location mapping for top module took 0.01 seconds (max_rss 155.9 MiB, delta_rss +0.0 MiB)
Create global port info for top module
Create global port info for top module took 0.00 seconds (max_rss 155.9 MiB, delta_rss +0.0 MiB)

Command line to execute: repack --design_constraints /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/fpga_repack_constraints.xml

Confirm selected options when call command 'repack':
--design_constraints: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/fpga_repack_constraints.xml
--ignore_global_nets_on_pins: off
--verbose: off
Read Repack Design Constraints
Read Repack Design Constraints took 0.00 seconds (max_rss 155.9 MiB, delta_rss +0.0 MiB)
Build routing resource graph for the physical implementation of logical tile
Build routing resource graph for the physical implementation of logical tile took 0.01 seconds (max_rss 155.9 MiB, delta_rss +0.0 MiB)
Repack clustered blocks to physical implementation of logical tile
Repack clustered block 'dly_incdec_inv'...Warning 182: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'dly_tap_val_inv[2]'...Warning 183: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$f2g_trx_dly_adj_dly_adj_inv'...Warning 184: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$f2g_trx_dly_inc_dly_incdec_inv'...Warning 185: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$f2g_trx_dly_ld_dly_ld_inv'...Warning 186: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:dly_tap_val_inv[0]'...Warning 187: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:dly_tap_val_inv[1]'...Warning 188: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:dly_tap_val_inv[2]'...Warning 189: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:dly_tap_val_inv[3]'...Warning 190: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:dly_tap_val_inv[4]'...Warning 191: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:dly_tap_val_inv[5]'...Warning 192: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$auto$rs_design_edit.cc:498:handle_dangling_outs$506'...Warning 193: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$auto$rs_design_edit.cc:498:handle_dangling_outs$507'...Warning 194: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$auto$rs_design_edit.cc:498:handle_dangling_outs$508'...Warning 195: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$auto$rs_design_edit.cc:498:handle_dangling_outs$509'...Warning 196: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$auto$rs_design_edit.cc:498:handle_dangling_outs$510'...Warning 197: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$auto$rs_design_edit.cc:498:handle_dangling_outs$511'...Warning 198: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:data_o_inv_delayed'...Warning 199: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$auto$rs_design_edit.cc:885:execute$501'...Warning 200: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$auto$rs_design_edit.cc:885:execute$502'...Warning 201: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$auto$rs_design_edit.cc:885:execute$503'...Warning 202: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$auto$rs_design_edit.cc:885:execute$504'...Warning 203: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$auto$rs_design_edit.cc:885:execute$505'...Warning 204: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$f2g_trx_dly_tap_dly_tap_val[0]'...Warning 205: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$f2g_trx_dly_tap_dly_tap_val[1]'...Warning 206: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$f2g_trx_dly_tap_dly_tap_val[2]'...Warning 207: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$f2g_trx_dly_tap_dly_tap_val[3]'...Warning 208: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$f2g_trx_dly_tap_dly_tap_val[4]'...Warning 209: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$f2g_trx_dly_tap_dly_tap_val[5]'...Warning 210: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'data_o'...Warning 211: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'dly_adj'...Warning 212: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'dly_incdec'...Warning 213: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'dly_ld'...Warning 214: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered blocks to physical implementation of logical tile took 0.01 seconds (max_rss 156.2 MiB, delta_rss +0.3 MiB)
Identify wire LUTs created by repacking
Identified 0 wire LUTs created by repacker
Identify wire LUTs created by repacking took 0.00 seconds (max_rss 156.2 MiB, delta_rss +0.0 MiB)
Build truth tables for physical LUTs
Build truth tables for physical LUTs took 0.00 seconds (max_rss 156.2 MiB, delta_rss +0.0 MiB)

Command line to execute: build_architecture_bitstream

Confirm selected options when call command 'build_architecture_bitstream':
--write_file: off
--read_file: off
--no_time_stamp: off
--verbose: off

Build fabric-independent bitstream for implementation 'fabric_GJC19'

Generating bitstream for Switch blocks...Done
Generating bitstream for X-direction Connection blocks ...Done
Generating bitstream for Y-direction Connection blocks ...Done

Build fabric-independent bitstream for implementation 'fabric_GJC19'
 took 0.55 seconds (max_rss 169.3 MiB, delta_rss +13.1 MiB)

Build non-fabric bitstream for implementation 'fabric_GJC19'


Build non-fabric bitstream for implementation 'fabric_GJC19'
 took 0.01 seconds (max_rss 169.3 MiB, delta_rss +0.0 MiB)

Command line to execute: build_fabric_bitstream

Confirm selected options when call command 'build_fabric_bitstream':
--verbose: off

Build fabric dependent bitstream


Build fabric dependent bitstream
 took 0.15 seconds (max_rss 188.2 MiB, delta_rss +18.8 MiB)

Command line to execute: write_fabric_bitstream --keep_dont_care_bits  --format plain_text --file fabric_bitstream.bit

Confirm selected options when call command 'write_fabric_bitstream':
--file, -f: fabric_bitstream.bit
--format: plain_text
--filter_value: off
--path_only: off
--value_only: off
--trim_path: off
--fast_configuration: off
--keep_dont_care_bits: on
--wl_decremental_order: off
--no_time_stamp: off
--verbose: off
Warning 215: Directory path is empty and nothing will be created.
Write 134403 fabric bitstream into plain text file 'fabric_bitstream.bit'
Warning 216: None of global reset and set ports are defined for programming purpose. Fast configuration is not applicable
Write 134403 fabric bitstream into plain text file 'fabric_bitstream.bit' took 0.01 seconds (max_rss 188.3 MiB, delta_rss +0.2 MiB)

Command line to execute: write_io_mapping -f PinMapping.xml

Confirm selected options when call command 'write_io_mapping':
--file, -f: PinMapping.xml
--no_time_stamp: off
--verbose: off
Warning 217: Directory path is empty and nothing will be created.
Write I/O mapping into xml file 'PinMapping.xml'
Write I/O mapping into xml file 'PinMapping.xml' took 0.00 seconds (max_rss 188.3 MiB, delta_rss +0.0 MiB)

Command line to execute: exit

Confirm selected options when call command 'exit':

Finish execution with 0 errors

The entire OpenFPGA flow took 6.76 seconds

Thank you for using OpenFPGA!
Incr Slack updates 1 in 5.655e-06 sec
Full Max Req/Worst Slack updates 1 in 2.7347e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 3.4545e-05 sec
INFO: BIT: ##################################################
INFO: BIT: Analysis for design: GJC19
INFO: BIT: ##################################################
INFO: BIT: Design didn't change: GJC19, skipping analysis.
INFO: BIT: Top Modules: GJC19

INFO: BIT: Netlist PPDB: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/io_config.json
INFO: BIT: Config Mapping: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/configuration/Virgo/gemini_compact_22x4_config_attributes.mapping.json
INFO: BIT: Property JSON: model_config.property.json
INFO: BIT: Read resources
INFO: BIT: Validate Instances
INFO: BIT: Merge properties into instances
INFO: BIT: Re-location instances
INFO: BIT: Configure Mapping file initialization
INFO: BIT: Validation using '__primary_validation__' rule
INFO: BIT: Skip module:I_BUF name:buf1_ location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:I_BUF name:buf2_ location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:I_BUF name:buf3_ location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:I_BUF name:data_buf location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:O_BUF name:obuf00_ location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:O_BUF name:obuf0_ location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:O_BUF name:obuf1_ location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:O_BUF name:obuf2_ location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:O_BUF name:obuf3_ location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:O_BUF name:obuf4_ location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:O_BUF name:obuf5_ location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Internal error validations
INFO: BIT: Skip module:I_DELAY name:data_i_delay location(s):"" because it failed in internal_error validation
INFO: BIT: Assign instance-without-location
INFO: BIT: Allocate FCLK routing resource
INFO: BIT: Set CLKBUF configuration attributes
INFO: BIT: Allocate PLL resource (and set PLLREF configuration attributes)
INFO: BIT: Set PLL remaining configuration attributes
INFO: BIT: Validation using '__secondary_validation__' rule
INFO: BIT: Set configuration attributes
INFO: BIT: Generated IO bitstream is invalid
INFO: BIT: Netlist PPDB: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/io_config.json
INFO: BIT: Config Mapping: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/configuration/Virgo/gemini_compact_22x4_config_attributes.mapping.json
INFO: BIT: Property JSON: model_config.property.json
INFO: BIT: Read resources
INFO: BIT: Validate Instances
INFO: BIT: Merge properties into instances
INFO: BIT: Re-location instances
INFO: BIT: Configure Mapping file initialization
INFO: BIT: Validation using '__primary_validation__' rule
INFO: BIT: Skip module:I_BUF name:buf1_ location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:I_BUF name:buf2_ location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:I_BUF name:buf3_ location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:I_BUF name:data_buf location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:O_BUF name:obuf00_ location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:O_BUF name:obuf0_ location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:O_BUF name:obuf1_ location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:O_BUF name:obuf2_ location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:O_BUF name:obuf3_ location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:O_BUF name:obuf4_ location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:O_BUF name:obuf5_ location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Internal error validations
INFO: BIT: Skip module:I_DELAY name:data_i_delay location(s):"" because it failed in internal_error validation
INFO: BIT: Assign instance-without-location
INFO: BIT: Allocate FCLK routing resource
INFO: BIT: Set CLKBUF configuration attributes
INFO: BIT: Allocate PLL resource (and set PLLREF configuration attributes)
INFO: BIT: Set PLL remaining configuration attributes
INFO: BIT: Validation using '__secondary_validation__' rule
INFO: BIT: Set configuration attributes
INFO: BIT: Generated IO bitstream is invalid
INFO: BIT: Skip buf1_ [I_BUF] because the location is not set
INFO: BIT: Skip buf2_ [I_BUF] because the location is not set
INFO: BIT: Skip buf3_ [I_BUF] because the location is not set
INFO: BIT: Skip data_buf [I_BUF] because the location is not set
INFO: BIT: Skip data_i_delay [I_DELAY] because the location is not set
INFO: BIT: Skip obuf00_ [O_BUF] because the location is not set
INFO: BIT: Skip obuf0_ [O_BUF] because the location is not set
INFO: BIT: Skip obuf1_ [O_BUF] because the location is not set
INFO: BIT: Skip obuf2_ [O_BUF] because the location is not set
INFO: BIT: Skip obuf3_ [O_BUF] because the location is not set
INFO: BIT: Skip obuf4_ [O_BUF] because the location is not set
INFO: BIT: Skip obuf5_ [O_BUF] because the location is not set
INFO: BIT: Skip buf1_ [I_BUF] because the location is not set
INFO: BIT: Skip buf2_ [I_BUF] because the location is not set
INFO: BIT: Skip buf3_ [I_BUF] because the location is not set
INFO: BIT: Skip data_buf [I_BUF] because the location is not set
INFO: BIT: Skip data_i_delay [I_DELAY] because the location is not set
INFO: BIT: Skip obuf00_ [O_BUF] because the location is not set
INFO: BIT: Skip obuf0_ [O_BUF] because the location is not set
INFO: BIT: Skip obuf1_ [O_BUF] because the location is not set
INFO: BIT: Skip obuf2_ [O_BUF] because the location is not set
INFO: BIT: Skip obuf3_ [O_BUF] because the location is not set
INFO: BIT: Skip obuf4_ [O_BUF] because the location is not set
INFO: BIT: Skip obuf5_ [O_BUF] because the location is not set
INFO: BIT: Design GJC19 bitstream is generated
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.07
Build    : 1.1.30
Hash     : 8801a76
Date     : Jul 16 2024
Type     : Engineering
Log Time   : Tue Jul 16 06:10:18 2024 GMT

INFO: Created design: GJC19. Project type: rtl
INFO: Target device: GEMINI_COMPACT_22x4
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/.././rtl/GJC19.v
INFO: Adding constraint file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/../pin_constraints.pin
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: GJC19
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/analysis/GJC19_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/analysis/GJC19_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 d2189b06a, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/analysis/GJC19_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FCLK_BUF'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/.././rtl/GJC19.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/.././rtl/GJC19.v' to AST representation.
Generating RTLIL representation for module `\GJC19'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top GJC19' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \GJC19

3.2. Analyzing design hierarchy..
Top module:  \GJC19
Removed 0 unused modules.
Mapping positional arguments of cell GJC19.data_buf (I_BUF).
Mapping positional arguments of cell GJC19.clock_buffer (CLK_BUF).
Mapping positional arguments of cell GJC19.obuf5_ (O_BUF).
Mapping positional arguments of cell GJC19.obuf4_ (O_BUF).
Mapping positional arguments of cell GJC19.obuf3_ (O_BUF).
Mapping positional arguments of cell GJC19.obuf2_ (O_BUF).
Mapping positional arguments of cell GJC19.obuf1_ (O_BUF).
Mapping positional arguments of cell GJC19.obuf0_ (O_BUF).
Mapping positional arguments of cell GJC19.obuf00_ (O_BUF).
Mapping positional arguments of cell GJC19.buf3_ (I_BUF).
Mapping positional arguments of cell GJC19.buf2_ (I_BUF).
Mapping positional arguments of cell GJC19.buf1_ (I_BUF).
Mapping positional arguments of cell GJC19.buf0_ (I_BUF).

Dumping file hier_info.json ...
 Process module "CLK_BUF"
 Process module "I_BUF"
 Process module "I_DELAY"
 Process module "O_BUF"
Dumping file port_info.json ...

End of script. Logfile hash: d9ccb9f944, CPU: user 0.04s system 0.01s, MEM: 15.87 MB peak
Yosys 0.38 (git sha1 d2189b06a, gcc 11.2.1 -fPIC -Os)
Time spent: 94% 4x read_verilog (0 sec), 4% 1x analyze (0 sec), ...
INFO: ANL: Design GJC19 is analyzed
INFO: ANL: Top Modules: GJC19

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: GJC19
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/yosys -s GJC19.ys -l GJC19_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/yosys -s GJC19.ys -l GJC19_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 d2189b06a, gcc 11.2.1 -fPIC -Os)


-- Executing script file `GJC19.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FCLK_BUF'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/.././rtl/GJC19.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/.././rtl/GJC19.v' to AST representation.
Generating RTLIL representation for module `\GJC19'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \GJC19

3.2. Analyzing design hierarchy..
Top module:  \GJC19
Removed 0 unused modules.
Mapping positional arguments of cell GJC19.data_buf (I_BUF).
Mapping positional arguments of cell GJC19.clock_buffer (CLK_BUF).
Mapping positional arguments of cell GJC19.obuf5_ (O_BUF).
Mapping positional arguments of cell GJC19.obuf4_ (O_BUF).
Mapping positional arguments of cell GJC19.obuf3_ (O_BUF).
Mapping positional arguments of cell GJC19.obuf2_ (O_BUF).
Mapping positional arguments of cell GJC19.obuf1_ (O_BUF).
Mapping positional arguments of cell GJC19.obuf0_ (O_BUF).
Mapping positional arguments of cell GJC19.obuf00_ (O_BUF).
Mapping positional arguments of cell GJC19.buf3_ (I_BUF).
Mapping positional arguments of cell GJC19.buf2_ (I_BUF).
Mapping positional arguments of cell GJC19.buf1_ (I_BUF).
Mapping positional arguments of cell GJC19.buf0_ (I_BUF).

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-339.10.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \GJC19

4.17.2. Analyzing design hierarchy..
Top module:  \GJC19
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.19. Executing FLATTEN pass (flatten design).

# -------------------- 
#  Design entry stats  
# -------------------- 

4.20. Printing statistics.

=== GJC19 ===

   Number of wires:                 27
   Number of wire bits:             47
   Number of public wires:          22
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $not                            5
     CLK_BUF                         1
     I_BUF                           5
     I_DELAY                         1
     O_BUF                           7

4.21. Executing SPLITNETS pass (splitting up multi-bit signals).

4.22. Executing DEMUXMAP pass.

4.23. Executing FLATTEN pass (flatten design).

4.24. Executing DEMUXMAP pass.

4.25. Executing TRIBUF pass.
Warning: Ignored -no_iobuf because -keep_tribuf is used.

4.26. Executing DEMINOUT pass (demote inout ports to input or output).

4.27. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

4.29. Executing CHECK pass (checking for obvious problems).
Checking module GJC19...
Found and reported 0 problems.

4.30. Printing statistics.

=== GJC19 ===

   Number of wires:                 22
   Number of wire bits:             37
   Number of public wires:          22
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $not                            5
     CLK_BUF                         1
     I_BUF                           5
     I_DELAY                         1
     O_BUF                           7

4.31. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.32. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.33. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.34. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.35. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.36. Executing OPT_SHARE pass.

4.37. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

4.40. Executing FSM pass (extract and optimize FSM).

4.40.1. Executing FSM_DETECT pass (finding FSMs in design).

4.40.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.40.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.40.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.40.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.40.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.40.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.40.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.41. Executing WREDUCE pass (reducing word size of cells).

4.42. Executing PEEPOPT pass (run peephole optimizers).

4.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.46. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.47. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.48. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.49. Executing OPT_SHARE pass.

4.50. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.51. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.52. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

4.53. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.55. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.56. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.57. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.58. Executing OPT_SHARE pass.

4.59. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.60. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.61. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

4.62. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.63. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.64. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.65. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.66. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.67. Executing OPT_SHARE pass.

4.68. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.69. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.70. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.71. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

4.72. Executing WREDUCE pass (reducing word size of cells).

4.73. Executing PEEPOPT pass (run peephole optimizers).

4.74. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.75. Executing DEMUXMAP pass.

4.76. Executing SPLITNETS pass (splitting up multi-bit signals).

4.77. Printing statistics.

=== GJC19 ===

   Number of wires:                 22
   Number of wire bits:             37
   Number of public wires:          22
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $not                            5
     CLK_BUF                         1
     I_BUF                           5
     I_DELAY                         1
     O_BUF                           7

4.78. Executing RS_DSP_MULTADD pass.

4.79. Executing WREDUCE pass (reducing word size of cells).

4.80. Executing RS_DSP_MACC pass.

4.81. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.82. Executing TECHMAP pass (map to technology primitives).

4.82.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.82.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.83. Printing statistics.

=== GJC19 ===

   Number of wires:                 22
   Number of wire bits:             37
   Number of public wires:          22
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $not                            5
     CLK_BUF                         1
     I_BUF                           5
     I_DELAY                         1
     O_BUF                           7

4.84. Executing TECHMAP pass (map to technology primitives).

4.84.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.84.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.85. Printing statistics.

=== GJC19 ===

   Number of wires:                 22
   Number of wire bits:             37
   Number of public wires:          22
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $not                            5
     CLK_BUF                         1
     I_BUF                           5
     I_DELAY                         1
     O_BUF                           7

4.86. Executing TECHMAP pass (map to technology primitives).

4.86.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.86.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.87. Executing TECHMAP pass (map to technology primitives).

4.87.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.87.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.88. Executing TECHMAP pass (map to technology primitives).

4.88.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.88.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.89. Executing RS_DSP_SIMD pass.

4.90. Executing TECHMAP pass (map to technology primitives).

4.90.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.90.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.91. Executing TECHMAP pass (map to technology primitives).

4.91.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.91.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.92. Executing rs_pack_dsp_regs pass.

4.93. Executing RS_DSP_IO_REGS pass.

4.94. Executing TECHMAP pass (map to technology primitives).

4.94.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.95. Executing TECHMAP pass (map to technology primitives).

4.95.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.95.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.96. Printing statistics.

=== GJC19 ===

   Number of wires:                 22
   Number of wire bits:             37
   Number of public wires:          22
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $not                            5
     CLK_BUF                         1
     I_BUF                           5
     I_DELAY                         1
     O_BUF                           7

4.97. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module GJC19:
  created 0 $alu and 0 $macc cells.

4.98. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.99. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.100. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.101. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.102. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.103. Executing OPT_SHARE pass.

4.104. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.105. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.106. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

4.107. Printing statistics.

=== GJC19 ===

   Number of wires:                 22
   Number of wire bits:             37
   Number of public wires:          22
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $not                            5
     CLK_BUF                         1
     I_BUF                           5
     I_DELAY                         1
     O_BUF                           7

4.108. Executing MEMORY pass.

4.108.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.108.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.108.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.108.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.108.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.108.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.108.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.108.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.108.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.108.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.109. Printing statistics.

=== GJC19 ===

   Number of wires:                 22
   Number of wire bits:             37
   Number of public wires:          22
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $not                            5
     CLK_BUF                         1
     I_BUF                           5
     I_DELAY                         1
     O_BUF                           7

4.110. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.111. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.112. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.113. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.114. Executing Rs_BRAM_Split pass.

4.115. Executing TECHMAP pass (map to technology primitives).

4.115.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.115.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.116. Executing TECHMAP pass (map to technology primitives).

4.116.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.116.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.117. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.118. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.119. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.120. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.121. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.122. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.123. Executing OPT_SHARE pass.

4.124. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.125. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.126. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

4.127. Executing PMUXTREE pass.

4.128. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.129. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.130. Executing TECHMAP pass (map to technology primitives).

4.130.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.130.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.130.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
No more expansions possible.
<suppressed ~78 debug messages>

4.131. Printing statistics.

=== GJC19 ===

   Number of wires:                 22
   Number of wire bits:             37
   Number of public wires:          22
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $_NOT_                         10
     CLK_BUF                         1
     I_BUF                           5
     I_DELAY                         1
     O_BUF                           7

4.132. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.133. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.134. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.135. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.136. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.137. Executing OPT_SHARE pass.

4.138. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.139. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.140. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

4.141. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.142. Executing TECHMAP pass (map to technology primitives).

4.142.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.142.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.143. Printing statistics.

=== GJC19 ===

   Number of wires:                 22
   Number of wire bits:             37
   Number of public wires:          22
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $_NOT_                         10
     CLK_BUF                         1
     I_BUF                           5
     I_DELAY                         1
     O_BUF                           7

4.144. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.145. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.146. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.147. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.148. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.149. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.150. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.151. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

4.152. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.153. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.154. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.155. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.156. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.157. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.158. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.159. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

4.160. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.161. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.162. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.163. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.164. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.165. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.166. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.167. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.168. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

4.169. Printing statistics.

=== GJC19 ===

   Number of wires:                 22
   Number of wire bits:             37
   Number of public wires:          22
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $_NOT_                         10
     CLK_BUF                         1
     I_BUF                           5
     I_DELAY                         1
     O_BUF                           7

   Number of Generic REGs:          0

ABC-DFF iteration : 1

4.170. Executing ABC pass (technology mapping using ABC).

4.170.1. Summary of detected clock domains:
  24 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.170.2. Extracting gate netlist of module `\GJC19' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 10 outputs (dfl=1).

4.170.2.1. Executing ABC.
[Time = 0.05 sec.]

4.171. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.172. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.173. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.174. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.175. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.176. Executing OPT_SHARE pass.

4.177. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.178. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..
Removed 0 unused cells and 20 unused wires.
<suppressed ~1 debug messages>

4.179. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.180. Executing ABC pass (technology mapping using ABC).

4.180.1. Summary of detected clock domains:
  24 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.180.2. Extracting gate netlist of module `\GJC19' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 10 outputs (dfl=1).

4.180.2.1. Executing ABC.
[Time = 0.05 sec.]

4.181. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.182. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.183. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.184. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.185. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.186. Executing OPT_SHARE pass.

4.187. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.188. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..
Removed 0 unused cells and 20 unused wires.
<suppressed ~1 debug messages>

4.189. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.190. Executing ABC pass (technology mapping using ABC).

4.190.1. Summary of detected clock domains:
  24 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.190.2. Extracting gate netlist of module `\GJC19' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 10 outputs (dfl=2).

4.190.2.1. Executing ABC.
[Time = 0.06 sec.]

4.191. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.192. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.193. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.194. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.195. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.196. Executing OPT_SHARE pass.

4.197. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.198. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..
Removed 0 unused cells and 20 unused wires.
<suppressed ~1 debug messages>

4.199. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.200. Executing ABC pass (technology mapping using ABC).

4.200.1. Summary of detected clock domains:
  24 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.200.2. Extracting gate netlist of module `\GJC19' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 10 outputs (dfl=2).

4.200.2.1. Executing ABC.
[Time = 0.05 sec.]

4.201. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.202. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.203. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.204. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.205. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.206. Executing OPT_SHARE pass.

4.207. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.208. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..
Removed 0 unused cells and 20 unused wires.
<suppressed ~1 debug messages>

4.209. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1
select with DFL2 synthesis (thresh-logic=0.920000, thresh_dff=0.980000)

4.210. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.211. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.212. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.213. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.214. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.215. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.216. Executing OPT_SHARE pass.

4.217. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.218. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.219. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

4.220. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.221. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.222. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.223. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.224. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.225. Executing OPT_SHARE pass.

4.226. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.227. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.228. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

4.229. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.230. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.231. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.232. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.233. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.234. Executing OPT_SHARE pass.

4.235. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.236. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.237. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.238. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

4.239. Executing BMUXMAP pass.

4.240. Executing DEMUXMAP pass.

4.241. Executing SPLITNETS pass (splitting up multi-bit signals).

4.242. Executing ABC pass (technology mapping using ABC).

4.242.1. Extracting gate netlist of module `\GJC19' to `<abc-temp-dir>/input.blif'..
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 10 outputs (dfl=1).

4.242.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs =  10  #Luts =    10  Max Lvl =   0  Avg Lvl =   0.00  [   0.08 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  10  #Luts =    10  Max Lvl =   0  Avg Lvl =   0.00  [   0.07 sec. at Pass 1]{initMapFlow}[3]
DE:   #PIs =  10  #Luts =    10  Max Lvl =   0  Avg Lvl =   0.00  [   0.09 sec. at Pass 2]{map}[9]
DE:   #PIs =  10  #Luts =    10  Max Lvl =   0  Avg Lvl =   0.00  [   0.15 sec. at Pass 3]{postMap}[18]
DE:   #PIs =  10  #Luts =    10  Max Lvl =   0  Avg Lvl =   0.00  [   0.29 sec. at Pass 4]{map}[54]
DE:   #PIs =  10  #Luts =    10  Max Lvl =   0  Avg Lvl =   0.00  [   0.72 sec. at Pass 5]{postMap}[100]
DE:   #PIs =  10  #Luts =    10  Max Lvl =   0  Avg Lvl =   0.00  [   0.75 sec. at Pass 6]{pushMap}[100]
DE:   #PIs =  10  #Luts =    10  Max Lvl =   0  Avg Lvl =   0.00  [   0.73 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =  10  #Luts =    10  Max Lvl =   0  Avg Lvl =   0.00  [   0.71 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =  10  #Luts =    10  Max Lvl =   0  Avg Lvl =   0.00  [   0.73 sec. at Pass 8]{finalMap}[100]
DE:   
DE:   total time =    4.42 sec.
[Time = 6.49 sec.]

4.243. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.244. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.245. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.246. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.247. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.248. Executing OPT_SHARE pass.

4.249. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.250. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..
Removed 0 unused cells and 20 unused wires.
<suppressed ~1 debug messages>

4.251. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

4.252. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.253. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.254. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.255. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.256. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.257. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.258. Executing OPT_SHARE pass.

4.259. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.260. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.261. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

4.262. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.263. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.264. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.265. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.266. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.267. Executing OPT_SHARE pass.

4.268. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.269. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.270. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.271. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

4.272. Printing statistics.

=== GJC19 ===

   Number of wires:                 22
   Number of wire bits:             37
   Number of public wires:          22
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $lut                           10
     CLK_BUF                         1
     I_BUF                           5
     I_DELAY                         1
     O_BUF                           7

4.273. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.274. Executing RS_DFFSR_CONV pass.

4.275. Printing statistics.

=== GJC19 ===

   Number of wires:                 22
   Number of wire bits:             37
   Number of public wires:          22
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $lut                           10
     CLK_BUF                         1
     I_BUF                           5
     I_DELAY                         1
     O_BUF                           7

4.276. Executing TECHMAP pass (map to technology primitives).

4.276.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.276.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.276.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
No more expansions possible.
<suppressed ~132 debug messages>

4.277. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.278. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.279. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.280. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.281. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.282. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

4.283. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.284. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.285. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.286. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.287. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.288. Executing OPT_SHARE pass.

4.289. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.290. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.291. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

4.292. Executing TECHMAP pass (map to technology primitives).

4.292.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.292.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.293. Executing ABC pass (technology mapping using ABC).

4.293.1. Extracting gate netlist of module `\GJC19' to `<abc-temp-dir>/input.blif'..
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 10 outputs (dfl=1).

4.293.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs =  10  #Luts =    10  Max Lvl =   0  Avg Lvl =   0.00  [   0.07 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  10  #Luts =    10  Max Lvl =   0  Avg Lvl =   0.00  [   0.08 sec. at Pass 1]{initMapFlow}[3]
DE:   #PIs =  10  #Luts =    10  Max Lvl =   0  Avg Lvl =   0.00  [   0.09 sec. at Pass 2]{map}[9]
DE:   #PIs =  10  #Luts =    10  Max Lvl =   0  Avg Lvl =   0.00  [   0.15 sec. at Pass 3]{postMap}[18]
DE:   #PIs =  10  #Luts =    10  Max Lvl =   0  Avg Lvl =   0.00  [   0.27 sec. at Pass 4]{map}[54]
DE:   #PIs =  10  #Luts =    10  Max Lvl =   0  Avg Lvl =   0.00  [   0.71 sec. at Pass 5]{postMap}[100]
DE:   #PIs =  10  #Luts =    10  Max Lvl =   0  Avg Lvl =   0.00  [   0.69 sec. at Pass 6]{pushMap}[100]
DE:   #PIs =  10  #Luts =    10  Max Lvl =   0  Avg Lvl =   0.00  [   0.72 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =  10  #Luts =    10  Max Lvl =   0  Avg Lvl =   0.00  [   0.71 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =  10  #Luts =    10  Max Lvl =   0  Avg Lvl =   0.00  [   0.73 sec. at Pass 8]{finalMap}[100]
DE:   
DE:   total time =    4.35 sec.
[Time = 6.43 sec.]

4.294. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

4.295. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.296. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.297. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC19.
Performed a total of 0 changes.

4.298. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC19'.
Removed a total of 0 cells.

4.299. Executing OPT_SHARE pass.

4.300. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.301. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..
Removed 0 unused cells and 20 unused wires.
<suppressed ~1 debug messages>

4.302. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC19.

RUN-OPT ITERATIONS DONE : 1

4.303. Executing HIERARCHY pass (managing design hierarchy).

4.303.1. Analyzing design hierarchy..
Top module:  \GJC19

4.303.2. Analyzing design hierarchy..
Top module:  \GJC19
Removed 0 unused modules.

4.304. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..
Removed 0 unused cells and 2 unused wires.
<suppressed ~2 debug messages>
 ***************************
   Inserting Input Buffers
 ***************************

4.305. Executing Verilog backend.
Dumping module `\GJC19'.
INFO: port '\clk_i_buf' has an associated I_BUF
INFO: port '\data_i' has an associated I_BUF
INFO: port '\dly_adj_buf' has an associated I_BUF
INFO: port '\dly_incdec_buf' has an associated I_BUF
INFO: port '\dly_ld_buf' has an associated I_BUF

4.305.1. Executing Verilog backend.
Dumping module `\GJC19'.
 ***************************
   Inserting Clock Buffers
 ***************************

4.305.1.1. Executing Verilog backend.
Dumping module `\GJC19'.
INFO: inserting FCLK_BUF before '\clk_buf_i'

4.305.1.1.1. Executing Verilog backend.
Dumping module `\GJC19'.
 *****************************
   Inserting Output Buffers
 *****************************

4.305.1.1.1.1. Executing Verilog backend.
Dumping module `\GJC19'.
INFO: OUTPUT port '\data_o_inv_delayed_buf' has an associated O_BUF
INFO: OUTPUT port '\dly_tap_val_inv_buf' has an associated O_BUF

4.305.1.1.1.1.1. Executing Verilog backend.
Dumping module `\GJC19'.
 *****************************
   Mapping Tri-state Buffers
 *****************************

4.305.1.1.1.1.1.1. Executing Verilog backend.
Dumping module `\GJC19'.

4.305.1.1.1.1.1.1.1. Executing Verilog backend.
Dumping module `\GJC19'.

4.305.1.1.1.1.1.1.1.1. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.305.1.1.1.1.1.1.1.2. Executing Verilog backend.
Dumping module `\GJC19'.

4.305.1.1.1.1.1.1.1.2.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.305.1.1.1.1.1.1.1.2.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FCLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-176.10.
Generating RTLIL representation for module `\FCLK_BUF'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:186.1-233.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:243.1-268.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:278.1-290.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:300.1-311.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:321.1-329.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:339.1-351.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:361.1-380.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:390.1-396.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:406.1-412.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:422.1-428.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:438.1-444.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:454.1-460.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:470.1-476.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:486.1-500.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:510.1-524.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:534.1-547.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:557.1-570.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:580.1-588.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:598.1-610.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:620.1-629.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:639.1-656.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:666.1-684.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:694.1-708.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:718.1-735.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:745.1-784.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:794.1-833.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:843.1-849.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:859.1-865.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:875.1-883.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:893.1-901.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:911.1-964.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:974.1-1003.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1020.1-1025.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1033.1-1038.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1047.1-1053.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1061.1-1067.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1076.1-1082.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1091.1-1097.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1102.1-1152.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1157.1-1191.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1196.1-1242.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.305.1.1.1.1.1.1.1.2.3. Executing TECHMAP pass (map to technology primitives).

4.305.1.1.1.1.1.1.1.2.3.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.305.1.1.1.1.1.1.1.2.3.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.305.1.1.1.1.1.1.1.2.4. Executing Verilog backend.
Dumping module `\GJC19'.

4.305.1.1.1.1.1.1.1.2.4.1. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..

4.305.1.1.1.1.1.1.1.2.4.2. Executing Verilog backend.
Dumping module `\GJC19'.

4.305.1.1.1.1.1.1.1.2.4.2.1. Printing statistics.

=== GJC19 ===

   Number of wires:                 21
   Number of wire bits:             36
   Number of public wires:          20
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 25
     $lut                           10
     CLK_BUF                         1
     FCLK_BUF                        1
     I_BUF                           5
     I_DELAY                         1
     O_BUF                           7

4.305.1.1.1.1.1.1.1.2.4.2.2. Executing TECHMAP pass (map to technology primitives).

4.305.1.1.1.1.1.1.1.2.4.2.2.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.305.1.1.1.1.1.1.1.2.4.2.2.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~26 debug messages>

4.305.1.1.1.1.1.1.1.2.4.2.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC19..
Removed 0 unused cells and 20 unused wires.
<suppressed ~1 debug messages>

4.305.1.1.1.1.1.1.1.2.4.2.4. Printing statistics.

=== GJC19 ===

   Number of wires:                 21
   Number of wire bits:             36
   Number of public wires:          20
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 25
     CLK_BUF                         1
     FCLK_BUF                        1
     I_BUF                           5
     I_DELAY                         1
     LUT1                           10
     O_BUF                           7

4.305.1.1.1.1.1.1.1.2.4.2.5. Executing Verilog backend.
Dumping module `\GJC19'.

4.305.1.1.1.1.1.1.1.2.4.2.5.1. Executing Verilog backend.
Dumping module `\GJC19'.

==========================
Post Design clean up ... 

Split to bits ... 

4.305.1.1.1.1.1.1.1.2.4.2.5.1.1. Executing SPLITNETS pass (splitting up multi-bit signals).

Split into bits ...     [0.00 sec.]
Building Sig2cells ...  [0.00 sec.]
Building Sig2sig ...    [0.00 sec.]
Backward clean up ...   [0.00 sec.]
Before cleanup :

4.305.1.1.1.1.1.1.1.2.4.2.5.1.2. Printing statistics.

=== GJC19 ===

   Number of wires:                 31
   Number of wire bits:             36
   Number of public wires:          30
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 25
     CLK_BUF                         1
     FCLK_BUF                        1
     I_BUF                           5
     I_DELAY                         1
     LUT1                           10
     O_BUF                           7

 --------------------------
   Removed assigns : 0
   Removed wires   : 0
   Removed cells   : 0
 --------------------------
After cleanup :

4.305.1.1.1.1.1.1.1.2.4.2.5.1.3. Printing statistics.

=== GJC19 ===

   Number of wires:                 31
   Number of wire bits:             36
   Number of public wires:          30
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 25
     CLK_BUF                         1
     FCLK_BUF                        1
     I_BUF                           5
     I_DELAY                         1
     LUT1                           10
     O_BUF                           7


Total time for 'obs_clean' ...   
 [0.00 sec.]

4.305.1.1.1.1.1.1.1.2.4.2.5.1.4. Executing SPLITNETS pass (splitting up multi-bit signals).

4.305.1.1.1.1.1.1.1.2.4.2.5.1.5. Executing HIERARCHY pass (managing design hierarchy).

4.305.1.1.1.1.1.1.1.2.4.2.5.1.5.1. Analyzing design hierarchy..
Top module:  \GJC19

4.305.1.1.1.1.1.1.1.2.4.2.5.1.5.2. Analyzing design hierarchy..
Top module:  \GJC19
Removed 0 unused modules.

Dumping port properties into 'netlist_info.json' file.


Inserting I_FAB/O_FAB cells ...


Inserting I_FAB/O_FAB cells done.

4.305.1.1.1.1.1.1.1.2.4.2.5.1.6. Printing statistics.

=== GJC19 ===

   Number of wires:                 40
   Number of wire bits:             45
   Number of public wires:          30
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     CLK_BUF                         1
     FCLK_BUF                        1
     I_BUF                           5
     I_DELAY                         1
     I_FAB                           6
     LUT1                           10
     O_BUF                           7
     O_FAB                           3

   Number of LUTs:                  10
   Number of REGs:                   0
   Number of CARRY ADDERs:           0

# -------------------- 
# Core Synthesis done 
# -------------------- 

4.305.1.1.1.1.1.1.1.2.4.2.5.2. Executing Verilog backend.
Dumping module `\GJC19'.

4.305.1.1.1.1.1.1.1.2.4.2.5.2.1. Executing BLIF backend.

-- Running command `write_rtlil design.rtlil' --

4.305.1.1.1.1.1.1.1.2.4.2.5.2.2. Executing RTLIL backend.
Output filename: design.rtlil

4.305.1.1.1.1.1.1.1.2.4.2.5.2.3. Executing SPLITNETS pass (splitting up multi-bit signals).

4.305.1.1.1.1.1.1.1.2.4.2.5.2.4. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_GJC19.
<suppressed ~1 debug messages>

4.305.1.1.1.1.1.1.1.2.4.2.5.2.5. Executing Verilog backend.
Dumping module `\GJC19'.

4.305.1.1.1.1.1.1.1.2.4.2.5.2.5.1. Executing BLIF backend.
Run Script

4.305.1.1.1.1.1.1.1.2.4.2.5.2.5.2. Executing Verilog backend.
Dumping module `\GJC19'.

4.305.1.1.1.1.1.1.1.2.4.2.5.2.5.2.1. Executing BLIF backend.

4.305.1.1.1.1.1.1.1.2.4.2.5.2.5.2.2. Executing Verilog backend.
Dumping module `\fabric_GJC19'.

4.305.1.1.1.1.1.1.1.2.4.2.5.2.5.2.2.1. Executing BLIF backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: a8ceab966a, CPU: user 0.75s system 0.09s, MEM: 26.05 MB peak
Yosys 0.38 (git sha1 d2189b06a, gcc 11.2.1 -fPIC -Os)
Time spent: 99% 6x abc (152 sec), 0% 43x read_verilog (0 sec), ...
INFO: SYN: Design GJC19 is synthesized
INFO: Adding SV_2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/.././sim/co_sim_tb/co_sim_GJC19.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/.././rtl/GJC19.v
INFO: PAC: ##################################################
INFO: PAC: Packing for design: GJC19
INFO: PAC: ##################################################
INFO: PAC: Constraint: set_pin_loc $flatten$auto$rs_design_edit.cc:1153:execute$513.$fclk_buf_clk_buf_i HP_1_CC_18_9P 
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/fabric_GJC19_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report GJC19_post_place_timing.rpt --device castor22x4_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top GJC19 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_synth.route --pack
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/fabric_GJC19_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report GJC19_post_place_timing.rpt --device castor22x4_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top GJC19 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_synth.route --pack

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml
Circuit name: fabric_GJC19_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.10 seconds (max_rss 17.3 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.2 MiB, delta_rss +1.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/fabric_GJC19_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 18.7 MiB, delta_rss +0.4 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    5 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 5
# Clean circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 62
    .input :      10
    .output:      21
    0-LUT  :       1
    6-LUT  :      30
  Nets  : 41
    Avg Fanout:     1.2
    Max Fanout:     5.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 92
  Timing Graph Edges: 81
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.3 MiB)
# Packing
Warning 167: Block type 'dsp' was not specified in device grid layout
Warning 168: Block type 'bram' was not specified in device grid layout
Begin packing '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/fabric_GJC19_post_synth.eblif'.

After removing unused inputs...
	total blocks: 62, total nets: 41, total inputs: 10, total outputs: 21
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/clb_lr[0]/fle[0]/adder[0]/adder_carry[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 8.9048e-10
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
Warning 169: Block type 'dsp' was not specified in device grid layout
Warning 170: Block type 'bram' was not specified in device grid layout
     2/62        3%                            1    24 x 6     
     4/62        6%                            1    24 x 6     
     6/62        9%                            1    24 x 6     
     8/62       12%                            1    24 x 6     
    10/62       16%                            1    24 x 6     
    12/62       19%                            1    24 x 6     
    14/62       22%                            1    24 x 6     
    16/62       25%                            1    24 x 6     
    18/62       29%                            2    24 x 6     
    20/62       32%                            2    24 x 6     
    22/62       35%                            2    24 x 6     
    24/62       38%                            2    24 x 6     
    26/62       41%                            2    24 x 6     
    28/62       45%                            2    24 x 6     
    30/62       48%                            2    24 x 6     
    32/62       51%                            2    24 x 6     
    34/62       54%                            4    24 x 6     
    36/62       58%                            6    24 x 6     
    38/62       61%                            8    24 x 6     
    40/62       64%                           10    24 x 6     
    42/62       67%                           12    24 x 6     
    44/62       70%                           14    24 x 6     
    46/62       74%                           16    24 x 6     
    48/62       77%                           18    24 x 6     
    50/62       80%                           20    24 x 6     
    52/62       83%                           22    24 x 6     
    54/62       87%                           24    24 x 6     
    56/62       90%                           26    24 x 6     
    58/62       93%                           28    24 x 6     
    60/62       96%                           30    24 x 6     
    62/62      100%                           32    24 x 6     

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 16
  LEs used for logic and registers    : 0
  LEs used for logic only             : 16
  LEs used for registers only         : 0

Incr Slack updates 1 in 4.6e-06 sec
Full Max Req/Worst Slack updates 1 in 6.3955e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 3.3485e-05 sec
Warning 171: Block type 'dsp' was not specified in device grid layout
Warning 172: Block type 'bram' was not specified in device grid layout
FPGA sized to 24 x 6 (castor22x4_heterogeneous)
Device Utilization: 0.02 (target 1.00)
	Block Utilization: 0.01 Type: io
	Block Utilization: 0.05 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         31                               0.677419                     0.322581   
       clb          2                                    5.5                           11   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 9 out of 41 nets, 32 nets not absorbed.

Netlist conversion complete.

# Packing took 0.03 seconds (max_rss 20.7 MiB, delta_rss +1.5 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.05 seconds).
# Load packing took 0.06 seconds (max_rss 58.9 MiB, delta_rss +38.2 MiB)
Warning 173: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 32
Netlist num_blocks: 33
Netlist EMPTY blocks: 0.
Netlist io blocks: 31.
Netlist clb blocks: 2.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 10
Netlist output pins: 21

Pb types usage...
  io             : 31
   io_output     : 21
    outpad       : 21
   io_input      : 10
    inpad        : 10
  clb            : 2
   clb_lr        : 2
    fle          : 16
     ble5        : 31
      lut5       : 31
       lut       : 31

# Create Device
## Build Device Grid
Warning 174: Block type 'dsp' was not specified in device grid layout
Warning 175: Block type 'bram' was not specified in device grid layout
FPGA sized to 24 x 6: 144 grid tiles (castor22x4_heterogeneous)

Resource usage...
	Netlist
		31	blocks of type: io
	Architecture
		1440	blocks of type: io_top
		288	blocks of type: io_right
		1440	blocks of type: io_bottom
		288	blocks of type: io_left
	Netlist
		2	blocks of type: clb
	Architecture
		40	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		0	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		0	blocks of type: bram

Device Utilization: 0.02 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.11 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.11 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.05 Logical Block: clb

## Build Device Grid took 0.00 seconds (max_rss 58.9 MiB, delta_rss +0.0 MiB)
Warning 176: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 177: Sized nonsensical R=0 transistor to minimum width
Warning 178: Sized nonsensical R=0 transistor to minimum width
Warning 179: Sized nonsensical R=0 transistor to minimum width
Warning 180: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.80 seconds (max_rss 58.9 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 159896
  RR Graph Edges: 279220
# Create Device took 0.82 seconds (max_rss 58.9 MiB, delta_rss +0.0 MiB)


Flow timing analysis took 0.00747274 seconds (0.00733593 STA, 0.00013681 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 1.17 seconds (max_rss 58.9 MiB)
INFO: PAC: Design GJC19 is packed
INFO: PLC: ##################################################
INFO: PLC: Placement for design: GJC19
INFO: PLC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/planning --csv /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/Virgo_Pin_Table.csv --pcf GJC19_openfpga.pcf --blif /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/fabric_GJC19_post_synth.eblif --output GJC19_pin_loc.place --assign_unconstrained_pins in_define_order --edits /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/config.json







Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/fabric_GJC19_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report GJC19_post_place_timing.rpt --device castor22x4_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top GJC19 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_synth.route --place --fix_clusters GJC19_pin_loc.place
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/fabric_GJC19_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report GJC19_post_place_timing.rpt --device castor22x4_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top GJC19 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_synth.route --place --fix_clusters GJC19_pin_loc.place

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml
Circuit name: fabric_GJC19_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.09 seconds (max_rss 17.3 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'GJC19_pin_loc.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: GJC19_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.06 seconds (max_rss 18.2 MiB, delta_rss +0.9 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/fabric_GJC19_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.4 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    5 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 5
# Clean circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 62
    .input :      10
    .output:      21
    0-LUT  :       1
    6-LUT  :      30
  Nets  : 41
    Avg Fanout:     1.2
    Max Fanout:     5.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 92
  Timing Graph Edges: 81
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.3 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.07 seconds).
# Load packing took 0.06 seconds (max_rss 57.9 MiB, delta_rss +38.7 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 32
Netlist num_blocks: 33
Netlist EMPTY blocks: 0.
Netlist io blocks: 31.
Netlist clb blocks: 2.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 10
Netlist output pins: 21

Pb types usage...
  io             : 31
   io_output     : 21
    outpad       : 21
   io_input      : 10
    inpad        : 10
  clb            : 2
   clb_lr        : 2
    fle          : 16
     ble5        : 31
      lut5       : 31
       lut       : 31

# Create Device
## Build Device Grid
Warning 168: Block type 'dsp' was not specified in device grid layout
Warning 169: Block type 'bram' was not specified in device grid layout
FPGA sized to 24 x 6: 144 grid tiles (castor22x4_heterogeneous)

Resource usage...
	Netlist
		31	blocks of type: io
	Architecture
		1440	blocks of type: io_top
		288	blocks of type: io_right
		1440	blocks of type: io_bottom
		288	blocks of type: io_left
	Netlist
		2	blocks of type: clb
	Architecture
		40	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		0	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		0	blocks of type: bram

Device Utilization: 0.02 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.11 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.11 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.05 Logical Block: clb

## Build Device Grid took 0.00 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)
Warning 170: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
Warning 173: Sized nonsensical R=0 transistor to minimum width
Warning 174: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.68 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 159896
  RR Graph Edges: 279220
# Create Device took 0.70 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.37 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 175: Found no more ample locations for SOURCE in io_top
Warning 176: Found no more ample locations for OPIN in io_top
Warning 177: Found no more ample locations for SOURCE in io_right
Warning 178: Found no more ample locations for OPIN in io_right
Warning 179: Found no more ample locations for SOURCE in io_bottom
Warning 180: Found no more ample locations for OPIN in io_bottom
Warning 181: Found no more ample locations for SOURCE in io_left
Warning 182: Found no more ample locations for OPIN in io_left
Warning 183: Found no more ample locations for SOURCE in clb
Warning 184: Found no more ample locations for OPIN in clb
## Computing src/opin lookahead took 0.01 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.38 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
Warning 185: Unable to route between blocks at (1,1) and (1,5) to characterize delay (setting to inf)
Warning 186: Unable to route between blocks at (1,1) and (2,5) to characterize delay (setting to inf)
Warning 187: Unable to route between blocks at (1,1) and (3,5) to characterize delay (setting to inf)
Warning 188: Unable to route between blocks at (1,1) and (4,5) to characterize delay (setting to inf)
Warning 189: Unable to route between blocks at (1,1) and (5,5) to characterize delay (setting to inf)
Warning 190: Unable to route between blocks at (1,1) and (6,5) to characterize delay (setting to inf)
Warning 191: Unable to route between blocks at (1,1) and (7,5) to characterize delay (setting to inf)
Warning 192: Unable to route between blocks at (1,1) and (8,5) to characterize delay (setting to inf)
Warning 193: Unable to route between blocks at (1,1) and (9,5) to characterize delay (setting to inf)
Warning 194: Unable to route between blocks at (1,1) and (10,5) to characterize delay (setting to inf)
Warning 195: Unable to route between blocks at (1,1) and (11,5) to characterize delay (setting to inf)
Warning 196: Unable to route between blocks at (1,1) and (12,5) to characterize delay (setting to inf)
Warning 197: Unable to route between blocks at (1,1) and (13,5) to characterize delay (setting to inf)
Warning 198: Unable to route between blocks at (1,1) and (14,5) to characterize delay (setting to inf)
Warning 199: Unable to route between blocks at (1,1) and (15,5) to characterize delay (setting to inf)
Warning 200: Unable to route between blocks at (1,1) and (16,5) to characterize delay (setting to inf)
Warning 201: Unable to route between blocks at (1,1) and (17,5) to characterize delay (setting to inf)
Warning 202: Unable to route between blocks at (1,1) and (18,5) to characterize delay (setting to inf)
Warning 203: Unable to route between blocks at (1,1) and (19,5) to characterize delay (setting to inf)
Warning 204: Unable to route between blocks at (1,1) and (20,5) to characterize delay (setting to inf)
Warning 205: Unable to route between blocks at (1,1) and (21,5) to characterize delay (setting to inf)
Warning 206: Unable to route between blocks at (1,1) and (22,5) to characterize delay (setting to inf)
Warning 207: Unable to route between blocks at (1,1) and (23,1) to characterize delay (setting to inf)
Warning 208: Unable to route between blocks at (1,1) and (23,2) to characterize delay (setting to inf)
Warning 209: Unable to route between blocks at (1,1) and (23,3) to characterize delay (setting to inf)
Warning 210: Unable to route between blocks at (1,1) and (23,4) to characterize delay (setting to inf)
Warning 211: Unable to route between blocks at (1,1) and (23,5) to characterize delay (setting to inf)
Warning 212: Unable to route between blocks at (4,3) and (4,5) to characterize delay (setting to inf)
Warning 213: Unable to route between blocks at (4,3) and (5,5) to characterize delay (setting to inf)
Warning 214: Unable to route between blocks at (4,3) and (6,5) to characterize delay (setting to inf)
Warning 215: Unable to route between blocks at (4,3) and (7,5) to characterize delay (setting to inf)
Warning 216: Unable to route between blocks at (4,3) and (8,5) to characterize delay (setting to inf)
Warning 217: Unable to route between blocks at (4,3) and (9,5) to characterize delay (setting to inf)
Warning 218: Unable to route between blocks at (4,3) and (10,5) to characterize delay (setting to inf)
Warning 219: Unable to route between blocks at (4,3) and (11,5) to characterize delay (setting to inf)
Warning 220: Unable to route between blocks at (4,3) and (12,5) to characterize delay (setting to inf)
Warning 221: Unable to route between blocks at (4,3) and (13,5) to characterize delay (setting to inf)
Warning 222: Unable to route between blocks at (4,3) and (14,5) to characterize delay (setting to inf)
Warning 223: Unable to route between blocks at (4,3) and (15,5) to characterize delay (setting to inf)
Warning 224: Unable to route between blocks at (4,3) and (16,5) to characterize delay (setting to inf)
Warning 225: Unable to route between blocks at (4,3) and (17,5) to characterize delay (setting to inf)
Warning 226: Unable to route between blocks at (4,3) and (18,5) to characterize delay (setting to inf)
Warning 227: Unable to route between blocks at (4,3) and (19,5) to characterize delay (setting to inf)
Warning 228: Unable to route between blocks at (4,3) and (20,5) to characterize delay (setting to inf)
Warning 229: Unable to route between blocks at (4,3) and (21,5) to characterize delay (setting to inf)
Warning 230: Unable to route between blocks at (4,3) and (22,5) to characterize delay (setting to inf)
Warning 231: Unable to route between blocks at (4,3) and (23,3) to characterize delay (setting to inf)
Warning 232: Unable to route between blocks at (4,3) and (23,4) to characterize delay (setting to inf)
Warning 233: Unable to route between blocks at (4,3) and (23,5) to characterize delay (setting to inf)
Warning 234: Unable to route between blocks at (20,3) and (0,0) to characterize delay (setting to inf)
Warning 235: Unable to route between blocks at (20,3) and (0,1) to characterize delay (setting to inf)
Warning 236: Unable to route between blocks at (20,3) and (0,2) to characterize delay (setting to inf)
Warning 237: Unable to route between blocks at (20,3) and (0,3) to characterize delay (setting to inf)
Warning 238: Unable to route between blocks at (20,3) and (1,0) to characterize delay (setting to inf)
Warning 239: Unable to route between blocks at (20,3) and (2,0) to characterize delay (setting to inf)
Warning 240: Unable to route between blocks at (20,3) and (3,0) to characterize delay (setting to inf)
Warning 241: Unable to route between blocks at (20,3) and (4,0) to characterize delay (setting to inf)
Warning 242: Unable to route between blocks at (20,3) and (5,0) to characterize delay (setting to inf)
Warning 243: Unable to route between blocks at (20,3) and (6,0) to characterize delay (setting to inf)
Warning 244: Unable to route between blocks at (20,3) and (7,0) to characterize delay (setting to inf)
Warning 245: Unable to route between blocks at (20,3) and (8,0) to characterize delay (setting to inf)
Warning 246: Unable to route between blocks at (20,3) and (9,0) to characterize delay (setting to inf)
Warning 247: Unable to route between blocks at (20,3) and (10,0) to characterize delay (setting to inf)
Warning 248: Unable to route between blocks at (20,3) and (11,0) to characterize delay (setting to inf)
Warning 249: Unable to route between blocks at (20,3) and (12,0) to characterize delay (setting to inf)
Warning 250: Unable to route between blocks at (20,3) and (13,0) to characterize delay (setting to inf)
Warning 251: Unable to route between blocks at (20,3) and (14,0) to characterize delay (setting to inf)
Warning 252: Unable to route between blocks at (20,3) and (15,0) to characterize delay (setting to inf)
Warning 253: Unable to route between blocks at (20,3) and (16,0) to characterize delay (setting to inf)
Warning 254: Unable to route between blocks at (20,3) and (17,0) to characterize delay (setting to inf)
Warning 255: Unable to route between blocks at (20,3) and (18,0) to characterize delay (setting to inf)
Warning 256: Unable to route between blocks at (20,3) and (19,0) to characterize delay (setting to inf)
Warning 257: Unable to route between blocks at (20,3) and (20,0) to characterize delay (setting to inf)
Warning 258: Unable to route between blocks at (20,3) and (0,3) to characterize delay (setting to inf)
Warning 259: Unable to route between blocks at (20,3) and (0,4) to characterize delay (setting to inf)
Warning 260: Unable to route between blocks at (20,3) and (0,5) to characterize delay (setting to inf)
Warning 261: Unable to route between blocks at (20,3) and (1,5) to characterize delay (setting to inf)
Warning 262: Unable to route between blocks at (20,3) and (2,5) to characterize delay (setting to inf)
Warning 263: Unable to route between blocks at (20,3) and (3,5) to characterize delay (setting to inf)
Warning 264: Unable to route between blocks at (20,3) and (4,5) to characterize delay (setting to inf)
Warning 265: Unable to route between blocks at (20,3) and (5,5) to characterize delay (setting to inf)
Warning 266: Unable to route between blocks at (20,3) and (6,5) to characterize delay (setting to inf)
Warning 267: Unable to route between blocks at (20,3) and (7,5) to characterize delay (setting to inf)
Warning 268: Unable to route between blocks at (20,3) and (8,5) to characterize delay (setting to inf)
Warning 269: Unable to route between blocks at (20,3) and (9,5) to characterize delay (setting to inf)
Warning 270: Unable to route between blocks at (20,3) and (10,5) to characterize delay (setting to inf)
Warning 271: Unable to route between blocks at (20,3) and (11,5) to characterize delay (setting to inf)
Warning 272: Unable to route between blocks at (20,3) and (12,5) to characterize delay (setting to inf)
Warning 273: Unable to route between blocks at (20,3) and (13,5) to characterize delay (setting to inf)
Warning 274: Unable to route between blocks at (20,3) and (14,5) to characterize delay (setting to inf)
Warning 275: Unable to route between blocks at (20,3) and (15,5) to characterize delay (setting to inf)
Warning 276: Unable to route between blocks at (20,3) and (16,5) to characterize delay (setting to inf)
Warning 277: Unable to route between blocks at (20,3) and (17,5) to characterize delay (setting to inf)
Warning 278: Unable to route between blocks at (20,3) and (18,5) to characterize delay (setting to inf)
Warning 279: Unable to route between blocks at (20,3) and (19,5) to characterize delay (setting to inf)
Warning 280: Unable to route between blocks at (20,3) and (20,5) to characterize delay (setting to inf)
Warning 281: Unable to route between blocks at (4,3) and (4,0) to characterize delay (setting to inf)
Warning 282: Unable to route between blocks at (4,3) and (5,0) to characterize delay (setting to inf)
Warning 283: Unable to route between blocks at (4,3) and (6,0) to characterize delay (setting to inf)
Warning 284: Unable to route between blocks at (4,3) and (7,0) to characterize delay (setting to inf)
Warning 285: Unable to route between blocks at (4,3) and (8,0) to characterize delay (setting to inf)
Warning 286: Unable to route between blocks at (4,3) and (9,0) to characterize delay (setting to inf)
Warning 287: Unable to route between blocks at (4,3) and (10,0) to characterize delay (setting to inf)
Warning 288: Unable to route between blocks at (4,3) and (11,0) to characterize delay (setting to inf)
Warning 289: Unable to route between blocks at (4,3) and (12,0) to characterize delay (setting to inf)
Warning 290: Unable to route between blocks at (4,3) and (13,0) to characterize delay (setting to inf)
Warning 291: Unable to route between blocks at (4,3) and (14,0) to characterize delay (setting to inf)
Warning 292: Unable to route between blocks at (4,3) and (15,0) to characterize delay (setting to inf)
Warning 293: Unable to route between blocks at (4,3) and (16,0) to characterize delay (setting to inf)
Warning 294: Unable to route between blocks at (4,3) and (17,0) to characterize delay (setting to inf)
Warning 295: Unable to route between blocks at (4,3) and (18,0) to characterize delay (setting to inf)
Warning 296: Unable to route between blocks at (4,3) and (19,0) to characterize delay (setting to inf)
Warning 297: Unable to route between blocks at (4,3) and (20,0) to characterize delay (setting to inf)
Warning 298: Unable to route between blocks at (4,3) and (21,0) to characterize delay (setting to inf)
Warning 299: Unable to route between blocks at (4,3) and (22,0) to characterize delay (setting to inf)
Warning 300: Unable to route between blocks at (4,3) and (23,0) to characterize delay (setting to inf)
Warning 301: Unable to route between blocks at (4,3) and (23,1) to characterize delay (setting to inf)
Warning 302: Unable to route between blocks at (4,3) and (23,2) to characterize delay (setting to inf)
Warning 303: Unable to route between blocks at (4,3) and (23,3) to characterize delay (setting to inf)
## Computing delta delays took 0.74 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.75 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Reading GJC19_pin_loc.place.

Successfully read constraints file GJC19_pin_loc.place.

Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)

There are 32 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 294

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 1.8375 td_cost: 1.0535e-08
Initial placement estimated Critical Path Delay (CPD): 3.74583 ns
Initial placement estimated setup Total Negative Slack (sTNS): -47.802 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -3.74583 ns

Initial placement estimated setup slack histogram:
[ -3.7e-09: -3.6e-09) 1 (  6.2%) |************
[ -3.6e-09: -3.5e-09) 0 (  0.0%) |
[ -3.5e-09: -3.4e-09) 1 (  6.2%) |************
[ -3.4e-09: -3.3e-09) 1 (  6.2%) |************
[ -3.3e-09: -3.2e-09) 2 ( 12.5%) |*************************
[ -3.2e-09: -3.1e-09) 0 (  0.0%) |
[ -3.1e-09: -2.9e-09) 2 ( 12.5%) |*************************
[ -2.9e-09: -2.8e-09) 3 ( 18.8%) |*************************************
[ -2.8e-09: -2.7e-09) 4 ( 25.0%) |*************************************************
[ -2.7e-09: -2.6e-09) 2 ( 12.5%) |*************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 52
Warning 304: Starting t: 14 of 33 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 8.1e-04   0.871       1.16 8.5429e-09   3.429        -46   -3.429   0.423  0.0583   23.0     1.00        52  0.200
   2    0.0 7.7e-04   0.963       0.97 7.9509e-09   3.249      -44.3   -3.249   0.269  0.0333   22.6     1.12       104  0.950
   3    0.0 7.3e-04   0.963       0.85 7.2921e-09   2.953      -43.2   -2.953   0.269  0.0213   18.7     2.35       156  0.950
   4    0.0 6.9e-04   0.991       0.81 6.7488e-09   2.917      -42.9   -2.917   0.154  0.0078   15.5     3.37       208  0.950
   5    0.0 6.6e-04   0.993       0.78 6.1865e-09   2.917      -42.9   -2.917   0.154  0.0052   11.1     4.79       260  0.950
   6    0.0 6.3e-04   0.989       0.75 5.8464e-09   2.917      -42.8   -2.917   0.096  0.0053    7.9     5.80       312  0.950
   7    0.0 6.0e-04   0.991       0.73 5.5316e-09   2.917      -42.8   -2.917   0.096  0.0053    5.2     6.66       364  0.950
   8    0.0 5.7e-04   0.994       0.73 5.2556e-09   2.917      -42.6   -2.917   0.058  0.0022    3.4     7.23       416  0.950
   9    0.0 5.4e-04   0.985       0.69 5.3326e-09   2.917      -42.9   -2.917   0.288  0.0104    2.1     7.65       468  0.950
  10    0.0 5.1e-04   0.990       0.66 5.365e-09    2.917      -43.1   -2.917   0.096  0.0039    1.8     7.75       520  0.950
  11    0.0 4.9e-04   1.000       0.66 5.3117e-09   2.917      -43.1   -2.917   0.000  0.0000    1.2     7.94       572  0.950
  12    0.0 4.6e-04   0.993       0.65 5.2969e-09   2.917      -43.1   -2.917   0.038  0.0034    1.0     8.00       624  0.950
  13    0.0 3.7e-04   1.000       0.64 5.2969e-09   2.917      -43.1   -2.917   0.000  0.0000    1.0     8.00       676  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=0.64375, TD costs=5.29693e-09, CPD=  2.917 (ns) 
  14    0.0 3.0e-04   1.000       0.64 5.2969e-09   2.917      -43.1   -2.917   0.000  0.0000    1.0     8.00       728  0.800
  15    0.0 2.4e-04   1.000       0.64 5.2969e-09   2.917      -43.1   -2.917   0.000  0.0000    1.0     8.00       780  0.800
  16    0.0 1.9e-04   1.000       0.63 5.399e-09    2.917      -43.1   -2.917   0.019  0.0000    1.0     8.00       832  0.800
  17    0.0 0.0e+00   1.000       0.63 4.8542e-09   2.974      -43.2   -2.974   0.000  0.0000    1.0     8.00       884  0.800
## Placement Quench took 0.00 seconds (max_rss 58.0 MiB)
post-quench CPD = 2.97449 (ns) 

Checkpoint restored

BB estimate of min-dist (placement) wire length: 103

Completed placement consistency check successfully.

Swaps called: 917

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 2.91663 ns, Fmax: 342.861 MHz
Placement estimated setup Worst Negative Slack (sWNS): -2.91663 ns
Placement estimated setup Total Negative Slack (sTNS): -43.0611 ns

Placement estimated setup slack histogram:
[ -2.9e-09: -2.9e-09) 2 ( 12.5%) |*************************
[ -2.9e-09: -2.8e-09) 2 ( 12.5%) |*************************
[ -2.8e-09: -2.8e-09) 1 (  6.2%) |************
[ -2.8e-09: -2.7e-09) 1 (  6.2%) |************
[ -2.7e-09: -2.7e-09) 1 (  6.2%) |************
[ -2.7e-09: -2.7e-09) 2 ( 12.5%) |*************************
[ -2.7e-09: -2.6e-09) 0 (  0.0%) |
[ -2.6e-09: -2.6e-09) 3 ( 18.8%) |*************************************
[ -2.6e-09: -2.5e-09) 0 (  0.0%) |
[ -2.5e-09: -2.5e-09) 4 ( 25.0%) |*************************************************

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 1, bb_cost: 0.64375, td_cost: 5.29693e-09, 

Placement resource usage:
  io  implemented as io_bottom: 27
  io  implemented as io_left  : 4
  clb implemented as clb      : 2

Placement number of temperatures: 17
Placement total # of swap attempts: 917
	Swaps accepted: 116 (12.6 %)
	Swaps rejected: 697 (76.0 %)
	Swaps aborted: 104 (11.3 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                22.25            7.35            92.65          0.00         
                   Median                 21.81            19.50           66.50          14.00        
                   Centroid               17.34            13.21           68.55          18.24        
                   W. Centroid            26.17            16.67           71.25          12.08        
                   W. Median              2.62             0.00            41.67          58.33        
                   Crit. Uniform          0.98             0.00            100.00         0.00         
                   Feasible Region        1.42             7.69            61.54          30.77        

clb                Uniform                0.55             0.00            100.00         0.00         
                   Median                 0.98             0.00            100.00         0.00         
                   Centroid               0.98             0.00            100.00         0.00         
                   W. Centroid            0.98             0.00            100.00         0.00         
                   W. Median              0.11             0.00            100.00         0.00         
                   Crit. Uniform          1.64             0.00            100.00         0.00         
                   Feasible Region        2.18             0.00            100.00         0.00         


Placement Quench timing analysis took 6.4773e-05 seconds (5.5942e-05 STA, 8.831e-06 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.00356752 seconds (0.00333914 STA, 0.000228372 slack) (20 full updates: 20 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.02 seconds (max_rss 58.2 MiB, delta_rss +0.2 MiB)

Flow timing analysis took 0.00356752 seconds (0.00333914 STA, 0.000228372 slack) (20 full updates: 20 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 2.19 seconds (max_rss 58.3 MiB)
Incr Slack updates 20 in 5.5202e-05 sec
Full Max Req/Worst Slack updates 6 in 2.2248e-05 sec
Incr Max Req/Worst Slack updates 14 in 2.5639e-05 sec
Incr Criticality updates 13 in 4.2508e-05 sec
Full Criticality updates 7 in 3.4628e-05 sec
INFO: PLC: Design GJC19 is placed
INFO: RTE: ##################################################
INFO: RTE: Routing for design: GJC19
INFO: RTE: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/fabric_GJC19_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report GJC19_post_place_timing.rpt --device castor22x4_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top GJC19 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_synth.route --route
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/fabric_GJC19_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report GJC19_post_place_timing.rpt --device castor22x4_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top GJC19 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_synth.route --route

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml
Circuit name: fabric_GJC19_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.09 seconds (max_rss 17.4 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: GJC19_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_pres_fac: 1000.000000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.2 MiB, delta_rss +0.9 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/fabric_GJC19_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.4 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    5 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 5
# Clean circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 62
    .input :      10
    .output:      21
    0-LUT  :       1
    6-LUT  :      30
  Nets  : 41
    Avg Fanout:     1.2
    Max Fanout:     5.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 92
  Timing Graph Edges: 81
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.3 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.06 seconds).
# Load packing took 0.06 seconds (max_rss 57.9 MiB, delta_rss +38.7 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 32
Netlist num_blocks: 33
Netlist EMPTY blocks: 0.
Netlist io blocks: 31.
Netlist clb blocks: 2.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 10
Netlist output pins: 21

Pb types usage...
  io             : 31
   io_output     : 21
    outpad       : 21
   io_input      : 10
    inpad        : 10
  clb            : 2
   clb_lr        : 2
    fle          : 16
     ble5        : 31
      lut5       : 31
       lut       : 31

# Create Device
## Build Device Grid
Warning 168: Block type 'dsp' was not specified in device grid layout
Warning 169: Block type 'bram' was not specified in device grid layout
FPGA sized to 24 x 6: 144 grid tiles (castor22x4_heterogeneous)

Resource usage...
	Netlist
		31	blocks of type: io
	Architecture
		1440	blocks of type: io_top
		288	blocks of type: io_right
		1440	blocks of type: io_bottom
		288	blocks of type: io_left
	Netlist
		2	blocks of type: clb
	Architecture
		40	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		0	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		0	blocks of type: bram

Device Utilization: 0.02 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.11 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.11 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.05 Logical Block: clb

## Build Device Grid took 0.00 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)
Warning 170: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
Warning 173: Sized nonsensical R=0 transistor to minimum width
Warning 174: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.83 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 159896
  RR Graph Edges: 279220
# Create Device took 0.87 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place.

# Load Placement took 0.00 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.42 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 175: Found no more ample locations for SOURCE in io_top
Warning 176: Found no more ample locations for OPIN in io_top
Warning 177: Found no more ample locations for SOURCE in io_right
Warning 178: Found no more ample locations for OPIN in io_right
Warning 179: Found no more ample locations for SOURCE in io_bottom
Warning 180: Found no more ample locations for OPIN in io_bottom
Warning 181: Found no more ample locations for SOURCE in io_left
Warning 182: Found no more ample locations for OPIN in io_left
Warning 183: Found no more ample locations for SOURCE in clb
Warning 184: Found no more ample locations for OPIN in clb
## Computing src/opin lookahead took 0.01 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.44 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  5 ( 15.6%) |**************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8)  0 (  0.0%) |
[      0.8:      0.9) 10 ( 31.2%) |****************************
[      0.9:        1) 17 ( 53.1%) |************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0    7779      32      32      11 ( 0.007%)     226 ( 0.7%)    3.194     -45.26     -3.194      0.000      0.000      N/A
   2    0.0     0.5    1    2338      12      12       6 ( 0.004%)     226 ( 0.7%)    3.194     -45.26     -3.194      0.000      0.000      N/A
   3    0.0     0.6    0    3110       6       6       2 ( 0.001%)     227 ( 0.7%)    3.194     -45.20     -3.194      0.000      0.000      N/A
   4    0.0     0.8    0    1271       3       3       2 ( 0.001%)     227 ( 0.7%)    3.194     -45.20     -3.194      0.000      0.000      N/A
   5    0.0     1.1    0    1568       3       3       2 ( 0.001%)     227 ( 0.7%)    3.194     -45.20     -3.194      0.000      0.000      N/A
   6    0.0     1.4    0    1654       3       3       2 ( 0.001%)     229 ( 0.7%)    3.194     -45.20     -3.194      0.000      0.000      N/A
   7    0.0     1.9    0    1538       2       2       2 ( 0.001%)     229 ( 0.7%)    3.194     -45.20     -3.194      0.000      0.000      N/A
   8    0.0     2.4    0    1741       2       2       0 ( 0.000%)     231 ( 0.7%)    3.194     -45.20     -3.194      0.000      0.000      N/A
Restoring best routing
Critical path: 3.19419 ns
Successfully routed after 8 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  5 ( 15.6%) |****************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8)  3 (  9.4%) |**********
[      0.8:      0.9)  9 ( 28.1%) |*****************************
[      0.9:        1) 15 ( 46.9%) |************************************************
Router Stats: total_nets_routed: 63 total_connections_routed: 63 total_heap_pushes: 20999 total_heap_pops: 8114 
# Routing took 0.03 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -8948381
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
OK: before pb_pin_fixup: pb_route connectivity is consistent in all 33 blocks
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)
Found 20 mismatches between routing and packing results.
Fixed 11 routing traces due to mismatch between routing and packing results.
OK: after pb_pin_fixup: pb_route connectivity is consistent in all 33 blocks
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         31                               0.677419                     0.322581   
       clb          2                                    5.5                           11   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 9 out of 41 nets, 32 nets not absorbed.


Average number of bends per net: 2.21875  Maximum # of bends: 5

Number of global nets: 0
Number of routed nets (nonglobal): 32
Wire length results (in units of 1 clb segments)...
	Total wirelength: 231, average net length: 7.21875
	Maximum net length: 13

Wire length results in terms of physical segments...
	Total wiring segments used: 112, average wire segments per net: 3.50000
	Maximum segments used by a net: 6
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[        0:      0.1) 230 (100.0%) |***********************************************
Maximum routing channel utilization:     0.075 at (4,2)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       4   0.458      160
                         1      12   2.500      160
                         2      12   3.292      160
                         3       1   0.167      160
                         4       0   0.000      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       1   0.167      160
                         1       0   0.000      160
                         2       0   0.000      160
                         3       3   0.833      160
                         4      13   4.333      160
                         5       5   1.167      160
                         6       0   0.000      160
                         7       1   0.167      160
                         8       0   0.000      160
                         9       0   0.000      160
                        10       7   2.167      160
                        11      11   3.333      160
                        12       2   0.500      160
                        13       1   0.167      160
                        14       0   0.000      160
                        15       0   0.000      160
                        16       0   0.000      160
                        17       0   0.000      160
                        18       0   0.000      160
                        19       0   0.000      160
                        20       0   0.000      160
                        21       0   0.000      160
                        22       0   0.000      160

Total tracks in x-direction: 800, in y-direction: 3680

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 2.15576e+06
	Total used logic block area: 107788

Routing area (in minimum width transistor areas)...
	Total routing area: 1.43362e+06, per logic tile: 9955.69

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1   3520
                                                      Y      1   2944
                                                      X      4   4000
                                                      Y      4   5152

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1     0.00852
                                             4       0.008

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1      0.0102
                                             4     0.00388

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1         0.00928
                             L4         0.00568

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0     0.00928
                             L4    1     0.00568

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  2.1e-09:  2.2e-09) 2 ( 12.5%) |*********************************
[  2.2e-09:  2.2e-09) 1 (  6.2%) |****************
[  2.2e-09:  2.3e-09) 3 ( 18.8%) |*************************************************
[  2.3e-09:  2.3e-09) 2 ( 12.5%) |*********************************
[  2.3e-09:  2.4e-09) 1 (  6.2%) |****************
[  2.4e-09:  2.5e-09) 1 (  6.2%) |****************
[  2.5e-09:  2.5e-09) 2 ( 12.5%) |*********************************
[  2.5e-09:  2.6e-09) 2 ( 12.5%) |*********************************
[  2.6e-09:  2.6e-09) 0 (  0.0%) |
[  2.6e-09:  2.7e-09) 2 ( 12.5%) |*********************************

Final critical path delay (least slack): 3.19419 ns, Fmax: 313.068 MHz
Final setup Worst Negative Slack (sWNS): -3.19419 ns
Final setup Total Negative Slack (sTNS): -45.2043 ns

Final setup slack histogram:
[ -3.2e-09: -3.1e-09) 2 ( 12.5%) |*********************************
[ -3.1e-09: -3.1e-09) 1 (  6.2%) |****************
[ -3.1e-09:   -3e-09) 1 (  6.2%) |****************
[   -3e-09: -2.9e-09) 2 ( 12.5%) |*********************************
[ -2.9e-09: -2.8e-09) 1 (  6.2%) |****************
[ -2.8e-09: -2.8e-09) 1 (  6.2%) |****************
[ -2.8e-09: -2.7e-09) 2 ( 12.5%) |*********************************
[ -2.7e-09: -2.6e-09) 3 ( 18.8%) |*************************************************
[ -2.6e-09: -2.6e-09) 1 (  6.2%) |****************
[ -2.6e-09: -2.5e-09) 2 ( 12.5%) |*********************************

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Writing Implementation Netlist: fabric_GJC19_post_synthesis.v
Writing Implementation Netlist: fabric_GJC19_post_synthesis.blif
Writing Implementation SDF    : fabric_GJC19_post_synthesis.sdf
Incr Slack updates 1 in 4.941e-06 sec
Full Max Req/Worst Slack updates 1 in 3.69e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 7.088e-06 sec
Flow timing analysis took 0.00550382 seconds (0.00510279 STA, 0.000401027 slack) (10 full updates: 0 setup, 0 hold, 10 combined).
VPR succeeded
The entire flow of VPR took 1.73 seconds (max_rss 58.0 MiB)
Incr Slack updates 9 in 3.4324e-05 sec
Full Max Req/Worst Slack updates 1 in 8.379e-06 sec
Incr Max Req/Worst Slack updates 8 in 5.1726e-05 sec
Incr Criticality updates 7 in 3.968e-05 sec
Full Criticality updates 2 in 2.6252e-05 sec
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/finalize  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_synthesis.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_synthesis.v_
INFO: RTE: Design GJC19 is routed
Modification completed.
INFO: SPR: ##################################################
INFO: SPR: Post-PnR simulation for design: GJC19
INFO: SPR: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -DPNR=1 -s co_sim_GJC19 -I../../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/.././sim/co_sim_tb -y ../../../../../.././rtl -Y .v -Y .sv -g2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/.././sim/co_sim_tb/co_sim_GJC19.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/.././rtl/GJC19.v  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC19_post_synth.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_route.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_FAB.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_IRQ.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FCLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AHB_S.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_DMA.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AHB_M.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AXI_M0.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_FAB.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AXI_M1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v
Icarus Verilog Preprocessor version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 1999-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
Indexing library: ../../../../../.././rtl
Using language generation: IEEE1800-2012,no-specify,no-interconnect,xtypes,icarus-misc
PARSING INPUT
/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v:279: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v:280: warning: Timing checks are not supported.
 ... done, 0.03 seconds.
ELABORATING DESIGN
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/.././rtl/GJC19.v:33: warning: input port I is coerced to inout.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/.././rtl/GJC19.v:34: warning: input port I is coerced to inout.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/.././rtl/GJC19.v:35: warning: input port I is coerced to inout.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/.././rtl/GJC19.v:36: warning: input port I is coerced to inout.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC19_post_synth.v:185: warning: input port I is coerced to inout.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC19_post_synth.v:194: warning: input port I is coerced to inout.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC19_post_synth.v:203: warning: input port I is coerced to inout.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC19_post_synth.v:212: warning: input port I is coerced to inout.
 ... done, 0.02RUNNING FUNCTORS
 seconds.
 -F cprop ...
 ... Iteration detected 5 optimizations.
 ... Iteration detected 0 optimizations.
 ... Look for dangling constants
 ... done
 ... scan for dangling signal and event nodes. (scomplete=F, ecomplete=F)
 -F nodangle ...
 ... 1 iterations deleted 374 dangling signals and 0 events.
 ... scan for dangling signal and event nodes. (scomplete=T, ecomplete=F)
 ... 2 iterations deleted 374 dangling signals and 4 events.
 ... done
CALCULATING ISLANDS
 ... done, 0 seconds.
CODE GENERATION
 ... invoking target_design
 ... done, 0.01STATISTICS
lex_string: add_count=5871 hit_count=40706
 seconds.
Icarus Verilog version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 2000-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

translate: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp -v -L -F"/tmp/ivrlg2279383f1" -f"/tmp/ivrlg279383f1" -p"/tmp/ivrli279383f1" |/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivl -v -C"/tmp/ivrlh279383f1" -C"/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/vvp.conf" -- -
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/HDL_simulator/iverilog/bin/vvp ./a.out -fst
FST info: dumpfile tb.vcd opened for output.
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 201000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 401000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 601000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 801000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 1001000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 1201000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 1401000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 1601000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 1801000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 2001000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 2201000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 2401000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 2601000 
Data Mismatch: Actual output: 62, 0, Netlist Output 31, 0, Time: 2801000 
Data Mismatch: Actual output: 62, 0, Netlist Output 31, 0, Time: 3001000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 3201000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 3401000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 3601000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 3801000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 4001000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 4201000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 4401000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 4601000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 4801000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 5001000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 5201000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 5401000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 5601000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 5801000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 6001000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 6201000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 6401000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 6601000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 6801000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 7001000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 7201000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 7401000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 7601000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 7801000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 8001000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 8201000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 8401000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 8601000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 8801000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 9001000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 9201000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 9401000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 9601000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 9801000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 10001000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 10201000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 10401000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 10601000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 10801000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 11001000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 11201000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 11401000 
Data Mismatch: Actual output: 62, 0, Netlist Output 31, 0, Time: 11601000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 11801000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 12001000 
Data Mismatch: Actual output: 62, 1, Netlist Output 31, 1, Time: 12201000 
Data Mismatch: Actual output: 62, 1, Netlist Output 31, 1, Time: 12401000 
Data Mismatch: Actual output: 62, 0, Netlist Output 31, 0, Time: 12601000 
Data Mismatch: Actual output: 62, 1, Netlist Output 31, 1, Time: 12801000 
Data Mismatch: Actual output: 62, 1, Netlist Output 31, 1, Time: 13001000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 13201000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 13401000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 13601000 
Data Mismatch: Actual output: 62, 1, Netlist Output 31, 1, Time: 13801000 
Data Mismatch: Actual output: 62, 1, Netlist Output 31, 1, Time: 14001000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 14201000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 14401000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 14601000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 14801000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 15001000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 15201000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 15401000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 15601000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 15801000 
Data Mismatch: Actual output: 62, 0, Netlist Output 31, 0, Time: 16001000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 16201000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 16401000 
Data Mismatch: Actual output: 62, 0, Netlist Output 31, 0, Time: 16601000 
Data Mismatch: Actual output: 62, 1, Netlist Output 31, 1, Time: 16801000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 17001000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 17201000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 17401000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 17601000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 17801000 
Data Mismatch: Actual output: 62, 1, Netlist Output 31, 1, Time: 18001000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 18201000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 18401000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 18601000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 18801000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 19001000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 19201000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 19401000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 19601000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 19801000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 20001000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 20201000 
14 comparison(s) mismatched
ERROR: SIM: Simulation Failed
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/.././sim/co_sim_tb/co_sim_GJC19.v:50: $finish called at 20411000 (1ps)
INFO: SPR: Post-PnR simulation for design: GJC19 had ended
INFO: TMN: ##################################################
INFO: TMN: Timing Analysis for design: GJC19
INFO: TMN: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/fabric_GJC19_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report GJC19_post_place_timing.rpt --device castor22x4_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top GJC19 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_synth.route --analysis
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/fabric_GJC19_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report GJC19_post_place_timing.rpt --device castor22x4_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top GJC19 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_synth.route --analysis

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml
Circuit name: fabric_GJC19_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 17.5 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: GJC19_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_pres_fac: 1000.000000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.2 MiB, delta_rss +0.8 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/fabric_GJC19_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.4 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    5 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 5
# Clean circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 62
    .input :      10
    .output:      21
    0-LUT  :       1
    6-LUT  :      30
  Nets  : 41
    Avg Fanout:     1.2
    Max Fanout:     5.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 92
  Timing Graph Edges: 81
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.3 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.05 seconds).
# Load packing took 0.06 seconds (max_rss 57.9 MiB, delta_rss +38.7 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 32
Netlist num_blocks: 33
Netlist EMPTY blocks: 0.
Netlist io blocks: 31.
Netlist clb blocks: 2.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 10
Netlist output pins: 21

Pb types usage...
  io             : 31
   io_output     : 21
    outpad       : 21
   io_input      : 10
    inpad        : 10
  clb            : 2
   clb_lr        : 2
    fle          : 16
     ble5        : 31
      lut5       : 31
       lut       : 31

# Create Device
## Build Device Grid
Warning 168: Block type 'dsp' was not specified in device grid layout
Warning 169: Block type 'bram' was not specified in device grid layout
FPGA sized to 24 x 6: 144 grid tiles (castor22x4_heterogeneous)

Resource usage...
	Netlist
		31	blocks of type: io
	Architecture
		1440	blocks of type: io_top
		288	blocks of type: io_right
		1440	blocks of type: io_bottom
		288	blocks of type: io_left
	Netlist
		2	blocks of type: clb
	Architecture
		40	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		0	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		0	blocks of type: bram

Device Utilization: 0.02 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.11 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.11 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.05 Logical Block: clb

## Build Device Grid took 0.00 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)
Warning 170: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
Warning 173: Sized nonsensical R=0 transistor to minimum width
Warning 174: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.68 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 159896
  RR Graph Edges: 279220
# Create Device took 0.71 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place.

# Load Placement took 0.00 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)

# Load Routing
Begin loading FPGA routing file.
Finished loading route file
# Load Routing took 0.01 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -8948381
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
OK: before pb_pin_fixup: pb_route connectivity is consistent in all 33 blocks
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)
Found 20 mismatches between routing and packing results.
Fixed 11 routing traces due to mismatch between routing and packing results.
OK: after pb_pin_fixup: pb_route connectivity is consistent in all 33 blocks
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         31                               0.677419                     0.322581   
       clb          2                                    5.5                           11   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 9 out of 41 nets, 32 nets not absorbed.


Average number of bends per net: 2.21875  Maximum # of bends: 5

Number of global nets: 0
Number of routed nets (nonglobal): 32
Wire length results (in units of 1 clb segments)...
	Total wirelength: 231, average net length: 7.21875
	Maximum net length: 13

Wire length results in terms of physical segments...
	Total wiring segments used: 112, average wire segments per net: 3.50000
	Maximum segments used by a net: 6
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[        0:      0.1) 230 (100.0%) |***********************************************
Maximum routing channel utilization:     0.075 at (4,2)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       4   0.458      160
                         1      12   2.500      160
                         2      12   3.292      160
                         3       1   0.167      160
                         4       0   0.000      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       1   0.167      160
                         1       0   0.000      160
                         2       0   0.000      160
                         3       3   0.833      160
                         4      13   4.333      160
                         5       5   1.167      160
                         6       0   0.000      160
                         7       1   0.167      160
                         8       0   0.000      160
                         9       0   0.000      160
                        10       7   2.167      160
                        11      11   3.333      160
                        12       2   0.500      160
                        13       1   0.167      160
                        14       0   0.000      160
                        15       0   0.000      160
                        16       0   0.000      160
                        17       0   0.000      160
                        18       0   0.000      160
                        19       0   0.000      160
                        20       0   0.000      160
                        21       0   0.000      160
                        22       0   0.000      160

Total tracks in x-direction: 800, in y-direction: 3680

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 2.15576e+06
	Total used logic block area: 107788

Routing area (in minimum width transistor areas)...
	Total routing area: 1.43362e+06, per logic tile: 9955.69

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1   3520
                                                      Y      1   2944
                                                      X      4   4000
                                                      Y      4   5152

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1     0.00852
                                             4       0.008

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1      0.0102
                                             4     0.00388

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1         0.00928
                             L4         0.00568

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0     0.00928
                             L4    1     0.00568

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  2.1e-09:  2.2e-09) 2 ( 12.5%) |*********************************
[  2.2e-09:  2.2e-09) 1 (  6.2%) |****************
[  2.2e-09:  2.3e-09) 3 ( 18.8%) |*************************************************
[  2.3e-09:  2.3e-09) 2 ( 12.5%) |*********************************
[  2.3e-09:  2.4e-09) 1 (  6.2%) |****************
[  2.4e-09:  2.5e-09) 1 (  6.2%) |****************
[  2.5e-09:  2.5e-09) 2 ( 12.5%) |*********************************
[  2.5e-09:  2.6e-09) 2 ( 12.5%) |*********************************
[  2.6e-09:  2.6e-09) 0 (  0.0%) |
[  2.6e-09:  2.7e-09) 2 ( 12.5%) |*********************************

Final critical path delay (least slack): 3.19419 ns, Fmax: 313.068 MHz
Final setup Worst Negative Slack (sWNS): -3.19419 ns
Final setup Total Negative Slack (sTNS): -45.2043 ns

Final setup slack histogram:
[ -3.2e-09: -3.1e-09) 2 ( 12.5%) |*********************************
[ -3.1e-09: -3.1e-09) 1 (  6.2%) |****************
[ -3.1e-09:   -3e-09) 1 (  6.2%) |****************
[   -3e-09: -2.9e-09) 2 ( 12.5%) |*********************************
[ -2.9e-09: -2.8e-09) 1 (  6.2%) |****************
[ -2.8e-09: -2.8e-09) 1 (  6.2%) |****************
[ -2.8e-09: -2.7e-09) 2 ( 12.5%) |*********************************
[ -2.7e-09: -2.6e-09) 3 ( 18.8%) |*************************************************
[ -2.6e-09: -2.6e-09) 1 (  6.2%) |****************
[ -2.6e-09: -2.5e-09) 2 ( 12.5%) |*********************************

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 4.776e-06 sec
Full Max Req/Worst Slack updates 1 in 3.973e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 8.289e-06 sec
Flow timing analysis took 0.00124438 seconds (0.00112166 STA, 0.000122726 slack) (2 full updates: 0 setup, 0 hold, 2 combined).
VPR succeeded
The entire flow of VPR took 1.04 seconds (max_rss 58.0 MiB)
Incr Slack updates 1 in 6.918e-06 sec
Full Max Req/Worst Slack updates 1 in 1.7575e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.5857e-05 sec
INFO: TMN: Design GJC19 is timing analysed!
INFO: PWR: ##################################################
INFO: PWR: Power Analysis for design: GJC19
INFO: PWR: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/yosys -s pw_extract.ys -l GJC19_power.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 d2189b06a, gcc 11.2.1 -fPIC -Os)


-- Executing script file `pw_extract.ys' --

1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/GJC19_post_synth.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/GJC19_post_synth.v' to AST representation.
Generating RTLIL representation for module `\GJC19'.
Successfully finished Verilog frontend.

2. Executing power extraction pass: v0.4.196

2.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

2.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

2.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

2.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

2.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

2.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

2.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

2.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

2.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

2.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

2.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

2.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

2.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

2.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

2.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

2.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.
Split bus into bits ...

2.17. Executing SPLITNETS pass (splitting up multi-bit signals).
      [ Splitnet runTime = 0.00 sec.]

Building Sig2cells ...  [0.00 sec.]
Building Sig2sig ...    [0.00 sec.]
Forward traversal ...   [0.00 sec.]
Backward traversal ...  [0.00 sec.]
Merging clk domains ... [0.00 sec.]

 -------------------------------------------------
  Number of cells processed    : 34
  Number of Multi Clocks cells : 0
  Extracted clocks[Nb cells]   : 
  Number of cells with no clock: 34
 -------------------------------------------------
[Total clock domains extraction runTime = 0.00 sec.]
Warning: Error opening the SDC constraint file.
LUTs: 10
	Enabled : 10 :  : 0.125 : Typical
DFFs: 0
BRAM's : 0
DSP's : 0
IOs: 7
	1 \clk_i_buf Input SDR  unknown
	1 \data_i Input SDR  unknown
	1 \data_o_inv_delayed_buf Output SDR  unknown
	1 \dly_adj_buf Input SDR  unknown
	1 \dly_incdec_buf Input SDR  unknown
	1 \dly_ld_buf Input SDR  unknown
	6 \dly_tap_val_inv_buf Output SDR  unknown

INFO: PWR: Created /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/power_analysis/power.csv

Time taken by power data extraction tool = 0.160954s

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 25f31e6718, CPU: user 0.10s system 0.02s, MEM: 17.64 MB peak
Yosys 0.38 (git sha1 d2189b06a, gcc 11.2.1 -fPIC -Os)
Time spent: 90% 19x read_verilog (0 sec), 6% 1x pow_extract (0 sec), ...
INFO: PWR: Design GJC19 is power analysed
INFO: BIT: ##################################################
INFO: BIT: Bitstream generation for design "GJC19" on device "GEMINI_COMPACT_22x4"
INFO: BIT: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/openfpga -batch -f GJC19.openfpga
Reading script file GJC19.openfpga...

            ___                   _____ ____   ____    _     
           / _ \ _ __   ___ _ __ |  ___|  _ \ / ___|  / \    
          | | | | '_ \ / _ \ '_ \| |_  | |_) | |  _  / _ \   
          | |_| | |_) |  __/ | | |  _| |  __/| |_| |/ ___ \  
           \___/| .__/ \___|_| |_|_|   |_|    \____/_/   \_\ 
                |_|                                          

               OpenFPGA: An Open-source FPGA IP Generator
                     Versatile Place and Route (VPR)
                           FPGA-Verilog
                           FPGA-SPICE
                           FPGA-SDC
                           FPGA-Bitstream

             This is a free software under the MIT License

             Copyright (c) 2018 LNIS - The University of Utah

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in
all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
THE SOFTWARE.



Command line to execute: vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/fabric_GJC19_post_synth.eblif --clock_modeling ideal --device castor22x4_heterogeneous --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_synth.route --route_chan_width 160 --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc --absorb_buffer_luts off --constant_net_method route --skip_sync_clustering_and_routing_results off --circuit_format eblif --analysis  --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --top GJC19
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/fabric_GJC19_post_synth.eblif --clock_modeling ideal --device castor22x4_heterogeneous --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_synth.route --route_chan_width 160 --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc --absorb_buffer_luts off --constant_net_method route --skip_sync_clustering_and_routing_results off --circuit_format eblif --analysis --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --top GJC19

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml
Circuit name: fabric_GJC19_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 17.7 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_pres_fac: 1000.000000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 19.4 MiB, delta_rss +1.7 MiB)
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 19.9 MiB, delta_rss +0.5 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    5 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 5
# Clean circuit took 0.00 seconds (max_rss 19.9 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.9 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.9 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 62
    .input :      10
    .output:      21
    0-LUT  :       1
    6-LUT  :      30
  Nets  : 41
    Avg Fanout:     1.2
    Max Fanout:     5.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 92
  Timing Graph Edges: 81
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 19.9 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 20.2 MiB, delta_rss +0.3 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.05 seconds).
# Load packing took 0.06 seconds (max_rss 59.0 MiB, delta_rss +38.7 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 32
Netlist num_blocks: 33
Netlist EMPTY blocks: 0.
Netlist io blocks: 31.
Netlist clb blocks: 2.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 10
Netlist output pins: 21

Pb types usage...
  io             : 31
   io_output     : 21
    outpad       : 21
   io_input      : 10
    inpad        : 10
  clb            : 2
   clb_lr        : 2
    fle          : 16
     ble5        : 31
      lut5       : 31
       lut       : 31

# Create Device
## Build Device Grid
Warning 168: Block type 'dsp' was not specified in device grid layout
Warning 169: Block type 'bram' was not specified in device grid layout
FPGA sized to 24 x 6: 144 grid tiles (castor22x4_heterogeneous)

Resource usage...
	Netlist
		31	blocks of type: io
	Architecture
		1440	blocks of type: io_top
		288	blocks of type: io_right
		1440	blocks of type: io_bottom
		288	blocks of type: io_left
	Netlist
		2	blocks of type: clb
	Architecture
		40	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		0	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		0	blocks of type: bram

Device Utilization: 0.02 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.11 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.11 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.05 Logical Block: clb

## Build Device Grid took 0.00 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)
Warning 170: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
Warning 173: Sized nonsensical R=0 transistor to minimum width
Warning 174: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.74 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 159896
  RR Graph Edges: 279220
# Create Device took 0.77 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place.

# Load Placement took 0.00 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)

# Load Routing
Begin loading FPGA routing file.
Finished loading route file
# Load Routing took 0.01 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -8948381
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
OK: before pb_pin_fixup: pb_route connectivity is consistent in all 33 blocks
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)
Found 20 mismatches between routing and packing results.
Fixed 11 routing traces due to mismatch between routing and packing results.
OK: after pb_pin_fixup: pb_route connectivity is consistent in all 33 blocks
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         31                               0.677419                     0.322581   
       clb          2                                    5.5                           11   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 9 out of 41 nets, 32 nets not absorbed.


Average number of bends per net: 2.21875  Maximum # of bends: 5

Number of global nets: 0
Number of routed nets (nonglobal): 32
Wire length results (in units of 1 clb segments)...
	Total wirelength: 231, average net length: 7.21875
	Maximum net length: 13

Wire length results in terms of physical segments...
	Total wiring segments used: 112, average wire segments per net: 3.50000
	Maximum segments used by a net: 6
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[        0:      0.1) 230 (100.0%) |***********************************************
Maximum routing channel utilization:     0.075 at (4,2)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       4   0.458      160
                         1      12   2.500      160
                         2      12   3.292      160
                         3       1   0.167      160
                         4       0   0.000      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       1   0.167      160
                         1       0   0.000      160
                         2       0   0.000      160
                         3       3   0.833      160
                         4      13   4.333      160
                         5       5   1.167      160
                         6       0   0.000      160
                         7       1   0.167      160
                         8       0   0.000      160
                         9       0   0.000      160
                        10       7   2.167      160
                        11      11   3.333      160
                        12       2   0.500      160
                        13       1   0.167      160
                        14       0   0.000      160
                        15       0   0.000      160
                        16       0   0.000      160
                        17       0   0.000      160
                        18       0   0.000      160
                        19       0   0.000      160
                        20       0   0.000      160
                        21       0   0.000      160
                        22       0   0.000      160

Total tracks in x-direction: 800, in y-direction: 3680

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 2.15576e+06
	Total used logic block area: 107788

Routing area (in minimum width transistor areas)...
	Total routing area: 1.43362e+06, per logic tile: 9955.69

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1   3520
                                                      Y      1   2944
                                                      X      4   4000
                                                      Y      4   5152

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1     0.00852
                                             4       0.008

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1      0.0102
                                             4     0.00388

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1         0.00928
                             L4         0.00568

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0     0.00928
                             L4    1     0.00568

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  2.1e-09:  2.2e-09) 2 ( 12.5%) |*********************************
[  2.2e-09:  2.2e-09) 1 (  6.2%) |****************
[  2.2e-09:  2.3e-09) 3 ( 18.8%) |*************************************************
[  2.3e-09:  2.3e-09) 2 ( 12.5%) |*********************************
[  2.3e-09:  2.4e-09) 1 (  6.2%) |****************
[  2.4e-09:  2.5e-09) 1 (  6.2%) |****************
[  2.5e-09:  2.5e-09) 2 ( 12.5%) |*********************************
[  2.5e-09:  2.6e-09) 2 ( 12.5%) |*********************************
[  2.6e-09:  2.6e-09) 0 (  0.0%) |
[  2.6e-09:  2.7e-09) 2 ( 12.5%) |*********************************

Final critical path delay (least slack): 3.19419 ns, Fmax: 313.068 MHz
Final setup Worst Negative Slack (sWNS): -3.19419 ns
Final setup Total Negative Slack (sTNS): -45.2043 ns

Final setup slack histogram:
[ -3.2e-09: -3.1e-09) 2 ( 12.5%) |*********************************
[ -3.1e-09: -3.1e-09) 1 (  6.2%) |****************
[ -3.1e-09:   -3e-09) 1 (  6.2%) |****************
[   -3e-09: -2.9e-09) 2 ( 12.5%) |*********************************
[ -2.9e-09: -2.8e-09) 1 (  6.2%) |****************
[ -2.8e-09: -2.8e-09) 1 (  6.2%) |****************
[ -2.8e-09: -2.7e-09) 2 ( 12.5%) |*********************************
[ -2.7e-09: -2.6e-09) 3 ( 18.8%) |*************************************************
[ -2.6e-09: -2.6e-09) 1 (  6.2%) |****************
[ -2.6e-09: -2.5e-09) 2 ( 12.5%) |*********************************

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 7.228e-06 sec
Full Max Req/Worst Slack updates 1 in 7.473e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.1642e-05 sec
Flow timing analysis took 0.00191158 seconds (0.00170592 STA, 0.000205663 slack) (2 full updates: 0 setup, 0 hold, 2 combined).
VPR suceeded
The entire flow of VPR took 1.10 seconds (max_rss 59.2 MiB)

Command line to execute: read_openfpga_arch -f /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_openfpga.xml

Confirm selected options when call command 'read_openfpga_arch':
--file, -f: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_openfpga.xml
Reading XML architecture '/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_openfpga.xml'...
Read OpenFPGA architecture
Warning 175: Automatically set circuit model 'RS_LATCH' to be default in its type.
Warning 176: Automatically set circuit model 'RS_CCFF' to be default in its type.
Use the default configurable memory model 'RS_LATCH' for circuit model 'frac_lut6' port 'sram')
Read OpenFPGA architecture took 0.02 seconds (max_rss 59.5 MiB, delta_rss +0.3 MiB)
Check circuit library
Checking circuit library passed.
Check circuit library took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Found 0 errors when checking configurable memory circuit models!
Found 0 errors when checking configuration protocol!
Found 0 errors when checking tile annotation!

Command line to execute: read_openfpga_simulation_setting -f /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/fixed_sim_openfpga.xml

Confirm selected options when call command 'read_openfpga_simulation_setting':
--file, -f: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/fixed_sim_openfpga.xml
Reading XML simulation setting '/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/fixed_sim_openfpga.xml'...
Read OpenFPGA simulation settings
Read OpenFPGA simulation settings took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: read_openfpga_bitstream_setting -f /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/bitstream_setting.xml

Confirm selected options when call command 'read_openfpga_bitstream_setting':
--file, -f: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/bitstream_setting.xml
Reading XML bitstream setting '/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/bitstream_setting.xml'...
Read OpenFPGA bitstream settings
Read OpenFPGA bitstream settings took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Command line to execute: link_openfpga_arch --sort_gsb_chan_node_in_edges

Confirm selected options when call command 'link_openfpga_arch':
--activity_file: off
--sort_gsb_chan_node_in_edges: on
--verbose: off
Link OpenFPGA architecture to VPR architecture
# Build fast look-up for physical tile pins
# Build fast look-up for physical tile pins took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)

Building annotation for physical modes in pb_type...Done
Check physical mode annotation for pb_types passed.

Building annotation about physical types for pb_type interconnection...Done

Building annotation between operating and physical pb_types...Done
Check physical pb_type annotation for pb_types passed.

Building annotation between physical pb_types and circuit models...Done
Check physical pb_type annotation for circuit model passed.

Building annotation between physical pb_types and mode selection bits...Done
Check pb_type annotation for mode selection bits passed.
Assigning unique indices for primitive pb_graph nodes...Done
Binding operating pb_graph nodes/pins to physical pb_graph nodes/pins...Done
Check pb_graph annotation for physical nodes and pins passed.
Binded 3 routing resource graph switches to circuit models
Binded 2 routing segments to circuit models
Binded 1 direct connections to circuit models
# Annotating rr_node with routed nets
# Annotating rr_node with routed nets took 0.00 seconds (max_rss 62.1 MiB, delta_rss +0.5 MiB)
Loaded node-to-net mapping
Annotating previous nodes for rr_node...Warning 177: Override the previous node 'IPIN:66624 side: (TOP,) (4,2,0)' by previous node 'IPIN:66631 side: (TOP,) (4,2,0)' for node 'SINK:66569  (4,2,0)' with in routing context annotation!
Warning 178: Override the previous node 'IPIN:66631 side: (TOP,) (4,2,0)' by previous node 'IPIN:66630 side: (TOP,) (4,2,0)' for node 'SINK:66569  (4,2,0)' with in routing context annotation!
Warning 179: Override the previous node 'IPIN:66637 side: (TOP,) (4,2,0)' by previous node 'IPIN:66636 side: (TOP,) (4,2,0)' for node 'SINK:66570  (4,2,0)' with in routing context annotation!
Warning 180: Override the previous node 'IPIN:66658 side: (RIGHT,) (4,2,0)' by previous node 'IPIN:66648 side: (RIGHT,) (4,2,0)' for node 'SINK:66571  (4,2,0)' with in routing context annotation!
Warning 181: Override the previous node 'IPIN:67680 side: (TOP,) (11,2,0)' by previous node 'IPIN:67677 side: (TOP,) (11,2,0)' for node 'SINK:67626  (11,2,0)' with in routing context annotation!
Done with 208 nodes mapping
Built 279220 incoming edges for routing resource graph
# Build General Switch Block(GSB) annotation on top of routing resource graph
[0%] Backannotated GSB[0][0][1%] Backannotated GSB[0][1][2%] Backannotated GSB[0][2][3%] Backannotated GSB[0][3][4%] Backannotated GSB[0][4][5%] Backannotated GSB[1][0][6%] Backannotated GSB[1][1][6%] Backannotated GSB[1][2][7%] Backannotated GSB[1][3][8%] Backannotated GSB[1][4][9%] Backannotated GSB[2][0][10%] Backannotated GSB[2][1][11%] Backannotated GSB[2][2][12%] Backannotated GSB[2][3][13%] Backannotated GSB[2][4][13%] Backannotated GSB[3][0][14%] Backannotated GSB[3][1][15%] Backannotated GSB[3][2][16%] Backannotated GSB[3][3][17%] Backannotated GSB[3][4][18%] Backannotated GSB[4][0][19%] Backannotated GSB[4][1][20%] Backannotated GSB[4][2][20%] Backannotated GSB[4][3][21%] Backannotated GSB[4][4][22%] Backannotated GSB[5][0][23%] Backannotated GSB[5][1][24%] Backannotated GSB[5][2][25%] Backannotated GSB[5][3][26%] Backannotated GSB[5][4][26%] Backannotated GSB[6][0][27%] Backannotated GSB[6][1][28%] Backannotated GSB[6][2][29%] Backannotated GSB[6][3][30%] Backannotated GSB[6][4][31%] Backannotated GSB[7][0][32%] Backannotated GSB[7][1][33%] Backannotated GSB[7][2][33%] Backannotated GSB[7][3][34%] Backannotated GSB[7][4][35%] Backannotated GSB[8][0][36%] Backannotated GSB[8][1][37%] Backannotated GSB[8][2][38%] Backannotated GSB[8][3][39%] Backannotated GSB[8][4][40%] Backannotated GSB[9][0][40%] Backannotated GSB[9][1][41%] Backannotated GSB[9][2][42%] Backannotated GSB[9][3][43%] Backannotated GSB[9][4][44%] Backannotated GSB[10][0][45%] Backannotated GSB[10][1][46%] Backannotated GSB[10][2][46%] Backannotated GSB[10][3][47%] Backannotated GSB[10][4][48%] Backannotated GSB[11][0][49%] Backannotated GSB[11][1][50%] Backannotated GSB[11][2][51%] Backannotated GSB[11][3][52%] Backannotated GSB[11][4][53%] Backannotated GSB[12][0][53%] Backannotated GSB[12][1][54%] Backannotated GSB[12][2][55%] Backannotated GSB[12][3][56%] Backannotated GSB[12][4][57%] Backannotated GSB[13][0][58%] Backannotated GSB[13][1][59%] Backannotated GSB[13][2][60%] Backannotated GSB[13][3][60%] Backannotated GSB[13][4][61%] Backannotated GSB[14][0][62%] Backannotated GSB[14][1][63%] Backannotated GSB[14][2][64%] Backannotated GSB[14][3][65%] Backannotated GSB[14][4][66%] Backannotated GSB[15][0][66%] Backannotated GSB[15][1][67%] Backannotated GSB[15][2][68%] Backannotated GSB[15][3][69%] Backannotated GSB[15][4][70%] Backannotated GSB[16][0][71%] Backannotated GSB[16][1][72%] Backannotated GSB[16][2][73%] Backannotated GSB[16][3][73%] Backannotated GSB[16][4][74%] Backannotated GSB[17][0][75%] Backannotated GSB[17][1][76%] Backannotated GSB[17][2][77%] Backannotated GSB[17][3][78%] Backannotated GSB[17][4][79%] Backannotated GSB[18][0][80%] Backannotated GSB[18][1][80%] Backannotated GSB[18][2][81%] Backannotated GSB[18][3][82%] Backannotated GSB[18][4][83%] Backannotated GSB[19][0][84%] Backannotated GSB[19][1][85%] Backannotated GSB[19][2][86%] Backannotated GSB[19][3][86%] Backannotated GSB[19][4][87%] Backannotated GSB[20][0][88%] Backannotated GSB[20][1][89%] Backannotated GSB[20][2][90%] Backannotated GSB[20][3][91%] Backannotated GSB[20][4][92%] Backannotated GSB[21][0][93%] Backannotated GSB[21][1][93%] Backannotated GSB[21][2][94%] Backannotated GSB[21][3][95%] Backannotated GSB[21][4][96%] Backannotated GSB[22][0][97%] Backannotated GSB[22][1][98%] Backannotated GSB[22][2][99%] Backannotated GSB[22][3][100%] Backannotated GSB[22][4]Backannotated 115 General Switch Blocks (GSBs).
# Build General Switch Block(GSB) annotation on top of routing resource graph took 0.02 seconds (max_rss 62.3 MiB, delta_rss +0.3 MiB)
# Sort incoming edges for each routing track output node of General Switch Block(GSB)
[0%] Sorted incoming edges for each routing track output node of GSB[0][0][1%] Sorted incoming edges for each routing track output node of GSB[0][1][2%] Sorted incoming edges for each routing track output node of GSB[0][2][3%] Sorted incoming edges for each routing track output node of GSB[0][3][4%] Sorted incoming edges for each routing track output node of GSB[0][4][5%] Sorted incoming edges for each routing track output node of GSB[1][0][6%] Sorted incoming edges for each routing track output node of GSB[1][1][6%] Sorted incoming edges for each routing track output node of GSB[1][2][7%] Sorted incoming edges for each routing track output node of GSB[1][3][8%] Sorted incoming edges for each routing track output node of GSB[1][4][9%] Sorted incoming edges for each routing track output node of GSB[2][0][10%] Sorted incoming edges for each routing track output node of GSB[2][1][11%] Sorted incoming edges for each routing track output node of GSB[2][2][12%] Sorted incoming edges for each routing track output node of GSB[2][3][13%] Sorted incoming edges for each routing track output node of GSB[2][4][13%] Sorted incoming edges for each routing track output node of GSB[3][0][14%] Sorted incoming edges for each routing track output node of GSB[3][1][15%] Sorted incoming edges for each routing track output node of GSB[3][2][16%] Sorted incoming edges for each routing track output node of GSB[3][3][17%] Sorted incoming edges for each routing track output node of GSB[3][4][18%] Sorted incoming edges for each routing track output node of GSB[4][0][19%] Sorted incoming edges for each routing track output node of GSB[4][1][20%] Sorted incoming edges for each routing track output node of GSB[4][2][20%] Sorted incoming edges for each routing track output node of GSB[4][3][21%] Sorted incoming edges for each routing track output node of GSB[4][4][22%] Sorted incoming edges for each routing track output node of GSB[5][0][23%] Sorted incoming edges for each routing track output node of GSB[5][1][24%] Sorted incoming edges for each routing track output node of GSB[5][2][25%] Sorted incoming edges for each routing track output node of GSB[5][3][26%] Sorted incoming edges for each routing track output node of GSB[5][4][26%] Sorted incoming edges for each routing track output node of GSB[6][0][27%] Sorted incoming edges for each routing track output node of GSB[6][1][28%] Sorted incoming edges for each routing track output node of GSB[6][2][29%] Sorted incoming edges for each routing track output node of GSB[6][3][30%] Sorted incoming edges for each routing track output node of GSB[6][4][31%] Sorted incoming edges for each routing track output node of GSB[7][0][32%] Sorted incoming edges for each routing track output node of GSB[7][1][33%] Sorted incoming edges for each routing track output node of GSB[7][2][33%] Sorted incoming edges for each routing track output node of GSB[7][3][34%] Sorted incoming edges for each routing track output node of GSB[7][4][35%] Sorted incoming edges for each routing track output node of GSB[8][0][36%] Sorted incoming edges for each routing track output node of GSB[8][1][37%] Sorted incoming edges for each routing track output node of GSB[8][2][38%] Sorted incoming edges for each routing track output node of GSB[8][3][39%] Sorted incoming edges for each routing track output node of GSB[8][4][40%] Sorted incoming edges for each routing track output node of GSB[9][0][40%] Sorted incoming edges for each routing track output node of GSB[9][1][41%] Sorted incoming edges for each routing track output node of GSB[9][2][42%] Sorted incoming edges for each routing track output node of GSB[9][3][43%] Sorted incoming edges for each routing track output node of GSB[9][4][44%] Sorted incoming edges for each routing track output node of GSB[10][0][45%] Sorted incoming edges for each routing track output node of GSB[10][1][46%] Sorted incoming edges for each routing track output node of GSB[10][2][46%] Sorted incoming edges for each routing track output node of GSB[10][3][47%] Sorted incoming edges for each routing track output node of GSB[10][4][48%] Sorted incoming edges for each routing track output node of GSB[11][0][49%] Sorted incoming edges for each routing track output node of GSB[11][1][50%] Sorted incoming edges for each routing track output node of GSB[11][2][51%] Sorted incoming edges for each routing track output node of GSB[11][3][52%] Sorted incoming edges for each routing track output node of GSB[11][4][53%] Sorted incoming edges for each routing track output node of GSB[12][0][53%] Sorted incoming edges for each routing track output node of GSB[12][1][54%] Sorted incoming edges for each routing track output node of GSB[12][2][55%] Sorted incoming edges for each routing track output node of GSB[12][3][56%] Sorted incoming edges for each routing track output node of GSB[12][4][57%] Sorted incoming edges for each routing track output node of GSB[13][0][58%] Sorted incoming edges for each routing track output node of GSB[13][1][59%] Sorted incoming edges for each routing track output node of GSB[13][2][60%] Sorted incoming edges for each routing track output node of GSB[13][3][60%] Sorted incoming edges for each routing track output node of GSB[13][4][61%] Sorted incoming edges for each routing track output node of GSB[14][0][62%] Sorted incoming edges for each routing track output node of GSB[14][1][63%] Sorted incoming edges for each routing track output node of GSB[14][2][64%] Sorted incoming edges for each routing track output node of GSB[14][3][65%] Sorted incoming edges for each routing track output node of GSB[14][4][66%] Sorted incoming edges for each routing track output node of GSB[15][0][66%] Sorted incoming edges for each routing track output node of GSB[15][1][67%] Sorted incoming edges for each routing track output node of GSB[15][2][68%] Sorted incoming edges for each routing track output node of GSB[15][3][69%] Sorted incoming edges for each routing track output node of GSB[15][4][70%] Sorted incoming edges for each routing track output node of GSB[16][0][71%] Sorted incoming edges for each routing track output node of GSB[16][1][72%] Sorted incoming edges for each routing track output node of GSB[16][2][73%] Sorted incoming edges for each routing track output node of GSB[16][3][73%] Sorted incoming edges for each routing track output node of GSB[16][4][74%] Sorted incoming edges for each routing track output node of GSB[17][0][75%] Sorted incoming edges for each routing track output node of GSB[17][1][76%] Sorted incoming edges for each routing track output node of GSB[17][2][77%] Sorted incoming edges for each routing track output node of GSB[17][3][78%] Sorted incoming edges for each routing track output node of GSB[17][4][79%] Sorted incoming edges for each routing track output node of GSB[18][0][80%] Sorted incoming edges for each routing track output node of GSB[18][1][80%] Sorted incoming edges for each routing track output node of GSB[18][2][81%] Sorted incoming edges for each routing track output node of GSB[18][3][82%] Sorted incoming edges for each routing track output node of GSB[18][4][83%] Sorted incoming edges for each routing track output node of GSB[19][0][84%] Sorted incoming edges for each routing track output node of GSB[19][1][85%] Sorted incoming edges for each routing track output node of GSB[19][2][86%] Sorted incoming edges for each routing track output node of GSB[19][3][86%] Sorted incoming edges for each routing track output node of GSB[19][4][87%] Sorted incoming edges for each routing track output node of GSB[20][0][88%] Sorted incoming edges for each routing track output node of GSB[20][1][89%] Sorted incoming edges for each routing track output node of GSB[20][2][90%] Sorted incoming edges for each routing track output node of GSB[20][3][91%] Sorted incoming edges for each routing track output node of GSB[20][4][92%] Sorted incoming edges for each routing track output node of GSB[21][0][93%] Sorted incoming edges for each routing track output node of GSB[21][1][93%] Sorted incoming edges for each routing track output node of GSB[21][2][94%] Sorted incoming edges for each routing track output node of GSB[21][3][95%] Sorted incoming edges for each routing track output node of GSB[21][4][96%] Sorted incoming edges for each routing track output node of GSB[22][0][97%] Sorted incoming edges for each routing track output node of GSB[22][1][98%] Sorted incoming edges for each routing track output node of GSB[22][2][99%] Sorted incoming edges for each routing track output node of GSB[22][3][100%] Sorted incoming edges for each routing track output node of GSB[22][4]Sorted incoming edges for each routing track output node of 115 General Switch Blocks (GSBs).
# Sort incoming edges for each routing track output node of General Switch Block(GSB) took 0.37 seconds (max_rss 64.7 MiB, delta_rss +2.3 MiB)
# Sort incoming edges for each input pin node of General Switch Block(GSB)
[0%] Sorted incoming edges for each input pin node of GSB[0][0][1%] Sorted incoming edges for each input pin node of GSB[0][1][2%] Sorted incoming edges for each input pin node of GSB[0][2][3%] Sorted incoming edges for each input pin node of GSB[0][3][4%] Sorted incoming edges for each input pin node of GSB[0][4][5%] Sorted incoming edges for each input pin node of GSB[1][0][6%] Sorted incoming edges for each input pin node of GSB[1][1][6%] Sorted incoming edges for each input pin node of GSB[1][2][7%] Sorted incoming edges for each input pin node of GSB[1][3][8%] Sorted incoming edges for each input pin node of GSB[1][4][9%] Sorted incoming edges for each input pin node of GSB[2][0][10%] Sorted incoming edges for each input pin node of GSB[2][1][11%] Sorted incoming edges for each input pin node of GSB[2][2][12%] Sorted incoming edges for each input pin node of GSB[2][3][13%] Sorted incoming edges for each input pin node of GSB[2][4][13%] Sorted incoming edges for each input pin node of GSB[3][0][14%] Sorted incoming edges for each input pin node of GSB[3][1][15%] Sorted incoming edges for each input pin node of GSB[3][2][16%] Sorted incoming edges for each input pin node of GSB[3][3][17%] Sorted incoming edges for each input pin node of GSB[3][4][18%] Sorted incoming edges for each input pin node of GSB[4][0][19%] Sorted incoming edges for each input pin node of GSB[4][1][20%] Sorted incoming edges for each input pin node of GSB[4][2][20%] Sorted incoming edges for each input pin node of GSB[4][3][21%] Sorted incoming edges for each input pin node of GSB[4][4][22%] Sorted incoming edges for each input pin node of GSB[5][0][23%] Sorted incoming edges for each input pin node of GSB[5][1][24%] Sorted incoming edges for each input pin node of GSB[5][2][25%] Sorted incoming edges for each input pin node of GSB[5][3][26%] Sorted incoming edges for each input pin node of GSB[5][4][26%] Sorted incoming edges for each input pin node of GSB[6][0][27%] Sorted incoming edges for each input pin node of GSB[6][1][28%] Sorted incoming edges for each input pin node of GSB[6][2][29%] Sorted incoming edges for each input pin node of GSB[6][3][30%] Sorted incoming edges for each input pin node of GSB[6][4][31%] Sorted incoming edges for each input pin node of GSB[7][0][32%] Sorted incoming edges for each input pin node of GSB[7][1][33%] Sorted incoming edges for each input pin node of GSB[7][2][33%] Sorted incoming edges for each input pin node of GSB[7][3][34%] Sorted incoming edges for each input pin node of GSB[7][4][35%] Sorted incoming edges for each input pin node of GSB[8][0][36%] Sorted incoming edges for each input pin node of GSB[8][1][37%] Sorted incoming edges for each input pin node of GSB[8][2][38%] Sorted incoming edges for each input pin node of GSB[8][3][39%] Sorted incoming edges for each input pin node of GSB[8][4][40%] Sorted incoming edges for each input pin node of GSB[9][0][40%] Sorted incoming edges for each input pin node of GSB[9][1][41%] Sorted incoming edges for each input pin node of GSB[9][2][42%] Sorted incoming edges for each input pin node of GSB[9][3][43%] Sorted incoming edges for each input pin node of GSB[9][4][44%] Sorted incoming edges for each input pin node of GSB[10][0][45%] Sorted incoming edges for each input pin node of GSB[10][1][46%] Sorted incoming edges for each input pin node of GSB[10][2][46%] Sorted incoming edges for each input pin node of GSB[10][3][47%] Sorted incoming edges for each input pin node of GSB[10][4][48%] Sorted incoming edges for each input pin node of GSB[11][0][49%] Sorted incoming edges for each input pin node of GSB[11][1][50%] Sorted incoming edges for each input pin node of GSB[11][2][51%] Sorted incoming edges for each input pin node of GSB[11][3][52%] Sorted incoming edges for each input pin node of GSB[11][4][53%] Sorted incoming edges for each input pin node of GSB[12][0][53%] Sorted incoming edges for each input pin node of GSB[12][1][54%] Sorted incoming edges for each input pin node of GSB[12][2][55%] Sorted incoming edges for each input pin node of GSB[12][3][56%] Sorted incoming edges for each input pin node of GSB[12][4][57%] Sorted incoming edges for each input pin node of GSB[13][0][58%] Sorted incoming edges for each input pin node of GSB[13][1][59%] Sorted incoming edges for each input pin node of GSB[13][2][60%] Sorted incoming edges for each input pin node of GSB[13][3][60%] Sorted incoming edges for each input pin node of GSB[13][4][61%] Sorted incoming edges for each input pin node of GSB[14][0][62%] Sorted incoming edges for each input pin node of GSB[14][1][63%] Sorted incoming edges for each input pin node of GSB[14][2][64%] Sorted incoming edges for each input pin node of GSB[14][3][65%] Sorted incoming edges for each input pin node of GSB[14][4][66%] Sorted incoming edges for each input pin node of GSB[15][0][66%] Sorted incoming edges for each input pin node of GSB[15][1][67%] Sorted incoming edges for each input pin node of GSB[15][2][68%] Sorted incoming edges for each input pin node of GSB[15][3][69%] Sorted incoming edges for each input pin node of GSB[15][4][70%] Sorted incoming edges for each input pin node of GSB[16][0][71%] Sorted incoming edges for each input pin node of GSB[16][1][72%] Sorted incoming edges for each input pin node of GSB[16][2][73%] Sorted incoming edges for each input pin node of GSB[16][3][73%] Sorted incoming edges for each input pin node of GSB[16][4][74%] Sorted incoming edges for each input pin node of GSB[17][0][75%] Sorted incoming edges for each input pin node of GSB[17][1][76%] Sorted incoming edges for each input pin node of GSB[17][2][77%] Sorted incoming edges for each input pin node of GSB[17][3][78%] Sorted incoming edges for each input pin node of GSB[17][4][79%] Sorted incoming edges for each input pin node of GSB[18][0][80%] Sorted incoming edges for each input pin node of GSB[18][1][80%] Sorted incoming edges for each input pin node of GSB[18][2][81%] Sorted incoming edges for each input pin node of GSB[18][3][82%] Sorted incoming edges for each input pin node of GSB[18][4][83%] Sorted incoming edges for each input pin node of GSB[19][0][84%] Sorted incoming edges for each input pin node of GSB[19][1][85%] Sorted incoming edges for each input pin node of GSB[19][2][86%] Sorted incoming edges for each input pin node of GSB[19][3][86%] Sorted incoming edges for each input pin node of GSB[19][4][87%] Sorted incoming edges for each input pin node of GSB[20][0][88%] Sorted incoming edges for each input pin node of GSB[20][1][89%] Sorted incoming edges for each input pin node of GSB[20][2][90%] Sorted incoming edges for each input pin node of GSB[20][3][91%] Sorted incoming edges for each input pin node of GSB[20][4][92%] Sorted incoming edges for each input pin node of GSB[21][0][93%] Sorted incoming edges for each input pin node of GSB[21][1][93%] Sorted incoming edges for each input pin node of GSB[21][2][94%] Sorted incoming edges for each input pin node of GSB[21][3][95%] Sorted incoming edges for each input pin node of GSB[21][4][96%] Sorted incoming edges for each input pin node of GSB[22][0][97%] Sorted incoming edges for each input pin node of GSB[22][1][98%] Sorted incoming edges for each input pin node of GSB[22][2][99%] Sorted incoming edges for each input pin node of GSB[22][3][100%] Sorted incoming edges for each input pin node of GSB[22][4]Sorted incoming edges for each input pin node of 115 General Switch Blocks (GSBs).
# Sort incoming edges for each input pin node of General Switch Block(GSB) took 0.19 seconds (max_rss 65.4 MiB, delta_rss +0.8 MiB)
# Build a library of physical multiplexers
Built a multiplexer library of 31 physical multiplexers.
Maximum multiplexer size is 64.
	model 'mux_tree_tapbuf', input_size='18'
	model 'mux_tree_tapbuf_L1SB', input_size='5'
	model 'mux_tree_tapbuf_L1SB', input_size='4'
	model 'mux_tree_tapbuf_L4SB', input_size='3'
	model 'mux_tree_tapbuf_L4SB', input_size='4'
	model 'mux_tree_tapbuf_L1SB', input_size='6'
	model 'mux_tree_tapbuf_L1SB', input_size='12'
	model 'mux_tree_tapbuf_L1SB', input_size='7'
	model 'mux_tree_tapbuf_L1SB', input_size='11'
	model 'mux_tree_tapbuf_L4SB', input_size='11'
	model 'mux_tree_tapbuf_L4SB', input_size='13'
	model 'mux_tree_tapbuf_L4SB', input_size='10'
	model 'mux_tree_tapbuf_L4SB', input_size='12'
	model 'mux_tree_tapbuf_L4SB', input_size='9'
	model 'mux_tree_tapbuf_L4SB', input_size='8'
	model 'mux_tree_tapbuf_L4SB', input_size='7'
	model 'mux_tree_tapbuf_L4SB', input_size='5'
	model 'mux_tree_tapbuf_L4SB', input_size='2'
	model 'mux_tree_tapbuf_L1SB', input_size='9'
	model 'mux_tree_tapbuf_L1SB', input_size='8'
	model 'mux_tree_tapbuf_L1SB', input_size='3'
	model 'mux_tree_tapbuf_L4SB', input_size='6'
	model 'mux_tree_tapbuf_L1SB', input_size='2'
	model 'clock_mux', input_size='16'
	model 'mux_1level_io', input_size='2'
	model 'mux_tree', input_size='28'
	model 'mux_tree', input_size='6'
	model 'mux_tree', input_size='2'
	model 'mux_tree', input_size='24'
	model 'mux_tree', input_size='18'
	model 'frac_lut6', input_size='64'
# Build a library of physical multiplexers took 0.01 seconds (max_rss 65.7 MiB, delta_rss +0.3 MiB)
# Build the annotation about direct connection between tiles
Built 20 tile-to-tile direct connections
# Build the annotation about direct connection between tiles took 0.00 seconds (max_rss 65.7 MiB, delta_rss +0.0 MiB)
Building annotation for post-routing and clustering synchornization results...Done
Building annotation for mapped blocks on grid locations...Done
Will apply operating clock frequency 500 [MHz] to simulations
Will apply 10 operating clock cycles to simulations
Link OpenFPGA architecture to VPR architecture took 0.82 seconds (max_rss 65.9 MiB, delta_rss +6.2 MiB)

Command line to execute: lut_truth_table_fixup

Confirm selected options when call command 'lut_truth_table_fixup':
--verbose: off
Fix up LUT truth tables after packing optimization
Fix up LUT truth tables after packing optimization took 0.00 seconds (max_rss 65.9 MiB, delta_rss +0.0 MiB)

Command line to execute: build_fabric --compress_routing

Confirm selected options when call command 'build_fabric':
--frame_view: off
--compress_routing: on
--duplicate_grid_pin: off
--name_module_using_index: off
--load_fabric_key: off
--write_fabric_key: off
--group_tile: off
--group_config_block: off
--generate_random_fabric_key: off
--verbose: off
Identify unique General Switch Blocks (GSBs)
Detected 15 unique general switch blocks from a total of 115 (compression rate=666.67%)
Identify unique General Switch Blocks (GSBs) took 1.93 seconds (max_rss 65.9 MiB, delta_rss +0.0 MiB)


Build fabric module graph
# Build constant generator modules
# Build constant generator modules took 0.00 seconds (max_rss 65.9 MiB, delta_rss +0.0 MiB)
# Build user-defined modules
# Build user-defined modules took 0.00 seconds (max_rss 65.9 MiB, delta_rss +0.0 MiB)
# Build essential (inverter/buffer/logic gate) modules
# Build essential (inverter/buffer/logic gate) modules took 0.00 seconds (max_rss 65.9 MiB, delta_rss +0.0 MiB)
# Build local encoder (for multiplexers) modules
# Build local encoder (for multiplexers) modules took 0.00 seconds (max_rss 65.9 MiB, delta_rss +0.0 MiB)
# Building multiplexer modules
# Building multiplexer modules took 0.00 seconds (max_rss 67.0 MiB, delta_rss +1.0 MiB)
# Build Look-Up Table (LUT) modules
# Build Look-Up Table (LUT) modules took 0.00 seconds (max_rss 67.0 MiB, delta_rss +0.0 MiB)
# Build wire modules
# Build wire modules took 0.00 seconds (max_rss 67.0 MiB, delta_rss +0.0 MiB)
# Build memory modules
# Build memory modules took 0.00 seconds (max_rss 68.0 MiB, delta_rss +1.0 MiB)
# Build grid modules
Building logical tiles...Done
Building physical tiles...Done
# Build grid modules took 0.19 seconds (max_rss 84.3 MiB, delta_rss +16.2 MiB)
# Build unique routing modules...
# Build unique routing modules... took 0.13 seconds (max_rss 96.1 MiB, delta_rss +11.9 MiB)
# Build FPGA fabric module
## Add grid instances to top module
## Add grid instances to top module took 0.01 seconds (max_rss 104.1 MiB, delta_rss +8.0 MiB)
## Add switch block instances to top module
## Add switch block instances to top module took 0.00 seconds (max_rss 105.4 MiB, delta_rss +1.3 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 105.9 MiB, delta_rss +0.5 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 106.4 MiB, delta_rss +0.5 MiB)
## Add module nets between grids and GSBs
## Add module nets between grids and GSBs took 0.65 seconds (max_rss 138.9 MiB, delta_rss +32.5 MiB)
## Add module nets for inter-tile connections
## Add module nets for inter-tile connections took 0.00 seconds (max_rss 138.9 MiB, delta_rss +0.0 MiB)
## Build configurable regions for the top module
## Build configurable regions for the top module took 0.00 seconds (max_rss 145.4 MiB, delta_rss +0.0 MiB)
## Add module nets for configuration buses
## Add module nets for configuration buses took 0.08 seconds (max_rss 155.9 MiB, delta_rss +10.6 MiB)
# Build FPGA fabric module took 1.82 seconds (max_rss 155.9 MiB, delta_rss +59.8 MiB)
Build fabric module graph took 2.15 seconds (max_rss 155.9 MiB, delta_rss +90.0 MiB)
Create I/O location mapping for top module
Create I/O location mapping for top module took 0.01 seconds (max_rss 155.9 MiB, delta_rss +0.0 MiB)
Create global port info for top module
Create global port info for top module took 0.00 seconds (max_rss 155.9 MiB, delta_rss +0.0 MiB)

Command line to execute: repack --design_constraints /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/fpga_repack_constraints.xml

Confirm selected options when call command 'repack':
--design_constraints: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/fpga_repack_constraints.xml
--ignore_global_nets_on_pins: off
--verbose: off
Read Repack Design Constraints
Read Repack Design Constraints took 0.00 seconds (max_rss 155.9 MiB, delta_rss +0.0 MiB)
Build routing resource graph for the physical implementation of logical tile
Build routing resource graph for the physical implementation of logical tile took 0.01 seconds (max_rss 155.9 MiB, delta_rss +0.0 MiB)
Repack clustered blocks to physical implementation of logical tile
Repack clustered block 'dly_incdec_inv'...Warning 182: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'dly_tap_val_inv[2]'...Warning 183: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$f2g_trx_dly_adj_dly_adj_inv'...Warning 184: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$f2g_trx_dly_inc_dly_incdec_inv'...Warning 185: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$f2g_trx_dly_ld_dly_ld_inv'...Warning 186: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:dly_tap_val_inv[0]'...Warning 187: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:dly_tap_val_inv[1]'...Warning 188: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:dly_tap_val_inv[2]'...Warning 189: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:dly_tap_val_inv[3]'...Warning 190: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:dly_tap_val_inv[4]'...Warning 191: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:dly_tap_val_inv[5]'...Warning 192: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$auto$rs_design_edit.cc:498:handle_dangling_outs$506'...Warning 193: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$auto$rs_design_edit.cc:498:handle_dangling_outs$507'...Warning 194: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$auto$rs_design_edit.cc:498:handle_dangling_outs$508'...Warning 195: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$auto$rs_design_edit.cc:498:handle_dangling_outs$509'...Warning 196: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$auto$rs_design_edit.cc:498:handle_dangling_outs$510'...Warning 197: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$auto$rs_design_edit.cc:498:handle_dangling_outs$511'...Warning 198: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:data_o_inv_delayed'...Warning 199: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$auto$rs_design_edit.cc:885:execute$501'...Warning 200: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$auto$rs_design_edit.cc:885:execute$502'...Warning 201: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$auto$rs_design_edit.cc:885:execute$503'...Warning 202: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$auto$rs_design_edit.cc:885:execute$504'...Warning 203: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$auto$rs_design_edit.cc:885:execute$505'...Warning 204: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$f2g_trx_dly_tap_dly_tap_val[0]'...Warning 205: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$f2g_trx_dly_tap_dly_tap_val[1]'...Warning 206: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$f2g_trx_dly_tap_dly_tap_val[2]'...Warning 207: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$f2g_trx_dly_tap_dly_tap_val[3]'...Warning 208: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$f2g_trx_dly_tap_dly_tap_val[4]'...Warning 209: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$f2g_trx_dly_tap_dly_tap_val[5]'...Warning 210: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'data_o'...Warning 211: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'dly_adj'...Warning 212: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'dly_incdec'...Warning 213: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'dly_ld'...Warning 214: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered blocks to physical implementation of logical tile took 0.01 seconds (max_rss 156.2 MiB, delta_rss +0.3 MiB)
Identify wire LUTs created by repacking
Identified 0 wire LUTs created by repacker
Identify wire LUTs created by repacking took 0.00 seconds (max_rss 156.2 MiB, delta_rss +0.0 MiB)
Build truth tables for physical LUTs
Build truth tables for physical LUTs took 0.00 seconds (max_rss 156.2 MiB, delta_rss +0.0 MiB)

Command line to execute: build_architecture_bitstream

Confirm selected options when call command 'build_architecture_bitstream':
--write_file: off
--read_file: off
--no_time_stamp: off
--verbose: off

Build fabric-independent bitstream for implementation 'fabric_GJC19'

Generating bitstream for Switch blocks...Done
Generating bitstream for X-direction Connection blocks ...Done
Generating bitstream for Y-direction Connection blocks ...Done

Build fabric-independent bitstream for implementation 'fabric_GJC19'
 took 0.55 seconds (max_rss 169.3 MiB, delta_rss +13.1 MiB)

Build non-fabric bitstream for implementation 'fabric_GJC19'


Build non-fabric bitstream for implementation 'fabric_GJC19'
 took 0.01 seconds (max_rss 169.3 MiB, delta_rss +0.0 MiB)

Command line to execute: build_fabric_bitstream

Confirm selected options when call command 'build_fabric_bitstream':
--verbose: off

Build fabric dependent bitstream


Build fabric dependent bitstream
 took 0.15 seconds (max_rss 188.2 MiB, delta_rss +18.8 MiB)

Command line to execute: write_fabric_bitstream --keep_dont_care_bits  --format plain_text --file fabric_bitstream.bit

Confirm selected options when call command 'write_fabric_bitstream':
--file, -f: fabric_bitstream.bit
--format: plain_text
--filter_value: off
--path_only: off
--value_only: off
--trim_path: off
--fast_configuration: off
--keep_dont_care_bits: on
--wl_decremental_order: off
--no_time_stamp: off
--verbose: off
Warning 215: Directory path is empty and nothing will be created.
Write 134403 fabric bitstream into plain text file 'fabric_bitstream.bit'
Warning 216: None of global reset and set ports are defined for programming purpose. Fast configuration is not applicable
Write 134403 fabric bitstream into plain text file 'fabric_bitstream.bit' took 0.01 seconds (max_rss 188.3 MiB, delta_rss +0.2 MiB)

Command line to execute: write_io_mapping -f PinMapping.xml

Confirm selected options when call command 'write_io_mapping':
--file, -f: PinMapping.xml
--no_time_stamp: off
--verbose: off
Warning 217: Directory path is empty and nothing will be created.
Write I/O mapping into xml file 'PinMapping.xml'
Write I/O mapping into xml file 'PinMapping.xml' took 0.00 seconds (max_rss 188.3 MiB, delta_rss +0.0 MiB)

Command line to execute: exit

Confirm selected options when call command 'exit':

Finish execution with 0 errors

The entire OpenFPGA flow took 6.76 seconds

Thank you for using OpenFPGA!
Incr Slack updates 1 in 5.655e-06 sec
Full Max Req/Worst Slack updates 1 in 2.7347e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 3.4545e-05 sec
INFO: BIT: ##################################################
INFO: BIT: Analysis for design: GJC19
INFO: BIT: ##################################################
INFO: BIT: Design didn't change: GJC19, skipping analysis.
INFO: BIT: Top Modules: GJC19

INFO: BIT: Netlist PPDB: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/io_config.json
INFO: BIT: Config Mapping: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/configuration/Virgo/gemini_compact_22x4_config_attributes.mapping.json
INFO: BIT: Property JSON: model_config.property.json
INFO: BIT: Read resources
INFO: BIT: Validate Instances
INFO: BIT: Merge properties into instances
INFO: BIT: Re-location instances
INFO: BIT: Configure Mapping file initialization
INFO: BIT: Validation using '__primary_validation__' rule
INFO: BIT: Skip module:I_BUF name:buf1_ location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:I_BUF name:buf2_ location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:I_BUF name:buf3_ location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:I_BUF name:data_buf location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:O_BUF name:obuf00_ location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:O_BUF name:obuf0_ location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:O_BUF name:obuf1_ location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:O_BUF name:obuf2_ location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:O_BUF name:obuf3_ location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:O_BUF name:obuf4_ location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:O_BUF name:obuf5_ location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Internal error validations
INFO: BIT: Skip module:I_DELAY name:data_i_delay location(s):"" because it failed in internal_error validation
INFO: BIT: Assign instance-without-location
INFO: BIT: Allocate FCLK routing resource
INFO: BIT: Set CLKBUF configuration attributes
INFO: BIT: Allocate PLL resource (and set PLLREF configuration attributes)
INFO: BIT: Set PLL remaining configuration attributes
INFO: BIT: Validation using '__secondary_validation__' rule
INFO: BIT: Set configuration attributes
INFO: BIT: Generated IO bitstream is invalid
INFO: BIT: Netlist PPDB: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/io_config.json
INFO: BIT: Config Mapping: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/configuration/Virgo/gemini_compact_22x4_config_attributes.mapping.json
INFO: BIT: Property JSON: model_config.property.json
INFO: BIT: Read resources
INFO: BIT: Validate Instances
INFO: BIT: Merge properties into instances
INFO: BIT: Re-location instances
INFO: BIT: Configure Mapping file initialization
INFO: BIT: Validation using '__primary_validation__' rule
INFO: BIT: Skip module:I_BUF name:buf1_ location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:I_BUF name:buf2_ location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:I_BUF name:buf3_ location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:I_BUF name:data_buf location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:O_BUF name:obuf00_ location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:O_BUF name:obuf0_ location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:O_BUF name:obuf1_ location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:O_BUF name:obuf2_ location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:O_BUF name:obuf3_ location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:O_BUF name:obuf4_ location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:O_BUF name:obuf5_ location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Internal error validations
INFO: BIT: Skip module:I_DELAY name:data_i_delay location(s):"" because it failed in internal_error validation
INFO: BIT: Assign instance-without-location
INFO: BIT: Allocate FCLK routing resource
INFO: BIT: Set CLKBUF configuration attributes
INFO: BIT: Allocate PLL resource (and set PLLREF configuration attributes)
INFO: BIT: Set PLL remaining configuration attributes
INFO: BIT: Validation using '__secondary_validation__' rule
INFO: BIT: Set configuration attributes
INFO: BIT: Generated IO bitstream is invalid
INFO: BIT: Skip buf1_ [I_BUF] because the location is not set
INFO: BIT: Skip buf2_ [I_BUF] because the location is not set
INFO: BIT: Skip buf3_ [I_BUF] because the location is not set
INFO: BIT: Skip data_buf [I_BUF] because the location is not set
INFO: BIT: Skip data_i_delay [I_DELAY] because the location is not set
INFO: BIT: Skip obuf00_ [O_BUF] because the location is not set
INFO: BIT: Skip obuf0_ [O_BUF] because the location is not set
INFO: BIT: Skip obuf1_ [O_BUF] because the location is not set
INFO: BIT: Skip obuf2_ [O_BUF] because the location is not set
INFO: BIT: Skip obuf3_ [O_BUF] because the location is not set
INFO: BIT: Skip obuf4_ [O_BUF] because the location is not set
INFO: BIT: Skip obuf5_ [O_BUF] because the location is not set
INFO: BIT: Skip buf1_ [I_BUF] because the location is not set
INFO: BIT: Skip buf2_ [I_BUF] because the location is not set
INFO: BIT: Skip buf3_ [I_BUF] because the location is not set
INFO: BIT: Skip data_buf [I_BUF] because the location is not set
INFO: BIT: Skip data_i_delay [I_DELAY] because the location is not set
INFO: BIT: Skip obuf00_ [O_BUF] because the location is not set
INFO: BIT: Skip obuf0_ [O_BUF] because the location is not set
INFO: BIT: Skip obuf1_ [O_BUF] because the location is not set
INFO: BIT: Skip obuf2_ [O_BUF] because the location is not set
INFO: BIT: Skip obuf3_ [O_BUF] because the location is not set
INFO: BIT: Skip obuf4_ [O_BUF] because the location is not set
INFO: BIT: Skip obuf5_ [O_BUF] because the location is not set
INFO: BIT: Design GJC19 bitstream is generated


#########Raptor Performance Data#########
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.07
Build    : 1.1.30
Hash     : 8801a76
Date     : Jul 16 2024
Type     : Engineering
Log Time   : Tue Jul 16 06:10:18 2024 GMT

[ 11:10:18 ] Analysis has started
[ 11:10:18 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/analysis/GJC19_analyzer.cmd
[ 11:10:18 ] Duration: 78 ms. Max utilization: 44 MB
[ 11:10:18 ] Synthesize has started
[ 11:10:18 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/yosys -s GJC19.ys -l GJC19_synth.log
[ 11:10:32 ] Duration: 14164 ms. Max utilization: 61 MB
[ 11:10:32 ] Packing has started
[ 11:10:32 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/fabric_GJC19_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report GJC19_post_place_timing.rpt --device castor22x4_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top GJC19 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_synth.route --pack
[ 11:10:34 ] Duration: 1382 ms. Max utilization: 777 MB
[ 11:10:34 ] Placement has started
[ 11:10:34 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/planning --csv /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/Virgo_Pin_Table.csv --pcf GJC19_openfpga.pcf --blif /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/fabric_GJC19_post_synth.eblif --output GJC19_pin_loc.place --assign_unconstrained_pins in_define_order --edits /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/config.json
[ 11:10:34 ] Duration: 153 ms. Max utilization: 215 MB
[ 11:10:34 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/fabric_GJC19_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report GJC19_post_place_timing.rpt --device castor22x4_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top GJC19 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_synth.route --place --fix_clusters GJC19_pin_loc.place
[ 11:10:36 ] Duration: 2266 ms. Max utilization: 929 MB
[ 11:10:36 ] Route has started
[ 11:10:36 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/fabric_GJC19_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report GJC19_post_place_timing.rpt --device castor22x4_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top GJC19 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_synth.route --route
[ 11:10:38 ] Duration: 1814 ms. Max utilization: 1066 MB
[ 11:10:38 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/finalize  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_synthesis.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_synthesis.v_
[ 11:10:38 ] Duration: 29 ms. Max utilization: 13 MB
[ 11:10:38 ] Post-PnR Simulation has started
[ 11:10:38 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -DPNR=1 -s co_sim_GJC19 -I../../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/.././sim/co_sim_tb -y ../../../../../.././rtl -Y .v -Y .sv -g2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/.././sim/co_sim_tb/co_sim_GJC19.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/.././rtl/GJC19.v  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC19_post_synth.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_route.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_FAB.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_IRQ.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FCLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AHB_S.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_DMA.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AHB_M.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AXI_M0.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_FAB.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AXI_M1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v
[ 11:10:38 ] Duration: 138 ms. Max utilization: 4 MB
[ 11:10:38 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/HDL_simulator/iverilog/bin/vvp ./a.out -fst
[ 11:10:39 ] Duration: 78 ms. Max utilization: 163 MB
[ 11:10:39 ] TimingAnalysis has started
[ 11:10:39 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/fabric_GJC19_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report GJC19_post_place_timing.rpt --device castor22x4_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top GJC19 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC19_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC19_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC19_post_synth.route --analysis
[ 11:10:40 ] Duration: 1112 ms. Max utilization: 849 MB
[ 11:10:40 ] PowerAnalysis has started
[ 11:10:40 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/yosys -s pw_extract.ys -l GJC19_power.log
[ 11:10:40 ] Duration: 242 ms. Max utilization: 46 MB
[ 11:10:40 ] GenerateBitstream has started
[ 11:10:40 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/openfpga -batch -f GJC19.openfpga
[ 11:10:47 ] Duration: 6942 ms. Max utilization: 860 MB
[ 11:10:47 ] Analysis has started
#############################################


Total RunTime to run raptor_run.sh: 30
Peak Memory Usage: 117360
ExecEndTime: 1721110248
Rapid Silicon Raptor Design Suite
Version  : 2024.07
Build    : 1.1.30
Hash     : 8801a76
Date     : Jul 16 2024
Type     : Engineering
