<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>AXI_large_RO</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">128</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AXI_large_RO_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>69ab7c77</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AXI_large_RO_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>69ab7c77</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c7267abb</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">8</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">8</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">9</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>num_stages</spirit:name>
        <spirit:displayName>Num Stages</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.num_stages">5</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>num_oscillators</spirit:name>
        <spirit:displayName>Num Oscillators</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.num_oscillators">31</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/AXI_large_RO_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../LUT6_NOT.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../frequency_counter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../one2two.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXI_large_RO_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_36f296dd</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/AXI_large_RO_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../LUT6_NOT.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../frequency_counter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../one2two.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXI_large_RO_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/AXI_large_RO_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_c7267abb</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">9</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">AXI_large_RO_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>num_stages</spirit:name>
      <spirit:displayName>Num Stages</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.num_stages">5</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>num_oscillators</spirit:name>
      <spirit:displayName>Num Oscillators</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.num_oscillators">31</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AXI_large_RO_v1.0</xilinx:displayName>
      <xilinx:coreRevision>25</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-11-16T22:30:45Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c1aedd4_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@583509fc_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72bd5e8f_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cc460a1_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2972bb4c_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dfef667_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@282c35b7_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72079512_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e409e5c_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d9ebee0_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e21980f_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12c633df_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6249fb18_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55370f78_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37a4cd47_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e6d1a68_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c88971d_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@570ffff6_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d8a07eb_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f738627_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d476591_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@525e34cf_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6180e3ce_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d810753_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13555968_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34170b18_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eac9bf8_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ed45ffc_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26f79e75_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b81b5e3_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48ca9312_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@242cb453_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b5ca567_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54079551_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ab8e5d4_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5070132b_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@757eedc0_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60c841f9_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18b0f765_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44c79289_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40e141f7_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@443ead55_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17875d4e_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2167fde5_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bddeded_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4db0b37c_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@480c61c_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6edabc30_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38619ad_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cb9b58_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e2aca2b_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b40d13_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7483ebac_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c9904cb_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7319c9db_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30424fb3_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b65e70_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19c7ef6b_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55ffb409_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1882b9bb_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c6bba9_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1329e28c_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fce154c_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fdaa289_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6406aff1_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@343e1140_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46f2bf6c_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c1c636b_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c1ae5ce_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4345aad3_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15ab053a_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64020901_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@100a5229_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b991202_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67f662ae_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46c7c712_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@406f1fd6_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19dc1eb6_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45ff66b_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@128bf5ee_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4446089c_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f2e0e1a_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30e9863a_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51d2bf54_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30fe4821_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46f4452c_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f655afc_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4895e807_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a85b934_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@649189c5_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d88c831_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cdc3322_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65150916_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46e416bc_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26fc7642_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e191846_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@da492c6_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dd39ee2_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76fa7c3b_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@174dd7d3_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28defe7d_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bc852b8_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7852a1c9_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50599f84_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@321a105_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12449041_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a3630a4_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1306c3d7_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54711970_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ee98029_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@322b849d_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@710daef4_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31c76c9b_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2377fd47_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b92f0c8_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26c3d01c_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72d27df1_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2463b3b7_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d196720_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1549aea3_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b151799_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@279d8f4b_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10042d49_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4001a43c_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24d3d9d4_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d753d6e_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75e0f4fa_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f9fe88c_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22e3aff2_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@403376e5_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@228b7618_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eb84edf_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@664a28eb_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f9b0556_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cf1c8a8_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dc1f79b_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@682af76e_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a21018b_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a9a78c5_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48ab81fe_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e1c6982_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@137fa55c_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ba3ca67_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6867ff34_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@704a887e_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1346275f_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@295e91df_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@211cb067_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69e5f6a3_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@372b2dfa_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5da5def3_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53ab962e_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e66e2ab_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d542d4c_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37eb7a1e_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55ec6856_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a1b2ba4_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@296f2f0b_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3600c061_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d41ecac_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e26e6e7_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@186dcfaf_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4783650b_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45966faa_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@121a56a_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79e73b20_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78f6db45_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dd88445_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48e57cc2_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73113cf6_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ce93c52_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@200f94be_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eaa962c_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34db6501_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ca3099_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15959c8f_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b5f2cba_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e86de3d_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5be5ef3b_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c6a4a3f_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@507c346b_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4db4e588_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69dbd0_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12f27b90_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45877de4_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@603d3ef7_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a7288c1_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c5504cc_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a6da19a_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@131844d9_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2720c01a_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d95760e_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a13a39_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fc18a37_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@647ff609_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3da01dcb_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c278372_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e43b5d0_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@701edbab_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6623cffd_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48102181_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75df9363_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b986014_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ce15152_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e852c01_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a42e3f0_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71364e5c_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@658e6e8c_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45cb6e3f_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@385938da_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d732280_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d44bd81_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b71d5b6_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1af23a0e_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34c443ae_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ea21b27_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@284cf17_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40d2e457_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35e595e3_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b9ec3e6_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5268f068_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21773be6_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c9f5ad3_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a4daf90_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@448062db_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68571bed_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5df363f6_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ba76987_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a76aef9_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b188507_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11b0b3b_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58fe0c04_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2131ea44_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a053d50_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c167c4a_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b12ea7c_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70937dcd_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c74679f_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a01d8ee_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b3e0fb_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e53629f_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73def7a4_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f3d7b64_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a2eb49f_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23baa46a_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@646815f8_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4183487c_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f8f00bd_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6352bdb0_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73d80cef_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a5cc884_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a94c9aa_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@acca797_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36e1c73d_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c445fe9_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4206a0c8_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@181e252e_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b07d795_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d6b7de6_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@485bf2db_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20e11c3_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@327f8e29_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1de54f1d_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73b54ccc_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14eea713_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/ip_repo/large_RO/AXI_large_RO_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1.1_AR75516</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="b308c363"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="5691542c"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="28d4b0d6"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="496c3b1e"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="81ad3eba"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
