Active-HDL 13.0.376.8320 2023-02-27 14:25:13

Elaboration top modules:
Architecture                  behavior(testbench)


-----------------------------------------------------------------------------------------------------
Entity    | Architecture | Library          | Info | Compiler Version          | Compilation Options
-----------------------------------------------------------------------------------------------------
testbench | behavior     | lab01_half_adder |      | 13.0.376.8320 (Windows64) | -dbg
half_sub  | dataflow     | lab01_half_adder |      | 13.0.376.8320 (Windows64) | -dbg
-----------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------
VHDL Package             | Library          | Info | Compiler Version          | Compilation Options
-----------------------------------------------------------------------------------------------------
standard                 | std              |      |                           | <unavailable>
TEXTIO                   | std              |      | 13.0.376.8320 (Windows64) |  -2019
std_logic_1164           | ieee             |      | 13.0.376.8320 (Windows64) |  -2008
-----------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------
Library                  | Comment
-----------------------------------------------------------------------------------------------------
ieee                     | Standard IEEE packages library
lab01_half_adder         | None
std                      | Standard VHDL library
-----------------------------------------------------------------------------------------------------
