\section{ Acknowledgements}\label{acknowledgements}

The RV12 CPU is designed to be compliant with v1.9.1 of the RISC-V
Privileged Architecture and v2.2 of the RISC-V User Level ISA.

This datasheet includes documentation derived from the following RISC-V
Foundation documentation, as licensed under the Creative Commons
Attribution 4.0 International License:

``The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Document
Version 2.2", Editors Andrew Waterman and Krste Asanović, RISC-V
Foundation, May 2017.

``The RISC-V Instruction Set Manual, Volume II: Privileged Architecture,
Version 1.9.1", Editors Andrew Waterman and Krste Asanović, RISC-V
Foundation, November 2016