
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 2661.19

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: src[38] (input port clocked by clk)
Endpoint: result[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    0.64    0.00    0.00 1000.00 v src[38] (in)
                                         src[38] (net)
                  0.04    0.01 1000.01 v input13/A (BUFx2_ASAP7_75t_R)
     1    0.42    4.50   10.21 1010.23 v input13/Y (BUFx2_ASAP7_75t_R)
                                         net13 (net)
                  4.50    0.00 1010.23 v _589_/A (AND3x1_ASAP7_75t_R)
     1    0.50    5.30   10.75 1020.98 v _589_/Y (AND3x1_ASAP7_75t_R)
                                         net169 (net)
                  5.30    0.01 1020.99 v output169/A (BUFx2_ASAP7_75t_R)
     1    0.20    4.05   11.60 1032.58 v output169/Y (BUFx2_ASAP7_75t_R)
                                         result[6] (net)
                  4.05    0.00 1032.59 v result[6] (out)
                               1032.59   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                       -1000.00 -1000.00   output external delay
                               -1000.00   data required time
-----------------------------------------------------------------------------
                               -1000.00   data required time
                               -1032.59   data arrival time
-----------------------------------------------------------------------------
                               2032.59   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: src_osize_vector[0] (input port clocked by clk)
Endpoint: result[120] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    2.65    0.00    0.00 1000.00 v src_osize_vector[0] (in)
                                         src_osize_vector[0] (net)
                  0.05    0.02 1000.02 v input71/A (BUFx16f_ASAP7_75t_R)
    46   28.67   17.53   16.65 1016.67 v input71/Y (BUFx16f_ASAP7_75t_R)
                                         net71 (net)
                 18.35    2.03 1018.70 v _318_/B2 (AO22x2_ASAP7_75t_R)
    15    9.10   28.00   32.76 1051.46 v _318_/Y (AO22x2_ASAP7_75t_R)
                                         _034_ (net)
                 28.00    0.04 1051.49 v _322_/A1 (OA21x2_ASAP7_75t_R)
    41   33.02   91.06   59.84 1111.33 v _322_/Y (OA21x2_ASAP7_75t_R)
                                         _038_ (net)
                 91.12    1.34 1112.67 v _400_/A (OR3x4_ASAP7_75t_R)
     1   22.44   41.09   74.42 1187.09 v _400_/Y (OR3x4_ASAP7_75t_R)
                                         net105 (net)
                124.23   36.56 1223.65 v wire213/A (BUFx16f_ASAP7_75t_R)
     8   22.77   13.07   38.02 1261.67 v wire213/Y (BUFx16f_ASAP7_75t_R)
                                         net213 (net)
                106.88   33.50 1295.17 v _687_/A (BUFx2_ASAP7_75t_R)
     1    0.64    8.54   31.16 1326.34 v _687_/Y (BUFx2_ASAP7_75t_R)
                                         net98 (net)
                  8.54    0.01 1326.34 v output98/A (BUFx2_ASAP7_75t_R)
     1    0.08    3.77   12.46 1338.81 v output98/Y (BUFx2_ASAP7_75t_R)
                                         result[120] (net)
                  3.77    0.00 1338.81 v result[120] (out)
                               1338.81   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1338.81   data arrival time
-----------------------------------------------------------------------------
                               2661.19   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: src_osize_vector[0] (input port clocked by clk)
Endpoint: result[120] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    2.65    0.00    0.00 1000.00 v src_osize_vector[0] (in)
                                         src_osize_vector[0] (net)
                  0.05    0.02 1000.02 v input71/A (BUFx16f_ASAP7_75t_R)
    46   28.67   17.53   16.65 1016.67 v input71/Y (BUFx16f_ASAP7_75t_R)
                                         net71 (net)
                 18.35    2.03 1018.70 v _318_/B2 (AO22x2_ASAP7_75t_R)
    15    9.10   28.00   32.76 1051.46 v _318_/Y (AO22x2_ASAP7_75t_R)
                                         _034_ (net)
                 28.00    0.04 1051.49 v _322_/A1 (OA21x2_ASAP7_75t_R)
    41   33.02   91.06   59.84 1111.33 v _322_/Y (OA21x2_ASAP7_75t_R)
                                         _038_ (net)
                 91.12    1.34 1112.67 v _400_/A (OR3x4_ASAP7_75t_R)
     1   22.44   41.09   74.42 1187.09 v _400_/Y (OR3x4_ASAP7_75t_R)
                                         net105 (net)
                124.23   36.56 1223.65 v wire213/A (BUFx16f_ASAP7_75t_R)
     8   22.77   13.07   38.02 1261.67 v wire213/Y (BUFx16f_ASAP7_75t_R)
                                         net213 (net)
                106.88   33.50 1295.17 v _687_/A (BUFx2_ASAP7_75t_R)
     1    0.64    8.54   31.16 1326.34 v _687_/Y (BUFx2_ASAP7_75t_R)
                                         net98 (net)
                  8.54    0.01 1326.34 v output98/A (BUFx2_ASAP7_75t_R)
     1    0.08    3.77   12.46 1338.81 v output98/Y (BUFx2_ASAP7_75t_R)
                                         result[120] (net)
                  3.77    0.00 1338.81 v result[120] (out)
                               1338.81   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1338.81   data arrival time
-----------------------------------------------------------------------------
                               2661.19   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
179.79156494140625

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5618

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
43.54118728637695

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9449

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1338.8073

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
2661.1926

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
198.773386

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.63e-05   1.56e-05   4.97e-08   3.20e-05 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.63e-05   1.56e-05   4.97e-08   3.20e-05 100.0%
                          51.1%      48.8%       0.2%
