Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Fri Sep  2 22:59:55 2022
| Host              : professor running 64-bit Ubuntu 18.04.4 LTS
| Command           : report_clock_utilization -file CPU_Intergration_0_clock_utilization_routed.rpt
| Design            : CPU_Intergration_0
| Device            : 7a35ti-csg324
| Speed File        : -1L  PRODUCTION 1.23 2018-06-13
| Temperature Grade : I
| Design State      : Routed
-----------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
7. Device Cell Placement Summary for Global Clock g0
8. Clock Region Cell Placement per Global Clock: Region X0Y0
9. Clock Region Cell Placement per Global Clock: Region X1Y0

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    1 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |        72 |   0 |            0 |      0 |
| BUFIO    |    0 |        20 |   0 |            0 |      0 |
| BUFMR    |    0 |        10 |   0 |            0 |      0 |
| BUFR     |    0 |        20 |   0 |            0 |      0 |
| MMCM     |    0 |         5 |   0 |            0 |      0 |
| PLL      |    0 |         5 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+-------------+----------------------+---------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site           | Clock Region | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock       | Driver Pin           | Net           |
+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+-------------+----------------------+---------------+
| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y16 | n/a          |                 2 |         413 |               0 |       10.000 | sys_clk_pin | clk_IBUF_BUFG_inst/O | clk_IBUF_BUFG |
+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+-------------+----------------------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+-----------------+------------+-----------+--------------+-------------+-----------------+---------------------+--------------+-----------------+----------+
| Source Id | Global Id | Driver Type/Pin | Constraint | Site      | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin      | Net      |
+-----------+-----------+-----------------+------------+-----------+--------------+-------------+-----------------+---------------------+--------------+-----------------+----------+
| src0      | g0        | IBUF/O          | IOB_X1Y76  | IOB_X1Y76 | X1Y1         |           1 |               0 |              10.000 | sys_clk_pin  | clk_IBUF_inst/O | clk_IBUF |
+-----------+-----------+-----------------+------------+-----------+--------------+-------------+-----------------+---------------------+--------------+-----------------+----------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Local Clock Details
----------------------

+----------+-----------------+------------+------------------+--------------+-------------+-----------------+--------------+-------+------------------------------------------------+-------------------------------------------+
| Local Id | Driver Type/Pin | Constraint | Site/BEL         | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin                                     | Net                                       |
+----------+-----------------+------------+------------------+--------------+-------------+-----------------+--------------+-------+------------------------------------------------+-------------------------------------------||
| 0        | FDRE/Q          | None       | SLICE_X29Y35/AFF | X0Y0         |           2 |               1 |              |       | reset_sync/genblk1[14].counter_reg[14]/Q       | reset_sync/genblk1[14].counter_reg[14]__0 - Static -
| 1        | FDCE/Q          | None       | SLICE_X36Y47/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/cycle_l_reg[0]/Q              | Inst_Exe/CSRU/cc/data0[0]                 - Static -
| 2        | FDCE/Q          | None       | SLICE_X39Y47/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk1[10].cycle_l_reg[10]/Q | Inst_Exe/CSRU/cc/data0[10]                - Static -
| 3        | FDCE/Q          | None       | SLICE_X40Y47/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk1[11].cycle_l_reg[11]/Q | Inst_Exe/CSRU/cc/data0[11]                - Static -
| 4        | FDCE/Q          | None       | SLICE_X42Y46/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk1[12].cycle_l_reg[12]/Q | Inst_Exe/CSRU/cc/data0[12]                - Static -
| 5        | FDCE/Q          | None       | SLICE_X43Y46/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk1[13].cycle_l_reg[13]/Q | Inst_Exe/CSRU/cc/data0[13]                - Static -
| 6        | FDCE/Q          | None       | SLICE_X44Y44/BFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk1[14].cycle_l_reg[14]/Q | Inst_Exe/CSRU/cc/data0[14]                - Static -
| 7        | FDCE/Q          | None       | SLICE_X43Y43/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk1[15].cycle_l_reg[15]/Q | Inst_Exe/CSRU/cc/data0[15]                - Static -
| 8        | FDCE/Q          | None       | SLICE_X41Y47/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk1[16].cycle_l_reg[16]/Q | Inst_Exe/CSRU/cc/data0[16]                - Static -
| 9        | FDCE/Q          | None       | SLICE_X42Y47/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk1[17].cycle_l_reg[17]/Q | Inst_Exe/CSRU/cc/data0[17]                - Static -
| 10       | FDCE/Q          | None       | SLICE_X44Y47/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk1[18].cycle_l_reg[18]/Q | Inst_Exe/CSRU/cc/data0[18]                - Static -
| 11       | FDCE/Q          | None       | SLICE_X46Y48/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk1[19].cycle_l_reg[19]/Q | Inst_Exe/CSRU/cc/data0[19]                - Static -
| 12       | FDCE/Q          | None       | SLICE_X37Y47/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk1[1].cycle_l_reg[1]/Q   | Inst_Exe/CSRU/cc/data0[1]                 - Static -
| 13       | FDCE/Q          | None       | SLICE_X46Y46/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk1[20].cycle_l_reg[20]/Q | Inst_Exe/CSRU/cc/data0[20]                - Static -
| 14       | FDCE/Q          | None       | SLICE_X47Y47/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk1[21].cycle_l_reg[21]/Q | Inst_Exe/CSRU/cc/data0[21]                - Static -
| 15       | FDCE/Q          | None       | SLICE_X47Y48/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk1[22].cycle_l_reg[22]/Q | Inst_Exe/CSRU/cc/data0[22]                - Static -
| 16       | FDCE/Q          | None       | SLICE_X44Y48/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk1[23].cycle_l_reg[23]/Q | Inst_Exe/CSRU/cc/data0[23]                - Static -
| 17       | FDCE/Q          | None       | SLICE_X44Y49/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk1[24].cycle_l_reg[24]/Q | Inst_Exe/CSRU/cc/data0[24]                - Static -
| 18       | FDCE/Q          | None       | SLICE_X44Y50/AFF | X1Y1         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk1[25].cycle_l_reg[25]/Q | Inst_Exe/CSRU/cc/data0[25]                - Static -
| 19       | FDCE/Q          | None       | SLICE_X42Y50/AFF | X1Y1         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk1[26].cycle_l_reg[26]/Q | Inst_Exe/CSRU/cc/data0[26]                - Static -
| 20       | FDCE/Q          | None       | SLICE_X42Y51/AFF | X1Y1         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk1[27].cycle_l_reg[27]/Q | Inst_Exe/CSRU/cc/data0[27]                - Static -
| 21       | FDCE/Q          | None       | SLICE_X42Y48/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk1[28].cycle_l_reg[28]/Q | Inst_Exe/CSRU/cc/data0[28]                - Static -
| 22       | FDCE/Q          | None       | SLICE_X41Y48/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk1[29].cycle_l_reg[29]/Q | Inst_Exe/CSRU/cc/data0[29]                - Static -
| 23       | FDCE/Q          | None       | SLICE_X37Y48/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk1[2].cycle_l_reg[2]/Q   | Inst_Exe/CSRU/cc/data0[2]                 - Static -
| 24       | FDCE/Q          | None       | SLICE_X40Y48/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk1[30].cycle_l_reg[30]/Q | Inst_Exe/CSRU/cc/data0[30]                - Static -
| 25       | FDCE/Q          | None       | SLICE_X39Y48/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk1[31].cycle_l_reg[31]/Q | Inst_Exe/CSRU/cc/data0[31]                - Static -
| 26       | FDCE/Q          | None       | SLICE_X36Y48/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk1[3].cycle_l_reg[3]/Q   | Inst_Exe/CSRU/cc/data0[3]                 - Static -
| 27       | FDCE/Q          | None       | SLICE_X38Y48/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk1[4].cycle_l_reg[4]/Q   | Inst_Exe/CSRU/cc/data0[4]                 - Static -
| 28       | FDCE/Q          | None       | SLICE_X38Y46/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk1[5].cycle_l_reg[5]/Q   | Inst_Exe/CSRU/cc/data0[5]                 - Static -
| 29       | FDCE/Q          | None       | SLICE_X39Y46/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk1[6].cycle_l_reg[6]/Q   | Inst_Exe/CSRU/cc/data0[6]                 - Static -
| 30       | FDCE/Q          | None       | SLICE_X36Y46/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk1[7].cycle_l_reg[7]/Q   | Inst_Exe/CSRU/cc/data0[7]                 - Static -
| 31       | FDCE/Q          | None       | SLICE_X37Y46/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk1[8].cycle_l_reg[8]/Q   | Inst_Exe/CSRU/cc/data0[8]                 - Static -
| 32       | FDCE/Q          | None       | SLICE_X38Y47/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk1[9].cycle_l_reg[9]/Q   | Inst_Exe/CSRU/cc/data0[9]                 - Static -
| 33       | FDCE/Q          | None       | SLICE_X38Y45/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/cycle_h_reg[0]/Q              | Inst_Exe/CSRU/cc/data2[0]                 - Static -
| 34       | FDCE/Q          | None       | SLICE_X41Y45/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk2[10].cycle_h_reg[10]/Q | Inst_Exe/CSRU/cc/data2[10]                - Static -
| 35       | FDCE/Q          | None       | SLICE_X41Y46/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk2[11].cycle_h_reg[11]/Q | Inst_Exe/CSRU/cc/data2[11]                - Static -
| 36       | FDCE/Q          | None       | SLICE_X40Y45/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk2[12].cycle_h_reg[12]/Q | Inst_Exe/CSRU/cc/data2[12]                - Static -
| 37       | FDCE/Q          | None       | SLICE_X39Y45/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk2[13].cycle_h_reg[13]/Q | Inst_Exe/CSRU/cc/data2[13]                - Static -
| 38       | FDCE/Q          | None       | SLICE_X42Y44/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk2[14].cycle_h_reg[14]/Q | Inst_Exe/CSRU/cc/data2[14]                - Static -
| 39       | FDCE/Q          | None       | SLICE_X43Y44/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk2[15].cycle_h_reg[15]/Q | Inst_Exe/CSRU/cc/data2[15]                - Static -
| 40       | FDCE/Q          | None       | SLICE_X43Y48/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk2[16].cycle_h_reg[16]/Q | Inst_Exe/CSRU/cc/data2[16]                - Static -
| 41       | FDCE/Q          | None       | SLICE_X43Y50/AFF | X1Y1         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk2[17].cycle_h_reg[17]/Q | Inst_Exe/CSRU/cc/data2[17]                - Static -
| 42       | FDCE/Q          | None       | SLICE_X46Y50/AFF | X1Y1         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk2[18].cycle_h_reg[18]/Q | Inst_Exe/CSRU/cc/data2[18]                - Static -
| 43       | FDCE/Q          | None       | SLICE_X46Y49/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk2[19].cycle_h_reg[19]/Q | Inst_Exe/CSRU/cc/data2[19]                - Static -
| 44       | FDCE/Q          | None       | SLICE_X37Y44/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk2[1].cycle_h_reg[1]/Q   | Inst_Exe/CSRU/cc/data2[1]                 - Static -
| 45       | FDCE/Q          | None       | SLICE_X47Y49/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk2[20].cycle_h_reg[20]/Q | Inst_Exe/CSRU/cc/data2[20]                - Static -
| 46       | FDCE/Q          | None       | SLICE_X47Y50/AFF | X1Y1         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk2[21].cycle_h_reg[21]/Q | Inst_Exe/CSRU/cc/data2[21]                - Static -
| 47       | FDCE/Q          | None       | SLICE_X47Y51/AFF | X1Y1         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk2[22].cycle_h_reg[22]/Q | Inst_Exe/CSRU/cc/data2[22]                - Static -
| 48       | FDCE/Q          | None       | SLICE_X45Y51/AFF | X1Y1         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk2[23].cycle_h_reg[23]/Q | Inst_Exe/CSRU/cc/data2[23]                - Static -
| 49       | FDCE/Q          | None       | SLICE_X45Y50/AFF | X1Y1         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk2[24].cycle_h_reg[24]/Q | Inst_Exe/CSRU/cc/data2[24]                - Static -
| 50       | FDCE/Q          | None       | SLICE_X45Y48/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk2[25].cycle_h_reg[25]/Q | Inst_Exe/CSRU/cc/data2[25]                - Static -
| 51       | FDCE/Q          | None       | SLICE_X45Y49/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk2[26].cycle_h_reg[26]/Q | Inst_Exe/CSRU/cc/data2[26]                - Static -
| 52       | FDCE/Q          | None       | SLICE_X43Y49/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk2[27].cycle_h_reg[27]/Q | Inst_Exe/CSRU/cc/data2[27]                - Static -
| 53       | FDCE/Q          | None       | SLICE_X42Y49/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk2[28].cycle_h_reg[28]/Q | Inst_Exe/CSRU/cc/data2[28]                - Static -
| 54       | FDCE/Q          | None       | SLICE_X40Y49/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk2[29].cycle_h_reg[29]/Q | Inst_Exe/CSRU/cc/data2[29]                - Static -
| 55       | FDCE/Q          | None       | SLICE_X37Y45/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk2[2].cycle_h_reg[2]/Q   | Inst_Exe/CSRU/cc/data2[2]                 - Static -
| 56       | FDCE/Q          | None       | SLICE_X41Y50/AFF | X1Y1         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk2[30].cycle_h_reg[30]/Q | Inst_Exe/CSRU/cc/data2[30]                - Static -
| 57       | FDCE/Q          | None       | SLICE_X36Y44/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk2[3].cycle_h_reg[3]/Q   | Inst_Exe/CSRU/cc/data2[3]                 - Static -
| 58       | FDCE/Q          | None       | SLICE_X36Y43/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk2[4].cycle_h_reg[4]/Q   | Inst_Exe/CSRU/cc/data2[4]                 - Static -
| 59       | FDCE/Q          | None       | SLICE_X39Y43/BFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk2[5].cycle_h_reg[5]/Q   | Inst_Exe/CSRU/cc/data2[5]                 - Static -
| 60       | FDCE/Q          | None       | SLICE_X39Y44/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk2[6].cycle_h_reg[6]/Q   | Inst_Exe/CSRU/cc/data2[6]                 - Static -
| 61       | FDCE/Q          | None       | SLICE_X38Y44/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk2[7].cycle_h_reg[7]/Q   | Inst_Exe/CSRU/cc/data2[7]                 - Static -
| 62       | FDCE/Q          | None       | SLICE_X40Y44/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk2[8].cycle_h_reg[8]/Q   | Inst_Exe/CSRU/cc/data2[8]                 - Static -
| 63       | FDCE/Q          | None       | SLICE_X41Y44/AFF | X1Y0         |           1 |               2 |              |       | Inst_Exe/CSRU/cc/genblk2[9].cycle_h_reg[9]/Q   | Inst_Exe/CSRU/cc/data2[9]                 - Static -
| 64       | FDRE/Q          | None       | SLICE_X28Y30/AFF | X0Y0         |           1 |               1 |              |       | reset_sync/counter_reg[0]/Q                    | reset_sync/counter_reg_n_0_[0]            - Static -
| 65       | FDRE/Q          | None       | SLICE_X29Y33/AFF | X0Y0         |           1 |               1 |              |       | reset_sync/genblk1[10].counter_reg[10]/Q       | reset_sync/genblk1[10].counter_reg[10]__0 - Static -
| 66       | FDRE/Q          | None       | SLICE_X28Y33/AFF | X0Y0         |           1 |               1 |              |       | reset_sync/genblk1[11].counter_reg[11]/Q       | reset_sync/genblk1[11].counter_reg[11]__0 - Static -
| 67       | FDRE/Q          | None       | SLICE_X28Y34/AFF | X0Y0         |           1 |               1 |              |       | reset_sync/genblk1[12].counter_reg[12]/Q       | reset_sync/genblk1[12].counter_reg[12]__0 - Static -
| 68       | FDRE/Q          | None       | SLICE_X29Y34/AFF | X0Y0         |           1 |               1 |              |       | reset_sync/genblk1[13].counter_reg[13]/Q       | reset_sync/genblk1[13].counter_reg[13]__0 - Static -
| 69       | FDRE/Q          | None       | SLICE_X29Y30/AFF | X0Y0         |           1 |               1 |              |       | reset_sync/genblk1[1].counter_reg[1]/Q         | reset_sync/genblk1[1].counter_reg[1]__0   - Static -
| 70       | FDRE/Q          | None       | SLICE_X29Y29/AFF | X0Y0         |           1 |               1 |              |       | reset_sync/genblk1[2].counter_reg[2]/Q         | reset_sync/genblk1[2].counter_reg[2]__0   - Static -
| 71       | FDRE/Q          | None       | SLICE_X28Y29/AFF | X0Y0         |           1 |               1 |              |       | reset_sync/genblk1[3].counter_reg[3]/Q         | reset_sync/genblk1[3].counter_reg[3]__0   - Static -
| 72       | FDRE/Q          | None       | SLICE_X28Y31/AFF | X0Y0         |           1 |               1 |              |       | reset_sync/genblk1[4].counter_reg[4]/Q         | reset_sync/genblk1[4].counter_reg[4]__0   - Static -
| 73       | FDRE/Q          | None       | SLICE_X28Y32/AFF | X0Y0         |           1 |               1 |              |       | reset_sync/genblk1[5].counter_reg[5]/Q         | reset_sync/genblk1[5].counter_reg[5]__0   - Static -
| 74       | FDRE/Q          | None       | SLICE_X29Y32/AFF | X0Y0         |           1 |               1 |              |       | reset_sync/genblk1[6].counter_reg[6]/Q         | reset_sync/genblk1[6].counter_reg[6]__0   - Static -
| 75       | FDRE/Q          | None       | SLICE_X31Y32/AFF | X0Y0         |           1 |               1 |              |       | reset_sync/genblk1[7].counter_reg[7]/Q         | reset_sync/genblk1[7].counter_reg[7]__0   - Static -
| 76       | FDRE/Q          | None       | SLICE_X30Y32/AFF | X0Y0         |           1 |               1 |              |       | reset_sync/genblk1[8].counter_reg[8]/Q         | reset_sync/genblk1[8].counter_reg[8]__0   - Static -
| 77       | FDRE/Q          | None       | SLICE_X30Y33/AFF | X0Y0         |           1 |               1 |              |       | reset_sync/genblk1[9].counter_reg[9]/Q         | reset_sync/genblk1[9].counter_reg[9]__0   - Static -
+----------+-----------------+------------+------------------+--------------+-------------+-----------------+--------------+-------+------------------------------------------------+-------------------------------------------||
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents the clock pin loads (pin count)
*** Non-Clock Loads column represents the non-clock pin loads (pin count)


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   43 |  1200 |    5 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  423 |  1500 |  142 |   450 |    1 |    40 |    0 |    20 |    0 |    20 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  1200 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   10 |  1500 |    6 |   450 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  1800 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |   950 |    0 |   300 |    0 |    10 |    0 |     5 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  1 |  1 |
+----+----+----+


7. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+-------------+-------------+---------------+-------------+----------+----------------+----------+---------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock       | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net           |
+-----------+-----------------+-------------------+-------------+-------------+---------------+-------------+----------+----------------+----------+---------------+
| g0        | BUFG/O          | n/a               | sys_clk_pin |      10.000 | {0.000 5.000} |         399 |        0 |              0 |        0 | clk_IBUF_BUFG |
+-----------+-----------------+-------------------+-------------+-------------+---------------+-------------+----------+----------------+----------+---------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-----+------+
|    | X0  | X1   |
+----+-----+------+
| Y2 |   0 |    0 |
| Y1 |   0 |    0 |
| Y0 |  27 |  372 |
+----+-----+------+


8. Clock Region Cell Placement per Global Clock: Region X0Y0
------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
| g0        | n/a   | BUFG/O          | None       |          27 |               0 | 27 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


9. Clock Region Cell Placement per Global Clock: Region X1Y0
------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------+
| g0        | n/a   | BUFG/O          | None       |         372 |               0 | 370 |      0 |    1 |   0 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y16 [get_cells clk_IBUF_BUFG_inst]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y76 [get_ports clk]

# Clock net "clk_IBUF_BUFG" driven by instance "clk_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_clk_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clk_IBUF_BUFG}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup
