Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\Test\rs232.qsys" --block-symbol-file --output-directory="E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\Test\rs232" --family="Cyclone V" --part=5CGXFC7C7F23C8
Progress: Loading Test/rs232.qsys
Progress: Reading input file
Progress: Adding rs232_0 [altera_up_avalon_rs232 17.1]
Progress: Parameterizing module rs232_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\Test\rs232.qsys" --synthesis=VERILOG --output-directory="E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\Test\rs232\synthesis" --family="Cyclone V" --part=5CGXFC7C7F23C8
Progress: Loading Test/rs232.qsys
Progress: Reading input file
Progress: Adding rs232_0 [altera_up_avalon_rs232 17.1]
Progress: Parameterizing module rs232_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: rs232: Generating rs232 "rs232" for QUARTUS_SYNTH
Info: rs232_0: Starting Generation of RS232 UART
Error: rs232_0: The input clock frequency must be known at generation time.
Info: rs232_0: "rs232" instantiated altera_up_avalon_rs232 "rs232_0"
Info: rs232: Done "rs232" with 2 modules, 6 files
Error: qsys-generate failed with exit code 1: 1 Error, 0 Warnings
Info: Finished: Create HDL design files for synthesis
