scalac -Xplugin:C:\Users\Administrator\AppData\Local\Coursier\cache\v1\https\mirrors.huaweicloud.com\repository\maven\com\github\spinalhdl\spinalhdl-idsl-plugin_2.12\1.4.0\spinalhdl-idsl-plugin_2.12-1.4.0.jar -classpath D:\Work\Code\ChiselPrj\target\scala-2.12\classes;C:\Users\Administrator\AppData\Local\Coursier\cache\v1\https\mirrors.huaweicloud.com\repository\maven\com\github\spinalhdl\spinalhdl-core_2.12\1.4.0\spinalhdl-core_2.12-1.4.0.jar;C:\Users\Administrator\AppData\Local\Coursier\cache\v1\https\mirrors.huaweicloud.com\repository\maven\com\github\spinalhdl\spinalhdl-lib_2.12\1.4.0\spinalhdl-lib_2.12-1.4.0.jar;C:\Users\Administrator\AppData\Local\Coursier\cache\v1\https\mirrors.huaweicloud.com\repository\maven\com\github\spinalhdl\spinalhdl-idsl-plugin_2.12\1.4.0\spinalhdl-idsl-plugin_2.12-1.4.0.jar;C:\Users\Administrator\AppData\Local\Coursier\cache\v1\https\mirrors.huaweicloud.com\repository\maven\com\github\spinalhdl\spinalhdl-sim_2.12\1.4.0\spinalhdl-sim_2.12-1.4.0.jar;C:\Users\Administrator\AppData\Local\Coursier\cache\v1\https\mirrors.huaweicloud.com\repository\maven\org\scala-lang\scala-reflect\2.12.1\scala-reflect-2.12.1.jar;C:\Users\Administrator\AppData\Local\Coursier\cache\v1\https\mirrors.huaweicloud.com\repository\maven\com\github\scopt\scopt_2.12\3.7.0\scopt_2.12-3.7.0.jar;C:\Users\Administrator\AppData\Local\Coursier\cache\v1\https\mirrors.huaweicloud.com\repository\maven\commons-io\commons-io\2.4\commons-io-2.4.jar;C:\Users\Administrator\AppData\Local\Coursier\cache\v1\https\mirrors.huaweicloud.com\repository\maven\org\scala-lang\scala-compiler\2.12.1\scala-compiler-2.12.1.jar;C:\Users\Administrator\AppData\Local\Coursier\cache\v1\https\mirrors.huaweicloud.com\repository\maven\com\github\spinalhdl\spinalhdl-idsl-payload_2.12\1.4.0\spinalhdl-idsl-payload_2.12-1.4.0.jar;C:\Users\Administrator\AppData\Local\Coursier\cache\v1\https\mirrors.huaweicloud.com\repository\maven\net\openhft\affinity\3.1.11\affinity-3.1.11.jar;C:\Users\Administrator\AppData\Local\Coursier\cache\v1\https\mirrors.huaweicloud.com\repository\maven\org\slf4j\slf4j-simple\1.7.25\slf4j-simple-1.7.25.jar;C:\Users\Administrator\AppData\Local\Coursier\cache\v1\https\mirrors.huaweicloud.com\repository\maven\org\scala-lang\modules\scala-xml_2.12\1.0.6\scala-xml_2.12-1.0.6.jar;C:\Users\Administrator\AppData\Local\Coursier\cache\v1\https\mirrors.huaweicloud.com\repository\maven\org\slf4j\slf4j-api\1.7.25\slf4j-api-1.7.25.jar;C:\Users\Administrator\AppData\Local\Coursier\cache\v1\https\mirrors.huaweicloud.com\repository\maven\net\java\dev\jna\jna\4.2.2\jna-4.2.2.jar;C:\Users\Administrator\AppData\Local\Coursier\cache\v1\https\mirrors.huaweicloud.com\repository\maven\net\java\dev\jna\jna-platform\4.2.2\jna-platform-4.2.2.jar;C:\Users\Administrator\AppData\Local\Coursier\cache\v1\https\mirrors.huaweicloud.com\repository\maven\com\intellij\annotations\12.0\annotations-12.0.jar;C:\Users\Administrator\AppData\Local\Coursier\cache\v1\https\mirrors.huaweicloud.com\repository\maven\com\github\oshi\oshi-core\3.4.0\oshi-core-3.4.0.jar -Xsource:2.11.0 -bootclasspath D:\Applications\jdk\jre\lib\resources.jar;D:\Applications\jdk\jre\lib\rt.jar;D:\Applications\jdk\jre\lib\sunrsasign.jar;D:\Applications\jdk\jre\lib\jsse.jar;D:\Applications\jdk\jre\lib\jce.jar;D:\Applications\jdk\jre\lib\charsets.jar;D:\Applications\jdk\jre\lib\jfr.jar;D:\Applications\jdk\jre\classes;C:\Users\Administrator\AppData\Local\Coursier\cache\v1\https\mirrors.huaweicloud.com\repository\maven\org\scala-lang\scala-library\2.12.1\scala-library-2.12.1.jar D:\Work\Code\ChiselPrj\src\main\scala\Beta\Chapter1.scala D:\Work\Code\ChiselPrj\src\main\scala\Beta\Chapter4.scala D:\Work\Code\ChiselPrj\src\main\scala\Beta\Chapter5.scala D:\Work\Code\ChiselPrj\src\main\scala\Beta\Chapter6.scala D:\Work\Code\ChiselPrj\src\main\scala\Beta\Chapter8.scala D:\Work\Code\ChiselPrj\src\main\scala\RiscvMini\ALU.scala D:\Work\Code\ChiselPrj\src\main\scala\RiscvMini\BrCond.scala D:\Work\Code\ChiselPrj\src\main\scala\RiscvMini\Cache.scala D:\Work\Code\ChiselPrj\src\main\scala\RiscvMini\Config.scala D:\Work\Code\ChiselPrj\src\main\scala\RiscvMini\Control.scala D:\Work\Code\ChiselPrj\src\main\scala\RiscvMini\Core.scala D:\Work\Code\ChiselPrj\src\main\scala\RiscvMini\CSR.scala D:\Work\Code\ChiselPrj\src\main\scala\RiscvMini\Datapath.scala D:\Work\Code\ChiselPrj\src\main\scala\RiscvMini\ImmGen.scala D:\Work\Code\ChiselPrj\src\main\scala\RiscvMini\Instructions.scala D:\Work\Code\ChiselPrj\src\main\scala\RiscvMini\Main.scala D:\Work\Code\ChiselPrj\src\main\scala\RiscvMini\RegFile.scala D:\Work\Code\ChiselPrj\src\main\scala\RiscvMini\Tile.scala D:\Work\Code\ChiselPrj\src\main\scala\SpinalBeta\ALU.scala D:\Work\Code\ChiselPrj\src\main\scala\SpinalBeta\Consts.scala D:\Work\Code\ChiselPrj\src\main\scala\SpinalBeta\FetchFifo.scala D:\Work\Code\ChiselPrj\src\main\scala\SpinalBeta\Interface.scala D:\Work\Code\ChiselPrj\src\main\scala\SpinalBeta\Prediction.scala D:\Work\Code\ChiselPrj\src\main\scala\SpinalBeta\RegFile.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\Pipeline.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\Riscv.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\Services.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\Stage.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\TestsWorkspace.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\VexRiscv.scala D:\Work\Code\ChiselPrj\src\main\scala\Sodor\common\consts.scala D:\Work\Code\ChiselPrj\src\main\scala\Sodor\common\package.scala D:\Work\Code\ChiselPrj\src\main\scala\Sodor\rv32_5stage\abstract_commands.scala D:\Work\Code\ChiselPrj\src\main\scala\Sodor\rv32_5stage\configurations.scala D:\Work\Code\ChiselPrj\src\main\scala\Sodor\rv32_5stage\consts.scala D:\Work\Code\ChiselPrj\src\main\scala\Sodor\rv32_5stage\core.scala D:\Work\Code\ChiselPrj\src\main\scala\Sodor\rv32_5stage\cpath.scala D:\Work\Code\ChiselPrj\src\main\scala\Sodor\rv32_5stage\csr.scala D:\Work\Code\ChiselPrj\src\main\scala\Sodor\rv32_5stage\debug.scala D:\Work\Code\ChiselPrj\src\main\scala\Sodor\rv32_5stage\dm_registers.scala D:\Work\Code\ChiselPrj\src\main\scala\Sodor\rv32_5stage\dpath.scala D:\Work\Code\ChiselPrj\src\main\scala\Sodor\rv32_5stage\instructions.scala D:\Work\Code\ChiselPrj\src\main\scala\Sodor\rv32_5stage\memory.scala D:\Work\Code\ChiselPrj\src\main\scala\Sodor\rv32_5stage\package.scala D:\Work\Code\ChiselPrj\src\main\scala\Sodor\rv32_5stage\regfile.scala D:\Work\Code\ChiselPrj\src\main\scala\Sodor\rv32_5stage\tile.scala D:\Work\Code\ChiselPrj\src\main\scala\Sodor\rv32_5stage\top.scala D:\Work\Code\ChiselPrj\src\main\scala\Sodor\rv32_5stage\util.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\demo\Briey.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\demo\CustomCsrDemoPlugin.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\demo\CustomInstruction.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\demo\FormalSimple.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\demo\GenCustomCsr.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\demo\GenCustomInterrupt.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\demo\GenCustomSimdAdd.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\demo\GenDeterministicVex.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\demo\GenFull.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\demo\GenFullNoMmu.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\demo\GenFullNoMmuMaxPerf.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\demo\GenFullNoMmuNoCache.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\demo\GenFullNoMmuNoCacheSimpleMul.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\demo\GenMicroNoCsr.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\demo\GenNoCacheNoMmuMaxPerf.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\demo\GenSmallAndProductive.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\demo\GenSmallAndProductiveCfu.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\demo\GenSmallAndProductiveICache.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\demo\GenSmallest.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\demo\GenSmallestNoCsr.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\demo\Linux.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\demo\Murax.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\demo\MuraxUtiles.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\demo\SynthesisBench.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\demo\VexRiscvAhbLite3.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\demo\VexRiscvAvalonForSim.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\demo\VexRiscvAvalonWithIntegratedJtag.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\demo\VexRiscvAxi4WithIntegratedJtag.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\demo\VexRiscvCachedWishboneForSim.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\ip\DataCache.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\ip\InstructionCache.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\plugin\BranchPlugin.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\plugin\CfuPlugin.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\plugin\CsrPlugin.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\plugin\DBusCachedPlugin.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\plugin\DBusSimplePlugin.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\plugin\DebugPlugin.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\plugin\DecoderSimplePlugin.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\plugin\DivPlugin.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\plugin\DummyFencePlugin.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\plugin\ExternalInterruptArrayPlugin.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\plugin\Fetcher.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\plugin\FormalPlugin.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\plugin\HaltOnExceptionPlugin.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\plugin\HazardPessimisticPlugin.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\plugin\HazardSimplePlugin.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\plugin\IBusCachedPlugin.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\plugin\IBusSimplePlugin.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\plugin\IntAluPlugin.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\plugin\MemoryTranslatorPlugin.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\plugin\Misc.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\plugin\MmuPlugin.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\plugin\Mul16Plugin.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\plugin\MulDivIterativePlugin.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\plugin\MulPlugin.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\plugin\MulSimplePlugin.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\plugin\NoPipeliningPlugin.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\plugin\PcManagerSimplePlugin.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\plugin\Plugin.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\plugin\RegFilePlugin.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\plugin\ShiftPlugins.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\plugin\SingleInstructionLimiterPlugin.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\plugin\SrcPlugin.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\plugin\StaticMemoryTranslatorPlugin.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\plugin\YamlPlugin.scala D:\Work\Code\ChiselPrj\src\main\scala\vexriscv\test\Swing.scala D:\Work\Code\ChiselPrj\src\main\scala\spinal\lib\bus\wishbone\Wishbone.scala D:\Work\Code\ChiselPrj\src\main\scala\spinal\lib\eda\icestorm\IcestormFlow.scala
