
UltrasonicSensorTest-HC-SR04.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000471c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  080048ec  080048ec  000058ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004948  08004948  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004948  08004948  00005948  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004950  08004950  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004950  08004950  00005950  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004954  08004954  00005954  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004958  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000210  20000068  080049c0  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000278  080049c0  00006278  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dd96  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002049  00000000  00000000  00013e2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d48  00000000  00000000  00015e78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a5c  00000000  00000000  00016bc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022a7b  00000000  00000000  0001761c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f6c8  00000000  00000000  0003a097  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d2c2d  00000000  00000000  0004975f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011c38c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000402c  00000000  00000000  0011c3d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000096  00000000  00000000  001203fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000068 	.word	0x20000068
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080048d4 	.word	0x080048d4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000006c 	.word	0x2000006c
 800020c:	080048d4 	.word	0x080048d4

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__aeabi_d2uiz>:
 8000a4c:	004a      	lsls	r2, r1, #1
 8000a4e:	d211      	bcs.n	8000a74 <__aeabi_d2uiz+0x28>
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a54:	d211      	bcs.n	8000a7a <__aeabi_d2uiz+0x2e>
 8000a56:	d50d      	bpl.n	8000a74 <__aeabi_d2uiz+0x28>
 8000a58:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d40e      	bmi.n	8000a80 <__aeabi_d2uiz+0x34>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a72:	4770      	bx	lr
 8000a74:	f04f 0000 	mov.w	r0, #0
 8000a78:	4770      	bx	lr
 8000a7a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a7e:	d102      	bne.n	8000a86 <__aeabi_d2uiz+0x3a>
 8000a80:	f04f 30ff 	mov.w	r0, #4294967295
 8000a84:	4770      	bx	lr
 8000a86:	f04f 0000 	mov.w	r0, #0
 8000a8a:	4770      	bx	lr

08000a8c <__aeabi_uldivmod>:
 8000a8c:	b953      	cbnz	r3, 8000aa4 <__aeabi_uldivmod+0x18>
 8000a8e:	b94a      	cbnz	r2, 8000aa4 <__aeabi_uldivmod+0x18>
 8000a90:	2900      	cmp	r1, #0
 8000a92:	bf08      	it	eq
 8000a94:	2800      	cmpeq	r0, #0
 8000a96:	bf1c      	itt	ne
 8000a98:	f04f 31ff 	movne.w	r1, #4294967295
 8000a9c:	f04f 30ff 	movne.w	r0, #4294967295
 8000aa0:	f000 b988 	b.w	8000db4 <__aeabi_idiv0>
 8000aa4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aa8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000aac:	f000 f806 	bl	8000abc <__udivmoddi4>
 8000ab0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ab4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ab8:	b004      	add	sp, #16
 8000aba:	4770      	bx	lr

08000abc <__udivmoddi4>:
 8000abc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ac0:	9d08      	ldr	r5, [sp, #32]
 8000ac2:	468e      	mov	lr, r1
 8000ac4:	4604      	mov	r4, r0
 8000ac6:	4688      	mov	r8, r1
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d14a      	bne.n	8000b62 <__udivmoddi4+0xa6>
 8000acc:	428a      	cmp	r2, r1
 8000ace:	4617      	mov	r7, r2
 8000ad0:	d962      	bls.n	8000b98 <__udivmoddi4+0xdc>
 8000ad2:	fab2 f682 	clz	r6, r2
 8000ad6:	b14e      	cbz	r6, 8000aec <__udivmoddi4+0x30>
 8000ad8:	f1c6 0320 	rsb	r3, r6, #32
 8000adc:	fa01 f806 	lsl.w	r8, r1, r6
 8000ae0:	fa20 f303 	lsr.w	r3, r0, r3
 8000ae4:	40b7      	lsls	r7, r6
 8000ae6:	ea43 0808 	orr.w	r8, r3, r8
 8000aea:	40b4      	lsls	r4, r6
 8000aec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000af0:	fa1f fc87 	uxth.w	ip, r7
 8000af4:	fbb8 f1fe 	udiv	r1, r8, lr
 8000af8:	0c23      	lsrs	r3, r4, #16
 8000afa:	fb0e 8811 	mls	r8, lr, r1, r8
 8000afe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b02:	fb01 f20c 	mul.w	r2, r1, ip
 8000b06:	429a      	cmp	r2, r3
 8000b08:	d909      	bls.n	8000b1e <__udivmoddi4+0x62>
 8000b0a:	18fb      	adds	r3, r7, r3
 8000b0c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b10:	f080 80ea 	bcs.w	8000ce8 <__udivmoddi4+0x22c>
 8000b14:	429a      	cmp	r2, r3
 8000b16:	f240 80e7 	bls.w	8000ce8 <__udivmoddi4+0x22c>
 8000b1a:	3902      	subs	r1, #2
 8000b1c:	443b      	add	r3, r7
 8000b1e:	1a9a      	subs	r2, r3, r2
 8000b20:	b2a3      	uxth	r3, r4
 8000b22:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b26:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b2e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b32:	459c      	cmp	ip, r3
 8000b34:	d909      	bls.n	8000b4a <__udivmoddi4+0x8e>
 8000b36:	18fb      	adds	r3, r7, r3
 8000b38:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b3c:	f080 80d6 	bcs.w	8000cec <__udivmoddi4+0x230>
 8000b40:	459c      	cmp	ip, r3
 8000b42:	f240 80d3 	bls.w	8000cec <__udivmoddi4+0x230>
 8000b46:	443b      	add	r3, r7
 8000b48:	3802      	subs	r0, #2
 8000b4a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b4e:	eba3 030c 	sub.w	r3, r3, ip
 8000b52:	2100      	movs	r1, #0
 8000b54:	b11d      	cbz	r5, 8000b5e <__udivmoddi4+0xa2>
 8000b56:	40f3      	lsrs	r3, r6
 8000b58:	2200      	movs	r2, #0
 8000b5a:	e9c5 3200 	strd	r3, r2, [r5]
 8000b5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b62:	428b      	cmp	r3, r1
 8000b64:	d905      	bls.n	8000b72 <__udivmoddi4+0xb6>
 8000b66:	b10d      	cbz	r5, 8000b6c <__udivmoddi4+0xb0>
 8000b68:	e9c5 0100 	strd	r0, r1, [r5]
 8000b6c:	2100      	movs	r1, #0
 8000b6e:	4608      	mov	r0, r1
 8000b70:	e7f5      	b.n	8000b5e <__udivmoddi4+0xa2>
 8000b72:	fab3 f183 	clz	r1, r3
 8000b76:	2900      	cmp	r1, #0
 8000b78:	d146      	bne.n	8000c08 <__udivmoddi4+0x14c>
 8000b7a:	4573      	cmp	r3, lr
 8000b7c:	d302      	bcc.n	8000b84 <__udivmoddi4+0xc8>
 8000b7e:	4282      	cmp	r2, r0
 8000b80:	f200 8105 	bhi.w	8000d8e <__udivmoddi4+0x2d2>
 8000b84:	1a84      	subs	r4, r0, r2
 8000b86:	eb6e 0203 	sbc.w	r2, lr, r3
 8000b8a:	2001      	movs	r0, #1
 8000b8c:	4690      	mov	r8, r2
 8000b8e:	2d00      	cmp	r5, #0
 8000b90:	d0e5      	beq.n	8000b5e <__udivmoddi4+0xa2>
 8000b92:	e9c5 4800 	strd	r4, r8, [r5]
 8000b96:	e7e2      	b.n	8000b5e <__udivmoddi4+0xa2>
 8000b98:	2a00      	cmp	r2, #0
 8000b9a:	f000 8090 	beq.w	8000cbe <__udivmoddi4+0x202>
 8000b9e:	fab2 f682 	clz	r6, r2
 8000ba2:	2e00      	cmp	r6, #0
 8000ba4:	f040 80a4 	bne.w	8000cf0 <__udivmoddi4+0x234>
 8000ba8:	1a8a      	subs	r2, r1, r2
 8000baa:	0c03      	lsrs	r3, r0, #16
 8000bac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bb0:	b280      	uxth	r0, r0
 8000bb2:	b2bc      	uxth	r4, r7
 8000bb4:	2101      	movs	r1, #1
 8000bb6:	fbb2 fcfe 	udiv	ip, r2, lr
 8000bba:	fb0e 221c 	mls	r2, lr, ip, r2
 8000bbe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000bc2:	fb04 f20c 	mul.w	r2, r4, ip
 8000bc6:	429a      	cmp	r2, r3
 8000bc8:	d907      	bls.n	8000bda <__udivmoddi4+0x11e>
 8000bca:	18fb      	adds	r3, r7, r3
 8000bcc:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000bd0:	d202      	bcs.n	8000bd8 <__udivmoddi4+0x11c>
 8000bd2:	429a      	cmp	r2, r3
 8000bd4:	f200 80e0 	bhi.w	8000d98 <__udivmoddi4+0x2dc>
 8000bd8:	46c4      	mov	ip, r8
 8000bda:	1a9b      	subs	r3, r3, r2
 8000bdc:	fbb3 f2fe 	udiv	r2, r3, lr
 8000be0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000be4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000be8:	fb02 f404 	mul.w	r4, r2, r4
 8000bec:	429c      	cmp	r4, r3
 8000bee:	d907      	bls.n	8000c00 <__udivmoddi4+0x144>
 8000bf0:	18fb      	adds	r3, r7, r3
 8000bf2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000bf6:	d202      	bcs.n	8000bfe <__udivmoddi4+0x142>
 8000bf8:	429c      	cmp	r4, r3
 8000bfa:	f200 80ca 	bhi.w	8000d92 <__udivmoddi4+0x2d6>
 8000bfe:	4602      	mov	r2, r0
 8000c00:	1b1b      	subs	r3, r3, r4
 8000c02:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c06:	e7a5      	b.n	8000b54 <__udivmoddi4+0x98>
 8000c08:	f1c1 0620 	rsb	r6, r1, #32
 8000c0c:	408b      	lsls	r3, r1
 8000c0e:	fa22 f706 	lsr.w	r7, r2, r6
 8000c12:	431f      	orrs	r7, r3
 8000c14:	fa0e f401 	lsl.w	r4, lr, r1
 8000c18:	fa20 f306 	lsr.w	r3, r0, r6
 8000c1c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c20:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c24:	4323      	orrs	r3, r4
 8000c26:	fa00 f801 	lsl.w	r8, r0, r1
 8000c2a:	fa1f fc87 	uxth.w	ip, r7
 8000c2e:	fbbe f0f9 	udiv	r0, lr, r9
 8000c32:	0c1c      	lsrs	r4, r3, #16
 8000c34:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c38:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c3c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c40:	45a6      	cmp	lr, r4
 8000c42:	fa02 f201 	lsl.w	r2, r2, r1
 8000c46:	d909      	bls.n	8000c5c <__udivmoddi4+0x1a0>
 8000c48:	193c      	adds	r4, r7, r4
 8000c4a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000c4e:	f080 809c 	bcs.w	8000d8a <__udivmoddi4+0x2ce>
 8000c52:	45a6      	cmp	lr, r4
 8000c54:	f240 8099 	bls.w	8000d8a <__udivmoddi4+0x2ce>
 8000c58:	3802      	subs	r0, #2
 8000c5a:	443c      	add	r4, r7
 8000c5c:	eba4 040e 	sub.w	r4, r4, lr
 8000c60:	fa1f fe83 	uxth.w	lr, r3
 8000c64:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c68:	fb09 4413 	mls	r4, r9, r3, r4
 8000c6c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000c70:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c74:	45a4      	cmp	ip, r4
 8000c76:	d908      	bls.n	8000c8a <__udivmoddi4+0x1ce>
 8000c78:	193c      	adds	r4, r7, r4
 8000c7a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000c7e:	f080 8082 	bcs.w	8000d86 <__udivmoddi4+0x2ca>
 8000c82:	45a4      	cmp	ip, r4
 8000c84:	d97f      	bls.n	8000d86 <__udivmoddi4+0x2ca>
 8000c86:	3b02      	subs	r3, #2
 8000c88:	443c      	add	r4, r7
 8000c8a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c8e:	eba4 040c 	sub.w	r4, r4, ip
 8000c92:	fba0 ec02 	umull	lr, ip, r0, r2
 8000c96:	4564      	cmp	r4, ip
 8000c98:	4673      	mov	r3, lr
 8000c9a:	46e1      	mov	r9, ip
 8000c9c:	d362      	bcc.n	8000d64 <__udivmoddi4+0x2a8>
 8000c9e:	d05f      	beq.n	8000d60 <__udivmoddi4+0x2a4>
 8000ca0:	b15d      	cbz	r5, 8000cba <__udivmoddi4+0x1fe>
 8000ca2:	ebb8 0203 	subs.w	r2, r8, r3
 8000ca6:	eb64 0409 	sbc.w	r4, r4, r9
 8000caa:	fa04 f606 	lsl.w	r6, r4, r6
 8000cae:	fa22 f301 	lsr.w	r3, r2, r1
 8000cb2:	431e      	orrs	r6, r3
 8000cb4:	40cc      	lsrs	r4, r1
 8000cb6:	e9c5 6400 	strd	r6, r4, [r5]
 8000cba:	2100      	movs	r1, #0
 8000cbc:	e74f      	b.n	8000b5e <__udivmoddi4+0xa2>
 8000cbe:	fbb1 fcf2 	udiv	ip, r1, r2
 8000cc2:	0c01      	lsrs	r1, r0, #16
 8000cc4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000cc8:	b280      	uxth	r0, r0
 8000cca:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000cce:	463b      	mov	r3, r7
 8000cd0:	4638      	mov	r0, r7
 8000cd2:	463c      	mov	r4, r7
 8000cd4:	46b8      	mov	r8, r7
 8000cd6:	46be      	mov	lr, r7
 8000cd8:	2620      	movs	r6, #32
 8000cda:	fbb1 f1f7 	udiv	r1, r1, r7
 8000cde:	eba2 0208 	sub.w	r2, r2, r8
 8000ce2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ce6:	e766      	b.n	8000bb6 <__udivmoddi4+0xfa>
 8000ce8:	4601      	mov	r1, r0
 8000cea:	e718      	b.n	8000b1e <__udivmoddi4+0x62>
 8000cec:	4610      	mov	r0, r2
 8000cee:	e72c      	b.n	8000b4a <__udivmoddi4+0x8e>
 8000cf0:	f1c6 0220 	rsb	r2, r6, #32
 8000cf4:	fa2e f302 	lsr.w	r3, lr, r2
 8000cf8:	40b7      	lsls	r7, r6
 8000cfa:	40b1      	lsls	r1, r6
 8000cfc:	fa20 f202 	lsr.w	r2, r0, r2
 8000d00:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d04:	430a      	orrs	r2, r1
 8000d06:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d0a:	b2bc      	uxth	r4, r7
 8000d0c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d10:	0c11      	lsrs	r1, r2, #16
 8000d12:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d16:	fb08 f904 	mul.w	r9, r8, r4
 8000d1a:	40b0      	lsls	r0, r6
 8000d1c:	4589      	cmp	r9, r1
 8000d1e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d22:	b280      	uxth	r0, r0
 8000d24:	d93e      	bls.n	8000da4 <__udivmoddi4+0x2e8>
 8000d26:	1879      	adds	r1, r7, r1
 8000d28:	f108 3cff 	add.w	ip, r8, #4294967295
 8000d2c:	d201      	bcs.n	8000d32 <__udivmoddi4+0x276>
 8000d2e:	4589      	cmp	r9, r1
 8000d30:	d81f      	bhi.n	8000d72 <__udivmoddi4+0x2b6>
 8000d32:	eba1 0109 	sub.w	r1, r1, r9
 8000d36:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d3a:	fb09 f804 	mul.w	r8, r9, r4
 8000d3e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d42:	b292      	uxth	r2, r2
 8000d44:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d48:	4542      	cmp	r2, r8
 8000d4a:	d229      	bcs.n	8000da0 <__udivmoddi4+0x2e4>
 8000d4c:	18ba      	adds	r2, r7, r2
 8000d4e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000d52:	d2c4      	bcs.n	8000cde <__udivmoddi4+0x222>
 8000d54:	4542      	cmp	r2, r8
 8000d56:	d2c2      	bcs.n	8000cde <__udivmoddi4+0x222>
 8000d58:	f1a9 0102 	sub.w	r1, r9, #2
 8000d5c:	443a      	add	r2, r7
 8000d5e:	e7be      	b.n	8000cde <__udivmoddi4+0x222>
 8000d60:	45f0      	cmp	r8, lr
 8000d62:	d29d      	bcs.n	8000ca0 <__udivmoddi4+0x1e4>
 8000d64:	ebbe 0302 	subs.w	r3, lr, r2
 8000d68:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000d6c:	3801      	subs	r0, #1
 8000d6e:	46e1      	mov	r9, ip
 8000d70:	e796      	b.n	8000ca0 <__udivmoddi4+0x1e4>
 8000d72:	eba7 0909 	sub.w	r9, r7, r9
 8000d76:	4449      	add	r1, r9
 8000d78:	f1a8 0c02 	sub.w	ip, r8, #2
 8000d7c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d80:	fb09 f804 	mul.w	r8, r9, r4
 8000d84:	e7db      	b.n	8000d3e <__udivmoddi4+0x282>
 8000d86:	4673      	mov	r3, lr
 8000d88:	e77f      	b.n	8000c8a <__udivmoddi4+0x1ce>
 8000d8a:	4650      	mov	r0, sl
 8000d8c:	e766      	b.n	8000c5c <__udivmoddi4+0x1a0>
 8000d8e:	4608      	mov	r0, r1
 8000d90:	e6fd      	b.n	8000b8e <__udivmoddi4+0xd2>
 8000d92:	443b      	add	r3, r7
 8000d94:	3a02      	subs	r2, #2
 8000d96:	e733      	b.n	8000c00 <__udivmoddi4+0x144>
 8000d98:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d9c:	443b      	add	r3, r7
 8000d9e:	e71c      	b.n	8000bda <__udivmoddi4+0x11e>
 8000da0:	4649      	mov	r1, r9
 8000da2:	e79c      	b.n	8000cde <__udivmoddi4+0x222>
 8000da4:	eba1 0109 	sub.w	r1, r1, r9
 8000da8:	46c4      	mov	ip, r8
 8000daa:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dae:	fb09 f804 	mul.w	r8, r9, r4
 8000db2:	e7c4      	b.n	8000d3e <__udivmoddi4+0x282>

08000db4 <__aeabi_idiv0>:
 8000db4:	4770      	bx	lr
 8000db6:	bf00      	nop

08000db8 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000db8:	b480      	push	{r7}
 8000dba:	b083      	sub	sp, #12
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000dc0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000dc4:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000dc8:	f003 0301 	and.w	r3, r3, #1
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d013      	beq.n	8000df8 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000dd0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000dd4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000dd8:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d00b      	beq.n	8000df8 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000de0:	e000      	b.n	8000de4 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000de2:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000de4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d0f9      	beq.n	8000de2 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000dee:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000df2:	687a      	ldr	r2, [r7, #4]
 8000df4:	b2d2      	uxtb	r2, r2
 8000df6:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000df8:	687b      	ldr	r3, [r7, #4]
}
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	370c      	adds	r7, #12
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e04:	4770      	bx	lr
	...

08000e08 <delay>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void delay(uint16_t time){
 8000e08:	b480      	push	{r7}
 8000e0a:	b083      	sub	sp, #12
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	4603      	mov	r3, r0
 8000e10:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 8000e12:	4b09      	ldr	r3, [pc, #36]	@ (8000e38 <delay+0x30>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	2200      	movs	r2, #0
 8000e18:	625a      	str	r2, [r3, #36]	@ 0x24
	while(__HAL_TIM_GET_COUNTER(&htim2) < time);
 8000e1a:	bf00      	nop
 8000e1c:	4b06      	ldr	r3, [pc, #24]	@ (8000e38 <delay+0x30>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000e22:	88fb      	ldrh	r3, [r7, #6]
 8000e24:	429a      	cmp	r2, r3
 8000e26:	d3f9      	bcc.n	8000e1c <delay+0x14>
}
 8000e28:	bf00      	nop
 8000e2a:	bf00      	nop
 8000e2c:	370c      	adds	r7, #12
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e34:	4770      	bx	lr
 8000e36:	bf00      	nop
 8000e38:	20000084 	.word	0x20000084
 8000e3c:	00000000 	.word	0x00000000

08000e40 <HAL_TIM_IC_CaptureCallback>:
uint8_t Distance = 0;

#define TRIG_PIN GPIO_PIN_9
#define TRIG_PORT GPIOA
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b082      	sub	sp, #8
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)  // if the interrupt source is channel1
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	7f1b      	ldrb	r3, [r3, #28]
 8000e4c:	2b01      	cmp	r3, #1
 8000e4e:	f040 8083 	bne.w	8000f58 <HAL_TIM_IC_CaptureCallback+0x118>
	{
		if (Is_First_Captured==0) // if the first value is not captured
 8000e52:	4b45      	ldr	r3, [pc, #276]	@ (8000f68 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000e54:	781b      	ldrb	r3, [r3, #0]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d11a      	bne.n	8000e90 <HAL_TIM_IC_CaptureCallback+0x50>
		{
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 8000e5a:	2100      	movs	r1, #0
 8000e5c:	6878      	ldr	r0, [r7, #4]
 8000e5e:	f002 f855 	bl	8002f0c <HAL_TIM_ReadCapturedValue>
 8000e62:	4603      	mov	r3, r0
 8000e64:	4a41      	ldr	r2, [pc, #260]	@ (8000f6c <HAL_TIM_IC_CaptureCallback+0x12c>)
 8000e66:	6013      	str	r3, [r2, #0]
			Is_First_Captured = 1;  // set the first captured as true
 8000e68:	4b3f      	ldr	r3, [pc, #252]	@ (8000f68 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	701a      	strb	r2, [r3, #0]
			// Now change the polarity to falling edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	6a1a      	ldr	r2, [r3, #32]
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	f022 020a 	bic.w	r2, r2, #10
 8000e7c:	621a      	str	r2, [r3, #32]
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	6a1a      	ldr	r2, [r3, #32]
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	f042 0202 	orr.w	r2, r2, #2
 8000e8c:	621a      	str	r2, [r3, #32]
			// set polarity to rising edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
			__HAL_TIM_DISABLE_IT(&htim2, TIM_IT_CC1);
		}
	}
}
 8000e8e:	e063      	b.n	8000f58 <HAL_TIM_IC_CaptureCallback+0x118>
		else if (Is_First_Captured==1)   // if the first is already captured
 8000e90:	4b35      	ldr	r3, [pc, #212]	@ (8000f68 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	2b01      	cmp	r3, #1
 8000e96:	d15f      	bne.n	8000f58 <HAL_TIM_IC_CaptureCallback+0x118>
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 8000e98:	2100      	movs	r1, #0
 8000e9a:	6878      	ldr	r0, [r7, #4]
 8000e9c:	f002 f836 	bl	8002f0c <HAL_TIM_ReadCapturedValue>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	4a33      	ldr	r2, [pc, #204]	@ (8000f70 <HAL_TIM_IC_CaptureCallback+0x130>)
 8000ea4:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	2200      	movs	r2, #0
 8000eac:	625a      	str	r2, [r3, #36]	@ 0x24
			if (IC_Val2 > IC_Val1)
 8000eae:	4b30      	ldr	r3, [pc, #192]	@ (8000f70 <HAL_TIM_IC_CaptureCallback+0x130>)
 8000eb0:	681a      	ldr	r2, [r3, #0]
 8000eb2:	4b2e      	ldr	r3, [pc, #184]	@ (8000f6c <HAL_TIM_IC_CaptureCallback+0x12c>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	429a      	cmp	r2, r3
 8000eb8:	d907      	bls.n	8000eca <HAL_TIM_IC_CaptureCallback+0x8a>
				Difference = IC_Val2-IC_Val1;
 8000eba:	4b2d      	ldr	r3, [pc, #180]	@ (8000f70 <HAL_TIM_IC_CaptureCallback+0x130>)
 8000ebc:	681a      	ldr	r2, [r3, #0]
 8000ebe:	4b2b      	ldr	r3, [pc, #172]	@ (8000f6c <HAL_TIM_IC_CaptureCallback+0x12c>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	1ad3      	subs	r3, r2, r3
 8000ec4:	4a2b      	ldr	r2, [pc, #172]	@ (8000f74 <HAL_TIM_IC_CaptureCallback+0x134>)
 8000ec6:	6013      	str	r3, [r2, #0]
 8000ec8:	e00f      	b.n	8000eea <HAL_TIM_IC_CaptureCallback+0xaa>
			else if (IC_Val1 > IC_Val2)
 8000eca:	4b28      	ldr	r3, [pc, #160]	@ (8000f6c <HAL_TIM_IC_CaptureCallback+0x12c>)
 8000ecc:	681a      	ldr	r2, [r3, #0]
 8000ece:	4b28      	ldr	r3, [pc, #160]	@ (8000f70 <HAL_TIM_IC_CaptureCallback+0x130>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	429a      	cmp	r2, r3
 8000ed4:	d909      	bls.n	8000eea <HAL_TIM_IC_CaptureCallback+0xaa>
				Difference = (0xffff - IC_Val1) + IC_Val2;
 8000ed6:	4b26      	ldr	r3, [pc, #152]	@ (8000f70 <HAL_TIM_IC_CaptureCallback+0x130>)
 8000ed8:	681a      	ldr	r2, [r3, #0]
 8000eda:	4b24      	ldr	r3, [pc, #144]	@ (8000f6c <HAL_TIM_IC_CaptureCallback+0x12c>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	1ad3      	subs	r3, r2, r3
 8000ee0:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8000ee4:	33ff      	adds	r3, #255	@ 0xff
 8000ee6:	4a23      	ldr	r2, [pc, #140]	@ (8000f74 <HAL_TIM_IC_CaptureCallback+0x134>)
 8000ee8:	6013      	str	r3, [r2, #0]
			Distance = Difference * .034/2;
 8000eea:	4b22      	ldr	r3, [pc, #136]	@ (8000f74 <HAL_TIM_IC_CaptureCallback+0x134>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f7ff fb20 	bl	8000534 <__aeabi_ui2d>
 8000ef4:	a31a      	add	r3, pc, #104	@ (adr r3, 8000f60 <HAL_TIM_IC_CaptureCallback+0x120>)
 8000ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000efa:	f7ff fb95 	bl	8000628 <__aeabi_dmul>
 8000efe:	4602      	mov	r2, r0
 8000f00:	460b      	mov	r3, r1
 8000f02:	4610      	mov	r0, r2
 8000f04:	4619      	mov	r1, r3
 8000f06:	f04f 0200 	mov.w	r2, #0
 8000f0a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000f0e:	f7ff fcb5 	bl	800087c <__aeabi_ddiv>
 8000f12:	4602      	mov	r2, r0
 8000f14:	460b      	mov	r3, r1
 8000f16:	4610      	mov	r0, r2
 8000f18:	4619      	mov	r1, r3
 8000f1a:	f7ff fd97 	bl	8000a4c <__aeabi_d2uiz>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	b2da      	uxtb	r2, r3
 8000f22:	4b15      	ldr	r3, [pc, #84]	@ (8000f78 <HAL_TIM_IC_CaptureCallback+0x138>)
 8000f24:	701a      	strb	r2, [r3, #0]
			Is_First_Captured = 0; // set it back to false
 8000f26:	4b10      	ldr	r3, [pc, #64]	@ (8000f68 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	6a1a      	ldr	r2, [r3, #32]
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	f022 020a 	bic.w	r2, r2, #10
 8000f3a:	621a      	str	r2, [r3, #32]
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681a      	ldr	r2, [r3, #0]
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	6a12      	ldr	r2, [r2, #32]
 8000f46:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(&htim2, TIM_IT_CC1);
 8000f48:	4b0c      	ldr	r3, [pc, #48]	@ (8000f7c <HAL_TIM_IC_CaptureCallback+0x13c>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	68da      	ldr	r2, [r3, #12]
 8000f4e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f7c <HAL_TIM_IC_CaptureCallback+0x13c>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	f022 0202 	bic.w	r2, r2, #2
 8000f56:	60da      	str	r2, [r3, #12]
}
 8000f58:	bf00      	nop
 8000f5a:	3708      	adds	r7, #8
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	b020c49c 	.word	0xb020c49c
 8000f64:	3fa16872 	.word	0x3fa16872
 8000f68:	20000120 	.word	0x20000120
 8000f6c:	20000114 	.word	0x20000114
 8000f70:	20000118 	.word	0x20000118
 8000f74:	2000011c 	.word	0x2000011c
 8000f78:	20000121 	.word	0x20000121
 8000f7c:	20000084 	.word	0x20000084

08000f80 <HCSR04_Read>:


void HCSR04_Read (void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_SET);  // pull the TRIG pin HIGH
 8000f84:	2201      	movs	r2, #1
 8000f86:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f8a:	480b      	ldr	r0, [pc, #44]	@ (8000fb8 <HCSR04_Read+0x38>)
 8000f8c:	f000 feb4 	bl	8001cf8 <HAL_GPIO_WritePin>
	delay(10);  // wait for 10 us
 8000f90:	200a      	movs	r0, #10
 8000f92:	f7ff ff39 	bl	8000e08 <delay>
	HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);  // pull the TRIG pin low
 8000f96:	2200      	movs	r2, #0
 8000f98:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f9c:	4806      	ldr	r0, [pc, #24]	@ (8000fb8 <HCSR04_Read+0x38>)
 8000f9e:	f000 feab 	bl	8001cf8 <HAL_GPIO_WritePin>

	__HAL_TIM_ENABLE_IT(&htim2, TIM_IT_CC1);
 8000fa2:	4b06      	ldr	r3, [pc, #24]	@ (8000fbc <HCSR04_Read+0x3c>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	68da      	ldr	r2, [r3, #12]
 8000fa8:	4b04      	ldr	r3, [pc, #16]	@ (8000fbc <HCSR04_Read+0x3c>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	f042 0202 	orr.w	r2, r2, #2
 8000fb0:	60da      	str	r2, [r3, #12]
}
 8000fb2:	bf00      	nop
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	40020000 	.word	0x40020000
 8000fbc:	20000084 	.word	0x20000084

08000fc0 <_write>:

int _write(int file, char *ptr, int len)
 {
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b086      	sub	sp, #24
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	60f8      	str	r0, [r7, #12]
 8000fc8:	60b9      	str	r1, [r7, #8]
 8000fca:	607a      	str	r2, [r7, #4]
	 int DataIdx;
	 for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fcc:	2300      	movs	r3, #0
 8000fce:	617b      	str	r3, [r7, #20]
 8000fd0:	e009      	b.n	8000fe6 <_write+0x26>
	 {
		 ITM_SendChar(*ptr++);
 8000fd2:	68bb      	ldr	r3, [r7, #8]
 8000fd4:	1c5a      	adds	r2, r3, #1
 8000fd6:	60ba      	str	r2, [r7, #8]
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f7ff feec 	bl	8000db8 <ITM_SendChar>
	 for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fe0:	697b      	ldr	r3, [r7, #20]
 8000fe2:	3301      	adds	r3, #1
 8000fe4:	617b      	str	r3, [r7, #20]
 8000fe6:	697a      	ldr	r2, [r7, #20]
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	429a      	cmp	r2, r3
 8000fec:	dbf1      	blt.n	8000fd2 <_write+0x12>
	 }
	 return len;
 8000fee:	687b      	ldr	r3, [r7, #4]
 }
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	3718      	adds	r7, #24
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}

08000ff8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ffc:	f000 fb40 	bl	8001680 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001000:	f000 f81e 	bl	8001040 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001004:	f000 f90a 	bl	800121c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001008:	f000 f8de 	bl	80011c8 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 800100c:	f000 f88a 	bl	8001124 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_1);
 8001010:	2100      	movs	r1, #0
 8001012:	4808      	ldr	r0, [pc, #32]	@ (8001034 <main+0x3c>)
 8001014:	f001 fd12 	bl	8002a3c <HAL_TIM_IC_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HCSR04_Read();
 8001018:	f7ff ffb2 	bl	8000f80 <HCSR04_Read>
	  HAL_Delay(200);
 800101c:	20c8      	movs	r0, #200	@ 0xc8
 800101e:	f000 fba1 	bl	8001764 <HAL_Delay>
	  printf("Distance: %lu\n", Distance);
 8001022:	4b05      	ldr	r3, [pc, #20]	@ (8001038 <main+0x40>)
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	4619      	mov	r1, r3
 8001028:	4804      	ldr	r0, [pc, #16]	@ (800103c <main+0x44>)
 800102a:	f002 fde7 	bl	8003bfc <iprintf>
  {
 800102e:	bf00      	nop
 8001030:	e7f2      	b.n	8001018 <main+0x20>
 8001032:	bf00      	nop
 8001034:	20000084 	.word	0x20000084
 8001038:	20000121 	.word	0x20000121
 800103c:	080048ec 	.word	0x080048ec

08001040 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b094      	sub	sp, #80	@ 0x50
 8001044:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001046:	f107 031c 	add.w	r3, r7, #28
 800104a:	2234      	movs	r2, #52	@ 0x34
 800104c:	2100      	movs	r1, #0
 800104e:	4618      	mov	r0, r3
 8001050:	f002 fe29 	bl	8003ca6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001054:	f107 0308 	add.w	r3, r7, #8
 8001058:	2200      	movs	r2, #0
 800105a:	601a      	str	r2, [r3, #0]
 800105c:	605a      	str	r2, [r3, #4]
 800105e:	609a      	str	r2, [r3, #8]
 8001060:	60da      	str	r2, [r3, #12]
 8001062:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001064:	2300      	movs	r3, #0
 8001066:	607b      	str	r3, [r7, #4]
 8001068:	4b2c      	ldr	r3, [pc, #176]	@ (800111c <SystemClock_Config+0xdc>)
 800106a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800106c:	4a2b      	ldr	r2, [pc, #172]	@ (800111c <SystemClock_Config+0xdc>)
 800106e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001072:	6413      	str	r3, [r2, #64]	@ 0x40
 8001074:	4b29      	ldr	r3, [pc, #164]	@ (800111c <SystemClock_Config+0xdc>)
 8001076:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001078:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800107c:	607b      	str	r3, [r7, #4]
 800107e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001080:	2300      	movs	r3, #0
 8001082:	603b      	str	r3, [r7, #0]
 8001084:	4b26      	ldr	r3, [pc, #152]	@ (8001120 <SystemClock_Config+0xe0>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	4a25      	ldr	r2, [pc, #148]	@ (8001120 <SystemClock_Config+0xe0>)
 800108a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800108e:	6013      	str	r3, [r2, #0]
 8001090:	4b23      	ldr	r3, [pc, #140]	@ (8001120 <SystemClock_Config+0xe0>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001098:	603b      	str	r3, [r7, #0]
 800109a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800109c:	2302      	movs	r3, #2
 800109e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010a0:	2301      	movs	r3, #1
 80010a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010a4:	2310      	movs	r3, #16
 80010a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010a8:	2302      	movs	r3, #2
 80010aa:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80010ac:	2300      	movs	r3, #0
 80010ae:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80010b0:	2308      	movs	r3, #8
 80010b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80010b4:	23b4      	movs	r3, #180	@ 0xb4
 80010b6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010b8:	2302      	movs	r3, #2
 80010ba:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80010bc:	2302      	movs	r3, #2
 80010be:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80010c0:	2302      	movs	r3, #2
 80010c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010c4:	f107 031c 	add.w	r3, r7, #28
 80010c8:	4618      	mov	r0, r3
 80010ca:	f001 f9c9 	bl	8002460 <HAL_RCC_OscConfig>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80010d4:	f000 f912 	bl	80012fc <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80010d8:	f000 fe28 	bl	8001d2c <HAL_PWREx_EnableOverDrive>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80010e2:	f000 f90b 	bl	80012fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010e6:	230f      	movs	r3, #15
 80010e8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010ea:	2302      	movs	r3, #2
 80010ec:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010ee:	2300      	movs	r3, #0
 80010f0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80010f2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80010f6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80010f8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010fc:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80010fe:	f107 0308 	add.w	r3, r7, #8
 8001102:	2105      	movs	r1, #5
 8001104:	4618      	mov	r0, r3
 8001106:	f000 fe61 	bl	8001dcc <HAL_RCC_ClockConfig>
 800110a:	4603      	mov	r3, r0
 800110c:	2b00      	cmp	r3, #0
 800110e:	d001      	beq.n	8001114 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001110:	f000 f8f4 	bl	80012fc <Error_Handler>
  }
}
 8001114:	bf00      	nop
 8001116:	3750      	adds	r7, #80	@ 0x50
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}
 800111c:	40023800 	.word	0x40023800
 8001120:	40007000 	.word	0x40007000

08001124 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b086      	sub	sp, #24
 8001128:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800112a:	f107 0310 	add.w	r3, r7, #16
 800112e:	2200      	movs	r2, #0
 8001130:	601a      	str	r2, [r3, #0]
 8001132:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001134:	463b      	mov	r3, r7
 8001136:	2200      	movs	r2, #0
 8001138:	601a      	str	r2, [r3, #0]
 800113a:	605a      	str	r2, [r3, #4]
 800113c:	609a      	str	r2, [r3, #8]
 800113e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001140:	4b20      	ldr	r3, [pc, #128]	@ (80011c4 <MX_TIM2_Init+0xa0>)
 8001142:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001146:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 90-1;
 8001148:	4b1e      	ldr	r3, [pc, #120]	@ (80011c4 <MX_TIM2_Init+0xa0>)
 800114a:	2259      	movs	r2, #89	@ 0x59
 800114c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800114e:	4b1d      	ldr	r3, [pc, #116]	@ (80011c4 <MX_TIM2_Init+0xa0>)
 8001150:	2200      	movs	r2, #0
 8001152:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001154:	4b1b      	ldr	r3, [pc, #108]	@ (80011c4 <MX_TIM2_Init+0xa0>)
 8001156:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800115a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800115c:	4b19      	ldr	r3, [pc, #100]	@ (80011c4 <MX_TIM2_Init+0xa0>)
 800115e:	2200      	movs	r2, #0
 8001160:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001162:	4b18      	ldr	r3, [pc, #96]	@ (80011c4 <MX_TIM2_Init+0xa0>)
 8001164:	2200      	movs	r2, #0
 8001166:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001168:	4816      	ldr	r0, [pc, #88]	@ (80011c4 <MX_TIM2_Init+0xa0>)
 800116a:	f001 fc17 	bl	800299c <HAL_TIM_IC_Init>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001174:	f000 f8c2 	bl	80012fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001178:	2300      	movs	r3, #0
 800117a:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800117c:	2300      	movs	r3, #0
 800117e:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001180:	f107 0310 	add.w	r3, r7, #16
 8001184:	4619      	mov	r1, r3
 8001186:	480f      	ldr	r0, [pc, #60]	@ (80011c4 <MX_TIM2_Init+0xa0>)
 8001188:	f002 f922 	bl	80033d0 <HAL_TIMEx_MasterConfigSynchronization>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d001      	beq.n	8001196 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001192:	f000 f8b3 	bl	80012fc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001196:	2300      	movs	r3, #0
 8001198:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800119a:	2301      	movs	r3, #1
 800119c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800119e:	2300      	movs	r3, #0
 80011a0:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80011a2:	2300      	movs	r3, #0
 80011a4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80011a6:	463b      	mov	r3, r7
 80011a8:	2200      	movs	r2, #0
 80011aa:	4619      	mov	r1, r3
 80011ac:	4805      	ldr	r0, [pc, #20]	@ (80011c4 <MX_TIM2_Init+0xa0>)
 80011ae:	f001 fe11 	bl	8002dd4 <HAL_TIM_IC_ConfigChannel>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d001      	beq.n	80011bc <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 80011b8:	f000 f8a0 	bl	80012fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80011bc:	bf00      	nop
 80011be:	3718      	adds	r7, #24
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	20000084 	.word	0x20000084

080011c8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80011cc:	4b11      	ldr	r3, [pc, #68]	@ (8001214 <MX_USART2_UART_Init+0x4c>)
 80011ce:	4a12      	ldr	r2, [pc, #72]	@ (8001218 <MX_USART2_UART_Init+0x50>)
 80011d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80011d2:	4b10      	ldr	r3, [pc, #64]	@ (8001214 <MX_USART2_UART_Init+0x4c>)
 80011d4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80011d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011da:	4b0e      	ldr	r3, [pc, #56]	@ (8001214 <MX_USART2_UART_Init+0x4c>)
 80011dc:	2200      	movs	r2, #0
 80011de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001214 <MX_USART2_UART_Init+0x4c>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001214 <MX_USART2_UART_Init+0x4c>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011ec:	4b09      	ldr	r3, [pc, #36]	@ (8001214 <MX_USART2_UART_Init+0x4c>)
 80011ee:	220c      	movs	r2, #12
 80011f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011f2:	4b08      	ldr	r3, [pc, #32]	@ (8001214 <MX_USART2_UART_Init+0x4c>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011f8:	4b06      	ldr	r3, [pc, #24]	@ (8001214 <MX_USART2_UART_Init+0x4c>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011fe:	4805      	ldr	r0, [pc, #20]	@ (8001214 <MX_USART2_UART_Init+0x4c>)
 8001200:	f002 f976 	bl	80034f0 <HAL_UART_Init>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800120a:	f000 f877 	bl	80012fc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800120e:	bf00      	nop
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	200000cc 	.word	0x200000cc
 8001218:	40004400 	.word	0x40004400

0800121c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b08a      	sub	sp, #40	@ 0x28
 8001220:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001222:	f107 0314 	add.w	r3, r7, #20
 8001226:	2200      	movs	r2, #0
 8001228:	601a      	str	r2, [r3, #0]
 800122a:	605a      	str	r2, [r3, #4]
 800122c:	609a      	str	r2, [r3, #8]
 800122e:	60da      	str	r2, [r3, #12]
 8001230:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001232:	2300      	movs	r3, #0
 8001234:	613b      	str	r3, [r7, #16]
 8001236:	4b2e      	ldr	r3, [pc, #184]	@ (80012f0 <MX_GPIO_Init+0xd4>)
 8001238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800123a:	4a2d      	ldr	r2, [pc, #180]	@ (80012f0 <MX_GPIO_Init+0xd4>)
 800123c:	f043 0304 	orr.w	r3, r3, #4
 8001240:	6313      	str	r3, [r2, #48]	@ 0x30
 8001242:	4b2b      	ldr	r3, [pc, #172]	@ (80012f0 <MX_GPIO_Init+0xd4>)
 8001244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001246:	f003 0304 	and.w	r3, r3, #4
 800124a:	613b      	str	r3, [r7, #16]
 800124c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800124e:	2300      	movs	r3, #0
 8001250:	60fb      	str	r3, [r7, #12]
 8001252:	4b27      	ldr	r3, [pc, #156]	@ (80012f0 <MX_GPIO_Init+0xd4>)
 8001254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001256:	4a26      	ldr	r2, [pc, #152]	@ (80012f0 <MX_GPIO_Init+0xd4>)
 8001258:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800125c:	6313      	str	r3, [r2, #48]	@ 0x30
 800125e:	4b24      	ldr	r3, [pc, #144]	@ (80012f0 <MX_GPIO_Init+0xd4>)
 8001260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001262:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001266:	60fb      	str	r3, [r7, #12]
 8001268:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800126a:	2300      	movs	r3, #0
 800126c:	60bb      	str	r3, [r7, #8]
 800126e:	4b20      	ldr	r3, [pc, #128]	@ (80012f0 <MX_GPIO_Init+0xd4>)
 8001270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001272:	4a1f      	ldr	r2, [pc, #124]	@ (80012f0 <MX_GPIO_Init+0xd4>)
 8001274:	f043 0301 	orr.w	r3, r3, #1
 8001278:	6313      	str	r3, [r2, #48]	@ 0x30
 800127a:	4b1d      	ldr	r3, [pc, #116]	@ (80012f0 <MX_GPIO_Init+0xd4>)
 800127c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800127e:	f003 0301 	and.w	r3, r3, #1
 8001282:	60bb      	str	r3, [r7, #8]
 8001284:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001286:	2300      	movs	r3, #0
 8001288:	607b      	str	r3, [r7, #4]
 800128a:	4b19      	ldr	r3, [pc, #100]	@ (80012f0 <MX_GPIO_Init+0xd4>)
 800128c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800128e:	4a18      	ldr	r2, [pc, #96]	@ (80012f0 <MX_GPIO_Init+0xd4>)
 8001290:	f043 0302 	orr.w	r3, r3, #2
 8001294:	6313      	str	r3, [r2, #48]	@ 0x30
 8001296:	4b16      	ldr	r3, [pc, #88]	@ (80012f0 <MX_GPIO_Init+0xd4>)
 8001298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800129a:	f003 0302 	and.w	r3, r3, #2
 800129e:	607b      	str	r3, [r7, #4]
 80012a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_9, GPIO_PIN_RESET);
 80012a2:	2200      	movs	r2, #0
 80012a4:	f44f 7108 	mov.w	r1, #544	@ 0x220
 80012a8:	4812      	ldr	r0, [pc, #72]	@ (80012f4 <MX_GPIO_Init+0xd8>)
 80012aa:	f000 fd25 	bl	8001cf8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80012ae:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80012b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80012b4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80012b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ba:	2300      	movs	r3, #0
 80012bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80012be:	f107 0314 	add.w	r3, r7, #20
 80012c2:	4619      	mov	r1, r3
 80012c4:	480c      	ldr	r0, [pc, #48]	@ (80012f8 <MX_GPIO_Init+0xdc>)
 80012c6:	f000 fb83 	bl	80019d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA9 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_9;
 80012ca:	f44f 7308 	mov.w	r3, #544	@ 0x220
 80012ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012d0:	2301      	movs	r3, #1
 80012d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d4:	2300      	movs	r3, #0
 80012d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d8:	2300      	movs	r3, #0
 80012da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012dc:	f107 0314 	add.w	r3, r7, #20
 80012e0:	4619      	mov	r1, r3
 80012e2:	4804      	ldr	r0, [pc, #16]	@ (80012f4 <MX_GPIO_Init+0xd8>)
 80012e4:	f000 fb74 	bl	80019d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80012e8:	bf00      	nop
 80012ea:	3728      	adds	r7, #40	@ 0x28
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	40023800 	.word	0x40023800
 80012f4:	40020000 	.word	0x40020000
 80012f8:	40020800 	.word	0x40020800

080012fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001300:	b672      	cpsid	i
}
 8001302:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001304:	bf00      	nop
 8001306:	e7fd      	b.n	8001304 <Error_Handler+0x8>

08001308 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b082      	sub	sp, #8
 800130c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800130e:	2300      	movs	r3, #0
 8001310:	607b      	str	r3, [r7, #4]
 8001312:	4b10      	ldr	r3, [pc, #64]	@ (8001354 <HAL_MspInit+0x4c>)
 8001314:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001316:	4a0f      	ldr	r2, [pc, #60]	@ (8001354 <HAL_MspInit+0x4c>)
 8001318:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800131c:	6453      	str	r3, [r2, #68]	@ 0x44
 800131e:	4b0d      	ldr	r3, [pc, #52]	@ (8001354 <HAL_MspInit+0x4c>)
 8001320:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001322:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001326:	607b      	str	r3, [r7, #4]
 8001328:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800132a:	2300      	movs	r3, #0
 800132c:	603b      	str	r3, [r7, #0]
 800132e:	4b09      	ldr	r3, [pc, #36]	@ (8001354 <HAL_MspInit+0x4c>)
 8001330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001332:	4a08      	ldr	r2, [pc, #32]	@ (8001354 <HAL_MspInit+0x4c>)
 8001334:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001338:	6413      	str	r3, [r2, #64]	@ 0x40
 800133a:	4b06      	ldr	r3, [pc, #24]	@ (8001354 <HAL_MspInit+0x4c>)
 800133c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800133e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001342:	603b      	str	r3, [r7, #0]
 8001344:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001346:	2007      	movs	r0, #7
 8001348:	f000 fb00 	bl	800194c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800134c:	bf00      	nop
 800134e:	3708      	adds	r7, #8
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}
 8001354:	40023800 	.word	0x40023800

08001358 <HAL_TIM_IC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_ic: TIM_IC handle pointer
  * @retval None
  */
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b08a      	sub	sp, #40	@ 0x28
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001360:	f107 0314 	add.w	r3, r7, #20
 8001364:	2200      	movs	r2, #0
 8001366:	601a      	str	r2, [r3, #0]
 8001368:	605a      	str	r2, [r3, #4]
 800136a:	609a      	str	r2, [r3, #8]
 800136c:	60da      	str	r2, [r3, #12]
 800136e:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM2)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001378:	d134      	bne.n	80013e4 <HAL_TIM_IC_MspInit+0x8c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800137a:	2300      	movs	r3, #0
 800137c:	613b      	str	r3, [r7, #16]
 800137e:	4b1b      	ldr	r3, [pc, #108]	@ (80013ec <HAL_TIM_IC_MspInit+0x94>)
 8001380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001382:	4a1a      	ldr	r2, [pc, #104]	@ (80013ec <HAL_TIM_IC_MspInit+0x94>)
 8001384:	f043 0301 	orr.w	r3, r3, #1
 8001388:	6413      	str	r3, [r2, #64]	@ 0x40
 800138a:	4b18      	ldr	r3, [pc, #96]	@ (80013ec <HAL_TIM_IC_MspInit+0x94>)
 800138c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800138e:	f003 0301 	and.w	r3, r3, #1
 8001392:	613b      	str	r3, [r7, #16]
 8001394:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001396:	2300      	movs	r3, #0
 8001398:	60fb      	str	r3, [r7, #12]
 800139a:	4b14      	ldr	r3, [pc, #80]	@ (80013ec <HAL_TIM_IC_MspInit+0x94>)
 800139c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800139e:	4a13      	ldr	r2, [pc, #76]	@ (80013ec <HAL_TIM_IC_MspInit+0x94>)
 80013a0:	f043 0301 	orr.w	r3, r3, #1
 80013a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013a6:	4b11      	ldr	r3, [pc, #68]	@ (80013ec <HAL_TIM_IC_MspInit+0x94>)
 80013a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013aa:	f003 0301 	and.w	r3, r3, #1
 80013ae:	60fb      	str	r3, [r7, #12]
 80013b0:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80013b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80013b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013b8:	2302      	movs	r3, #2
 80013ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013bc:	2300      	movs	r3, #0
 80013be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c0:	2300      	movs	r3, #0
 80013c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80013c4:	2301      	movs	r3, #1
 80013c6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013c8:	f107 0314 	add.w	r3, r7, #20
 80013cc:	4619      	mov	r1, r3
 80013ce:	4808      	ldr	r0, [pc, #32]	@ (80013f0 <HAL_TIM_IC_MspInit+0x98>)
 80013d0:	f000 fafe 	bl	80019d0 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80013d4:	2200      	movs	r2, #0
 80013d6:	2100      	movs	r1, #0
 80013d8:	201c      	movs	r0, #28
 80013da:	f000 fac2 	bl	8001962 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80013de:	201c      	movs	r0, #28
 80013e0:	f000 fadb 	bl	800199a <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80013e4:	bf00      	nop
 80013e6:	3728      	adds	r7, #40	@ 0x28
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	40023800 	.word	0x40023800
 80013f0:	40020000 	.word	0x40020000

080013f4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b08a      	sub	sp, #40	@ 0x28
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013fc:	f107 0314 	add.w	r3, r7, #20
 8001400:	2200      	movs	r2, #0
 8001402:	601a      	str	r2, [r3, #0]
 8001404:	605a      	str	r2, [r3, #4]
 8001406:	609a      	str	r2, [r3, #8]
 8001408:	60da      	str	r2, [r3, #12]
 800140a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	4a19      	ldr	r2, [pc, #100]	@ (8001478 <HAL_UART_MspInit+0x84>)
 8001412:	4293      	cmp	r3, r2
 8001414:	d12b      	bne.n	800146e <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001416:	2300      	movs	r3, #0
 8001418:	613b      	str	r3, [r7, #16]
 800141a:	4b18      	ldr	r3, [pc, #96]	@ (800147c <HAL_UART_MspInit+0x88>)
 800141c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800141e:	4a17      	ldr	r2, [pc, #92]	@ (800147c <HAL_UART_MspInit+0x88>)
 8001420:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001424:	6413      	str	r3, [r2, #64]	@ 0x40
 8001426:	4b15      	ldr	r3, [pc, #84]	@ (800147c <HAL_UART_MspInit+0x88>)
 8001428:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800142a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800142e:	613b      	str	r3, [r7, #16]
 8001430:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001432:	2300      	movs	r3, #0
 8001434:	60fb      	str	r3, [r7, #12]
 8001436:	4b11      	ldr	r3, [pc, #68]	@ (800147c <HAL_UART_MspInit+0x88>)
 8001438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800143a:	4a10      	ldr	r2, [pc, #64]	@ (800147c <HAL_UART_MspInit+0x88>)
 800143c:	f043 0301 	orr.w	r3, r3, #1
 8001440:	6313      	str	r3, [r2, #48]	@ 0x30
 8001442:	4b0e      	ldr	r3, [pc, #56]	@ (800147c <HAL_UART_MspInit+0x88>)
 8001444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001446:	f003 0301 	and.w	r3, r3, #1
 800144a:	60fb      	str	r3, [r7, #12]
 800144c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800144e:	230c      	movs	r3, #12
 8001450:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001452:	2302      	movs	r3, #2
 8001454:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001456:	2300      	movs	r3, #0
 8001458:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800145a:	2303      	movs	r3, #3
 800145c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800145e:	2307      	movs	r3, #7
 8001460:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001462:	f107 0314 	add.w	r3, r7, #20
 8001466:	4619      	mov	r1, r3
 8001468:	4805      	ldr	r0, [pc, #20]	@ (8001480 <HAL_UART_MspInit+0x8c>)
 800146a:	f000 fab1 	bl	80019d0 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800146e:	bf00      	nop
 8001470:	3728      	adds	r7, #40	@ 0x28
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	40004400 	.word	0x40004400
 800147c:	40023800 	.word	0x40023800
 8001480:	40020000 	.word	0x40020000

08001484 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001488:	bf00      	nop
 800148a:	e7fd      	b.n	8001488 <NMI_Handler+0x4>

0800148c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800148c:	b480      	push	{r7}
 800148e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001490:	bf00      	nop
 8001492:	e7fd      	b.n	8001490 <HardFault_Handler+0x4>

08001494 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001498:	bf00      	nop
 800149a:	e7fd      	b.n	8001498 <MemManage_Handler+0x4>

0800149c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014a0:	bf00      	nop
 80014a2:	e7fd      	b.n	80014a0 <BusFault_Handler+0x4>

080014a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014a8:	bf00      	nop
 80014aa:	e7fd      	b.n	80014a8 <UsageFault_Handler+0x4>

080014ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014b0:	bf00      	nop
 80014b2:	46bd      	mov	sp, r7
 80014b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b8:	4770      	bx	lr

080014ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014ba:	b480      	push	{r7}
 80014bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014be:	bf00      	nop
 80014c0:	46bd      	mov	sp, r7
 80014c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c6:	4770      	bx	lr

080014c8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014cc:	bf00      	nop
 80014ce:	46bd      	mov	sp, r7
 80014d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d4:	4770      	bx	lr

080014d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014d6:	b580      	push	{r7, lr}
 80014d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014da:	f000 f923 	bl	8001724 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014de:	bf00      	nop
 80014e0:	bd80      	pop	{r7, pc}
	...

080014e4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80014e8:	4802      	ldr	r0, [pc, #8]	@ (80014f4 <TIM2_IRQHandler+0x10>)
 80014ea:	f001 fb83 	bl	8002bf4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80014ee:	bf00      	nop
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	20000084 	.word	0x20000084

080014f8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b086      	sub	sp, #24
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	60f8      	str	r0, [r7, #12]
 8001500:	60b9      	str	r1, [r7, #8]
 8001502:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001504:	2300      	movs	r3, #0
 8001506:	617b      	str	r3, [r7, #20]
 8001508:	e00a      	b.n	8001520 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800150a:	f3af 8000 	nop.w
 800150e:	4601      	mov	r1, r0
 8001510:	68bb      	ldr	r3, [r7, #8]
 8001512:	1c5a      	adds	r2, r3, #1
 8001514:	60ba      	str	r2, [r7, #8]
 8001516:	b2ca      	uxtb	r2, r1
 8001518:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800151a:	697b      	ldr	r3, [r7, #20]
 800151c:	3301      	adds	r3, #1
 800151e:	617b      	str	r3, [r7, #20]
 8001520:	697a      	ldr	r2, [r7, #20]
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	429a      	cmp	r2, r3
 8001526:	dbf0      	blt.n	800150a <_read+0x12>
  }

  return len;
 8001528:	687b      	ldr	r3, [r7, #4]
}
 800152a:	4618      	mov	r0, r3
 800152c:	3718      	adds	r7, #24
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}

08001532 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001532:	b480      	push	{r7}
 8001534:	b083      	sub	sp, #12
 8001536:	af00      	add	r7, sp, #0
 8001538:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800153a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800153e:	4618      	mov	r0, r3
 8001540:	370c      	adds	r7, #12
 8001542:	46bd      	mov	sp, r7
 8001544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001548:	4770      	bx	lr

0800154a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800154a:	b480      	push	{r7}
 800154c:	b083      	sub	sp, #12
 800154e:	af00      	add	r7, sp, #0
 8001550:	6078      	str	r0, [r7, #4]
 8001552:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800155a:	605a      	str	r2, [r3, #4]
  return 0;
 800155c:	2300      	movs	r3, #0
}
 800155e:	4618      	mov	r0, r3
 8001560:	370c      	adds	r7, #12
 8001562:	46bd      	mov	sp, r7
 8001564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001568:	4770      	bx	lr

0800156a <_isatty>:

int _isatty(int file)
{
 800156a:	b480      	push	{r7}
 800156c:	b083      	sub	sp, #12
 800156e:	af00      	add	r7, sp, #0
 8001570:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001572:	2301      	movs	r3, #1
}
 8001574:	4618      	mov	r0, r3
 8001576:	370c      	adds	r7, #12
 8001578:	46bd      	mov	sp, r7
 800157a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157e:	4770      	bx	lr

08001580 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001580:	b480      	push	{r7}
 8001582:	b085      	sub	sp, #20
 8001584:	af00      	add	r7, sp, #0
 8001586:	60f8      	str	r0, [r7, #12]
 8001588:	60b9      	str	r1, [r7, #8]
 800158a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800158c:	2300      	movs	r3, #0
}
 800158e:	4618      	mov	r0, r3
 8001590:	3714      	adds	r7, #20
 8001592:	46bd      	mov	sp, r7
 8001594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001598:	4770      	bx	lr
	...

0800159c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b086      	sub	sp, #24
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015a4:	4a14      	ldr	r2, [pc, #80]	@ (80015f8 <_sbrk+0x5c>)
 80015a6:	4b15      	ldr	r3, [pc, #84]	@ (80015fc <_sbrk+0x60>)
 80015a8:	1ad3      	subs	r3, r2, r3
 80015aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015ac:	697b      	ldr	r3, [r7, #20]
 80015ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015b0:	4b13      	ldr	r3, [pc, #76]	@ (8001600 <_sbrk+0x64>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d102      	bne.n	80015be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015b8:	4b11      	ldr	r3, [pc, #68]	@ (8001600 <_sbrk+0x64>)
 80015ba:	4a12      	ldr	r2, [pc, #72]	@ (8001604 <_sbrk+0x68>)
 80015bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015be:	4b10      	ldr	r3, [pc, #64]	@ (8001600 <_sbrk+0x64>)
 80015c0:	681a      	ldr	r2, [r3, #0]
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	4413      	add	r3, r2
 80015c6:	693a      	ldr	r2, [r7, #16]
 80015c8:	429a      	cmp	r2, r3
 80015ca:	d207      	bcs.n	80015dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015cc:	f002 fbba 	bl	8003d44 <__errno>
 80015d0:	4603      	mov	r3, r0
 80015d2:	220c      	movs	r2, #12
 80015d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015d6:	f04f 33ff 	mov.w	r3, #4294967295
 80015da:	e009      	b.n	80015f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015dc:	4b08      	ldr	r3, [pc, #32]	@ (8001600 <_sbrk+0x64>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015e2:	4b07      	ldr	r3, [pc, #28]	@ (8001600 <_sbrk+0x64>)
 80015e4:	681a      	ldr	r2, [r3, #0]
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	4413      	add	r3, r2
 80015ea:	4a05      	ldr	r2, [pc, #20]	@ (8001600 <_sbrk+0x64>)
 80015ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015ee:	68fb      	ldr	r3, [r7, #12]
}
 80015f0:	4618      	mov	r0, r3
 80015f2:	3718      	adds	r7, #24
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	20020000 	.word	0x20020000
 80015fc:	00000400 	.word	0x00000400
 8001600:	20000124 	.word	0x20000124
 8001604:	20000278 	.word	0x20000278

08001608 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800160c:	4b06      	ldr	r3, [pc, #24]	@ (8001628 <SystemInit+0x20>)
 800160e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001612:	4a05      	ldr	r2, [pc, #20]	@ (8001628 <SystemInit+0x20>)
 8001614:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001618:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800161c:	bf00      	nop
 800161e:	46bd      	mov	sp, r7
 8001620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001624:	4770      	bx	lr
 8001626:	bf00      	nop
 8001628:	e000ed00 	.word	0xe000ed00

0800162c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800162c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001664 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001630:	f7ff ffea 	bl	8001608 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001634:	480c      	ldr	r0, [pc, #48]	@ (8001668 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001636:	490d      	ldr	r1, [pc, #52]	@ (800166c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001638:	4a0d      	ldr	r2, [pc, #52]	@ (8001670 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800163a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800163c:	e002      	b.n	8001644 <LoopCopyDataInit>

0800163e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800163e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001640:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001642:	3304      	adds	r3, #4

08001644 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001644:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001646:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001648:	d3f9      	bcc.n	800163e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800164a:	4a0a      	ldr	r2, [pc, #40]	@ (8001674 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800164c:	4c0a      	ldr	r4, [pc, #40]	@ (8001678 <LoopFillZerobss+0x22>)
  movs r3, #0
 800164e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001650:	e001      	b.n	8001656 <LoopFillZerobss>

08001652 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001652:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001654:	3204      	adds	r2, #4

08001656 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001656:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001658:	d3fb      	bcc.n	8001652 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800165a:	f002 fb79 	bl	8003d50 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800165e:	f7ff fccb 	bl	8000ff8 <main>
  bx  lr    
 8001662:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001664:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001668:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800166c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001670:	08004958 	.word	0x08004958
  ldr r2, =_sbss
 8001674:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001678:	20000278 	.word	0x20000278

0800167c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800167c:	e7fe      	b.n	800167c <ADC_IRQHandler>
	...

08001680 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001684:	4b0e      	ldr	r3, [pc, #56]	@ (80016c0 <HAL_Init+0x40>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4a0d      	ldr	r2, [pc, #52]	@ (80016c0 <HAL_Init+0x40>)
 800168a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800168e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001690:	4b0b      	ldr	r3, [pc, #44]	@ (80016c0 <HAL_Init+0x40>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a0a      	ldr	r2, [pc, #40]	@ (80016c0 <HAL_Init+0x40>)
 8001696:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800169a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800169c:	4b08      	ldr	r3, [pc, #32]	@ (80016c0 <HAL_Init+0x40>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a07      	ldr	r2, [pc, #28]	@ (80016c0 <HAL_Init+0x40>)
 80016a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016a8:	2003      	movs	r0, #3
 80016aa:	f000 f94f 	bl	800194c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016ae:	2000      	movs	r0, #0
 80016b0:	f000 f808 	bl	80016c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016b4:	f7ff fe28 	bl	8001308 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016b8:	2300      	movs	r3, #0
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	40023c00 	.word	0x40023c00

080016c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016cc:	4b12      	ldr	r3, [pc, #72]	@ (8001718 <HAL_InitTick+0x54>)
 80016ce:	681a      	ldr	r2, [r3, #0]
 80016d0:	4b12      	ldr	r3, [pc, #72]	@ (800171c <HAL_InitTick+0x58>)
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	4619      	mov	r1, r3
 80016d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016da:	fbb3 f3f1 	udiv	r3, r3, r1
 80016de:	fbb2 f3f3 	udiv	r3, r2, r3
 80016e2:	4618      	mov	r0, r3
 80016e4:	f000 f967 	bl	80019b6 <HAL_SYSTICK_Config>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d001      	beq.n	80016f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016ee:	2301      	movs	r3, #1
 80016f0:	e00e      	b.n	8001710 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	2b0f      	cmp	r3, #15
 80016f6:	d80a      	bhi.n	800170e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016f8:	2200      	movs	r2, #0
 80016fa:	6879      	ldr	r1, [r7, #4]
 80016fc:	f04f 30ff 	mov.w	r0, #4294967295
 8001700:	f000 f92f 	bl	8001962 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001704:	4a06      	ldr	r2, [pc, #24]	@ (8001720 <HAL_InitTick+0x5c>)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800170a:	2300      	movs	r3, #0
 800170c:	e000      	b.n	8001710 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800170e:	2301      	movs	r3, #1
}
 8001710:	4618      	mov	r0, r3
 8001712:	3708      	adds	r7, #8
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}
 8001718:	20000000 	.word	0x20000000
 800171c:	20000008 	.word	0x20000008
 8001720:	20000004 	.word	0x20000004

08001724 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001724:	b480      	push	{r7}
 8001726:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001728:	4b06      	ldr	r3, [pc, #24]	@ (8001744 <HAL_IncTick+0x20>)
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	461a      	mov	r2, r3
 800172e:	4b06      	ldr	r3, [pc, #24]	@ (8001748 <HAL_IncTick+0x24>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	4413      	add	r3, r2
 8001734:	4a04      	ldr	r2, [pc, #16]	@ (8001748 <HAL_IncTick+0x24>)
 8001736:	6013      	str	r3, [r2, #0]
}
 8001738:	bf00      	nop
 800173a:	46bd      	mov	sp, r7
 800173c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001740:	4770      	bx	lr
 8001742:	bf00      	nop
 8001744:	20000008 	.word	0x20000008
 8001748:	20000128 	.word	0x20000128

0800174c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
  return uwTick;
 8001750:	4b03      	ldr	r3, [pc, #12]	@ (8001760 <HAL_GetTick+0x14>)
 8001752:	681b      	ldr	r3, [r3, #0]
}
 8001754:	4618      	mov	r0, r3
 8001756:	46bd      	mov	sp, r7
 8001758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175c:	4770      	bx	lr
 800175e:	bf00      	nop
 8001760:	20000128 	.word	0x20000128

08001764 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b084      	sub	sp, #16
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800176c:	f7ff ffee 	bl	800174c <HAL_GetTick>
 8001770:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	f1b3 3fff 	cmp.w	r3, #4294967295
 800177c:	d005      	beq.n	800178a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800177e:	4b0a      	ldr	r3, [pc, #40]	@ (80017a8 <HAL_Delay+0x44>)
 8001780:	781b      	ldrb	r3, [r3, #0]
 8001782:	461a      	mov	r2, r3
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	4413      	add	r3, r2
 8001788:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800178a:	bf00      	nop
 800178c:	f7ff ffde 	bl	800174c <HAL_GetTick>
 8001790:	4602      	mov	r2, r0
 8001792:	68bb      	ldr	r3, [r7, #8]
 8001794:	1ad3      	subs	r3, r2, r3
 8001796:	68fa      	ldr	r2, [r7, #12]
 8001798:	429a      	cmp	r2, r3
 800179a:	d8f7      	bhi.n	800178c <HAL_Delay+0x28>
  {
  }
}
 800179c:	bf00      	nop
 800179e:	bf00      	nop
 80017a0:	3710      	adds	r7, #16
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	20000008 	.word	0x20000008

080017ac <__NVIC_SetPriorityGrouping>:
{
 80017ac:	b480      	push	{r7}
 80017ae:	b085      	sub	sp, #20
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	f003 0307 	and.w	r3, r3, #7
 80017ba:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017bc:	4b0c      	ldr	r3, [pc, #48]	@ (80017f0 <__NVIC_SetPriorityGrouping+0x44>)
 80017be:	68db      	ldr	r3, [r3, #12]
 80017c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017c2:	68ba      	ldr	r2, [r7, #8]
 80017c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80017c8:	4013      	ands	r3, r2
 80017ca:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017d0:	68bb      	ldr	r3, [r7, #8]
 80017d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017d4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80017d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017de:	4a04      	ldr	r2, [pc, #16]	@ (80017f0 <__NVIC_SetPriorityGrouping+0x44>)
 80017e0:	68bb      	ldr	r3, [r7, #8]
 80017e2:	60d3      	str	r3, [r2, #12]
}
 80017e4:	bf00      	nop
 80017e6:	3714      	adds	r7, #20
 80017e8:	46bd      	mov	sp, r7
 80017ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ee:	4770      	bx	lr
 80017f0:	e000ed00 	.word	0xe000ed00

080017f4 <__NVIC_GetPriorityGrouping>:
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017f8:	4b04      	ldr	r3, [pc, #16]	@ (800180c <__NVIC_GetPriorityGrouping+0x18>)
 80017fa:	68db      	ldr	r3, [r3, #12]
 80017fc:	0a1b      	lsrs	r3, r3, #8
 80017fe:	f003 0307 	and.w	r3, r3, #7
}
 8001802:	4618      	mov	r0, r3
 8001804:	46bd      	mov	sp, r7
 8001806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180a:	4770      	bx	lr
 800180c:	e000ed00 	.word	0xe000ed00

08001810 <__NVIC_EnableIRQ>:
{
 8001810:	b480      	push	{r7}
 8001812:	b083      	sub	sp, #12
 8001814:	af00      	add	r7, sp, #0
 8001816:	4603      	mov	r3, r0
 8001818:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800181a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800181e:	2b00      	cmp	r3, #0
 8001820:	db0b      	blt.n	800183a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001822:	79fb      	ldrb	r3, [r7, #7]
 8001824:	f003 021f 	and.w	r2, r3, #31
 8001828:	4907      	ldr	r1, [pc, #28]	@ (8001848 <__NVIC_EnableIRQ+0x38>)
 800182a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800182e:	095b      	lsrs	r3, r3, #5
 8001830:	2001      	movs	r0, #1
 8001832:	fa00 f202 	lsl.w	r2, r0, r2
 8001836:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800183a:	bf00      	nop
 800183c:	370c      	adds	r7, #12
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr
 8001846:	bf00      	nop
 8001848:	e000e100 	.word	0xe000e100

0800184c <__NVIC_SetPriority>:
{
 800184c:	b480      	push	{r7}
 800184e:	b083      	sub	sp, #12
 8001850:	af00      	add	r7, sp, #0
 8001852:	4603      	mov	r3, r0
 8001854:	6039      	str	r1, [r7, #0]
 8001856:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001858:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800185c:	2b00      	cmp	r3, #0
 800185e:	db0a      	blt.n	8001876 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	b2da      	uxtb	r2, r3
 8001864:	490c      	ldr	r1, [pc, #48]	@ (8001898 <__NVIC_SetPriority+0x4c>)
 8001866:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800186a:	0112      	lsls	r2, r2, #4
 800186c:	b2d2      	uxtb	r2, r2
 800186e:	440b      	add	r3, r1
 8001870:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001874:	e00a      	b.n	800188c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	b2da      	uxtb	r2, r3
 800187a:	4908      	ldr	r1, [pc, #32]	@ (800189c <__NVIC_SetPriority+0x50>)
 800187c:	79fb      	ldrb	r3, [r7, #7]
 800187e:	f003 030f 	and.w	r3, r3, #15
 8001882:	3b04      	subs	r3, #4
 8001884:	0112      	lsls	r2, r2, #4
 8001886:	b2d2      	uxtb	r2, r2
 8001888:	440b      	add	r3, r1
 800188a:	761a      	strb	r2, [r3, #24]
}
 800188c:	bf00      	nop
 800188e:	370c      	adds	r7, #12
 8001890:	46bd      	mov	sp, r7
 8001892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001896:	4770      	bx	lr
 8001898:	e000e100 	.word	0xe000e100
 800189c:	e000ed00 	.word	0xe000ed00

080018a0 <NVIC_EncodePriority>:
{
 80018a0:	b480      	push	{r7}
 80018a2:	b089      	sub	sp, #36	@ 0x24
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	60f8      	str	r0, [r7, #12]
 80018a8:	60b9      	str	r1, [r7, #8]
 80018aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	f003 0307 	and.w	r3, r3, #7
 80018b2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018b4:	69fb      	ldr	r3, [r7, #28]
 80018b6:	f1c3 0307 	rsb	r3, r3, #7
 80018ba:	2b04      	cmp	r3, #4
 80018bc:	bf28      	it	cs
 80018be:	2304      	movcs	r3, #4
 80018c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018c2:	69fb      	ldr	r3, [r7, #28]
 80018c4:	3304      	adds	r3, #4
 80018c6:	2b06      	cmp	r3, #6
 80018c8:	d902      	bls.n	80018d0 <NVIC_EncodePriority+0x30>
 80018ca:	69fb      	ldr	r3, [r7, #28]
 80018cc:	3b03      	subs	r3, #3
 80018ce:	e000      	b.n	80018d2 <NVIC_EncodePriority+0x32>
 80018d0:	2300      	movs	r3, #0
 80018d2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018d4:	f04f 32ff 	mov.w	r2, #4294967295
 80018d8:	69bb      	ldr	r3, [r7, #24]
 80018da:	fa02 f303 	lsl.w	r3, r2, r3
 80018de:	43da      	mvns	r2, r3
 80018e0:	68bb      	ldr	r3, [r7, #8]
 80018e2:	401a      	ands	r2, r3
 80018e4:	697b      	ldr	r3, [r7, #20]
 80018e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018e8:	f04f 31ff 	mov.w	r1, #4294967295
 80018ec:	697b      	ldr	r3, [r7, #20]
 80018ee:	fa01 f303 	lsl.w	r3, r1, r3
 80018f2:	43d9      	mvns	r1, r3
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018f8:	4313      	orrs	r3, r2
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	3724      	adds	r7, #36	@ 0x24
 80018fe:	46bd      	mov	sp, r7
 8001900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001904:	4770      	bx	lr
	...

08001908 <SysTick_Config>:
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	3b01      	subs	r3, #1
 8001914:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001918:	d301      	bcc.n	800191e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800191a:	2301      	movs	r3, #1
 800191c:	e00f      	b.n	800193e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800191e:	4a0a      	ldr	r2, [pc, #40]	@ (8001948 <SysTick_Config+0x40>)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	3b01      	subs	r3, #1
 8001924:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001926:	210f      	movs	r1, #15
 8001928:	f04f 30ff 	mov.w	r0, #4294967295
 800192c:	f7ff ff8e 	bl	800184c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001930:	4b05      	ldr	r3, [pc, #20]	@ (8001948 <SysTick_Config+0x40>)
 8001932:	2200      	movs	r2, #0
 8001934:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001936:	4b04      	ldr	r3, [pc, #16]	@ (8001948 <SysTick_Config+0x40>)
 8001938:	2207      	movs	r2, #7
 800193a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 800193c:	2300      	movs	r3, #0
}
 800193e:	4618      	mov	r0, r3
 8001940:	3708      	adds	r7, #8
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	e000e010 	.word	0xe000e010

0800194c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001954:	6878      	ldr	r0, [r7, #4]
 8001956:	f7ff ff29 	bl	80017ac <__NVIC_SetPriorityGrouping>
}
 800195a:	bf00      	nop
 800195c:	3708      	adds	r7, #8
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}

08001962 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001962:	b580      	push	{r7, lr}
 8001964:	b086      	sub	sp, #24
 8001966:	af00      	add	r7, sp, #0
 8001968:	4603      	mov	r3, r0
 800196a:	60b9      	str	r1, [r7, #8]
 800196c:	607a      	str	r2, [r7, #4]
 800196e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001970:	2300      	movs	r3, #0
 8001972:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001974:	f7ff ff3e 	bl	80017f4 <__NVIC_GetPriorityGrouping>
 8001978:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800197a:	687a      	ldr	r2, [r7, #4]
 800197c:	68b9      	ldr	r1, [r7, #8]
 800197e:	6978      	ldr	r0, [r7, #20]
 8001980:	f7ff ff8e 	bl	80018a0 <NVIC_EncodePriority>
 8001984:	4602      	mov	r2, r0
 8001986:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800198a:	4611      	mov	r1, r2
 800198c:	4618      	mov	r0, r3
 800198e:	f7ff ff5d 	bl	800184c <__NVIC_SetPriority>
}
 8001992:	bf00      	nop
 8001994:	3718      	adds	r7, #24
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}

0800199a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800199a:	b580      	push	{r7, lr}
 800199c:	b082      	sub	sp, #8
 800199e:	af00      	add	r7, sp, #0
 80019a0:	4603      	mov	r3, r0
 80019a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a8:	4618      	mov	r0, r3
 80019aa:	f7ff ff31 	bl	8001810 <__NVIC_EnableIRQ>
}
 80019ae:	bf00      	nop
 80019b0:	3708      	adds	r7, #8
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}

080019b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019b6:	b580      	push	{r7, lr}
 80019b8:	b082      	sub	sp, #8
 80019ba:	af00      	add	r7, sp, #0
 80019bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019be:	6878      	ldr	r0, [r7, #4]
 80019c0:	f7ff ffa2 	bl	8001908 <SysTick_Config>
 80019c4:	4603      	mov	r3, r0
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	3708      	adds	r7, #8
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
	...

080019d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b089      	sub	sp, #36	@ 0x24
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
 80019d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80019da:	2300      	movs	r3, #0
 80019dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80019de:	2300      	movs	r3, #0
 80019e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80019e2:	2300      	movs	r3, #0
 80019e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019e6:	2300      	movs	r3, #0
 80019e8:	61fb      	str	r3, [r7, #28]
 80019ea:	e165      	b.n	8001cb8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80019ec:	2201      	movs	r2, #1
 80019ee:	69fb      	ldr	r3, [r7, #28]
 80019f0:	fa02 f303 	lsl.w	r3, r2, r3
 80019f4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	697a      	ldr	r2, [r7, #20]
 80019fc:	4013      	ands	r3, r2
 80019fe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001a00:	693a      	ldr	r2, [r7, #16]
 8001a02:	697b      	ldr	r3, [r7, #20]
 8001a04:	429a      	cmp	r2, r3
 8001a06:	f040 8154 	bne.w	8001cb2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	f003 0303 	and.w	r3, r3, #3
 8001a12:	2b01      	cmp	r3, #1
 8001a14:	d005      	beq.n	8001a22 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a1e:	2b02      	cmp	r3, #2
 8001a20:	d130      	bne.n	8001a84 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	689b      	ldr	r3, [r3, #8]
 8001a26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a28:	69fb      	ldr	r3, [r7, #28]
 8001a2a:	005b      	lsls	r3, r3, #1
 8001a2c:	2203      	movs	r2, #3
 8001a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a32:	43db      	mvns	r3, r3
 8001a34:	69ba      	ldr	r2, [r7, #24]
 8001a36:	4013      	ands	r3, r2
 8001a38:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	68da      	ldr	r2, [r3, #12]
 8001a3e:	69fb      	ldr	r3, [r7, #28]
 8001a40:	005b      	lsls	r3, r3, #1
 8001a42:	fa02 f303 	lsl.w	r3, r2, r3
 8001a46:	69ba      	ldr	r2, [r7, #24]
 8001a48:	4313      	orrs	r3, r2
 8001a4a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	69ba      	ldr	r2, [r7, #24]
 8001a50:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a58:	2201      	movs	r2, #1
 8001a5a:	69fb      	ldr	r3, [r7, #28]
 8001a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a60:	43db      	mvns	r3, r3
 8001a62:	69ba      	ldr	r2, [r7, #24]
 8001a64:	4013      	ands	r3, r2
 8001a66:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	091b      	lsrs	r3, r3, #4
 8001a6e:	f003 0201 	and.w	r2, r3, #1
 8001a72:	69fb      	ldr	r3, [r7, #28]
 8001a74:	fa02 f303 	lsl.w	r3, r2, r3
 8001a78:	69ba      	ldr	r2, [r7, #24]
 8001a7a:	4313      	orrs	r3, r2
 8001a7c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	69ba      	ldr	r2, [r7, #24]
 8001a82:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	f003 0303 	and.w	r3, r3, #3
 8001a8c:	2b03      	cmp	r3, #3
 8001a8e:	d017      	beq.n	8001ac0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	68db      	ldr	r3, [r3, #12]
 8001a94:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001a96:	69fb      	ldr	r3, [r7, #28]
 8001a98:	005b      	lsls	r3, r3, #1
 8001a9a:	2203      	movs	r2, #3
 8001a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa0:	43db      	mvns	r3, r3
 8001aa2:	69ba      	ldr	r2, [r7, #24]
 8001aa4:	4013      	ands	r3, r2
 8001aa6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	689a      	ldr	r2, [r3, #8]
 8001aac:	69fb      	ldr	r3, [r7, #28]
 8001aae:	005b      	lsls	r3, r3, #1
 8001ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab4:	69ba      	ldr	r2, [r7, #24]
 8001ab6:	4313      	orrs	r3, r2
 8001ab8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	69ba      	ldr	r2, [r7, #24]
 8001abe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	f003 0303 	and.w	r3, r3, #3
 8001ac8:	2b02      	cmp	r3, #2
 8001aca:	d123      	bne.n	8001b14 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001acc:	69fb      	ldr	r3, [r7, #28]
 8001ace:	08da      	lsrs	r2, r3, #3
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	3208      	adds	r2, #8
 8001ad4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ad8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001ada:	69fb      	ldr	r3, [r7, #28]
 8001adc:	f003 0307 	and.w	r3, r3, #7
 8001ae0:	009b      	lsls	r3, r3, #2
 8001ae2:	220f      	movs	r2, #15
 8001ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae8:	43db      	mvns	r3, r3
 8001aea:	69ba      	ldr	r2, [r7, #24]
 8001aec:	4013      	ands	r3, r2
 8001aee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	691a      	ldr	r2, [r3, #16]
 8001af4:	69fb      	ldr	r3, [r7, #28]
 8001af6:	f003 0307 	and.w	r3, r3, #7
 8001afa:	009b      	lsls	r3, r3, #2
 8001afc:	fa02 f303 	lsl.w	r3, r2, r3
 8001b00:	69ba      	ldr	r2, [r7, #24]
 8001b02:	4313      	orrs	r3, r2
 8001b04:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001b06:	69fb      	ldr	r3, [r7, #28]
 8001b08:	08da      	lsrs	r2, r3, #3
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	3208      	adds	r2, #8
 8001b0e:	69b9      	ldr	r1, [r7, #24]
 8001b10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b1a:	69fb      	ldr	r3, [r7, #28]
 8001b1c:	005b      	lsls	r3, r3, #1
 8001b1e:	2203      	movs	r2, #3
 8001b20:	fa02 f303 	lsl.w	r3, r2, r3
 8001b24:	43db      	mvns	r3, r3
 8001b26:	69ba      	ldr	r2, [r7, #24]
 8001b28:	4013      	ands	r3, r2
 8001b2a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	f003 0203 	and.w	r2, r3, #3
 8001b34:	69fb      	ldr	r3, [r7, #28]
 8001b36:	005b      	lsls	r3, r3, #1
 8001b38:	fa02 f303 	lsl.w	r3, r2, r3
 8001b3c:	69ba      	ldr	r2, [r7, #24]
 8001b3e:	4313      	orrs	r3, r2
 8001b40:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	69ba      	ldr	r2, [r7, #24]
 8001b46:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	f000 80ae 	beq.w	8001cb2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b56:	2300      	movs	r3, #0
 8001b58:	60fb      	str	r3, [r7, #12]
 8001b5a:	4b5d      	ldr	r3, [pc, #372]	@ (8001cd0 <HAL_GPIO_Init+0x300>)
 8001b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b5e:	4a5c      	ldr	r2, [pc, #368]	@ (8001cd0 <HAL_GPIO_Init+0x300>)
 8001b60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b64:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b66:	4b5a      	ldr	r3, [pc, #360]	@ (8001cd0 <HAL_GPIO_Init+0x300>)
 8001b68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b6e:	60fb      	str	r3, [r7, #12]
 8001b70:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b72:	4a58      	ldr	r2, [pc, #352]	@ (8001cd4 <HAL_GPIO_Init+0x304>)
 8001b74:	69fb      	ldr	r3, [r7, #28]
 8001b76:	089b      	lsrs	r3, r3, #2
 8001b78:	3302      	adds	r3, #2
 8001b7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001b80:	69fb      	ldr	r3, [r7, #28]
 8001b82:	f003 0303 	and.w	r3, r3, #3
 8001b86:	009b      	lsls	r3, r3, #2
 8001b88:	220f      	movs	r2, #15
 8001b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8e:	43db      	mvns	r3, r3
 8001b90:	69ba      	ldr	r2, [r7, #24]
 8001b92:	4013      	ands	r3, r2
 8001b94:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	4a4f      	ldr	r2, [pc, #316]	@ (8001cd8 <HAL_GPIO_Init+0x308>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d025      	beq.n	8001bea <HAL_GPIO_Init+0x21a>
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	4a4e      	ldr	r2, [pc, #312]	@ (8001cdc <HAL_GPIO_Init+0x30c>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d01f      	beq.n	8001be6 <HAL_GPIO_Init+0x216>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	4a4d      	ldr	r2, [pc, #308]	@ (8001ce0 <HAL_GPIO_Init+0x310>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d019      	beq.n	8001be2 <HAL_GPIO_Init+0x212>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	4a4c      	ldr	r2, [pc, #304]	@ (8001ce4 <HAL_GPIO_Init+0x314>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d013      	beq.n	8001bde <HAL_GPIO_Init+0x20e>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	4a4b      	ldr	r2, [pc, #300]	@ (8001ce8 <HAL_GPIO_Init+0x318>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d00d      	beq.n	8001bda <HAL_GPIO_Init+0x20a>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	4a4a      	ldr	r2, [pc, #296]	@ (8001cec <HAL_GPIO_Init+0x31c>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d007      	beq.n	8001bd6 <HAL_GPIO_Init+0x206>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	4a49      	ldr	r2, [pc, #292]	@ (8001cf0 <HAL_GPIO_Init+0x320>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d101      	bne.n	8001bd2 <HAL_GPIO_Init+0x202>
 8001bce:	2306      	movs	r3, #6
 8001bd0:	e00c      	b.n	8001bec <HAL_GPIO_Init+0x21c>
 8001bd2:	2307      	movs	r3, #7
 8001bd4:	e00a      	b.n	8001bec <HAL_GPIO_Init+0x21c>
 8001bd6:	2305      	movs	r3, #5
 8001bd8:	e008      	b.n	8001bec <HAL_GPIO_Init+0x21c>
 8001bda:	2304      	movs	r3, #4
 8001bdc:	e006      	b.n	8001bec <HAL_GPIO_Init+0x21c>
 8001bde:	2303      	movs	r3, #3
 8001be0:	e004      	b.n	8001bec <HAL_GPIO_Init+0x21c>
 8001be2:	2302      	movs	r3, #2
 8001be4:	e002      	b.n	8001bec <HAL_GPIO_Init+0x21c>
 8001be6:	2301      	movs	r3, #1
 8001be8:	e000      	b.n	8001bec <HAL_GPIO_Init+0x21c>
 8001bea:	2300      	movs	r3, #0
 8001bec:	69fa      	ldr	r2, [r7, #28]
 8001bee:	f002 0203 	and.w	r2, r2, #3
 8001bf2:	0092      	lsls	r2, r2, #2
 8001bf4:	4093      	lsls	r3, r2
 8001bf6:	69ba      	ldr	r2, [r7, #24]
 8001bf8:	4313      	orrs	r3, r2
 8001bfa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001bfc:	4935      	ldr	r1, [pc, #212]	@ (8001cd4 <HAL_GPIO_Init+0x304>)
 8001bfe:	69fb      	ldr	r3, [r7, #28]
 8001c00:	089b      	lsrs	r3, r3, #2
 8001c02:	3302      	adds	r3, #2
 8001c04:	69ba      	ldr	r2, [r7, #24]
 8001c06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c0a:	4b3a      	ldr	r3, [pc, #232]	@ (8001cf4 <HAL_GPIO_Init+0x324>)
 8001c0c:	689b      	ldr	r3, [r3, #8]
 8001c0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c10:	693b      	ldr	r3, [r7, #16]
 8001c12:	43db      	mvns	r3, r3
 8001c14:	69ba      	ldr	r2, [r7, #24]
 8001c16:	4013      	ands	r3, r2
 8001c18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d003      	beq.n	8001c2e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001c26:	69ba      	ldr	r2, [r7, #24]
 8001c28:	693b      	ldr	r3, [r7, #16]
 8001c2a:	4313      	orrs	r3, r2
 8001c2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001c2e:	4a31      	ldr	r2, [pc, #196]	@ (8001cf4 <HAL_GPIO_Init+0x324>)
 8001c30:	69bb      	ldr	r3, [r7, #24]
 8001c32:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c34:	4b2f      	ldr	r3, [pc, #188]	@ (8001cf4 <HAL_GPIO_Init+0x324>)
 8001c36:	68db      	ldr	r3, [r3, #12]
 8001c38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c3a:	693b      	ldr	r3, [r7, #16]
 8001c3c:	43db      	mvns	r3, r3
 8001c3e:	69ba      	ldr	r2, [r7, #24]
 8001c40:	4013      	ands	r3, r2
 8001c42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d003      	beq.n	8001c58 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001c50:	69ba      	ldr	r2, [r7, #24]
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	4313      	orrs	r3, r2
 8001c56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001c58:	4a26      	ldr	r2, [pc, #152]	@ (8001cf4 <HAL_GPIO_Init+0x324>)
 8001c5a:	69bb      	ldr	r3, [r7, #24]
 8001c5c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001c5e:	4b25      	ldr	r3, [pc, #148]	@ (8001cf4 <HAL_GPIO_Init+0x324>)
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c64:	693b      	ldr	r3, [r7, #16]
 8001c66:	43db      	mvns	r3, r3
 8001c68:	69ba      	ldr	r2, [r7, #24]
 8001c6a:	4013      	ands	r3, r2
 8001c6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d003      	beq.n	8001c82 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001c7a:	69ba      	ldr	r2, [r7, #24]
 8001c7c:	693b      	ldr	r3, [r7, #16]
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001c82:	4a1c      	ldr	r2, [pc, #112]	@ (8001cf4 <HAL_GPIO_Init+0x324>)
 8001c84:	69bb      	ldr	r3, [r7, #24]
 8001c86:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c88:	4b1a      	ldr	r3, [pc, #104]	@ (8001cf4 <HAL_GPIO_Init+0x324>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c8e:	693b      	ldr	r3, [r7, #16]
 8001c90:	43db      	mvns	r3, r3
 8001c92:	69ba      	ldr	r2, [r7, #24]
 8001c94:	4013      	ands	r3, r2
 8001c96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d003      	beq.n	8001cac <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001ca4:	69ba      	ldr	r2, [r7, #24]
 8001ca6:	693b      	ldr	r3, [r7, #16]
 8001ca8:	4313      	orrs	r3, r2
 8001caa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001cac:	4a11      	ldr	r2, [pc, #68]	@ (8001cf4 <HAL_GPIO_Init+0x324>)
 8001cae:	69bb      	ldr	r3, [r7, #24]
 8001cb0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cb2:	69fb      	ldr	r3, [r7, #28]
 8001cb4:	3301      	adds	r3, #1
 8001cb6:	61fb      	str	r3, [r7, #28]
 8001cb8:	69fb      	ldr	r3, [r7, #28]
 8001cba:	2b0f      	cmp	r3, #15
 8001cbc:	f67f ae96 	bls.w	80019ec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001cc0:	bf00      	nop
 8001cc2:	bf00      	nop
 8001cc4:	3724      	adds	r7, #36	@ 0x24
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr
 8001cce:	bf00      	nop
 8001cd0:	40023800 	.word	0x40023800
 8001cd4:	40013800 	.word	0x40013800
 8001cd8:	40020000 	.word	0x40020000
 8001cdc:	40020400 	.word	0x40020400
 8001ce0:	40020800 	.word	0x40020800
 8001ce4:	40020c00 	.word	0x40020c00
 8001ce8:	40021000 	.word	0x40021000
 8001cec:	40021400 	.word	0x40021400
 8001cf0:	40021800 	.word	0x40021800
 8001cf4:	40013c00 	.word	0x40013c00

08001cf8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b083      	sub	sp, #12
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
 8001d00:	460b      	mov	r3, r1
 8001d02:	807b      	strh	r3, [r7, #2]
 8001d04:	4613      	mov	r3, r2
 8001d06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d08:	787b      	ldrb	r3, [r7, #1]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d003      	beq.n	8001d16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d0e:	887a      	ldrh	r2, [r7, #2]
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001d14:	e003      	b.n	8001d1e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001d16:	887b      	ldrh	r3, [r7, #2]
 8001d18:	041a      	lsls	r2, r3, #16
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	619a      	str	r2, [r3, #24]
}
 8001d1e:	bf00      	nop
 8001d20:	370c      	adds	r7, #12
 8001d22:	46bd      	mov	sp, r7
 8001d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d28:	4770      	bx	lr
	...

08001d2c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b082      	sub	sp, #8
 8001d30:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8001d32:	2300      	movs	r3, #0
 8001d34:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001d36:	2300      	movs	r3, #0
 8001d38:	603b      	str	r3, [r7, #0]
 8001d3a:	4b20      	ldr	r3, [pc, #128]	@ (8001dbc <HAL_PWREx_EnableOverDrive+0x90>)
 8001d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d3e:	4a1f      	ldr	r2, [pc, #124]	@ (8001dbc <HAL_PWREx_EnableOverDrive+0x90>)
 8001d40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d44:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d46:	4b1d      	ldr	r3, [pc, #116]	@ (8001dbc <HAL_PWREx_EnableOverDrive+0x90>)
 8001d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d4e:	603b      	str	r3, [r7, #0]
 8001d50:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001d52:	4b1b      	ldr	r3, [pc, #108]	@ (8001dc0 <HAL_PWREx_EnableOverDrive+0x94>)
 8001d54:	2201      	movs	r2, #1
 8001d56:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001d58:	f7ff fcf8 	bl	800174c <HAL_GetTick>
 8001d5c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001d5e:	e009      	b.n	8001d74 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001d60:	f7ff fcf4 	bl	800174c <HAL_GetTick>
 8001d64:	4602      	mov	r2, r0
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	1ad3      	subs	r3, r2, r3
 8001d6a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001d6e:	d901      	bls.n	8001d74 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8001d70:	2303      	movs	r3, #3
 8001d72:	e01f      	b.n	8001db4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001d74:	4b13      	ldr	r3, [pc, #76]	@ (8001dc4 <HAL_PWREx_EnableOverDrive+0x98>)
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d80:	d1ee      	bne.n	8001d60 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001d82:	4b11      	ldr	r3, [pc, #68]	@ (8001dc8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001d84:	2201      	movs	r2, #1
 8001d86:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001d88:	f7ff fce0 	bl	800174c <HAL_GetTick>
 8001d8c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001d8e:	e009      	b.n	8001da4 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001d90:	f7ff fcdc 	bl	800174c <HAL_GetTick>
 8001d94:	4602      	mov	r2, r0
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	1ad3      	subs	r3, r2, r3
 8001d9a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001d9e:	d901      	bls.n	8001da4 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8001da0:	2303      	movs	r3, #3
 8001da2:	e007      	b.n	8001db4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001da4:	4b07      	ldr	r3, [pc, #28]	@ (8001dc4 <HAL_PWREx_EnableOverDrive+0x98>)
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001db0:	d1ee      	bne.n	8001d90 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8001db2:	2300      	movs	r3, #0
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	3708      	adds	r7, #8
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	40023800 	.word	0x40023800
 8001dc0:	420e0040 	.word	0x420e0040
 8001dc4:	40007000 	.word	0x40007000
 8001dc8:	420e0044 	.word	0x420e0044

08001dcc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b084      	sub	sp, #16
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
 8001dd4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d101      	bne.n	8001de0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ddc:	2301      	movs	r3, #1
 8001dde:	e0cc      	b.n	8001f7a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001de0:	4b68      	ldr	r3, [pc, #416]	@ (8001f84 <HAL_RCC_ClockConfig+0x1b8>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f003 030f 	and.w	r3, r3, #15
 8001de8:	683a      	ldr	r2, [r7, #0]
 8001dea:	429a      	cmp	r2, r3
 8001dec:	d90c      	bls.n	8001e08 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dee:	4b65      	ldr	r3, [pc, #404]	@ (8001f84 <HAL_RCC_ClockConfig+0x1b8>)
 8001df0:	683a      	ldr	r2, [r7, #0]
 8001df2:	b2d2      	uxtb	r2, r2
 8001df4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001df6:	4b63      	ldr	r3, [pc, #396]	@ (8001f84 <HAL_RCC_ClockConfig+0x1b8>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f003 030f 	and.w	r3, r3, #15
 8001dfe:	683a      	ldr	r2, [r7, #0]
 8001e00:	429a      	cmp	r2, r3
 8001e02:	d001      	beq.n	8001e08 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001e04:	2301      	movs	r3, #1
 8001e06:	e0b8      	b.n	8001f7a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f003 0302 	and.w	r3, r3, #2
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d020      	beq.n	8001e56 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f003 0304 	and.w	r3, r3, #4
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d005      	beq.n	8001e2c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e20:	4b59      	ldr	r3, [pc, #356]	@ (8001f88 <HAL_RCC_ClockConfig+0x1bc>)
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	4a58      	ldr	r2, [pc, #352]	@ (8001f88 <HAL_RCC_ClockConfig+0x1bc>)
 8001e26:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001e2a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f003 0308 	and.w	r3, r3, #8
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d005      	beq.n	8001e44 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e38:	4b53      	ldr	r3, [pc, #332]	@ (8001f88 <HAL_RCC_ClockConfig+0x1bc>)
 8001e3a:	689b      	ldr	r3, [r3, #8]
 8001e3c:	4a52      	ldr	r2, [pc, #328]	@ (8001f88 <HAL_RCC_ClockConfig+0x1bc>)
 8001e3e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001e42:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e44:	4b50      	ldr	r3, [pc, #320]	@ (8001f88 <HAL_RCC_ClockConfig+0x1bc>)
 8001e46:	689b      	ldr	r3, [r3, #8]
 8001e48:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	689b      	ldr	r3, [r3, #8]
 8001e50:	494d      	ldr	r1, [pc, #308]	@ (8001f88 <HAL_RCC_ClockConfig+0x1bc>)
 8001e52:	4313      	orrs	r3, r2
 8001e54:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f003 0301 	and.w	r3, r3, #1
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d044      	beq.n	8001eec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	2b01      	cmp	r3, #1
 8001e68:	d107      	bne.n	8001e7a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e6a:	4b47      	ldr	r3, [pc, #284]	@ (8001f88 <HAL_RCC_ClockConfig+0x1bc>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d119      	bne.n	8001eaa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e76:	2301      	movs	r3, #1
 8001e78:	e07f      	b.n	8001f7a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	2b02      	cmp	r3, #2
 8001e80:	d003      	beq.n	8001e8a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e86:	2b03      	cmp	r3, #3
 8001e88:	d107      	bne.n	8001e9a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e8a:	4b3f      	ldr	r3, [pc, #252]	@ (8001f88 <HAL_RCC_ClockConfig+0x1bc>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d109      	bne.n	8001eaa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e96:	2301      	movs	r3, #1
 8001e98:	e06f      	b.n	8001f7a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e9a:	4b3b      	ldr	r3, [pc, #236]	@ (8001f88 <HAL_RCC_ClockConfig+0x1bc>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f003 0302 	and.w	r3, r3, #2
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d101      	bne.n	8001eaa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	e067      	b.n	8001f7a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001eaa:	4b37      	ldr	r3, [pc, #220]	@ (8001f88 <HAL_RCC_ClockConfig+0x1bc>)
 8001eac:	689b      	ldr	r3, [r3, #8]
 8001eae:	f023 0203 	bic.w	r2, r3, #3
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	4934      	ldr	r1, [pc, #208]	@ (8001f88 <HAL_RCC_ClockConfig+0x1bc>)
 8001eb8:	4313      	orrs	r3, r2
 8001eba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ebc:	f7ff fc46 	bl	800174c <HAL_GetTick>
 8001ec0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ec2:	e00a      	b.n	8001eda <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ec4:	f7ff fc42 	bl	800174c <HAL_GetTick>
 8001ec8:	4602      	mov	r2, r0
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	1ad3      	subs	r3, r2, r3
 8001ece:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d901      	bls.n	8001eda <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001ed6:	2303      	movs	r3, #3
 8001ed8:	e04f      	b.n	8001f7a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001eda:	4b2b      	ldr	r3, [pc, #172]	@ (8001f88 <HAL_RCC_ClockConfig+0x1bc>)
 8001edc:	689b      	ldr	r3, [r3, #8]
 8001ede:	f003 020c 	and.w	r2, r3, #12
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	009b      	lsls	r3, r3, #2
 8001ee8:	429a      	cmp	r2, r3
 8001eea:	d1eb      	bne.n	8001ec4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001eec:	4b25      	ldr	r3, [pc, #148]	@ (8001f84 <HAL_RCC_ClockConfig+0x1b8>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f003 030f 	and.w	r3, r3, #15
 8001ef4:	683a      	ldr	r2, [r7, #0]
 8001ef6:	429a      	cmp	r2, r3
 8001ef8:	d20c      	bcs.n	8001f14 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001efa:	4b22      	ldr	r3, [pc, #136]	@ (8001f84 <HAL_RCC_ClockConfig+0x1b8>)
 8001efc:	683a      	ldr	r2, [r7, #0]
 8001efe:	b2d2      	uxtb	r2, r2
 8001f00:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f02:	4b20      	ldr	r3, [pc, #128]	@ (8001f84 <HAL_RCC_ClockConfig+0x1b8>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f003 030f 	and.w	r3, r3, #15
 8001f0a:	683a      	ldr	r2, [r7, #0]
 8001f0c:	429a      	cmp	r2, r3
 8001f0e:	d001      	beq.n	8001f14 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001f10:	2301      	movs	r3, #1
 8001f12:	e032      	b.n	8001f7a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f003 0304 	and.w	r3, r3, #4
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d008      	beq.n	8001f32 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f20:	4b19      	ldr	r3, [pc, #100]	@ (8001f88 <HAL_RCC_ClockConfig+0x1bc>)
 8001f22:	689b      	ldr	r3, [r3, #8]
 8001f24:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	68db      	ldr	r3, [r3, #12]
 8001f2c:	4916      	ldr	r1, [pc, #88]	@ (8001f88 <HAL_RCC_ClockConfig+0x1bc>)
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f003 0308 	and.w	r3, r3, #8
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d009      	beq.n	8001f52 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001f3e:	4b12      	ldr	r3, [pc, #72]	@ (8001f88 <HAL_RCC_ClockConfig+0x1bc>)
 8001f40:	689b      	ldr	r3, [r3, #8]
 8001f42:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	691b      	ldr	r3, [r3, #16]
 8001f4a:	00db      	lsls	r3, r3, #3
 8001f4c:	490e      	ldr	r1, [pc, #56]	@ (8001f88 <HAL_RCC_ClockConfig+0x1bc>)
 8001f4e:	4313      	orrs	r3, r2
 8001f50:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001f52:	f000 f855 	bl	8002000 <HAL_RCC_GetSysClockFreq>
 8001f56:	4602      	mov	r2, r0
 8001f58:	4b0b      	ldr	r3, [pc, #44]	@ (8001f88 <HAL_RCC_ClockConfig+0x1bc>)
 8001f5a:	689b      	ldr	r3, [r3, #8]
 8001f5c:	091b      	lsrs	r3, r3, #4
 8001f5e:	f003 030f 	and.w	r3, r3, #15
 8001f62:	490a      	ldr	r1, [pc, #40]	@ (8001f8c <HAL_RCC_ClockConfig+0x1c0>)
 8001f64:	5ccb      	ldrb	r3, [r1, r3]
 8001f66:	fa22 f303 	lsr.w	r3, r2, r3
 8001f6a:	4a09      	ldr	r2, [pc, #36]	@ (8001f90 <HAL_RCC_ClockConfig+0x1c4>)
 8001f6c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001f6e:	4b09      	ldr	r3, [pc, #36]	@ (8001f94 <HAL_RCC_ClockConfig+0x1c8>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4618      	mov	r0, r3
 8001f74:	f7ff fba6 	bl	80016c4 <HAL_InitTick>

  return HAL_OK;
 8001f78:	2300      	movs	r3, #0
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	3710      	adds	r7, #16
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	40023c00 	.word	0x40023c00
 8001f88:	40023800 	.word	0x40023800
 8001f8c:	080048fc 	.word	0x080048fc
 8001f90:	20000000 	.word	0x20000000
 8001f94:	20000004 	.word	0x20000004

08001f98 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f9c:	4b03      	ldr	r3, [pc, #12]	@ (8001fac <HAL_RCC_GetHCLKFreq+0x14>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr
 8001faa:	bf00      	nop
 8001fac:	20000000 	.word	0x20000000

08001fb0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001fb4:	f7ff fff0 	bl	8001f98 <HAL_RCC_GetHCLKFreq>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	4b05      	ldr	r3, [pc, #20]	@ (8001fd0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001fbc:	689b      	ldr	r3, [r3, #8]
 8001fbe:	0a9b      	lsrs	r3, r3, #10
 8001fc0:	f003 0307 	and.w	r3, r3, #7
 8001fc4:	4903      	ldr	r1, [pc, #12]	@ (8001fd4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001fc6:	5ccb      	ldrb	r3, [r1, r3]
 8001fc8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001fcc:	4618      	mov	r0, r3
 8001fce:	bd80      	pop	{r7, pc}
 8001fd0:	40023800 	.word	0x40023800
 8001fd4:	0800490c 	.word	0x0800490c

08001fd8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001fdc:	f7ff ffdc 	bl	8001f98 <HAL_RCC_GetHCLKFreq>
 8001fe0:	4602      	mov	r2, r0
 8001fe2:	4b05      	ldr	r3, [pc, #20]	@ (8001ff8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001fe4:	689b      	ldr	r3, [r3, #8]
 8001fe6:	0b5b      	lsrs	r3, r3, #13
 8001fe8:	f003 0307 	and.w	r3, r3, #7
 8001fec:	4903      	ldr	r1, [pc, #12]	@ (8001ffc <HAL_RCC_GetPCLK2Freq+0x24>)
 8001fee:	5ccb      	ldrb	r3, [r1, r3]
 8001ff0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	40023800 	.word	0x40023800
 8001ffc:	0800490c 	.word	0x0800490c

08002000 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002000:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002004:	b0ae      	sub	sp, #184	@ 0xb8
 8002006:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002008:	2300      	movs	r3, #0
 800200a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800200e:	2300      	movs	r3, #0
 8002010:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002014:	2300      	movs	r3, #0
 8002016:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800201a:	2300      	movs	r3, #0
 800201c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002020:	2300      	movs	r3, #0
 8002022:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002026:	4bcb      	ldr	r3, [pc, #812]	@ (8002354 <HAL_RCC_GetSysClockFreq+0x354>)
 8002028:	689b      	ldr	r3, [r3, #8]
 800202a:	f003 030c 	and.w	r3, r3, #12
 800202e:	2b0c      	cmp	r3, #12
 8002030:	f200 8206 	bhi.w	8002440 <HAL_RCC_GetSysClockFreq+0x440>
 8002034:	a201      	add	r2, pc, #4	@ (adr r2, 800203c <HAL_RCC_GetSysClockFreq+0x3c>)
 8002036:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800203a:	bf00      	nop
 800203c:	08002071 	.word	0x08002071
 8002040:	08002441 	.word	0x08002441
 8002044:	08002441 	.word	0x08002441
 8002048:	08002441 	.word	0x08002441
 800204c:	08002079 	.word	0x08002079
 8002050:	08002441 	.word	0x08002441
 8002054:	08002441 	.word	0x08002441
 8002058:	08002441 	.word	0x08002441
 800205c:	08002081 	.word	0x08002081
 8002060:	08002441 	.word	0x08002441
 8002064:	08002441 	.word	0x08002441
 8002068:	08002441 	.word	0x08002441
 800206c:	08002271 	.word	0x08002271
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002070:	4bb9      	ldr	r3, [pc, #740]	@ (8002358 <HAL_RCC_GetSysClockFreq+0x358>)
 8002072:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002076:	e1e7      	b.n	8002448 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002078:	4bb8      	ldr	r3, [pc, #736]	@ (800235c <HAL_RCC_GetSysClockFreq+0x35c>)
 800207a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800207e:	e1e3      	b.n	8002448 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002080:	4bb4      	ldr	r3, [pc, #720]	@ (8002354 <HAL_RCC_GetSysClockFreq+0x354>)
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002088:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800208c:	4bb1      	ldr	r3, [pc, #708]	@ (8002354 <HAL_RCC_GetSysClockFreq+0x354>)
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002094:	2b00      	cmp	r3, #0
 8002096:	d071      	beq.n	800217c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002098:	4bae      	ldr	r3, [pc, #696]	@ (8002354 <HAL_RCC_GetSysClockFreq+0x354>)
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	099b      	lsrs	r3, r3, #6
 800209e:	2200      	movs	r2, #0
 80020a0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80020a4:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80020a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80020ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80020b0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80020b4:	2300      	movs	r3, #0
 80020b6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80020ba:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80020be:	4622      	mov	r2, r4
 80020c0:	462b      	mov	r3, r5
 80020c2:	f04f 0000 	mov.w	r0, #0
 80020c6:	f04f 0100 	mov.w	r1, #0
 80020ca:	0159      	lsls	r1, r3, #5
 80020cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80020d0:	0150      	lsls	r0, r2, #5
 80020d2:	4602      	mov	r2, r0
 80020d4:	460b      	mov	r3, r1
 80020d6:	4621      	mov	r1, r4
 80020d8:	1a51      	subs	r1, r2, r1
 80020da:	6439      	str	r1, [r7, #64]	@ 0x40
 80020dc:	4629      	mov	r1, r5
 80020de:	eb63 0301 	sbc.w	r3, r3, r1
 80020e2:	647b      	str	r3, [r7, #68]	@ 0x44
 80020e4:	f04f 0200 	mov.w	r2, #0
 80020e8:	f04f 0300 	mov.w	r3, #0
 80020ec:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80020f0:	4649      	mov	r1, r9
 80020f2:	018b      	lsls	r3, r1, #6
 80020f4:	4641      	mov	r1, r8
 80020f6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80020fa:	4641      	mov	r1, r8
 80020fc:	018a      	lsls	r2, r1, #6
 80020fe:	4641      	mov	r1, r8
 8002100:	1a51      	subs	r1, r2, r1
 8002102:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002104:	4649      	mov	r1, r9
 8002106:	eb63 0301 	sbc.w	r3, r3, r1
 800210a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800210c:	f04f 0200 	mov.w	r2, #0
 8002110:	f04f 0300 	mov.w	r3, #0
 8002114:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002118:	4649      	mov	r1, r9
 800211a:	00cb      	lsls	r3, r1, #3
 800211c:	4641      	mov	r1, r8
 800211e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002122:	4641      	mov	r1, r8
 8002124:	00ca      	lsls	r2, r1, #3
 8002126:	4610      	mov	r0, r2
 8002128:	4619      	mov	r1, r3
 800212a:	4603      	mov	r3, r0
 800212c:	4622      	mov	r2, r4
 800212e:	189b      	adds	r3, r3, r2
 8002130:	633b      	str	r3, [r7, #48]	@ 0x30
 8002132:	462b      	mov	r3, r5
 8002134:	460a      	mov	r2, r1
 8002136:	eb42 0303 	adc.w	r3, r2, r3
 800213a:	637b      	str	r3, [r7, #52]	@ 0x34
 800213c:	f04f 0200 	mov.w	r2, #0
 8002140:	f04f 0300 	mov.w	r3, #0
 8002144:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002148:	4629      	mov	r1, r5
 800214a:	024b      	lsls	r3, r1, #9
 800214c:	4621      	mov	r1, r4
 800214e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002152:	4621      	mov	r1, r4
 8002154:	024a      	lsls	r2, r1, #9
 8002156:	4610      	mov	r0, r2
 8002158:	4619      	mov	r1, r3
 800215a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800215e:	2200      	movs	r2, #0
 8002160:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002164:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002168:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800216c:	f7fe fc8e 	bl	8000a8c <__aeabi_uldivmod>
 8002170:	4602      	mov	r2, r0
 8002172:	460b      	mov	r3, r1
 8002174:	4613      	mov	r3, r2
 8002176:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800217a:	e067      	b.n	800224c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800217c:	4b75      	ldr	r3, [pc, #468]	@ (8002354 <HAL_RCC_GetSysClockFreq+0x354>)
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	099b      	lsrs	r3, r3, #6
 8002182:	2200      	movs	r2, #0
 8002184:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002188:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800218c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002190:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002194:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002196:	2300      	movs	r3, #0
 8002198:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800219a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800219e:	4622      	mov	r2, r4
 80021a0:	462b      	mov	r3, r5
 80021a2:	f04f 0000 	mov.w	r0, #0
 80021a6:	f04f 0100 	mov.w	r1, #0
 80021aa:	0159      	lsls	r1, r3, #5
 80021ac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80021b0:	0150      	lsls	r0, r2, #5
 80021b2:	4602      	mov	r2, r0
 80021b4:	460b      	mov	r3, r1
 80021b6:	4621      	mov	r1, r4
 80021b8:	1a51      	subs	r1, r2, r1
 80021ba:	62b9      	str	r1, [r7, #40]	@ 0x28
 80021bc:	4629      	mov	r1, r5
 80021be:	eb63 0301 	sbc.w	r3, r3, r1
 80021c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80021c4:	f04f 0200 	mov.w	r2, #0
 80021c8:	f04f 0300 	mov.w	r3, #0
 80021cc:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80021d0:	4649      	mov	r1, r9
 80021d2:	018b      	lsls	r3, r1, #6
 80021d4:	4641      	mov	r1, r8
 80021d6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80021da:	4641      	mov	r1, r8
 80021dc:	018a      	lsls	r2, r1, #6
 80021de:	4641      	mov	r1, r8
 80021e0:	ebb2 0a01 	subs.w	sl, r2, r1
 80021e4:	4649      	mov	r1, r9
 80021e6:	eb63 0b01 	sbc.w	fp, r3, r1
 80021ea:	f04f 0200 	mov.w	r2, #0
 80021ee:	f04f 0300 	mov.w	r3, #0
 80021f2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80021f6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80021fa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80021fe:	4692      	mov	sl, r2
 8002200:	469b      	mov	fp, r3
 8002202:	4623      	mov	r3, r4
 8002204:	eb1a 0303 	adds.w	r3, sl, r3
 8002208:	623b      	str	r3, [r7, #32]
 800220a:	462b      	mov	r3, r5
 800220c:	eb4b 0303 	adc.w	r3, fp, r3
 8002210:	627b      	str	r3, [r7, #36]	@ 0x24
 8002212:	f04f 0200 	mov.w	r2, #0
 8002216:	f04f 0300 	mov.w	r3, #0
 800221a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800221e:	4629      	mov	r1, r5
 8002220:	028b      	lsls	r3, r1, #10
 8002222:	4621      	mov	r1, r4
 8002224:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002228:	4621      	mov	r1, r4
 800222a:	028a      	lsls	r2, r1, #10
 800222c:	4610      	mov	r0, r2
 800222e:	4619      	mov	r1, r3
 8002230:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002234:	2200      	movs	r2, #0
 8002236:	673b      	str	r3, [r7, #112]	@ 0x70
 8002238:	677a      	str	r2, [r7, #116]	@ 0x74
 800223a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800223e:	f7fe fc25 	bl	8000a8c <__aeabi_uldivmod>
 8002242:	4602      	mov	r2, r0
 8002244:	460b      	mov	r3, r1
 8002246:	4613      	mov	r3, r2
 8002248:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800224c:	4b41      	ldr	r3, [pc, #260]	@ (8002354 <HAL_RCC_GetSysClockFreq+0x354>)
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	0c1b      	lsrs	r3, r3, #16
 8002252:	f003 0303 	and.w	r3, r3, #3
 8002256:	3301      	adds	r3, #1
 8002258:	005b      	lsls	r3, r3, #1
 800225a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800225e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002262:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002266:	fbb2 f3f3 	udiv	r3, r2, r3
 800226a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800226e:	e0eb      	b.n	8002448 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002270:	4b38      	ldr	r3, [pc, #224]	@ (8002354 <HAL_RCC_GetSysClockFreq+0x354>)
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002278:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800227c:	4b35      	ldr	r3, [pc, #212]	@ (8002354 <HAL_RCC_GetSysClockFreq+0x354>)
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002284:	2b00      	cmp	r3, #0
 8002286:	d06b      	beq.n	8002360 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002288:	4b32      	ldr	r3, [pc, #200]	@ (8002354 <HAL_RCC_GetSysClockFreq+0x354>)
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	099b      	lsrs	r3, r3, #6
 800228e:	2200      	movs	r2, #0
 8002290:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002292:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002294:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002296:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800229a:	663b      	str	r3, [r7, #96]	@ 0x60
 800229c:	2300      	movs	r3, #0
 800229e:	667b      	str	r3, [r7, #100]	@ 0x64
 80022a0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80022a4:	4622      	mov	r2, r4
 80022a6:	462b      	mov	r3, r5
 80022a8:	f04f 0000 	mov.w	r0, #0
 80022ac:	f04f 0100 	mov.w	r1, #0
 80022b0:	0159      	lsls	r1, r3, #5
 80022b2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80022b6:	0150      	lsls	r0, r2, #5
 80022b8:	4602      	mov	r2, r0
 80022ba:	460b      	mov	r3, r1
 80022bc:	4621      	mov	r1, r4
 80022be:	1a51      	subs	r1, r2, r1
 80022c0:	61b9      	str	r1, [r7, #24]
 80022c2:	4629      	mov	r1, r5
 80022c4:	eb63 0301 	sbc.w	r3, r3, r1
 80022c8:	61fb      	str	r3, [r7, #28]
 80022ca:	f04f 0200 	mov.w	r2, #0
 80022ce:	f04f 0300 	mov.w	r3, #0
 80022d2:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80022d6:	4659      	mov	r1, fp
 80022d8:	018b      	lsls	r3, r1, #6
 80022da:	4651      	mov	r1, sl
 80022dc:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80022e0:	4651      	mov	r1, sl
 80022e2:	018a      	lsls	r2, r1, #6
 80022e4:	4651      	mov	r1, sl
 80022e6:	ebb2 0801 	subs.w	r8, r2, r1
 80022ea:	4659      	mov	r1, fp
 80022ec:	eb63 0901 	sbc.w	r9, r3, r1
 80022f0:	f04f 0200 	mov.w	r2, #0
 80022f4:	f04f 0300 	mov.w	r3, #0
 80022f8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80022fc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002300:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002304:	4690      	mov	r8, r2
 8002306:	4699      	mov	r9, r3
 8002308:	4623      	mov	r3, r4
 800230a:	eb18 0303 	adds.w	r3, r8, r3
 800230e:	613b      	str	r3, [r7, #16]
 8002310:	462b      	mov	r3, r5
 8002312:	eb49 0303 	adc.w	r3, r9, r3
 8002316:	617b      	str	r3, [r7, #20]
 8002318:	f04f 0200 	mov.w	r2, #0
 800231c:	f04f 0300 	mov.w	r3, #0
 8002320:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002324:	4629      	mov	r1, r5
 8002326:	024b      	lsls	r3, r1, #9
 8002328:	4621      	mov	r1, r4
 800232a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800232e:	4621      	mov	r1, r4
 8002330:	024a      	lsls	r2, r1, #9
 8002332:	4610      	mov	r0, r2
 8002334:	4619      	mov	r1, r3
 8002336:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800233a:	2200      	movs	r2, #0
 800233c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800233e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002340:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002344:	f7fe fba2 	bl	8000a8c <__aeabi_uldivmod>
 8002348:	4602      	mov	r2, r0
 800234a:	460b      	mov	r3, r1
 800234c:	4613      	mov	r3, r2
 800234e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002352:	e065      	b.n	8002420 <HAL_RCC_GetSysClockFreq+0x420>
 8002354:	40023800 	.word	0x40023800
 8002358:	00f42400 	.word	0x00f42400
 800235c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002360:	4b3d      	ldr	r3, [pc, #244]	@ (8002458 <HAL_RCC_GetSysClockFreq+0x458>)
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	099b      	lsrs	r3, r3, #6
 8002366:	2200      	movs	r2, #0
 8002368:	4618      	mov	r0, r3
 800236a:	4611      	mov	r1, r2
 800236c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002370:	653b      	str	r3, [r7, #80]	@ 0x50
 8002372:	2300      	movs	r3, #0
 8002374:	657b      	str	r3, [r7, #84]	@ 0x54
 8002376:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800237a:	4642      	mov	r2, r8
 800237c:	464b      	mov	r3, r9
 800237e:	f04f 0000 	mov.w	r0, #0
 8002382:	f04f 0100 	mov.w	r1, #0
 8002386:	0159      	lsls	r1, r3, #5
 8002388:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800238c:	0150      	lsls	r0, r2, #5
 800238e:	4602      	mov	r2, r0
 8002390:	460b      	mov	r3, r1
 8002392:	4641      	mov	r1, r8
 8002394:	1a51      	subs	r1, r2, r1
 8002396:	60b9      	str	r1, [r7, #8]
 8002398:	4649      	mov	r1, r9
 800239a:	eb63 0301 	sbc.w	r3, r3, r1
 800239e:	60fb      	str	r3, [r7, #12]
 80023a0:	f04f 0200 	mov.w	r2, #0
 80023a4:	f04f 0300 	mov.w	r3, #0
 80023a8:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80023ac:	4659      	mov	r1, fp
 80023ae:	018b      	lsls	r3, r1, #6
 80023b0:	4651      	mov	r1, sl
 80023b2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80023b6:	4651      	mov	r1, sl
 80023b8:	018a      	lsls	r2, r1, #6
 80023ba:	4651      	mov	r1, sl
 80023bc:	1a54      	subs	r4, r2, r1
 80023be:	4659      	mov	r1, fp
 80023c0:	eb63 0501 	sbc.w	r5, r3, r1
 80023c4:	f04f 0200 	mov.w	r2, #0
 80023c8:	f04f 0300 	mov.w	r3, #0
 80023cc:	00eb      	lsls	r3, r5, #3
 80023ce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80023d2:	00e2      	lsls	r2, r4, #3
 80023d4:	4614      	mov	r4, r2
 80023d6:	461d      	mov	r5, r3
 80023d8:	4643      	mov	r3, r8
 80023da:	18e3      	adds	r3, r4, r3
 80023dc:	603b      	str	r3, [r7, #0]
 80023de:	464b      	mov	r3, r9
 80023e0:	eb45 0303 	adc.w	r3, r5, r3
 80023e4:	607b      	str	r3, [r7, #4]
 80023e6:	f04f 0200 	mov.w	r2, #0
 80023ea:	f04f 0300 	mov.w	r3, #0
 80023ee:	e9d7 4500 	ldrd	r4, r5, [r7]
 80023f2:	4629      	mov	r1, r5
 80023f4:	028b      	lsls	r3, r1, #10
 80023f6:	4621      	mov	r1, r4
 80023f8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80023fc:	4621      	mov	r1, r4
 80023fe:	028a      	lsls	r2, r1, #10
 8002400:	4610      	mov	r0, r2
 8002402:	4619      	mov	r1, r3
 8002404:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002408:	2200      	movs	r2, #0
 800240a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800240c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800240e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002412:	f7fe fb3b 	bl	8000a8c <__aeabi_uldivmod>
 8002416:	4602      	mov	r2, r0
 8002418:	460b      	mov	r3, r1
 800241a:	4613      	mov	r3, r2
 800241c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002420:	4b0d      	ldr	r3, [pc, #52]	@ (8002458 <HAL_RCC_GetSysClockFreq+0x458>)
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	0f1b      	lsrs	r3, r3, #28
 8002426:	f003 0307 	and.w	r3, r3, #7
 800242a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800242e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002432:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002436:	fbb2 f3f3 	udiv	r3, r2, r3
 800243a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800243e:	e003      	b.n	8002448 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002440:	4b06      	ldr	r3, [pc, #24]	@ (800245c <HAL_RCC_GetSysClockFreq+0x45c>)
 8002442:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002446:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002448:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 800244c:	4618      	mov	r0, r3
 800244e:	37b8      	adds	r7, #184	@ 0xb8
 8002450:	46bd      	mov	sp, r7
 8002452:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002456:	bf00      	nop
 8002458:	40023800 	.word	0x40023800
 800245c:	00f42400 	.word	0x00f42400

08002460 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b086      	sub	sp, #24
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d101      	bne.n	8002472 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800246e:	2301      	movs	r3, #1
 8002470:	e28d      	b.n	800298e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f003 0301 	and.w	r3, r3, #1
 800247a:	2b00      	cmp	r3, #0
 800247c:	f000 8083 	beq.w	8002586 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002480:	4b94      	ldr	r3, [pc, #592]	@ (80026d4 <HAL_RCC_OscConfig+0x274>)
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	f003 030c 	and.w	r3, r3, #12
 8002488:	2b04      	cmp	r3, #4
 800248a:	d019      	beq.n	80024c0 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800248c:	4b91      	ldr	r3, [pc, #580]	@ (80026d4 <HAL_RCC_OscConfig+0x274>)
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	f003 030c 	and.w	r3, r3, #12
        || \
 8002494:	2b08      	cmp	r3, #8
 8002496:	d106      	bne.n	80024a6 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002498:	4b8e      	ldr	r3, [pc, #568]	@ (80026d4 <HAL_RCC_OscConfig+0x274>)
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80024a0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80024a4:	d00c      	beq.n	80024c0 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024a6:	4b8b      	ldr	r3, [pc, #556]	@ (80026d4 <HAL_RCC_OscConfig+0x274>)
 80024a8:	689b      	ldr	r3, [r3, #8]
 80024aa:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80024ae:	2b0c      	cmp	r3, #12
 80024b0:	d112      	bne.n	80024d8 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024b2:	4b88      	ldr	r3, [pc, #544]	@ (80026d4 <HAL_RCC_OscConfig+0x274>)
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80024ba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80024be:	d10b      	bne.n	80024d8 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024c0:	4b84      	ldr	r3, [pc, #528]	@ (80026d4 <HAL_RCC_OscConfig+0x274>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d05b      	beq.n	8002584 <HAL_RCC_OscConfig+0x124>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d157      	bne.n	8002584 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80024d4:	2301      	movs	r3, #1
 80024d6:	e25a      	b.n	800298e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80024e0:	d106      	bne.n	80024f0 <HAL_RCC_OscConfig+0x90>
 80024e2:	4b7c      	ldr	r3, [pc, #496]	@ (80026d4 <HAL_RCC_OscConfig+0x274>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4a7b      	ldr	r2, [pc, #492]	@ (80026d4 <HAL_RCC_OscConfig+0x274>)
 80024e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024ec:	6013      	str	r3, [r2, #0]
 80024ee:	e01d      	b.n	800252c <HAL_RCC_OscConfig+0xcc>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80024f8:	d10c      	bne.n	8002514 <HAL_RCC_OscConfig+0xb4>
 80024fa:	4b76      	ldr	r3, [pc, #472]	@ (80026d4 <HAL_RCC_OscConfig+0x274>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4a75      	ldr	r2, [pc, #468]	@ (80026d4 <HAL_RCC_OscConfig+0x274>)
 8002500:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002504:	6013      	str	r3, [r2, #0]
 8002506:	4b73      	ldr	r3, [pc, #460]	@ (80026d4 <HAL_RCC_OscConfig+0x274>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4a72      	ldr	r2, [pc, #456]	@ (80026d4 <HAL_RCC_OscConfig+0x274>)
 800250c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002510:	6013      	str	r3, [r2, #0]
 8002512:	e00b      	b.n	800252c <HAL_RCC_OscConfig+0xcc>
 8002514:	4b6f      	ldr	r3, [pc, #444]	@ (80026d4 <HAL_RCC_OscConfig+0x274>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a6e      	ldr	r2, [pc, #440]	@ (80026d4 <HAL_RCC_OscConfig+0x274>)
 800251a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800251e:	6013      	str	r3, [r2, #0]
 8002520:	4b6c      	ldr	r3, [pc, #432]	@ (80026d4 <HAL_RCC_OscConfig+0x274>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a6b      	ldr	r2, [pc, #428]	@ (80026d4 <HAL_RCC_OscConfig+0x274>)
 8002526:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800252a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d013      	beq.n	800255c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002534:	f7ff f90a 	bl	800174c <HAL_GetTick>
 8002538:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800253a:	e008      	b.n	800254e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800253c:	f7ff f906 	bl	800174c <HAL_GetTick>
 8002540:	4602      	mov	r2, r0
 8002542:	693b      	ldr	r3, [r7, #16]
 8002544:	1ad3      	subs	r3, r2, r3
 8002546:	2b64      	cmp	r3, #100	@ 0x64
 8002548:	d901      	bls.n	800254e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800254a:	2303      	movs	r3, #3
 800254c:	e21f      	b.n	800298e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800254e:	4b61      	ldr	r3, [pc, #388]	@ (80026d4 <HAL_RCC_OscConfig+0x274>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002556:	2b00      	cmp	r3, #0
 8002558:	d0f0      	beq.n	800253c <HAL_RCC_OscConfig+0xdc>
 800255a:	e014      	b.n	8002586 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800255c:	f7ff f8f6 	bl	800174c <HAL_GetTick>
 8002560:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002562:	e008      	b.n	8002576 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002564:	f7ff f8f2 	bl	800174c <HAL_GetTick>
 8002568:	4602      	mov	r2, r0
 800256a:	693b      	ldr	r3, [r7, #16]
 800256c:	1ad3      	subs	r3, r2, r3
 800256e:	2b64      	cmp	r3, #100	@ 0x64
 8002570:	d901      	bls.n	8002576 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002572:	2303      	movs	r3, #3
 8002574:	e20b      	b.n	800298e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002576:	4b57      	ldr	r3, [pc, #348]	@ (80026d4 <HAL_RCC_OscConfig+0x274>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800257e:	2b00      	cmp	r3, #0
 8002580:	d1f0      	bne.n	8002564 <HAL_RCC_OscConfig+0x104>
 8002582:	e000      	b.n	8002586 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002584:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f003 0302 	and.w	r3, r3, #2
 800258e:	2b00      	cmp	r3, #0
 8002590:	d06f      	beq.n	8002672 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002592:	4b50      	ldr	r3, [pc, #320]	@ (80026d4 <HAL_RCC_OscConfig+0x274>)
 8002594:	689b      	ldr	r3, [r3, #8]
 8002596:	f003 030c 	and.w	r3, r3, #12
 800259a:	2b00      	cmp	r3, #0
 800259c:	d017      	beq.n	80025ce <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800259e:	4b4d      	ldr	r3, [pc, #308]	@ (80026d4 <HAL_RCC_OscConfig+0x274>)
 80025a0:	689b      	ldr	r3, [r3, #8]
 80025a2:	f003 030c 	and.w	r3, r3, #12
        || \
 80025a6:	2b08      	cmp	r3, #8
 80025a8:	d105      	bne.n	80025b6 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80025aa:	4b4a      	ldr	r3, [pc, #296]	@ (80026d4 <HAL_RCC_OscConfig+0x274>)
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d00b      	beq.n	80025ce <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025b6:	4b47      	ldr	r3, [pc, #284]	@ (80026d4 <HAL_RCC_OscConfig+0x274>)
 80025b8:	689b      	ldr	r3, [r3, #8]
 80025ba:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80025be:	2b0c      	cmp	r3, #12
 80025c0:	d11c      	bne.n	80025fc <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025c2:	4b44      	ldr	r3, [pc, #272]	@ (80026d4 <HAL_RCC_OscConfig+0x274>)
 80025c4:	685b      	ldr	r3, [r3, #4]
 80025c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d116      	bne.n	80025fc <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025ce:	4b41      	ldr	r3, [pc, #260]	@ (80026d4 <HAL_RCC_OscConfig+0x274>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f003 0302 	and.w	r3, r3, #2
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d005      	beq.n	80025e6 <HAL_RCC_OscConfig+0x186>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	68db      	ldr	r3, [r3, #12]
 80025de:	2b01      	cmp	r3, #1
 80025e0:	d001      	beq.n	80025e6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80025e2:	2301      	movs	r3, #1
 80025e4:	e1d3      	b.n	800298e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025e6:	4b3b      	ldr	r3, [pc, #236]	@ (80026d4 <HAL_RCC_OscConfig+0x274>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	691b      	ldr	r3, [r3, #16]
 80025f2:	00db      	lsls	r3, r3, #3
 80025f4:	4937      	ldr	r1, [pc, #220]	@ (80026d4 <HAL_RCC_OscConfig+0x274>)
 80025f6:	4313      	orrs	r3, r2
 80025f8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025fa:	e03a      	b.n	8002672 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	68db      	ldr	r3, [r3, #12]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d020      	beq.n	8002646 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002604:	4b34      	ldr	r3, [pc, #208]	@ (80026d8 <HAL_RCC_OscConfig+0x278>)
 8002606:	2201      	movs	r2, #1
 8002608:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800260a:	f7ff f89f 	bl	800174c <HAL_GetTick>
 800260e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002610:	e008      	b.n	8002624 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002612:	f7ff f89b 	bl	800174c <HAL_GetTick>
 8002616:	4602      	mov	r2, r0
 8002618:	693b      	ldr	r3, [r7, #16]
 800261a:	1ad3      	subs	r3, r2, r3
 800261c:	2b02      	cmp	r3, #2
 800261e:	d901      	bls.n	8002624 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002620:	2303      	movs	r3, #3
 8002622:	e1b4      	b.n	800298e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002624:	4b2b      	ldr	r3, [pc, #172]	@ (80026d4 <HAL_RCC_OscConfig+0x274>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f003 0302 	and.w	r3, r3, #2
 800262c:	2b00      	cmp	r3, #0
 800262e:	d0f0      	beq.n	8002612 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002630:	4b28      	ldr	r3, [pc, #160]	@ (80026d4 <HAL_RCC_OscConfig+0x274>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	691b      	ldr	r3, [r3, #16]
 800263c:	00db      	lsls	r3, r3, #3
 800263e:	4925      	ldr	r1, [pc, #148]	@ (80026d4 <HAL_RCC_OscConfig+0x274>)
 8002640:	4313      	orrs	r3, r2
 8002642:	600b      	str	r3, [r1, #0]
 8002644:	e015      	b.n	8002672 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002646:	4b24      	ldr	r3, [pc, #144]	@ (80026d8 <HAL_RCC_OscConfig+0x278>)
 8002648:	2200      	movs	r2, #0
 800264a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800264c:	f7ff f87e 	bl	800174c <HAL_GetTick>
 8002650:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002652:	e008      	b.n	8002666 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002654:	f7ff f87a 	bl	800174c <HAL_GetTick>
 8002658:	4602      	mov	r2, r0
 800265a:	693b      	ldr	r3, [r7, #16]
 800265c:	1ad3      	subs	r3, r2, r3
 800265e:	2b02      	cmp	r3, #2
 8002660:	d901      	bls.n	8002666 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002662:	2303      	movs	r3, #3
 8002664:	e193      	b.n	800298e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002666:	4b1b      	ldr	r3, [pc, #108]	@ (80026d4 <HAL_RCC_OscConfig+0x274>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f003 0302 	and.w	r3, r3, #2
 800266e:	2b00      	cmp	r3, #0
 8002670:	d1f0      	bne.n	8002654 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f003 0308 	and.w	r3, r3, #8
 800267a:	2b00      	cmp	r3, #0
 800267c:	d036      	beq.n	80026ec <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	695b      	ldr	r3, [r3, #20]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d016      	beq.n	80026b4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002686:	4b15      	ldr	r3, [pc, #84]	@ (80026dc <HAL_RCC_OscConfig+0x27c>)
 8002688:	2201      	movs	r2, #1
 800268a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800268c:	f7ff f85e 	bl	800174c <HAL_GetTick>
 8002690:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002692:	e008      	b.n	80026a6 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002694:	f7ff f85a 	bl	800174c <HAL_GetTick>
 8002698:	4602      	mov	r2, r0
 800269a:	693b      	ldr	r3, [r7, #16]
 800269c:	1ad3      	subs	r3, r2, r3
 800269e:	2b02      	cmp	r3, #2
 80026a0:	d901      	bls.n	80026a6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80026a2:	2303      	movs	r3, #3
 80026a4:	e173      	b.n	800298e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026a6:	4b0b      	ldr	r3, [pc, #44]	@ (80026d4 <HAL_RCC_OscConfig+0x274>)
 80026a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026aa:	f003 0302 	and.w	r3, r3, #2
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d0f0      	beq.n	8002694 <HAL_RCC_OscConfig+0x234>
 80026b2:	e01b      	b.n	80026ec <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026b4:	4b09      	ldr	r3, [pc, #36]	@ (80026dc <HAL_RCC_OscConfig+0x27c>)
 80026b6:	2200      	movs	r2, #0
 80026b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026ba:	f7ff f847 	bl	800174c <HAL_GetTick>
 80026be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026c0:	e00e      	b.n	80026e0 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026c2:	f7ff f843 	bl	800174c <HAL_GetTick>
 80026c6:	4602      	mov	r2, r0
 80026c8:	693b      	ldr	r3, [r7, #16]
 80026ca:	1ad3      	subs	r3, r2, r3
 80026cc:	2b02      	cmp	r3, #2
 80026ce:	d907      	bls.n	80026e0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80026d0:	2303      	movs	r3, #3
 80026d2:	e15c      	b.n	800298e <HAL_RCC_OscConfig+0x52e>
 80026d4:	40023800 	.word	0x40023800
 80026d8:	42470000 	.word	0x42470000
 80026dc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026e0:	4b8a      	ldr	r3, [pc, #552]	@ (800290c <HAL_RCC_OscConfig+0x4ac>)
 80026e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026e4:	f003 0302 	and.w	r3, r3, #2
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d1ea      	bne.n	80026c2 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f003 0304 	and.w	r3, r3, #4
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	f000 8097 	beq.w	8002828 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026fa:	2300      	movs	r3, #0
 80026fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026fe:	4b83      	ldr	r3, [pc, #524]	@ (800290c <HAL_RCC_OscConfig+0x4ac>)
 8002700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002702:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002706:	2b00      	cmp	r3, #0
 8002708:	d10f      	bne.n	800272a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800270a:	2300      	movs	r3, #0
 800270c:	60bb      	str	r3, [r7, #8]
 800270e:	4b7f      	ldr	r3, [pc, #508]	@ (800290c <HAL_RCC_OscConfig+0x4ac>)
 8002710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002712:	4a7e      	ldr	r2, [pc, #504]	@ (800290c <HAL_RCC_OscConfig+0x4ac>)
 8002714:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002718:	6413      	str	r3, [r2, #64]	@ 0x40
 800271a:	4b7c      	ldr	r3, [pc, #496]	@ (800290c <HAL_RCC_OscConfig+0x4ac>)
 800271c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800271e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002722:	60bb      	str	r3, [r7, #8]
 8002724:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002726:	2301      	movs	r3, #1
 8002728:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800272a:	4b79      	ldr	r3, [pc, #484]	@ (8002910 <HAL_RCC_OscConfig+0x4b0>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002732:	2b00      	cmp	r3, #0
 8002734:	d118      	bne.n	8002768 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002736:	4b76      	ldr	r3, [pc, #472]	@ (8002910 <HAL_RCC_OscConfig+0x4b0>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	4a75      	ldr	r2, [pc, #468]	@ (8002910 <HAL_RCC_OscConfig+0x4b0>)
 800273c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002740:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002742:	f7ff f803 	bl	800174c <HAL_GetTick>
 8002746:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002748:	e008      	b.n	800275c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800274a:	f7fe ffff 	bl	800174c <HAL_GetTick>
 800274e:	4602      	mov	r2, r0
 8002750:	693b      	ldr	r3, [r7, #16]
 8002752:	1ad3      	subs	r3, r2, r3
 8002754:	2b02      	cmp	r3, #2
 8002756:	d901      	bls.n	800275c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002758:	2303      	movs	r3, #3
 800275a:	e118      	b.n	800298e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800275c:	4b6c      	ldr	r3, [pc, #432]	@ (8002910 <HAL_RCC_OscConfig+0x4b0>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002764:	2b00      	cmp	r3, #0
 8002766:	d0f0      	beq.n	800274a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	689b      	ldr	r3, [r3, #8]
 800276c:	2b01      	cmp	r3, #1
 800276e:	d106      	bne.n	800277e <HAL_RCC_OscConfig+0x31e>
 8002770:	4b66      	ldr	r3, [pc, #408]	@ (800290c <HAL_RCC_OscConfig+0x4ac>)
 8002772:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002774:	4a65      	ldr	r2, [pc, #404]	@ (800290c <HAL_RCC_OscConfig+0x4ac>)
 8002776:	f043 0301 	orr.w	r3, r3, #1
 800277a:	6713      	str	r3, [r2, #112]	@ 0x70
 800277c:	e01c      	b.n	80027b8 <HAL_RCC_OscConfig+0x358>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	689b      	ldr	r3, [r3, #8]
 8002782:	2b05      	cmp	r3, #5
 8002784:	d10c      	bne.n	80027a0 <HAL_RCC_OscConfig+0x340>
 8002786:	4b61      	ldr	r3, [pc, #388]	@ (800290c <HAL_RCC_OscConfig+0x4ac>)
 8002788:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800278a:	4a60      	ldr	r2, [pc, #384]	@ (800290c <HAL_RCC_OscConfig+0x4ac>)
 800278c:	f043 0304 	orr.w	r3, r3, #4
 8002790:	6713      	str	r3, [r2, #112]	@ 0x70
 8002792:	4b5e      	ldr	r3, [pc, #376]	@ (800290c <HAL_RCC_OscConfig+0x4ac>)
 8002794:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002796:	4a5d      	ldr	r2, [pc, #372]	@ (800290c <HAL_RCC_OscConfig+0x4ac>)
 8002798:	f043 0301 	orr.w	r3, r3, #1
 800279c:	6713      	str	r3, [r2, #112]	@ 0x70
 800279e:	e00b      	b.n	80027b8 <HAL_RCC_OscConfig+0x358>
 80027a0:	4b5a      	ldr	r3, [pc, #360]	@ (800290c <HAL_RCC_OscConfig+0x4ac>)
 80027a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027a4:	4a59      	ldr	r2, [pc, #356]	@ (800290c <HAL_RCC_OscConfig+0x4ac>)
 80027a6:	f023 0301 	bic.w	r3, r3, #1
 80027aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80027ac:	4b57      	ldr	r3, [pc, #348]	@ (800290c <HAL_RCC_OscConfig+0x4ac>)
 80027ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027b0:	4a56      	ldr	r2, [pc, #344]	@ (800290c <HAL_RCC_OscConfig+0x4ac>)
 80027b2:	f023 0304 	bic.w	r3, r3, #4
 80027b6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d015      	beq.n	80027ec <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027c0:	f7fe ffc4 	bl	800174c <HAL_GetTick>
 80027c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027c6:	e00a      	b.n	80027de <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027c8:	f7fe ffc0 	bl	800174c <HAL_GetTick>
 80027cc:	4602      	mov	r2, r0
 80027ce:	693b      	ldr	r3, [r7, #16]
 80027d0:	1ad3      	subs	r3, r2, r3
 80027d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d901      	bls.n	80027de <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80027da:	2303      	movs	r3, #3
 80027dc:	e0d7      	b.n	800298e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027de:	4b4b      	ldr	r3, [pc, #300]	@ (800290c <HAL_RCC_OscConfig+0x4ac>)
 80027e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027e2:	f003 0302 	and.w	r3, r3, #2
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d0ee      	beq.n	80027c8 <HAL_RCC_OscConfig+0x368>
 80027ea:	e014      	b.n	8002816 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027ec:	f7fe ffae 	bl	800174c <HAL_GetTick>
 80027f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027f2:	e00a      	b.n	800280a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027f4:	f7fe ffaa 	bl	800174c <HAL_GetTick>
 80027f8:	4602      	mov	r2, r0
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	1ad3      	subs	r3, r2, r3
 80027fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002802:	4293      	cmp	r3, r2
 8002804:	d901      	bls.n	800280a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002806:	2303      	movs	r3, #3
 8002808:	e0c1      	b.n	800298e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800280a:	4b40      	ldr	r3, [pc, #256]	@ (800290c <HAL_RCC_OscConfig+0x4ac>)
 800280c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800280e:	f003 0302 	and.w	r3, r3, #2
 8002812:	2b00      	cmp	r3, #0
 8002814:	d1ee      	bne.n	80027f4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002816:	7dfb      	ldrb	r3, [r7, #23]
 8002818:	2b01      	cmp	r3, #1
 800281a:	d105      	bne.n	8002828 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800281c:	4b3b      	ldr	r3, [pc, #236]	@ (800290c <HAL_RCC_OscConfig+0x4ac>)
 800281e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002820:	4a3a      	ldr	r2, [pc, #232]	@ (800290c <HAL_RCC_OscConfig+0x4ac>)
 8002822:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002826:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	699b      	ldr	r3, [r3, #24]
 800282c:	2b00      	cmp	r3, #0
 800282e:	f000 80ad 	beq.w	800298c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002832:	4b36      	ldr	r3, [pc, #216]	@ (800290c <HAL_RCC_OscConfig+0x4ac>)
 8002834:	689b      	ldr	r3, [r3, #8]
 8002836:	f003 030c 	and.w	r3, r3, #12
 800283a:	2b08      	cmp	r3, #8
 800283c:	d060      	beq.n	8002900 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	699b      	ldr	r3, [r3, #24]
 8002842:	2b02      	cmp	r3, #2
 8002844:	d145      	bne.n	80028d2 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002846:	4b33      	ldr	r3, [pc, #204]	@ (8002914 <HAL_RCC_OscConfig+0x4b4>)
 8002848:	2200      	movs	r2, #0
 800284a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800284c:	f7fe ff7e 	bl	800174c <HAL_GetTick>
 8002850:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002852:	e008      	b.n	8002866 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002854:	f7fe ff7a 	bl	800174c <HAL_GetTick>
 8002858:	4602      	mov	r2, r0
 800285a:	693b      	ldr	r3, [r7, #16]
 800285c:	1ad3      	subs	r3, r2, r3
 800285e:	2b02      	cmp	r3, #2
 8002860:	d901      	bls.n	8002866 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002862:	2303      	movs	r3, #3
 8002864:	e093      	b.n	800298e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002866:	4b29      	ldr	r3, [pc, #164]	@ (800290c <HAL_RCC_OscConfig+0x4ac>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800286e:	2b00      	cmp	r3, #0
 8002870:	d1f0      	bne.n	8002854 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	69da      	ldr	r2, [r3, #28]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6a1b      	ldr	r3, [r3, #32]
 800287a:	431a      	orrs	r2, r3
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002880:	019b      	lsls	r3, r3, #6
 8002882:	431a      	orrs	r2, r3
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002888:	085b      	lsrs	r3, r3, #1
 800288a:	3b01      	subs	r3, #1
 800288c:	041b      	lsls	r3, r3, #16
 800288e:	431a      	orrs	r2, r3
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002894:	061b      	lsls	r3, r3, #24
 8002896:	431a      	orrs	r2, r3
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800289c:	071b      	lsls	r3, r3, #28
 800289e:	491b      	ldr	r1, [pc, #108]	@ (800290c <HAL_RCC_OscConfig+0x4ac>)
 80028a0:	4313      	orrs	r3, r2
 80028a2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028a4:	4b1b      	ldr	r3, [pc, #108]	@ (8002914 <HAL_RCC_OscConfig+0x4b4>)
 80028a6:	2201      	movs	r2, #1
 80028a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028aa:	f7fe ff4f 	bl	800174c <HAL_GetTick>
 80028ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028b0:	e008      	b.n	80028c4 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028b2:	f7fe ff4b 	bl	800174c <HAL_GetTick>
 80028b6:	4602      	mov	r2, r0
 80028b8:	693b      	ldr	r3, [r7, #16]
 80028ba:	1ad3      	subs	r3, r2, r3
 80028bc:	2b02      	cmp	r3, #2
 80028be:	d901      	bls.n	80028c4 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80028c0:	2303      	movs	r3, #3
 80028c2:	e064      	b.n	800298e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028c4:	4b11      	ldr	r3, [pc, #68]	@ (800290c <HAL_RCC_OscConfig+0x4ac>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d0f0      	beq.n	80028b2 <HAL_RCC_OscConfig+0x452>
 80028d0:	e05c      	b.n	800298c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028d2:	4b10      	ldr	r3, [pc, #64]	@ (8002914 <HAL_RCC_OscConfig+0x4b4>)
 80028d4:	2200      	movs	r2, #0
 80028d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028d8:	f7fe ff38 	bl	800174c <HAL_GetTick>
 80028dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028de:	e008      	b.n	80028f2 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028e0:	f7fe ff34 	bl	800174c <HAL_GetTick>
 80028e4:	4602      	mov	r2, r0
 80028e6:	693b      	ldr	r3, [r7, #16]
 80028e8:	1ad3      	subs	r3, r2, r3
 80028ea:	2b02      	cmp	r3, #2
 80028ec:	d901      	bls.n	80028f2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80028ee:	2303      	movs	r3, #3
 80028f0:	e04d      	b.n	800298e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028f2:	4b06      	ldr	r3, [pc, #24]	@ (800290c <HAL_RCC_OscConfig+0x4ac>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d1f0      	bne.n	80028e0 <HAL_RCC_OscConfig+0x480>
 80028fe:	e045      	b.n	800298c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	699b      	ldr	r3, [r3, #24]
 8002904:	2b01      	cmp	r3, #1
 8002906:	d107      	bne.n	8002918 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002908:	2301      	movs	r3, #1
 800290a:	e040      	b.n	800298e <HAL_RCC_OscConfig+0x52e>
 800290c:	40023800 	.word	0x40023800
 8002910:	40007000 	.word	0x40007000
 8002914:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002918:	4b1f      	ldr	r3, [pc, #124]	@ (8002998 <HAL_RCC_OscConfig+0x538>)
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	699b      	ldr	r3, [r3, #24]
 8002922:	2b01      	cmp	r3, #1
 8002924:	d030      	beq.n	8002988 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002930:	429a      	cmp	r2, r3
 8002932:	d129      	bne.n	8002988 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800293e:	429a      	cmp	r2, r3
 8002940:	d122      	bne.n	8002988 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002942:	68fa      	ldr	r2, [r7, #12]
 8002944:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002948:	4013      	ands	r3, r2
 800294a:	687a      	ldr	r2, [r7, #4]
 800294c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800294e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002950:	4293      	cmp	r3, r2
 8002952:	d119      	bne.n	8002988 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800295e:	085b      	lsrs	r3, r3, #1
 8002960:	3b01      	subs	r3, #1
 8002962:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002964:	429a      	cmp	r2, r3
 8002966:	d10f      	bne.n	8002988 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002972:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002974:	429a      	cmp	r2, r3
 8002976:	d107      	bne.n	8002988 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002982:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002984:	429a      	cmp	r2, r3
 8002986:	d001      	beq.n	800298c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002988:	2301      	movs	r3, #1
 800298a:	e000      	b.n	800298e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800298c:	2300      	movs	r3, #0
}
 800298e:	4618      	mov	r0, r3
 8002990:	3718      	adds	r7, #24
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}
 8002996:	bf00      	nop
 8002998:	40023800 	.word	0x40023800

0800299c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b082      	sub	sp, #8
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d101      	bne.n	80029ae <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	e041      	b.n	8002a32 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80029b4:	b2db      	uxtb	r3, r3
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d106      	bne.n	80029c8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2200      	movs	r2, #0
 80029be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80029c2:	6878      	ldr	r0, [r7, #4]
 80029c4:	f7fe fcc8 	bl	8001358 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2202      	movs	r2, #2
 80029cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681a      	ldr	r2, [r3, #0]
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	3304      	adds	r3, #4
 80029d8:	4619      	mov	r1, r3
 80029da:	4610      	mov	r0, r2
 80029dc:	f000 fb02 	bl	8002fe4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2201      	movs	r2, #1
 80029e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2201      	movs	r2, #1
 80029ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2201      	movs	r2, #1
 80029f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2201      	movs	r2, #1
 80029fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2201      	movs	r2, #1
 8002a04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2201      	movs	r2, #1
 8002a14:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2201      	movs	r2, #1
 8002a24:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002a30:	2300      	movs	r3, #0
}
 8002a32:	4618      	mov	r0, r3
 8002a34:	3708      	adds	r7, #8
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}
	...

08002a3c <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b084      	sub	sp, #16
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
 8002a44:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d104      	bne.n	8002a56 <HAL_TIM_IC_Start+0x1a>
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002a52:	b2db      	uxtb	r3, r3
 8002a54:	e013      	b.n	8002a7e <HAL_TIM_IC_Start+0x42>
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	2b04      	cmp	r3, #4
 8002a5a:	d104      	bne.n	8002a66 <HAL_TIM_IC_Start+0x2a>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002a62:	b2db      	uxtb	r3, r3
 8002a64:	e00b      	b.n	8002a7e <HAL_TIM_IC_Start+0x42>
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	2b08      	cmp	r3, #8
 8002a6a:	d104      	bne.n	8002a76 <HAL_TIM_IC_Start+0x3a>
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002a72:	b2db      	uxtb	r3, r3
 8002a74:	e003      	b.n	8002a7e <HAL_TIM_IC_Start+0x42>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a7c:	b2db      	uxtb	r3, r3
 8002a7e:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d104      	bne.n	8002a90 <HAL_TIM_IC_Start+0x54>
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002a8c:	b2db      	uxtb	r3, r3
 8002a8e:	e013      	b.n	8002ab8 <HAL_TIM_IC_Start+0x7c>
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	2b04      	cmp	r3, #4
 8002a94:	d104      	bne.n	8002aa0 <HAL_TIM_IC_Start+0x64>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002a9c:	b2db      	uxtb	r3, r3
 8002a9e:	e00b      	b.n	8002ab8 <HAL_TIM_IC_Start+0x7c>
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	2b08      	cmp	r3, #8
 8002aa4:	d104      	bne.n	8002ab0 <HAL_TIM_IC_Start+0x74>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002aac:	b2db      	uxtb	r3, r3
 8002aae:	e003      	b.n	8002ab8 <HAL_TIM_IC_Start+0x7c>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002ab6:	b2db      	uxtb	r3, r3
 8002ab8:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8002aba:	7bfb      	ldrb	r3, [r7, #15]
 8002abc:	2b01      	cmp	r3, #1
 8002abe:	d102      	bne.n	8002ac6 <HAL_TIM_IC_Start+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8002ac0:	7bbb      	ldrb	r3, [r7, #14]
 8002ac2:	2b01      	cmp	r3, #1
 8002ac4:	d001      	beq.n	8002aca <HAL_TIM_IC_Start+0x8e>
  {
    return HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	e081      	b.n	8002bce <HAL_TIM_IC_Start+0x192>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d104      	bne.n	8002ada <HAL_TIM_IC_Start+0x9e>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2202      	movs	r2, #2
 8002ad4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002ad8:	e013      	b.n	8002b02 <HAL_TIM_IC_Start+0xc6>
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	2b04      	cmp	r3, #4
 8002ade:	d104      	bne.n	8002aea <HAL_TIM_IC_Start+0xae>
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2202      	movs	r2, #2
 8002ae4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002ae8:	e00b      	b.n	8002b02 <HAL_TIM_IC_Start+0xc6>
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	2b08      	cmp	r3, #8
 8002aee:	d104      	bne.n	8002afa <HAL_TIM_IC_Start+0xbe>
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2202      	movs	r2, #2
 8002af4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002af8:	e003      	b.n	8002b02 <HAL_TIM_IC_Start+0xc6>
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2202      	movs	r2, #2
 8002afe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d104      	bne.n	8002b12 <HAL_TIM_IC_Start+0xd6>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2202      	movs	r2, #2
 8002b0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002b10:	e013      	b.n	8002b3a <HAL_TIM_IC_Start+0xfe>
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	2b04      	cmp	r3, #4
 8002b16:	d104      	bne.n	8002b22 <HAL_TIM_IC_Start+0xe6>
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2202      	movs	r2, #2
 8002b1c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002b20:	e00b      	b.n	8002b3a <HAL_TIM_IC_Start+0xfe>
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	2b08      	cmp	r3, #8
 8002b26:	d104      	bne.n	8002b32 <HAL_TIM_IC_Start+0xf6>
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2202      	movs	r2, #2
 8002b2c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002b30:	e003      	b.n	8002b3a <HAL_TIM_IC_Start+0xfe>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2202      	movs	r2, #2
 8002b36:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	2201      	movs	r2, #1
 8002b40:	6839      	ldr	r1, [r7, #0]
 8002b42:	4618      	mov	r0, r3
 8002b44:	f000 fc1e 	bl	8003384 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a22      	ldr	r2, [pc, #136]	@ (8002bd8 <HAL_TIM_IC_Start+0x19c>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d022      	beq.n	8002b98 <HAL_TIM_IC_Start+0x15c>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b5a:	d01d      	beq.n	8002b98 <HAL_TIM_IC_Start+0x15c>
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a1e      	ldr	r2, [pc, #120]	@ (8002bdc <HAL_TIM_IC_Start+0x1a0>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d018      	beq.n	8002b98 <HAL_TIM_IC_Start+0x15c>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a1d      	ldr	r2, [pc, #116]	@ (8002be0 <HAL_TIM_IC_Start+0x1a4>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d013      	beq.n	8002b98 <HAL_TIM_IC_Start+0x15c>
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a1b      	ldr	r2, [pc, #108]	@ (8002be4 <HAL_TIM_IC_Start+0x1a8>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d00e      	beq.n	8002b98 <HAL_TIM_IC_Start+0x15c>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4a1a      	ldr	r2, [pc, #104]	@ (8002be8 <HAL_TIM_IC_Start+0x1ac>)
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d009      	beq.n	8002b98 <HAL_TIM_IC_Start+0x15c>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a18      	ldr	r2, [pc, #96]	@ (8002bec <HAL_TIM_IC_Start+0x1b0>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d004      	beq.n	8002b98 <HAL_TIM_IC_Start+0x15c>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4a17      	ldr	r2, [pc, #92]	@ (8002bf0 <HAL_TIM_IC_Start+0x1b4>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d111      	bne.n	8002bbc <HAL_TIM_IC_Start+0x180>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	689b      	ldr	r3, [r3, #8]
 8002b9e:	f003 0307 	and.w	r3, r3, #7
 8002ba2:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	2b06      	cmp	r3, #6
 8002ba8:	d010      	beq.n	8002bcc <HAL_TIM_IC_Start+0x190>
    {
      __HAL_TIM_ENABLE(htim);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	681a      	ldr	r2, [r3, #0]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f042 0201 	orr.w	r2, r2, #1
 8002bb8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002bba:	e007      	b.n	8002bcc <HAL_TIM_IC_Start+0x190>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f042 0201 	orr.w	r2, r2, #1
 8002bca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002bcc:	2300      	movs	r3, #0
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	3710      	adds	r7, #16
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	40010000 	.word	0x40010000
 8002bdc:	40000400 	.word	0x40000400
 8002be0:	40000800 	.word	0x40000800
 8002be4:	40000c00 	.word	0x40000c00
 8002be8:	40010400 	.word	0x40010400
 8002bec:	40014000 	.word	0x40014000
 8002bf0:	40001800 	.word	0x40001800

08002bf4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b084      	sub	sp, #16
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	68db      	ldr	r3, [r3, #12]
 8002c02:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	691b      	ldr	r3, [r3, #16]
 8002c0a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	f003 0302 	and.w	r3, r3, #2
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d020      	beq.n	8002c58 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	f003 0302 	and.w	r3, r3, #2
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d01b      	beq.n	8002c58 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f06f 0202 	mvn.w	r2, #2
 8002c28:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2201      	movs	r2, #1
 8002c2e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	699b      	ldr	r3, [r3, #24]
 8002c36:	f003 0303 	and.w	r3, r3, #3
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d003      	beq.n	8002c46 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002c3e:	6878      	ldr	r0, [r7, #4]
 8002c40:	f7fe f8fe 	bl	8000e40 <HAL_TIM_IC_CaptureCallback>
 8002c44:	e005      	b.n	8002c52 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c46:	6878      	ldr	r0, [r7, #4]
 8002c48:	f000 f9ae 	bl	8002fa8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c4c:	6878      	ldr	r0, [r7, #4]
 8002c4e:	f000 f9b5 	bl	8002fbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2200      	movs	r2, #0
 8002c56:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002c58:	68bb      	ldr	r3, [r7, #8]
 8002c5a:	f003 0304 	and.w	r3, r3, #4
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d020      	beq.n	8002ca4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	f003 0304 	and.w	r3, r3, #4
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d01b      	beq.n	8002ca4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f06f 0204 	mvn.w	r2, #4
 8002c74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2202      	movs	r2, #2
 8002c7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	699b      	ldr	r3, [r3, #24]
 8002c82:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d003      	beq.n	8002c92 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c8a:	6878      	ldr	r0, [r7, #4]
 8002c8c:	f7fe f8d8 	bl	8000e40 <HAL_TIM_IC_CaptureCallback>
 8002c90:	e005      	b.n	8002c9e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c92:	6878      	ldr	r0, [r7, #4]
 8002c94:	f000 f988 	bl	8002fa8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c98:	6878      	ldr	r0, [r7, #4]
 8002c9a:	f000 f98f 	bl	8002fbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002ca4:	68bb      	ldr	r3, [r7, #8]
 8002ca6:	f003 0308 	and.w	r3, r3, #8
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d020      	beq.n	8002cf0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	f003 0308 	and.w	r3, r3, #8
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d01b      	beq.n	8002cf0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f06f 0208 	mvn.w	r2, #8
 8002cc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2204      	movs	r2, #4
 8002cc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	69db      	ldr	r3, [r3, #28]
 8002cce:	f003 0303 	and.w	r3, r3, #3
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d003      	beq.n	8002cde <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	f7fe f8b2 	bl	8000e40 <HAL_TIM_IC_CaptureCallback>
 8002cdc:	e005      	b.n	8002cea <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	f000 f962 	bl	8002fa8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ce4:	6878      	ldr	r0, [r7, #4]
 8002ce6:	f000 f969 	bl	8002fbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2200      	movs	r2, #0
 8002cee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	f003 0310 	and.w	r3, r3, #16
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d020      	beq.n	8002d3c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	f003 0310 	and.w	r3, r3, #16
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d01b      	beq.n	8002d3c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f06f 0210 	mvn.w	r2, #16
 8002d0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2208      	movs	r2, #8
 8002d12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	69db      	ldr	r3, [r3, #28]
 8002d1a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d003      	beq.n	8002d2a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d22:	6878      	ldr	r0, [r7, #4]
 8002d24:	f7fe f88c 	bl	8000e40 <HAL_TIM_IC_CaptureCallback>
 8002d28:	e005      	b.n	8002d36 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d2a:	6878      	ldr	r0, [r7, #4]
 8002d2c:	f000 f93c 	bl	8002fa8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d30:	6878      	ldr	r0, [r7, #4]
 8002d32:	f000 f943 	bl	8002fbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2200      	movs	r2, #0
 8002d3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	f003 0301 	and.w	r3, r3, #1
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d00c      	beq.n	8002d60 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	f003 0301 	and.w	r3, r3, #1
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d007      	beq.n	8002d60 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f06f 0201 	mvn.w	r2, #1
 8002d58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002d5a:	6878      	ldr	r0, [r7, #4]
 8002d5c:	f000 f91a 	bl	8002f94 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002d60:	68bb      	ldr	r3, [r7, #8]
 8002d62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d00c      	beq.n	8002d84 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d007      	beq.n	8002d84 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002d7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002d7e:	6878      	ldr	r0, [r7, #4]
 8002d80:	f000 fbac 	bl	80034dc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002d84:	68bb      	ldr	r3, [r7, #8]
 8002d86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d00c      	beq.n	8002da8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d007      	beq.n	8002da8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002da0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002da2:	6878      	ldr	r0, [r7, #4]
 8002da4:	f000 f914 	bl	8002fd0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002da8:	68bb      	ldr	r3, [r7, #8]
 8002daa:	f003 0320 	and.w	r3, r3, #32
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d00c      	beq.n	8002dcc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	f003 0320 	and.w	r3, r3, #32
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d007      	beq.n	8002dcc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f06f 0220 	mvn.w	r2, #32
 8002dc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002dc6:	6878      	ldr	r0, [r7, #4]
 8002dc8:	f000 fb7e 	bl	80034c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002dcc:	bf00      	nop
 8002dce:	3710      	adds	r7, #16
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bd80      	pop	{r7, pc}

08002dd4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b086      	sub	sp, #24
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	60f8      	str	r0, [r7, #12]
 8002ddc:	60b9      	str	r1, [r7, #8]
 8002dde:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002de0:	2300      	movs	r3, #0
 8002de2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002dea:	2b01      	cmp	r3, #1
 8002dec:	d101      	bne.n	8002df2 <HAL_TIM_IC_ConfigChannel+0x1e>
 8002dee:	2302      	movs	r3, #2
 8002df0:	e088      	b.n	8002f04 <HAL_TIM_IC_ConfigChannel+0x130>
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	2201      	movs	r2, #1
 8002df6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d11b      	bne.n	8002e38 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8002e0c:	68bb      	ldr	r3, [r7, #8]
 8002e0e:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8002e10:	f000 f98e 	bl	8003130 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	699a      	ldr	r2, [r3, #24]
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f022 020c 	bic.w	r2, r2, #12
 8002e22:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	6999      	ldr	r1, [r3, #24]
 8002e2a:	68bb      	ldr	r3, [r7, #8]
 8002e2c:	689a      	ldr	r2, [r3, #8]
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	430a      	orrs	r2, r1
 8002e34:	619a      	str	r2, [r3, #24]
 8002e36:	e060      	b.n	8002efa <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2b04      	cmp	r3, #4
 8002e3c:	d11c      	bne.n	8002e78 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8002e42:	68bb      	ldr	r3, [r7, #8]
 8002e44:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8002e4a:	68bb      	ldr	r3, [r7, #8]
 8002e4c:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8002e4e:	f000 f9e3 	bl	8003218 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	699a      	ldr	r2, [r3, #24]
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8002e60:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	6999      	ldr	r1, [r3, #24]
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	689b      	ldr	r3, [r3, #8]
 8002e6c:	021a      	lsls	r2, r3, #8
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	430a      	orrs	r2, r1
 8002e74:	619a      	str	r2, [r3, #24]
 8002e76:	e040      	b.n	8002efa <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2b08      	cmp	r3, #8
 8002e7c:	d11b      	bne.n	8002eb6 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8002e82:	68bb      	ldr	r3, [r7, #8]
 8002e84:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8002e86:	68bb      	ldr	r3, [r7, #8]
 8002e88:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8002e8e:	f000 fa00 	bl	8003292 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	69da      	ldr	r2, [r3, #28]
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f022 020c 	bic.w	r2, r2, #12
 8002ea0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	69d9      	ldr	r1, [r3, #28]
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	689a      	ldr	r2, [r3, #8]
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	430a      	orrs	r2, r1
 8002eb2:	61da      	str	r2, [r3, #28]
 8002eb4:	e021      	b.n	8002efa <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2b0c      	cmp	r3, #12
 8002eba:	d11c      	bne.n	8002ef6 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8002ec0:	68bb      	ldr	r3, [r7, #8]
 8002ec2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8002ec8:	68bb      	ldr	r3, [r7, #8]
 8002eca:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8002ecc:	f000 fa1d 	bl	800330a <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	69da      	ldr	r2, [r3, #28]
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8002ede:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	69d9      	ldr	r1, [r3, #28]
 8002ee6:	68bb      	ldr	r3, [r7, #8]
 8002ee8:	689b      	ldr	r3, [r3, #8]
 8002eea:	021a      	lsls	r2, r3, #8
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	430a      	orrs	r2, r1
 8002ef2:	61da      	str	r2, [r3, #28]
 8002ef4:	e001      	b.n	8002efa <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	2200      	movs	r2, #0
 8002efe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002f02:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	3718      	adds	r7, #24
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}

08002f0c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b085      	sub	sp, #20
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
 8002f14:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8002f16:	2300      	movs	r3, #0
 8002f18:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	2b0c      	cmp	r3, #12
 8002f1e:	d831      	bhi.n	8002f84 <HAL_TIM_ReadCapturedValue+0x78>
 8002f20:	a201      	add	r2, pc, #4	@ (adr r2, 8002f28 <HAL_TIM_ReadCapturedValue+0x1c>)
 8002f22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f26:	bf00      	nop
 8002f28:	08002f5d 	.word	0x08002f5d
 8002f2c:	08002f85 	.word	0x08002f85
 8002f30:	08002f85 	.word	0x08002f85
 8002f34:	08002f85 	.word	0x08002f85
 8002f38:	08002f67 	.word	0x08002f67
 8002f3c:	08002f85 	.word	0x08002f85
 8002f40:	08002f85 	.word	0x08002f85
 8002f44:	08002f85 	.word	0x08002f85
 8002f48:	08002f71 	.word	0x08002f71
 8002f4c:	08002f85 	.word	0x08002f85
 8002f50:	08002f85 	.word	0x08002f85
 8002f54:	08002f85 	.word	0x08002f85
 8002f58:	08002f7b 	.word	0x08002f7b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f62:	60fb      	str	r3, [r7, #12]

      break;
 8002f64:	e00f      	b.n	8002f86 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f6c:	60fb      	str	r3, [r7, #12]

      break;
 8002f6e:	e00a      	b.n	8002f86 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f76:	60fb      	str	r3, [r7, #12]

      break;
 8002f78:	e005      	b.n	8002f86 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f80:	60fb      	str	r3, [r7, #12]

      break;
 8002f82:	e000      	b.n	8002f86 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8002f84:	bf00      	nop
  }

  return tmpreg;
 8002f86:	68fb      	ldr	r3, [r7, #12]
}
 8002f88:	4618      	mov	r0, r3
 8002f8a:	3714      	adds	r7, #20
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f92:	4770      	bx	lr

08002f94 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b083      	sub	sp, #12
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002f9c:	bf00      	nop
 8002f9e:	370c      	adds	r7, #12
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa6:	4770      	bx	lr

08002fa8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b083      	sub	sp, #12
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002fb0:	bf00      	nop
 8002fb2:	370c      	adds	r7, #12
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fba:	4770      	bx	lr

08002fbc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b083      	sub	sp, #12
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002fc4:	bf00      	nop
 8002fc6:	370c      	adds	r7, #12
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fce:	4770      	bx	lr

08002fd0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b083      	sub	sp, #12
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002fd8:	bf00      	nop
 8002fda:	370c      	adds	r7, #12
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe2:	4770      	bx	lr

08002fe4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b085      	sub	sp, #20
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
 8002fec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	4a43      	ldr	r2, [pc, #268]	@ (8003104 <TIM_Base_SetConfig+0x120>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d013      	beq.n	8003024 <TIM_Base_SetConfig+0x40>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003002:	d00f      	beq.n	8003024 <TIM_Base_SetConfig+0x40>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	4a40      	ldr	r2, [pc, #256]	@ (8003108 <TIM_Base_SetConfig+0x124>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d00b      	beq.n	8003024 <TIM_Base_SetConfig+0x40>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	4a3f      	ldr	r2, [pc, #252]	@ (800310c <TIM_Base_SetConfig+0x128>)
 8003010:	4293      	cmp	r3, r2
 8003012:	d007      	beq.n	8003024 <TIM_Base_SetConfig+0x40>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	4a3e      	ldr	r2, [pc, #248]	@ (8003110 <TIM_Base_SetConfig+0x12c>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d003      	beq.n	8003024 <TIM_Base_SetConfig+0x40>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	4a3d      	ldr	r2, [pc, #244]	@ (8003114 <TIM_Base_SetConfig+0x130>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d108      	bne.n	8003036 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800302a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	68fa      	ldr	r2, [r7, #12]
 8003032:	4313      	orrs	r3, r2
 8003034:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	4a32      	ldr	r2, [pc, #200]	@ (8003104 <TIM_Base_SetConfig+0x120>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d02b      	beq.n	8003096 <TIM_Base_SetConfig+0xb2>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003044:	d027      	beq.n	8003096 <TIM_Base_SetConfig+0xb2>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	4a2f      	ldr	r2, [pc, #188]	@ (8003108 <TIM_Base_SetConfig+0x124>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d023      	beq.n	8003096 <TIM_Base_SetConfig+0xb2>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	4a2e      	ldr	r2, [pc, #184]	@ (800310c <TIM_Base_SetConfig+0x128>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d01f      	beq.n	8003096 <TIM_Base_SetConfig+0xb2>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	4a2d      	ldr	r2, [pc, #180]	@ (8003110 <TIM_Base_SetConfig+0x12c>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d01b      	beq.n	8003096 <TIM_Base_SetConfig+0xb2>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	4a2c      	ldr	r2, [pc, #176]	@ (8003114 <TIM_Base_SetConfig+0x130>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d017      	beq.n	8003096 <TIM_Base_SetConfig+0xb2>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	4a2b      	ldr	r2, [pc, #172]	@ (8003118 <TIM_Base_SetConfig+0x134>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d013      	beq.n	8003096 <TIM_Base_SetConfig+0xb2>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	4a2a      	ldr	r2, [pc, #168]	@ (800311c <TIM_Base_SetConfig+0x138>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d00f      	beq.n	8003096 <TIM_Base_SetConfig+0xb2>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	4a29      	ldr	r2, [pc, #164]	@ (8003120 <TIM_Base_SetConfig+0x13c>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d00b      	beq.n	8003096 <TIM_Base_SetConfig+0xb2>
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	4a28      	ldr	r2, [pc, #160]	@ (8003124 <TIM_Base_SetConfig+0x140>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d007      	beq.n	8003096 <TIM_Base_SetConfig+0xb2>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	4a27      	ldr	r2, [pc, #156]	@ (8003128 <TIM_Base_SetConfig+0x144>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d003      	beq.n	8003096 <TIM_Base_SetConfig+0xb2>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	4a26      	ldr	r2, [pc, #152]	@ (800312c <TIM_Base_SetConfig+0x148>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d108      	bne.n	80030a8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800309c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	68db      	ldr	r3, [r3, #12]
 80030a2:	68fa      	ldr	r2, [r7, #12]
 80030a4:	4313      	orrs	r3, r2
 80030a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	695b      	ldr	r3, [r3, #20]
 80030b2:	4313      	orrs	r3, r2
 80030b4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	689a      	ldr	r2, [r3, #8]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	681a      	ldr	r2, [r3, #0]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	4a0e      	ldr	r2, [pc, #56]	@ (8003104 <TIM_Base_SetConfig+0x120>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d003      	beq.n	80030d6 <TIM_Base_SetConfig+0xf2>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	4a10      	ldr	r2, [pc, #64]	@ (8003114 <TIM_Base_SetConfig+0x130>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d103      	bne.n	80030de <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	691a      	ldr	r2, [r3, #16]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f043 0204 	orr.w	r2, r3, #4
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2201      	movs	r2, #1
 80030ee:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	68fa      	ldr	r2, [r7, #12]
 80030f4:	601a      	str	r2, [r3, #0]
}
 80030f6:	bf00      	nop
 80030f8:	3714      	adds	r7, #20
 80030fa:	46bd      	mov	sp, r7
 80030fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003100:	4770      	bx	lr
 8003102:	bf00      	nop
 8003104:	40010000 	.word	0x40010000
 8003108:	40000400 	.word	0x40000400
 800310c:	40000800 	.word	0x40000800
 8003110:	40000c00 	.word	0x40000c00
 8003114:	40010400 	.word	0x40010400
 8003118:	40014000 	.word	0x40014000
 800311c:	40014400 	.word	0x40014400
 8003120:	40014800 	.word	0x40014800
 8003124:	40001800 	.word	0x40001800
 8003128:	40001c00 	.word	0x40001c00
 800312c:	40002000 	.word	0x40002000

08003130 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003130:	b480      	push	{r7}
 8003132:	b087      	sub	sp, #28
 8003134:	af00      	add	r7, sp, #0
 8003136:	60f8      	str	r0, [r7, #12]
 8003138:	60b9      	str	r1, [r7, #8]
 800313a:	607a      	str	r2, [r7, #4]
 800313c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	6a1b      	ldr	r3, [r3, #32]
 8003142:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	6a1b      	ldr	r3, [r3, #32]
 8003148:	f023 0201 	bic.w	r2, r3, #1
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	699b      	ldr	r3, [r3, #24]
 8003154:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	4a28      	ldr	r2, [pc, #160]	@ (80031fc <TIM_TI1_SetConfig+0xcc>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d01b      	beq.n	8003196 <TIM_TI1_SetConfig+0x66>
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003164:	d017      	beq.n	8003196 <TIM_TI1_SetConfig+0x66>
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	4a25      	ldr	r2, [pc, #148]	@ (8003200 <TIM_TI1_SetConfig+0xd0>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d013      	beq.n	8003196 <TIM_TI1_SetConfig+0x66>
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	4a24      	ldr	r2, [pc, #144]	@ (8003204 <TIM_TI1_SetConfig+0xd4>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d00f      	beq.n	8003196 <TIM_TI1_SetConfig+0x66>
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	4a23      	ldr	r2, [pc, #140]	@ (8003208 <TIM_TI1_SetConfig+0xd8>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d00b      	beq.n	8003196 <TIM_TI1_SetConfig+0x66>
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	4a22      	ldr	r2, [pc, #136]	@ (800320c <TIM_TI1_SetConfig+0xdc>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d007      	beq.n	8003196 <TIM_TI1_SetConfig+0x66>
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	4a21      	ldr	r2, [pc, #132]	@ (8003210 <TIM_TI1_SetConfig+0xe0>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d003      	beq.n	8003196 <TIM_TI1_SetConfig+0x66>
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	4a20      	ldr	r2, [pc, #128]	@ (8003214 <TIM_TI1_SetConfig+0xe4>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d101      	bne.n	800319a <TIM_TI1_SetConfig+0x6a>
 8003196:	2301      	movs	r3, #1
 8003198:	e000      	b.n	800319c <TIM_TI1_SetConfig+0x6c>
 800319a:	2300      	movs	r3, #0
 800319c:	2b00      	cmp	r3, #0
 800319e:	d008      	beq.n	80031b2 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80031a0:	697b      	ldr	r3, [r7, #20]
 80031a2:	f023 0303 	bic.w	r3, r3, #3
 80031a6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80031a8:	697a      	ldr	r2, [r7, #20]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	4313      	orrs	r3, r2
 80031ae:	617b      	str	r3, [r7, #20]
 80031b0:	e003      	b.n	80031ba <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80031b2:	697b      	ldr	r3, [r7, #20]
 80031b4:	f043 0301 	orr.w	r3, r3, #1
 80031b8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80031c0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	011b      	lsls	r3, r3, #4
 80031c6:	b2db      	uxtb	r3, r3
 80031c8:	697a      	ldr	r2, [r7, #20]
 80031ca:	4313      	orrs	r3, r2
 80031cc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	f023 030a 	bic.w	r3, r3, #10
 80031d4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80031d6:	68bb      	ldr	r3, [r7, #8]
 80031d8:	f003 030a 	and.w	r3, r3, #10
 80031dc:	693a      	ldr	r2, [r7, #16]
 80031de:	4313      	orrs	r3, r2
 80031e0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	697a      	ldr	r2, [r7, #20]
 80031e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	693a      	ldr	r2, [r7, #16]
 80031ec:	621a      	str	r2, [r3, #32]
}
 80031ee:	bf00      	nop
 80031f0:	371c      	adds	r7, #28
 80031f2:	46bd      	mov	sp, r7
 80031f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f8:	4770      	bx	lr
 80031fa:	bf00      	nop
 80031fc:	40010000 	.word	0x40010000
 8003200:	40000400 	.word	0x40000400
 8003204:	40000800 	.word	0x40000800
 8003208:	40000c00 	.word	0x40000c00
 800320c:	40010400 	.word	0x40010400
 8003210:	40014000 	.word	0x40014000
 8003214:	40001800 	.word	0x40001800

08003218 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003218:	b480      	push	{r7}
 800321a:	b087      	sub	sp, #28
 800321c:	af00      	add	r7, sp, #0
 800321e:	60f8      	str	r0, [r7, #12]
 8003220:	60b9      	str	r1, [r7, #8]
 8003222:	607a      	str	r2, [r7, #4]
 8003224:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	6a1b      	ldr	r3, [r3, #32]
 800322a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	6a1b      	ldr	r3, [r3, #32]
 8003230:	f023 0210 	bic.w	r2, r3, #16
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	699b      	ldr	r3, [r3, #24]
 800323c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003244:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	021b      	lsls	r3, r3, #8
 800324a:	693a      	ldr	r2, [r7, #16]
 800324c:	4313      	orrs	r3, r2
 800324e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003250:	693b      	ldr	r3, [r7, #16]
 8003252:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003256:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	031b      	lsls	r3, r3, #12
 800325c:	b29b      	uxth	r3, r3
 800325e:	693a      	ldr	r2, [r7, #16]
 8003260:	4313      	orrs	r3, r2
 8003262:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003264:	697b      	ldr	r3, [r7, #20]
 8003266:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800326a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800326c:	68bb      	ldr	r3, [r7, #8]
 800326e:	011b      	lsls	r3, r3, #4
 8003270:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8003274:	697a      	ldr	r2, [r7, #20]
 8003276:	4313      	orrs	r3, r2
 8003278:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	693a      	ldr	r2, [r7, #16]
 800327e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	697a      	ldr	r2, [r7, #20]
 8003284:	621a      	str	r2, [r3, #32]
}
 8003286:	bf00      	nop
 8003288:	371c      	adds	r7, #28
 800328a:	46bd      	mov	sp, r7
 800328c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003290:	4770      	bx	lr

08003292 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003292:	b480      	push	{r7}
 8003294:	b087      	sub	sp, #28
 8003296:	af00      	add	r7, sp, #0
 8003298:	60f8      	str	r0, [r7, #12]
 800329a:	60b9      	str	r1, [r7, #8]
 800329c:	607a      	str	r2, [r7, #4]
 800329e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	6a1b      	ldr	r3, [r3, #32]
 80032a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	6a1b      	ldr	r3, [r3, #32]
 80032aa:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	69db      	ldr	r3, [r3, #28]
 80032b6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80032b8:	693b      	ldr	r3, [r7, #16]
 80032ba:	f023 0303 	bic.w	r3, r3, #3
 80032be:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80032c0:	693a      	ldr	r2, [r7, #16]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	4313      	orrs	r3, r2
 80032c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80032ce:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	011b      	lsls	r3, r3, #4
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	693a      	ldr	r2, [r7, #16]
 80032d8:	4313      	orrs	r3, r2
 80032da:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80032dc:	697b      	ldr	r3, [r7, #20]
 80032de:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80032e2:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	021b      	lsls	r3, r3, #8
 80032e8:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80032ec:	697a      	ldr	r2, [r7, #20]
 80032ee:	4313      	orrs	r3, r2
 80032f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	693a      	ldr	r2, [r7, #16]
 80032f6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	697a      	ldr	r2, [r7, #20]
 80032fc:	621a      	str	r2, [r3, #32]
}
 80032fe:	bf00      	nop
 8003300:	371c      	adds	r7, #28
 8003302:	46bd      	mov	sp, r7
 8003304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003308:	4770      	bx	lr

0800330a <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800330a:	b480      	push	{r7}
 800330c:	b087      	sub	sp, #28
 800330e:	af00      	add	r7, sp, #0
 8003310:	60f8      	str	r0, [r7, #12]
 8003312:	60b9      	str	r1, [r7, #8]
 8003314:	607a      	str	r2, [r7, #4]
 8003316:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	6a1b      	ldr	r3, [r3, #32]
 800331c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	6a1b      	ldr	r3, [r3, #32]
 8003322:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	69db      	ldr	r3, [r3, #28]
 800332e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003330:	693b      	ldr	r3, [r7, #16]
 8003332:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003336:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	021b      	lsls	r3, r3, #8
 800333c:	693a      	ldr	r2, [r7, #16]
 800333e:	4313      	orrs	r3, r2
 8003340:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003342:	693b      	ldr	r3, [r7, #16]
 8003344:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003348:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	031b      	lsls	r3, r3, #12
 800334e:	b29b      	uxth	r3, r3
 8003350:	693a      	ldr	r2, [r7, #16]
 8003352:	4313      	orrs	r3, r2
 8003354:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800335c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800335e:	68bb      	ldr	r3, [r7, #8]
 8003360:	031b      	lsls	r3, r3, #12
 8003362:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8003366:	697a      	ldr	r2, [r7, #20]
 8003368:	4313      	orrs	r3, r2
 800336a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	693a      	ldr	r2, [r7, #16]
 8003370:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	697a      	ldr	r2, [r7, #20]
 8003376:	621a      	str	r2, [r3, #32]
}
 8003378:	bf00      	nop
 800337a:	371c      	adds	r7, #28
 800337c:	46bd      	mov	sp, r7
 800337e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003382:	4770      	bx	lr

08003384 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003384:	b480      	push	{r7}
 8003386:	b087      	sub	sp, #28
 8003388:	af00      	add	r7, sp, #0
 800338a:	60f8      	str	r0, [r7, #12]
 800338c:	60b9      	str	r1, [r7, #8]
 800338e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	f003 031f 	and.w	r3, r3, #31
 8003396:	2201      	movs	r2, #1
 8003398:	fa02 f303 	lsl.w	r3, r2, r3
 800339c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	6a1a      	ldr	r2, [r3, #32]
 80033a2:	697b      	ldr	r3, [r7, #20]
 80033a4:	43db      	mvns	r3, r3
 80033a6:	401a      	ands	r2, r3
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	6a1a      	ldr	r2, [r3, #32]
 80033b0:	68bb      	ldr	r3, [r7, #8]
 80033b2:	f003 031f 	and.w	r3, r3, #31
 80033b6:	6879      	ldr	r1, [r7, #4]
 80033b8:	fa01 f303 	lsl.w	r3, r1, r3
 80033bc:	431a      	orrs	r2, r3
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	621a      	str	r2, [r3, #32]
}
 80033c2:	bf00      	nop
 80033c4:	371c      	adds	r7, #28
 80033c6:	46bd      	mov	sp, r7
 80033c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033cc:	4770      	bx	lr
	...

080033d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80033d0:	b480      	push	{r7}
 80033d2:	b085      	sub	sp, #20
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
 80033d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80033e0:	2b01      	cmp	r3, #1
 80033e2:	d101      	bne.n	80033e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80033e4:	2302      	movs	r3, #2
 80033e6:	e05a      	b.n	800349e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2201      	movs	r2, #1
 80033ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2202      	movs	r2, #2
 80033f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	689b      	ldr	r3, [r3, #8]
 8003406:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800340e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	68fa      	ldr	r2, [r7, #12]
 8003416:	4313      	orrs	r3, r2
 8003418:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	68fa      	ldr	r2, [r7, #12]
 8003420:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a21      	ldr	r2, [pc, #132]	@ (80034ac <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d022      	beq.n	8003472 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003434:	d01d      	beq.n	8003472 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a1d      	ldr	r2, [pc, #116]	@ (80034b0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d018      	beq.n	8003472 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a1b      	ldr	r2, [pc, #108]	@ (80034b4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d013      	beq.n	8003472 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4a1a      	ldr	r2, [pc, #104]	@ (80034b8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d00e      	beq.n	8003472 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a18      	ldr	r2, [pc, #96]	@ (80034bc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d009      	beq.n	8003472 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a17      	ldr	r2, [pc, #92]	@ (80034c0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d004      	beq.n	8003472 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a15      	ldr	r2, [pc, #84]	@ (80034c4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d10c      	bne.n	800348c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003478:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	68ba      	ldr	r2, [r7, #8]
 8003480:	4313      	orrs	r3, r2
 8003482:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	68ba      	ldr	r2, [r7, #8]
 800348a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2201      	movs	r2, #1
 8003490:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2200      	movs	r2, #0
 8003498:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800349c:	2300      	movs	r3, #0
}
 800349e:	4618      	mov	r0, r3
 80034a0:	3714      	adds	r7, #20
 80034a2:	46bd      	mov	sp, r7
 80034a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a8:	4770      	bx	lr
 80034aa:	bf00      	nop
 80034ac:	40010000 	.word	0x40010000
 80034b0:	40000400 	.word	0x40000400
 80034b4:	40000800 	.word	0x40000800
 80034b8:	40000c00 	.word	0x40000c00
 80034bc:	40010400 	.word	0x40010400
 80034c0:	40014000 	.word	0x40014000
 80034c4:	40001800 	.word	0x40001800

080034c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80034c8:	b480      	push	{r7}
 80034ca:	b083      	sub	sp, #12
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80034d0:	bf00      	nop
 80034d2:	370c      	adds	r7, #12
 80034d4:	46bd      	mov	sp, r7
 80034d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034da:	4770      	bx	lr

080034dc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80034dc:	b480      	push	{r7}
 80034de:	b083      	sub	sp, #12
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80034e4:	bf00      	nop
 80034e6:	370c      	adds	r7, #12
 80034e8:	46bd      	mov	sp, r7
 80034ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ee:	4770      	bx	lr

080034f0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b082      	sub	sp, #8
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d101      	bne.n	8003502 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80034fe:	2301      	movs	r3, #1
 8003500:	e042      	b.n	8003588 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003508:	b2db      	uxtb	r3, r3
 800350a:	2b00      	cmp	r3, #0
 800350c:	d106      	bne.n	800351c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2200      	movs	r2, #0
 8003512:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003516:	6878      	ldr	r0, [r7, #4]
 8003518:	f7fd ff6c 	bl	80013f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2224      	movs	r2, #36	@ 0x24
 8003520:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	68da      	ldr	r2, [r3, #12]
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003532:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003534:	6878      	ldr	r0, [r7, #4]
 8003536:	f000 f82b 	bl	8003590 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	691a      	ldr	r2, [r3, #16]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003548:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	695a      	ldr	r2, [r3, #20]
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003558:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	68da      	ldr	r2, [r3, #12]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003568:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2200      	movs	r2, #0
 800356e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2220      	movs	r2, #32
 8003574:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2220      	movs	r2, #32
 800357c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2200      	movs	r2, #0
 8003584:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003586:	2300      	movs	r3, #0
}
 8003588:	4618      	mov	r0, r3
 800358a:	3708      	adds	r7, #8
 800358c:	46bd      	mov	sp, r7
 800358e:	bd80      	pop	{r7, pc}

08003590 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003590:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003594:	b0c0      	sub	sp, #256	@ 0x100
 8003596:	af00      	add	r7, sp, #0
 8003598:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800359c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	691b      	ldr	r3, [r3, #16]
 80035a4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80035a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035ac:	68d9      	ldr	r1, [r3, #12]
 80035ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035b2:	681a      	ldr	r2, [r3, #0]
 80035b4:	ea40 0301 	orr.w	r3, r0, r1
 80035b8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80035ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035be:	689a      	ldr	r2, [r3, #8]
 80035c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035c4:	691b      	ldr	r3, [r3, #16]
 80035c6:	431a      	orrs	r2, r3
 80035c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035cc:	695b      	ldr	r3, [r3, #20]
 80035ce:	431a      	orrs	r2, r3
 80035d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035d4:	69db      	ldr	r3, [r3, #28]
 80035d6:	4313      	orrs	r3, r2
 80035d8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80035dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	68db      	ldr	r3, [r3, #12]
 80035e4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80035e8:	f021 010c 	bic.w	r1, r1, #12
 80035ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80035f6:	430b      	orrs	r3, r1
 80035f8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80035fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	695b      	ldr	r3, [r3, #20]
 8003602:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003606:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800360a:	6999      	ldr	r1, [r3, #24]
 800360c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003610:	681a      	ldr	r2, [r3, #0]
 8003612:	ea40 0301 	orr.w	r3, r0, r1
 8003616:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003618:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800361c:	681a      	ldr	r2, [r3, #0]
 800361e:	4b8f      	ldr	r3, [pc, #572]	@ (800385c <UART_SetConfig+0x2cc>)
 8003620:	429a      	cmp	r2, r3
 8003622:	d005      	beq.n	8003630 <UART_SetConfig+0xa0>
 8003624:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003628:	681a      	ldr	r2, [r3, #0]
 800362a:	4b8d      	ldr	r3, [pc, #564]	@ (8003860 <UART_SetConfig+0x2d0>)
 800362c:	429a      	cmp	r2, r3
 800362e:	d104      	bne.n	800363a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003630:	f7fe fcd2 	bl	8001fd8 <HAL_RCC_GetPCLK2Freq>
 8003634:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003638:	e003      	b.n	8003642 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800363a:	f7fe fcb9 	bl	8001fb0 <HAL_RCC_GetPCLK1Freq>
 800363e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003642:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003646:	69db      	ldr	r3, [r3, #28]
 8003648:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800364c:	f040 810c 	bne.w	8003868 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003650:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003654:	2200      	movs	r2, #0
 8003656:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800365a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800365e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003662:	4622      	mov	r2, r4
 8003664:	462b      	mov	r3, r5
 8003666:	1891      	adds	r1, r2, r2
 8003668:	65b9      	str	r1, [r7, #88]	@ 0x58
 800366a:	415b      	adcs	r3, r3
 800366c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800366e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003672:	4621      	mov	r1, r4
 8003674:	eb12 0801 	adds.w	r8, r2, r1
 8003678:	4629      	mov	r1, r5
 800367a:	eb43 0901 	adc.w	r9, r3, r1
 800367e:	f04f 0200 	mov.w	r2, #0
 8003682:	f04f 0300 	mov.w	r3, #0
 8003686:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800368a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800368e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003692:	4690      	mov	r8, r2
 8003694:	4699      	mov	r9, r3
 8003696:	4623      	mov	r3, r4
 8003698:	eb18 0303 	adds.w	r3, r8, r3
 800369c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80036a0:	462b      	mov	r3, r5
 80036a2:	eb49 0303 	adc.w	r3, r9, r3
 80036a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80036aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	2200      	movs	r2, #0
 80036b2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80036b6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80036ba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80036be:	460b      	mov	r3, r1
 80036c0:	18db      	adds	r3, r3, r3
 80036c2:	653b      	str	r3, [r7, #80]	@ 0x50
 80036c4:	4613      	mov	r3, r2
 80036c6:	eb42 0303 	adc.w	r3, r2, r3
 80036ca:	657b      	str	r3, [r7, #84]	@ 0x54
 80036cc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80036d0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80036d4:	f7fd f9da 	bl	8000a8c <__aeabi_uldivmod>
 80036d8:	4602      	mov	r2, r0
 80036da:	460b      	mov	r3, r1
 80036dc:	4b61      	ldr	r3, [pc, #388]	@ (8003864 <UART_SetConfig+0x2d4>)
 80036de:	fba3 2302 	umull	r2, r3, r3, r2
 80036e2:	095b      	lsrs	r3, r3, #5
 80036e4:	011c      	lsls	r4, r3, #4
 80036e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80036ea:	2200      	movs	r2, #0
 80036ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80036f0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80036f4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80036f8:	4642      	mov	r2, r8
 80036fa:	464b      	mov	r3, r9
 80036fc:	1891      	adds	r1, r2, r2
 80036fe:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003700:	415b      	adcs	r3, r3
 8003702:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003704:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003708:	4641      	mov	r1, r8
 800370a:	eb12 0a01 	adds.w	sl, r2, r1
 800370e:	4649      	mov	r1, r9
 8003710:	eb43 0b01 	adc.w	fp, r3, r1
 8003714:	f04f 0200 	mov.w	r2, #0
 8003718:	f04f 0300 	mov.w	r3, #0
 800371c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003720:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003724:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003728:	4692      	mov	sl, r2
 800372a:	469b      	mov	fp, r3
 800372c:	4643      	mov	r3, r8
 800372e:	eb1a 0303 	adds.w	r3, sl, r3
 8003732:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003736:	464b      	mov	r3, r9
 8003738:	eb4b 0303 	adc.w	r3, fp, r3
 800373c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003740:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	2200      	movs	r2, #0
 8003748:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800374c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003750:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003754:	460b      	mov	r3, r1
 8003756:	18db      	adds	r3, r3, r3
 8003758:	643b      	str	r3, [r7, #64]	@ 0x40
 800375a:	4613      	mov	r3, r2
 800375c:	eb42 0303 	adc.w	r3, r2, r3
 8003760:	647b      	str	r3, [r7, #68]	@ 0x44
 8003762:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003766:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800376a:	f7fd f98f 	bl	8000a8c <__aeabi_uldivmod>
 800376e:	4602      	mov	r2, r0
 8003770:	460b      	mov	r3, r1
 8003772:	4611      	mov	r1, r2
 8003774:	4b3b      	ldr	r3, [pc, #236]	@ (8003864 <UART_SetConfig+0x2d4>)
 8003776:	fba3 2301 	umull	r2, r3, r3, r1
 800377a:	095b      	lsrs	r3, r3, #5
 800377c:	2264      	movs	r2, #100	@ 0x64
 800377e:	fb02 f303 	mul.w	r3, r2, r3
 8003782:	1acb      	subs	r3, r1, r3
 8003784:	00db      	lsls	r3, r3, #3
 8003786:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800378a:	4b36      	ldr	r3, [pc, #216]	@ (8003864 <UART_SetConfig+0x2d4>)
 800378c:	fba3 2302 	umull	r2, r3, r3, r2
 8003790:	095b      	lsrs	r3, r3, #5
 8003792:	005b      	lsls	r3, r3, #1
 8003794:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003798:	441c      	add	r4, r3
 800379a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800379e:	2200      	movs	r2, #0
 80037a0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80037a4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80037a8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80037ac:	4642      	mov	r2, r8
 80037ae:	464b      	mov	r3, r9
 80037b0:	1891      	adds	r1, r2, r2
 80037b2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80037b4:	415b      	adcs	r3, r3
 80037b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80037b8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80037bc:	4641      	mov	r1, r8
 80037be:	1851      	adds	r1, r2, r1
 80037c0:	6339      	str	r1, [r7, #48]	@ 0x30
 80037c2:	4649      	mov	r1, r9
 80037c4:	414b      	adcs	r3, r1
 80037c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80037c8:	f04f 0200 	mov.w	r2, #0
 80037cc:	f04f 0300 	mov.w	r3, #0
 80037d0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80037d4:	4659      	mov	r1, fp
 80037d6:	00cb      	lsls	r3, r1, #3
 80037d8:	4651      	mov	r1, sl
 80037da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80037de:	4651      	mov	r1, sl
 80037e0:	00ca      	lsls	r2, r1, #3
 80037e2:	4610      	mov	r0, r2
 80037e4:	4619      	mov	r1, r3
 80037e6:	4603      	mov	r3, r0
 80037e8:	4642      	mov	r2, r8
 80037ea:	189b      	adds	r3, r3, r2
 80037ec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80037f0:	464b      	mov	r3, r9
 80037f2:	460a      	mov	r2, r1
 80037f4:	eb42 0303 	adc.w	r3, r2, r3
 80037f8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80037fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	2200      	movs	r2, #0
 8003804:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003808:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800380c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003810:	460b      	mov	r3, r1
 8003812:	18db      	adds	r3, r3, r3
 8003814:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003816:	4613      	mov	r3, r2
 8003818:	eb42 0303 	adc.w	r3, r2, r3
 800381c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800381e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003822:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003826:	f7fd f931 	bl	8000a8c <__aeabi_uldivmod>
 800382a:	4602      	mov	r2, r0
 800382c:	460b      	mov	r3, r1
 800382e:	4b0d      	ldr	r3, [pc, #52]	@ (8003864 <UART_SetConfig+0x2d4>)
 8003830:	fba3 1302 	umull	r1, r3, r3, r2
 8003834:	095b      	lsrs	r3, r3, #5
 8003836:	2164      	movs	r1, #100	@ 0x64
 8003838:	fb01 f303 	mul.w	r3, r1, r3
 800383c:	1ad3      	subs	r3, r2, r3
 800383e:	00db      	lsls	r3, r3, #3
 8003840:	3332      	adds	r3, #50	@ 0x32
 8003842:	4a08      	ldr	r2, [pc, #32]	@ (8003864 <UART_SetConfig+0x2d4>)
 8003844:	fba2 2303 	umull	r2, r3, r2, r3
 8003848:	095b      	lsrs	r3, r3, #5
 800384a:	f003 0207 	and.w	r2, r3, #7
 800384e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4422      	add	r2, r4
 8003856:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003858:	e106      	b.n	8003a68 <UART_SetConfig+0x4d8>
 800385a:	bf00      	nop
 800385c:	40011000 	.word	0x40011000
 8003860:	40011400 	.word	0x40011400
 8003864:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003868:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800386c:	2200      	movs	r2, #0
 800386e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003872:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003876:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800387a:	4642      	mov	r2, r8
 800387c:	464b      	mov	r3, r9
 800387e:	1891      	adds	r1, r2, r2
 8003880:	6239      	str	r1, [r7, #32]
 8003882:	415b      	adcs	r3, r3
 8003884:	627b      	str	r3, [r7, #36]	@ 0x24
 8003886:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800388a:	4641      	mov	r1, r8
 800388c:	1854      	adds	r4, r2, r1
 800388e:	4649      	mov	r1, r9
 8003890:	eb43 0501 	adc.w	r5, r3, r1
 8003894:	f04f 0200 	mov.w	r2, #0
 8003898:	f04f 0300 	mov.w	r3, #0
 800389c:	00eb      	lsls	r3, r5, #3
 800389e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80038a2:	00e2      	lsls	r2, r4, #3
 80038a4:	4614      	mov	r4, r2
 80038a6:	461d      	mov	r5, r3
 80038a8:	4643      	mov	r3, r8
 80038aa:	18e3      	adds	r3, r4, r3
 80038ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80038b0:	464b      	mov	r3, r9
 80038b2:	eb45 0303 	adc.w	r3, r5, r3
 80038b6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80038ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	2200      	movs	r2, #0
 80038c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80038c6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80038ca:	f04f 0200 	mov.w	r2, #0
 80038ce:	f04f 0300 	mov.w	r3, #0
 80038d2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80038d6:	4629      	mov	r1, r5
 80038d8:	008b      	lsls	r3, r1, #2
 80038da:	4621      	mov	r1, r4
 80038dc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80038e0:	4621      	mov	r1, r4
 80038e2:	008a      	lsls	r2, r1, #2
 80038e4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80038e8:	f7fd f8d0 	bl	8000a8c <__aeabi_uldivmod>
 80038ec:	4602      	mov	r2, r0
 80038ee:	460b      	mov	r3, r1
 80038f0:	4b60      	ldr	r3, [pc, #384]	@ (8003a74 <UART_SetConfig+0x4e4>)
 80038f2:	fba3 2302 	umull	r2, r3, r3, r2
 80038f6:	095b      	lsrs	r3, r3, #5
 80038f8:	011c      	lsls	r4, r3, #4
 80038fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80038fe:	2200      	movs	r2, #0
 8003900:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003904:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003908:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800390c:	4642      	mov	r2, r8
 800390e:	464b      	mov	r3, r9
 8003910:	1891      	adds	r1, r2, r2
 8003912:	61b9      	str	r1, [r7, #24]
 8003914:	415b      	adcs	r3, r3
 8003916:	61fb      	str	r3, [r7, #28]
 8003918:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800391c:	4641      	mov	r1, r8
 800391e:	1851      	adds	r1, r2, r1
 8003920:	6139      	str	r1, [r7, #16]
 8003922:	4649      	mov	r1, r9
 8003924:	414b      	adcs	r3, r1
 8003926:	617b      	str	r3, [r7, #20]
 8003928:	f04f 0200 	mov.w	r2, #0
 800392c:	f04f 0300 	mov.w	r3, #0
 8003930:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003934:	4659      	mov	r1, fp
 8003936:	00cb      	lsls	r3, r1, #3
 8003938:	4651      	mov	r1, sl
 800393a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800393e:	4651      	mov	r1, sl
 8003940:	00ca      	lsls	r2, r1, #3
 8003942:	4610      	mov	r0, r2
 8003944:	4619      	mov	r1, r3
 8003946:	4603      	mov	r3, r0
 8003948:	4642      	mov	r2, r8
 800394a:	189b      	adds	r3, r3, r2
 800394c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003950:	464b      	mov	r3, r9
 8003952:	460a      	mov	r2, r1
 8003954:	eb42 0303 	adc.w	r3, r2, r3
 8003958:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800395c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	2200      	movs	r2, #0
 8003964:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003966:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003968:	f04f 0200 	mov.w	r2, #0
 800396c:	f04f 0300 	mov.w	r3, #0
 8003970:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003974:	4649      	mov	r1, r9
 8003976:	008b      	lsls	r3, r1, #2
 8003978:	4641      	mov	r1, r8
 800397a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800397e:	4641      	mov	r1, r8
 8003980:	008a      	lsls	r2, r1, #2
 8003982:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003986:	f7fd f881 	bl	8000a8c <__aeabi_uldivmod>
 800398a:	4602      	mov	r2, r0
 800398c:	460b      	mov	r3, r1
 800398e:	4611      	mov	r1, r2
 8003990:	4b38      	ldr	r3, [pc, #224]	@ (8003a74 <UART_SetConfig+0x4e4>)
 8003992:	fba3 2301 	umull	r2, r3, r3, r1
 8003996:	095b      	lsrs	r3, r3, #5
 8003998:	2264      	movs	r2, #100	@ 0x64
 800399a:	fb02 f303 	mul.w	r3, r2, r3
 800399e:	1acb      	subs	r3, r1, r3
 80039a0:	011b      	lsls	r3, r3, #4
 80039a2:	3332      	adds	r3, #50	@ 0x32
 80039a4:	4a33      	ldr	r2, [pc, #204]	@ (8003a74 <UART_SetConfig+0x4e4>)
 80039a6:	fba2 2303 	umull	r2, r3, r2, r3
 80039aa:	095b      	lsrs	r3, r3, #5
 80039ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80039b0:	441c      	add	r4, r3
 80039b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80039b6:	2200      	movs	r2, #0
 80039b8:	673b      	str	r3, [r7, #112]	@ 0x70
 80039ba:	677a      	str	r2, [r7, #116]	@ 0x74
 80039bc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80039c0:	4642      	mov	r2, r8
 80039c2:	464b      	mov	r3, r9
 80039c4:	1891      	adds	r1, r2, r2
 80039c6:	60b9      	str	r1, [r7, #8]
 80039c8:	415b      	adcs	r3, r3
 80039ca:	60fb      	str	r3, [r7, #12]
 80039cc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80039d0:	4641      	mov	r1, r8
 80039d2:	1851      	adds	r1, r2, r1
 80039d4:	6039      	str	r1, [r7, #0]
 80039d6:	4649      	mov	r1, r9
 80039d8:	414b      	adcs	r3, r1
 80039da:	607b      	str	r3, [r7, #4]
 80039dc:	f04f 0200 	mov.w	r2, #0
 80039e0:	f04f 0300 	mov.w	r3, #0
 80039e4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80039e8:	4659      	mov	r1, fp
 80039ea:	00cb      	lsls	r3, r1, #3
 80039ec:	4651      	mov	r1, sl
 80039ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80039f2:	4651      	mov	r1, sl
 80039f4:	00ca      	lsls	r2, r1, #3
 80039f6:	4610      	mov	r0, r2
 80039f8:	4619      	mov	r1, r3
 80039fa:	4603      	mov	r3, r0
 80039fc:	4642      	mov	r2, r8
 80039fe:	189b      	adds	r3, r3, r2
 8003a00:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003a02:	464b      	mov	r3, r9
 8003a04:	460a      	mov	r2, r1
 8003a06:	eb42 0303 	adc.w	r3, r2, r3
 8003a0a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003a0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	2200      	movs	r2, #0
 8003a14:	663b      	str	r3, [r7, #96]	@ 0x60
 8003a16:	667a      	str	r2, [r7, #100]	@ 0x64
 8003a18:	f04f 0200 	mov.w	r2, #0
 8003a1c:	f04f 0300 	mov.w	r3, #0
 8003a20:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003a24:	4649      	mov	r1, r9
 8003a26:	008b      	lsls	r3, r1, #2
 8003a28:	4641      	mov	r1, r8
 8003a2a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003a2e:	4641      	mov	r1, r8
 8003a30:	008a      	lsls	r2, r1, #2
 8003a32:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003a36:	f7fd f829 	bl	8000a8c <__aeabi_uldivmod>
 8003a3a:	4602      	mov	r2, r0
 8003a3c:	460b      	mov	r3, r1
 8003a3e:	4b0d      	ldr	r3, [pc, #52]	@ (8003a74 <UART_SetConfig+0x4e4>)
 8003a40:	fba3 1302 	umull	r1, r3, r3, r2
 8003a44:	095b      	lsrs	r3, r3, #5
 8003a46:	2164      	movs	r1, #100	@ 0x64
 8003a48:	fb01 f303 	mul.w	r3, r1, r3
 8003a4c:	1ad3      	subs	r3, r2, r3
 8003a4e:	011b      	lsls	r3, r3, #4
 8003a50:	3332      	adds	r3, #50	@ 0x32
 8003a52:	4a08      	ldr	r2, [pc, #32]	@ (8003a74 <UART_SetConfig+0x4e4>)
 8003a54:	fba2 2303 	umull	r2, r3, r2, r3
 8003a58:	095b      	lsrs	r3, r3, #5
 8003a5a:	f003 020f 	and.w	r2, r3, #15
 8003a5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4422      	add	r2, r4
 8003a66:	609a      	str	r2, [r3, #8]
}
 8003a68:	bf00      	nop
 8003a6a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a74:	51eb851f 	.word	0x51eb851f

08003a78 <std>:
 8003a78:	2300      	movs	r3, #0
 8003a7a:	b510      	push	{r4, lr}
 8003a7c:	4604      	mov	r4, r0
 8003a7e:	e9c0 3300 	strd	r3, r3, [r0]
 8003a82:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003a86:	6083      	str	r3, [r0, #8]
 8003a88:	8181      	strh	r1, [r0, #12]
 8003a8a:	6643      	str	r3, [r0, #100]	@ 0x64
 8003a8c:	81c2      	strh	r2, [r0, #14]
 8003a8e:	6183      	str	r3, [r0, #24]
 8003a90:	4619      	mov	r1, r3
 8003a92:	2208      	movs	r2, #8
 8003a94:	305c      	adds	r0, #92	@ 0x5c
 8003a96:	f000 f906 	bl	8003ca6 <memset>
 8003a9a:	4b0d      	ldr	r3, [pc, #52]	@ (8003ad0 <std+0x58>)
 8003a9c:	6263      	str	r3, [r4, #36]	@ 0x24
 8003a9e:	4b0d      	ldr	r3, [pc, #52]	@ (8003ad4 <std+0x5c>)
 8003aa0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003aa2:	4b0d      	ldr	r3, [pc, #52]	@ (8003ad8 <std+0x60>)
 8003aa4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003aa6:	4b0d      	ldr	r3, [pc, #52]	@ (8003adc <std+0x64>)
 8003aa8:	6323      	str	r3, [r4, #48]	@ 0x30
 8003aaa:	4b0d      	ldr	r3, [pc, #52]	@ (8003ae0 <std+0x68>)
 8003aac:	6224      	str	r4, [r4, #32]
 8003aae:	429c      	cmp	r4, r3
 8003ab0:	d006      	beq.n	8003ac0 <std+0x48>
 8003ab2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003ab6:	4294      	cmp	r4, r2
 8003ab8:	d002      	beq.n	8003ac0 <std+0x48>
 8003aba:	33d0      	adds	r3, #208	@ 0xd0
 8003abc:	429c      	cmp	r4, r3
 8003abe:	d105      	bne.n	8003acc <std+0x54>
 8003ac0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003ac4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ac8:	f000 b966 	b.w	8003d98 <__retarget_lock_init_recursive>
 8003acc:	bd10      	pop	{r4, pc}
 8003ace:	bf00      	nop
 8003ad0:	08003c21 	.word	0x08003c21
 8003ad4:	08003c43 	.word	0x08003c43
 8003ad8:	08003c7b 	.word	0x08003c7b
 8003adc:	08003c9f 	.word	0x08003c9f
 8003ae0:	2000012c 	.word	0x2000012c

08003ae4 <stdio_exit_handler>:
 8003ae4:	4a02      	ldr	r2, [pc, #8]	@ (8003af0 <stdio_exit_handler+0xc>)
 8003ae6:	4903      	ldr	r1, [pc, #12]	@ (8003af4 <stdio_exit_handler+0x10>)
 8003ae8:	4803      	ldr	r0, [pc, #12]	@ (8003af8 <stdio_exit_handler+0x14>)
 8003aea:	f000 b869 	b.w	8003bc0 <_fwalk_sglue>
 8003aee:	bf00      	nop
 8003af0:	2000000c 	.word	0x2000000c
 8003af4:	08004635 	.word	0x08004635
 8003af8:	2000001c 	.word	0x2000001c

08003afc <cleanup_stdio>:
 8003afc:	6841      	ldr	r1, [r0, #4]
 8003afe:	4b0c      	ldr	r3, [pc, #48]	@ (8003b30 <cleanup_stdio+0x34>)
 8003b00:	4299      	cmp	r1, r3
 8003b02:	b510      	push	{r4, lr}
 8003b04:	4604      	mov	r4, r0
 8003b06:	d001      	beq.n	8003b0c <cleanup_stdio+0x10>
 8003b08:	f000 fd94 	bl	8004634 <_fflush_r>
 8003b0c:	68a1      	ldr	r1, [r4, #8]
 8003b0e:	4b09      	ldr	r3, [pc, #36]	@ (8003b34 <cleanup_stdio+0x38>)
 8003b10:	4299      	cmp	r1, r3
 8003b12:	d002      	beq.n	8003b1a <cleanup_stdio+0x1e>
 8003b14:	4620      	mov	r0, r4
 8003b16:	f000 fd8d 	bl	8004634 <_fflush_r>
 8003b1a:	68e1      	ldr	r1, [r4, #12]
 8003b1c:	4b06      	ldr	r3, [pc, #24]	@ (8003b38 <cleanup_stdio+0x3c>)
 8003b1e:	4299      	cmp	r1, r3
 8003b20:	d004      	beq.n	8003b2c <cleanup_stdio+0x30>
 8003b22:	4620      	mov	r0, r4
 8003b24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b28:	f000 bd84 	b.w	8004634 <_fflush_r>
 8003b2c:	bd10      	pop	{r4, pc}
 8003b2e:	bf00      	nop
 8003b30:	2000012c 	.word	0x2000012c
 8003b34:	20000194 	.word	0x20000194
 8003b38:	200001fc 	.word	0x200001fc

08003b3c <global_stdio_init.part.0>:
 8003b3c:	b510      	push	{r4, lr}
 8003b3e:	4b0b      	ldr	r3, [pc, #44]	@ (8003b6c <global_stdio_init.part.0+0x30>)
 8003b40:	4c0b      	ldr	r4, [pc, #44]	@ (8003b70 <global_stdio_init.part.0+0x34>)
 8003b42:	4a0c      	ldr	r2, [pc, #48]	@ (8003b74 <global_stdio_init.part.0+0x38>)
 8003b44:	601a      	str	r2, [r3, #0]
 8003b46:	4620      	mov	r0, r4
 8003b48:	2200      	movs	r2, #0
 8003b4a:	2104      	movs	r1, #4
 8003b4c:	f7ff ff94 	bl	8003a78 <std>
 8003b50:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003b54:	2201      	movs	r2, #1
 8003b56:	2109      	movs	r1, #9
 8003b58:	f7ff ff8e 	bl	8003a78 <std>
 8003b5c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003b60:	2202      	movs	r2, #2
 8003b62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b66:	2112      	movs	r1, #18
 8003b68:	f7ff bf86 	b.w	8003a78 <std>
 8003b6c:	20000264 	.word	0x20000264
 8003b70:	2000012c 	.word	0x2000012c
 8003b74:	08003ae5 	.word	0x08003ae5

08003b78 <__sfp_lock_acquire>:
 8003b78:	4801      	ldr	r0, [pc, #4]	@ (8003b80 <__sfp_lock_acquire+0x8>)
 8003b7a:	f000 b90e 	b.w	8003d9a <__retarget_lock_acquire_recursive>
 8003b7e:	bf00      	nop
 8003b80:	2000026d 	.word	0x2000026d

08003b84 <__sfp_lock_release>:
 8003b84:	4801      	ldr	r0, [pc, #4]	@ (8003b8c <__sfp_lock_release+0x8>)
 8003b86:	f000 b909 	b.w	8003d9c <__retarget_lock_release_recursive>
 8003b8a:	bf00      	nop
 8003b8c:	2000026d 	.word	0x2000026d

08003b90 <__sinit>:
 8003b90:	b510      	push	{r4, lr}
 8003b92:	4604      	mov	r4, r0
 8003b94:	f7ff fff0 	bl	8003b78 <__sfp_lock_acquire>
 8003b98:	6a23      	ldr	r3, [r4, #32]
 8003b9a:	b11b      	cbz	r3, 8003ba4 <__sinit+0x14>
 8003b9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ba0:	f7ff bff0 	b.w	8003b84 <__sfp_lock_release>
 8003ba4:	4b04      	ldr	r3, [pc, #16]	@ (8003bb8 <__sinit+0x28>)
 8003ba6:	6223      	str	r3, [r4, #32]
 8003ba8:	4b04      	ldr	r3, [pc, #16]	@ (8003bbc <__sinit+0x2c>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d1f5      	bne.n	8003b9c <__sinit+0xc>
 8003bb0:	f7ff ffc4 	bl	8003b3c <global_stdio_init.part.0>
 8003bb4:	e7f2      	b.n	8003b9c <__sinit+0xc>
 8003bb6:	bf00      	nop
 8003bb8:	08003afd 	.word	0x08003afd
 8003bbc:	20000264 	.word	0x20000264

08003bc0 <_fwalk_sglue>:
 8003bc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003bc4:	4607      	mov	r7, r0
 8003bc6:	4688      	mov	r8, r1
 8003bc8:	4614      	mov	r4, r2
 8003bca:	2600      	movs	r6, #0
 8003bcc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003bd0:	f1b9 0901 	subs.w	r9, r9, #1
 8003bd4:	d505      	bpl.n	8003be2 <_fwalk_sglue+0x22>
 8003bd6:	6824      	ldr	r4, [r4, #0]
 8003bd8:	2c00      	cmp	r4, #0
 8003bda:	d1f7      	bne.n	8003bcc <_fwalk_sglue+0xc>
 8003bdc:	4630      	mov	r0, r6
 8003bde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003be2:	89ab      	ldrh	r3, [r5, #12]
 8003be4:	2b01      	cmp	r3, #1
 8003be6:	d907      	bls.n	8003bf8 <_fwalk_sglue+0x38>
 8003be8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003bec:	3301      	adds	r3, #1
 8003bee:	d003      	beq.n	8003bf8 <_fwalk_sglue+0x38>
 8003bf0:	4629      	mov	r1, r5
 8003bf2:	4638      	mov	r0, r7
 8003bf4:	47c0      	blx	r8
 8003bf6:	4306      	orrs	r6, r0
 8003bf8:	3568      	adds	r5, #104	@ 0x68
 8003bfa:	e7e9      	b.n	8003bd0 <_fwalk_sglue+0x10>

08003bfc <iprintf>:
 8003bfc:	b40f      	push	{r0, r1, r2, r3}
 8003bfe:	b507      	push	{r0, r1, r2, lr}
 8003c00:	4906      	ldr	r1, [pc, #24]	@ (8003c1c <iprintf+0x20>)
 8003c02:	ab04      	add	r3, sp, #16
 8003c04:	6808      	ldr	r0, [r1, #0]
 8003c06:	f853 2b04 	ldr.w	r2, [r3], #4
 8003c0a:	6881      	ldr	r1, [r0, #8]
 8003c0c:	9301      	str	r3, [sp, #4]
 8003c0e:	f000 f9e9 	bl	8003fe4 <_vfiprintf_r>
 8003c12:	b003      	add	sp, #12
 8003c14:	f85d eb04 	ldr.w	lr, [sp], #4
 8003c18:	b004      	add	sp, #16
 8003c1a:	4770      	bx	lr
 8003c1c:	20000018 	.word	0x20000018

08003c20 <__sread>:
 8003c20:	b510      	push	{r4, lr}
 8003c22:	460c      	mov	r4, r1
 8003c24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c28:	f000 f868 	bl	8003cfc <_read_r>
 8003c2c:	2800      	cmp	r0, #0
 8003c2e:	bfab      	itete	ge
 8003c30:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003c32:	89a3      	ldrhlt	r3, [r4, #12]
 8003c34:	181b      	addge	r3, r3, r0
 8003c36:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003c3a:	bfac      	ite	ge
 8003c3c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003c3e:	81a3      	strhlt	r3, [r4, #12]
 8003c40:	bd10      	pop	{r4, pc}

08003c42 <__swrite>:
 8003c42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c46:	461f      	mov	r7, r3
 8003c48:	898b      	ldrh	r3, [r1, #12]
 8003c4a:	05db      	lsls	r3, r3, #23
 8003c4c:	4605      	mov	r5, r0
 8003c4e:	460c      	mov	r4, r1
 8003c50:	4616      	mov	r6, r2
 8003c52:	d505      	bpl.n	8003c60 <__swrite+0x1e>
 8003c54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c58:	2302      	movs	r3, #2
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	f000 f83c 	bl	8003cd8 <_lseek_r>
 8003c60:	89a3      	ldrh	r3, [r4, #12]
 8003c62:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003c66:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003c6a:	81a3      	strh	r3, [r4, #12]
 8003c6c:	4632      	mov	r2, r6
 8003c6e:	463b      	mov	r3, r7
 8003c70:	4628      	mov	r0, r5
 8003c72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003c76:	f000 b853 	b.w	8003d20 <_write_r>

08003c7a <__sseek>:
 8003c7a:	b510      	push	{r4, lr}
 8003c7c:	460c      	mov	r4, r1
 8003c7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c82:	f000 f829 	bl	8003cd8 <_lseek_r>
 8003c86:	1c43      	adds	r3, r0, #1
 8003c88:	89a3      	ldrh	r3, [r4, #12]
 8003c8a:	bf15      	itete	ne
 8003c8c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003c8e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003c92:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003c96:	81a3      	strheq	r3, [r4, #12]
 8003c98:	bf18      	it	ne
 8003c9a:	81a3      	strhne	r3, [r4, #12]
 8003c9c:	bd10      	pop	{r4, pc}

08003c9e <__sclose>:
 8003c9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ca2:	f000 b809 	b.w	8003cb8 <_close_r>

08003ca6 <memset>:
 8003ca6:	4402      	add	r2, r0
 8003ca8:	4603      	mov	r3, r0
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d100      	bne.n	8003cb0 <memset+0xa>
 8003cae:	4770      	bx	lr
 8003cb0:	f803 1b01 	strb.w	r1, [r3], #1
 8003cb4:	e7f9      	b.n	8003caa <memset+0x4>
	...

08003cb8 <_close_r>:
 8003cb8:	b538      	push	{r3, r4, r5, lr}
 8003cba:	4d06      	ldr	r5, [pc, #24]	@ (8003cd4 <_close_r+0x1c>)
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	4604      	mov	r4, r0
 8003cc0:	4608      	mov	r0, r1
 8003cc2:	602b      	str	r3, [r5, #0]
 8003cc4:	f7fd fc35 	bl	8001532 <_close>
 8003cc8:	1c43      	adds	r3, r0, #1
 8003cca:	d102      	bne.n	8003cd2 <_close_r+0x1a>
 8003ccc:	682b      	ldr	r3, [r5, #0]
 8003cce:	b103      	cbz	r3, 8003cd2 <_close_r+0x1a>
 8003cd0:	6023      	str	r3, [r4, #0]
 8003cd2:	bd38      	pop	{r3, r4, r5, pc}
 8003cd4:	20000268 	.word	0x20000268

08003cd8 <_lseek_r>:
 8003cd8:	b538      	push	{r3, r4, r5, lr}
 8003cda:	4d07      	ldr	r5, [pc, #28]	@ (8003cf8 <_lseek_r+0x20>)
 8003cdc:	4604      	mov	r4, r0
 8003cde:	4608      	mov	r0, r1
 8003ce0:	4611      	mov	r1, r2
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	602a      	str	r2, [r5, #0]
 8003ce6:	461a      	mov	r2, r3
 8003ce8:	f7fd fc4a 	bl	8001580 <_lseek>
 8003cec:	1c43      	adds	r3, r0, #1
 8003cee:	d102      	bne.n	8003cf6 <_lseek_r+0x1e>
 8003cf0:	682b      	ldr	r3, [r5, #0]
 8003cf2:	b103      	cbz	r3, 8003cf6 <_lseek_r+0x1e>
 8003cf4:	6023      	str	r3, [r4, #0]
 8003cf6:	bd38      	pop	{r3, r4, r5, pc}
 8003cf8:	20000268 	.word	0x20000268

08003cfc <_read_r>:
 8003cfc:	b538      	push	{r3, r4, r5, lr}
 8003cfe:	4d07      	ldr	r5, [pc, #28]	@ (8003d1c <_read_r+0x20>)
 8003d00:	4604      	mov	r4, r0
 8003d02:	4608      	mov	r0, r1
 8003d04:	4611      	mov	r1, r2
 8003d06:	2200      	movs	r2, #0
 8003d08:	602a      	str	r2, [r5, #0]
 8003d0a:	461a      	mov	r2, r3
 8003d0c:	f7fd fbf4 	bl	80014f8 <_read>
 8003d10:	1c43      	adds	r3, r0, #1
 8003d12:	d102      	bne.n	8003d1a <_read_r+0x1e>
 8003d14:	682b      	ldr	r3, [r5, #0]
 8003d16:	b103      	cbz	r3, 8003d1a <_read_r+0x1e>
 8003d18:	6023      	str	r3, [r4, #0]
 8003d1a:	bd38      	pop	{r3, r4, r5, pc}
 8003d1c:	20000268 	.word	0x20000268

08003d20 <_write_r>:
 8003d20:	b538      	push	{r3, r4, r5, lr}
 8003d22:	4d07      	ldr	r5, [pc, #28]	@ (8003d40 <_write_r+0x20>)
 8003d24:	4604      	mov	r4, r0
 8003d26:	4608      	mov	r0, r1
 8003d28:	4611      	mov	r1, r2
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	602a      	str	r2, [r5, #0]
 8003d2e:	461a      	mov	r2, r3
 8003d30:	f7fd f946 	bl	8000fc0 <_write>
 8003d34:	1c43      	adds	r3, r0, #1
 8003d36:	d102      	bne.n	8003d3e <_write_r+0x1e>
 8003d38:	682b      	ldr	r3, [r5, #0]
 8003d3a:	b103      	cbz	r3, 8003d3e <_write_r+0x1e>
 8003d3c:	6023      	str	r3, [r4, #0]
 8003d3e:	bd38      	pop	{r3, r4, r5, pc}
 8003d40:	20000268 	.word	0x20000268

08003d44 <__errno>:
 8003d44:	4b01      	ldr	r3, [pc, #4]	@ (8003d4c <__errno+0x8>)
 8003d46:	6818      	ldr	r0, [r3, #0]
 8003d48:	4770      	bx	lr
 8003d4a:	bf00      	nop
 8003d4c:	20000018 	.word	0x20000018

08003d50 <__libc_init_array>:
 8003d50:	b570      	push	{r4, r5, r6, lr}
 8003d52:	4d0d      	ldr	r5, [pc, #52]	@ (8003d88 <__libc_init_array+0x38>)
 8003d54:	4c0d      	ldr	r4, [pc, #52]	@ (8003d8c <__libc_init_array+0x3c>)
 8003d56:	1b64      	subs	r4, r4, r5
 8003d58:	10a4      	asrs	r4, r4, #2
 8003d5a:	2600      	movs	r6, #0
 8003d5c:	42a6      	cmp	r6, r4
 8003d5e:	d109      	bne.n	8003d74 <__libc_init_array+0x24>
 8003d60:	4d0b      	ldr	r5, [pc, #44]	@ (8003d90 <__libc_init_array+0x40>)
 8003d62:	4c0c      	ldr	r4, [pc, #48]	@ (8003d94 <__libc_init_array+0x44>)
 8003d64:	f000 fdb6 	bl	80048d4 <_init>
 8003d68:	1b64      	subs	r4, r4, r5
 8003d6a:	10a4      	asrs	r4, r4, #2
 8003d6c:	2600      	movs	r6, #0
 8003d6e:	42a6      	cmp	r6, r4
 8003d70:	d105      	bne.n	8003d7e <__libc_init_array+0x2e>
 8003d72:	bd70      	pop	{r4, r5, r6, pc}
 8003d74:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d78:	4798      	blx	r3
 8003d7a:	3601      	adds	r6, #1
 8003d7c:	e7ee      	b.n	8003d5c <__libc_init_array+0xc>
 8003d7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d82:	4798      	blx	r3
 8003d84:	3601      	adds	r6, #1
 8003d86:	e7f2      	b.n	8003d6e <__libc_init_array+0x1e>
 8003d88:	08004950 	.word	0x08004950
 8003d8c:	08004950 	.word	0x08004950
 8003d90:	08004950 	.word	0x08004950
 8003d94:	08004954 	.word	0x08004954

08003d98 <__retarget_lock_init_recursive>:
 8003d98:	4770      	bx	lr

08003d9a <__retarget_lock_acquire_recursive>:
 8003d9a:	4770      	bx	lr

08003d9c <__retarget_lock_release_recursive>:
 8003d9c:	4770      	bx	lr
	...

08003da0 <_free_r>:
 8003da0:	b538      	push	{r3, r4, r5, lr}
 8003da2:	4605      	mov	r5, r0
 8003da4:	2900      	cmp	r1, #0
 8003da6:	d041      	beq.n	8003e2c <_free_r+0x8c>
 8003da8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003dac:	1f0c      	subs	r4, r1, #4
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	bfb8      	it	lt
 8003db2:	18e4      	addlt	r4, r4, r3
 8003db4:	f000 f8e0 	bl	8003f78 <__malloc_lock>
 8003db8:	4a1d      	ldr	r2, [pc, #116]	@ (8003e30 <_free_r+0x90>)
 8003dba:	6813      	ldr	r3, [r2, #0]
 8003dbc:	b933      	cbnz	r3, 8003dcc <_free_r+0x2c>
 8003dbe:	6063      	str	r3, [r4, #4]
 8003dc0:	6014      	str	r4, [r2, #0]
 8003dc2:	4628      	mov	r0, r5
 8003dc4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003dc8:	f000 b8dc 	b.w	8003f84 <__malloc_unlock>
 8003dcc:	42a3      	cmp	r3, r4
 8003dce:	d908      	bls.n	8003de2 <_free_r+0x42>
 8003dd0:	6820      	ldr	r0, [r4, #0]
 8003dd2:	1821      	adds	r1, r4, r0
 8003dd4:	428b      	cmp	r3, r1
 8003dd6:	bf01      	itttt	eq
 8003dd8:	6819      	ldreq	r1, [r3, #0]
 8003dda:	685b      	ldreq	r3, [r3, #4]
 8003ddc:	1809      	addeq	r1, r1, r0
 8003dde:	6021      	streq	r1, [r4, #0]
 8003de0:	e7ed      	b.n	8003dbe <_free_r+0x1e>
 8003de2:	461a      	mov	r2, r3
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	b10b      	cbz	r3, 8003dec <_free_r+0x4c>
 8003de8:	42a3      	cmp	r3, r4
 8003dea:	d9fa      	bls.n	8003de2 <_free_r+0x42>
 8003dec:	6811      	ldr	r1, [r2, #0]
 8003dee:	1850      	adds	r0, r2, r1
 8003df0:	42a0      	cmp	r0, r4
 8003df2:	d10b      	bne.n	8003e0c <_free_r+0x6c>
 8003df4:	6820      	ldr	r0, [r4, #0]
 8003df6:	4401      	add	r1, r0
 8003df8:	1850      	adds	r0, r2, r1
 8003dfa:	4283      	cmp	r3, r0
 8003dfc:	6011      	str	r1, [r2, #0]
 8003dfe:	d1e0      	bne.n	8003dc2 <_free_r+0x22>
 8003e00:	6818      	ldr	r0, [r3, #0]
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	6053      	str	r3, [r2, #4]
 8003e06:	4408      	add	r0, r1
 8003e08:	6010      	str	r0, [r2, #0]
 8003e0a:	e7da      	b.n	8003dc2 <_free_r+0x22>
 8003e0c:	d902      	bls.n	8003e14 <_free_r+0x74>
 8003e0e:	230c      	movs	r3, #12
 8003e10:	602b      	str	r3, [r5, #0]
 8003e12:	e7d6      	b.n	8003dc2 <_free_r+0x22>
 8003e14:	6820      	ldr	r0, [r4, #0]
 8003e16:	1821      	adds	r1, r4, r0
 8003e18:	428b      	cmp	r3, r1
 8003e1a:	bf04      	itt	eq
 8003e1c:	6819      	ldreq	r1, [r3, #0]
 8003e1e:	685b      	ldreq	r3, [r3, #4]
 8003e20:	6063      	str	r3, [r4, #4]
 8003e22:	bf04      	itt	eq
 8003e24:	1809      	addeq	r1, r1, r0
 8003e26:	6021      	streq	r1, [r4, #0]
 8003e28:	6054      	str	r4, [r2, #4]
 8003e2a:	e7ca      	b.n	8003dc2 <_free_r+0x22>
 8003e2c:	bd38      	pop	{r3, r4, r5, pc}
 8003e2e:	bf00      	nop
 8003e30:	20000274 	.word	0x20000274

08003e34 <sbrk_aligned>:
 8003e34:	b570      	push	{r4, r5, r6, lr}
 8003e36:	4e0f      	ldr	r6, [pc, #60]	@ (8003e74 <sbrk_aligned+0x40>)
 8003e38:	460c      	mov	r4, r1
 8003e3a:	6831      	ldr	r1, [r6, #0]
 8003e3c:	4605      	mov	r5, r0
 8003e3e:	b911      	cbnz	r1, 8003e46 <sbrk_aligned+0x12>
 8003e40:	f000 fcb4 	bl	80047ac <_sbrk_r>
 8003e44:	6030      	str	r0, [r6, #0]
 8003e46:	4621      	mov	r1, r4
 8003e48:	4628      	mov	r0, r5
 8003e4a:	f000 fcaf 	bl	80047ac <_sbrk_r>
 8003e4e:	1c43      	adds	r3, r0, #1
 8003e50:	d103      	bne.n	8003e5a <sbrk_aligned+0x26>
 8003e52:	f04f 34ff 	mov.w	r4, #4294967295
 8003e56:	4620      	mov	r0, r4
 8003e58:	bd70      	pop	{r4, r5, r6, pc}
 8003e5a:	1cc4      	adds	r4, r0, #3
 8003e5c:	f024 0403 	bic.w	r4, r4, #3
 8003e60:	42a0      	cmp	r0, r4
 8003e62:	d0f8      	beq.n	8003e56 <sbrk_aligned+0x22>
 8003e64:	1a21      	subs	r1, r4, r0
 8003e66:	4628      	mov	r0, r5
 8003e68:	f000 fca0 	bl	80047ac <_sbrk_r>
 8003e6c:	3001      	adds	r0, #1
 8003e6e:	d1f2      	bne.n	8003e56 <sbrk_aligned+0x22>
 8003e70:	e7ef      	b.n	8003e52 <sbrk_aligned+0x1e>
 8003e72:	bf00      	nop
 8003e74:	20000270 	.word	0x20000270

08003e78 <_malloc_r>:
 8003e78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003e7c:	1ccd      	adds	r5, r1, #3
 8003e7e:	f025 0503 	bic.w	r5, r5, #3
 8003e82:	3508      	adds	r5, #8
 8003e84:	2d0c      	cmp	r5, #12
 8003e86:	bf38      	it	cc
 8003e88:	250c      	movcc	r5, #12
 8003e8a:	2d00      	cmp	r5, #0
 8003e8c:	4606      	mov	r6, r0
 8003e8e:	db01      	blt.n	8003e94 <_malloc_r+0x1c>
 8003e90:	42a9      	cmp	r1, r5
 8003e92:	d904      	bls.n	8003e9e <_malloc_r+0x26>
 8003e94:	230c      	movs	r3, #12
 8003e96:	6033      	str	r3, [r6, #0]
 8003e98:	2000      	movs	r0, #0
 8003e9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003e9e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003f74 <_malloc_r+0xfc>
 8003ea2:	f000 f869 	bl	8003f78 <__malloc_lock>
 8003ea6:	f8d8 3000 	ldr.w	r3, [r8]
 8003eaa:	461c      	mov	r4, r3
 8003eac:	bb44      	cbnz	r4, 8003f00 <_malloc_r+0x88>
 8003eae:	4629      	mov	r1, r5
 8003eb0:	4630      	mov	r0, r6
 8003eb2:	f7ff ffbf 	bl	8003e34 <sbrk_aligned>
 8003eb6:	1c43      	adds	r3, r0, #1
 8003eb8:	4604      	mov	r4, r0
 8003eba:	d158      	bne.n	8003f6e <_malloc_r+0xf6>
 8003ebc:	f8d8 4000 	ldr.w	r4, [r8]
 8003ec0:	4627      	mov	r7, r4
 8003ec2:	2f00      	cmp	r7, #0
 8003ec4:	d143      	bne.n	8003f4e <_malloc_r+0xd6>
 8003ec6:	2c00      	cmp	r4, #0
 8003ec8:	d04b      	beq.n	8003f62 <_malloc_r+0xea>
 8003eca:	6823      	ldr	r3, [r4, #0]
 8003ecc:	4639      	mov	r1, r7
 8003ece:	4630      	mov	r0, r6
 8003ed0:	eb04 0903 	add.w	r9, r4, r3
 8003ed4:	f000 fc6a 	bl	80047ac <_sbrk_r>
 8003ed8:	4581      	cmp	r9, r0
 8003eda:	d142      	bne.n	8003f62 <_malloc_r+0xea>
 8003edc:	6821      	ldr	r1, [r4, #0]
 8003ede:	1a6d      	subs	r5, r5, r1
 8003ee0:	4629      	mov	r1, r5
 8003ee2:	4630      	mov	r0, r6
 8003ee4:	f7ff ffa6 	bl	8003e34 <sbrk_aligned>
 8003ee8:	3001      	adds	r0, #1
 8003eea:	d03a      	beq.n	8003f62 <_malloc_r+0xea>
 8003eec:	6823      	ldr	r3, [r4, #0]
 8003eee:	442b      	add	r3, r5
 8003ef0:	6023      	str	r3, [r4, #0]
 8003ef2:	f8d8 3000 	ldr.w	r3, [r8]
 8003ef6:	685a      	ldr	r2, [r3, #4]
 8003ef8:	bb62      	cbnz	r2, 8003f54 <_malloc_r+0xdc>
 8003efa:	f8c8 7000 	str.w	r7, [r8]
 8003efe:	e00f      	b.n	8003f20 <_malloc_r+0xa8>
 8003f00:	6822      	ldr	r2, [r4, #0]
 8003f02:	1b52      	subs	r2, r2, r5
 8003f04:	d420      	bmi.n	8003f48 <_malloc_r+0xd0>
 8003f06:	2a0b      	cmp	r2, #11
 8003f08:	d917      	bls.n	8003f3a <_malloc_r+0xc2>
 8003f0a:	1961      	adds	r1, r4, r5
 8003f0c:	42a3      	cmp	r3, r4
 8003f0e:	6025      	str	r5, [r4, #0]
 8003f10:	bf18      	it	ne
 8003f12:	6059      	strne	r1, [r3, #4]
 8003f14:	6863      	ldr	r3, [r4, #4]
 8003f16:	bf08      	it	eq
 8003f18:	f8c8 1000 	streq.w	r1, [r8]
 8003f1c:	5162      	str	r2, [r4, r5]
 8003f1e:	604b      	str	r3, [r1, #4]
 8003f20:	4630      	mov	r0, r6
 8003f22:	f000 f82f 	bl	8003f84 <__malloc_unlock>
 8003f26:	f104 000b 	add.w	r0, r4, #11
 8003f2a:	1d23      	adds	r3, r4, #4
 8003f2c:	f020 0007 	bic.w	r0, r0, #7
 8003f30:	1ac2      	subs	r2, r0, r3
 8003f32:	bf1c      	itt	ne
 8003f34:	1a1b      	subne	r3, r3, r0
 8003f36:	50a3      	strne	r3, [r4, r2]
 8003f38:	e7af      	b.n	8003e9a <_malloc_r+0x22>
 8003f3a:	6862      	ldr	r2, [r4, #4]
 8003f3c:	42a3      	cmp	r3, r4
 8003f3e:	bf0c      	ite	eq
 8003f40:	f8c8 2000 	streq.w	r2, [r8]
 8003f44:	605a      	strne	r2, [r3, #4]
 8003f46:	e7eb      	b.n	8003f20 <_malloc_r+0xa8>
 8003f48:	4623      	mov	r3, r4
 8003f4a:	6864      	ldr	r4, [r4, #4]
 8003f4c:	e7ae      	b.n	8003eac <_malloc_r+0x34>
 8003f4e:	463c      	mov	r4, r7
 8003f50:	687f      	ldr	r7, [r7, #4]
 8003f52:	e7b6      	b.n	8003ec2 <_malloc_r+0x4a>
 8003f54:	461a      	mov	r2, r3
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	42a3      	cmp	r3, r4
 8003f5a:	d1fb      	bne.n	8003f54 <_malloc_r+0xdc>
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	6053      	str	r3, [r2, #4]
 8003f60:	e7de      	b.n	8003f20 <_malloc_r+0xa8>
 8003f62:	230c      	movs	r3, #12
 8003f64:	6033      	str	r3, [r6, #0]
 8003f66:	4630      	mov	r0, r6
 8003f68:	f000 f80c 	bl	8003f84 <__malloc_unlock>
 8003f6c:	e794      	b.n	8003e98 <_malloc_r+0x20>
 8003f6e:	6005      	str	r5, [r0, #0]
 8003f70:	e7d6      	b.n	8003f20 <_malloc_r+0xa8>
 8003f72:	bf00      	nop
 8003f74:	20000274 	.word	0x20000274

08003f78 <__malloc_lock>:
 8003f78:	4801      	ldr	r0, [pc, #4]	@ (8003f80 <__malloc_lock+0x8>)
 8003f7a:	f7ff bf0e 	b.w	8003d9a <__retarget_lock_acquire_recursive>
 8003f7e:	bf00      	nop
 8003f80:	2000026c 	.word	0x2000026c

08003f84 <__malloc_unlock>:
 8003f84:	4801      	ldr	r0, [pc, #4]	@ (8003f8c <__malloc_unlock+0x8>)
 8003f86:	f7ff bf09 	b.w	8003d9c <__retarget_lock_release_recursive>
 8003f8a:	bf00      	nop
 8003f8c:	2000026c 	.word	0x2000026c

08003f90 <__sfputc_r>:
 8003f90:	6893      	ldr	r3, [r2, #8]
 8003f92:	3b01      	subs	r3, #1
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	b410      	push	{r4}
 8003f98:	6093      	str	r3, [r2, #8]
 8003f9a:	da08      	bge.n	8003fae <__sfputc_r+0x1e>
 8003f9c:	6994      	ldr	r4, [r2, #24]
 8003f9e:	42a3      	cmp	r3, r4
 8003fa0:	db01      	blt.n	8003fa6 <__sfputc_r+0x16>
 8003fa2:	290a      	cmp	r1, #10
 8003fa4:	d103      	bne.n	8003fae <__sfputc_r+0x1e>
 8003fa6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003faa:	f000 bb6b 	b.w	8004684 <__swbuf_r>
 8003fae:	6813      	ldr	r3, [r2, #0]
 8003fb0:	1c58      	adds	r0, r3, #1
 8003fb2:	6010      	str	r0, [r2, #0]
 8003fb4:	7019      	strb	r1, [r3, #0]
 8003fb6:	4608      	mov	r0, r1
 8003fb8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003fbc:	4770      	bx	lr

08003fbe <__sfputs_r>:
 8003fbe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fc0:	4606      	mov	r6, r0
 8003fc2:	460f      	mov	r7, r1
 8003fc4:	4614      	mov	r4, r2
 8003fc6:	18d5      	adds	r5, r2, r3
 8003fc8:	42ac      	cmp	r4, r5
 8003fca:	d101      	bne.n	8003fd0 <__sfputs_r+0x12>
 8003fcc:	2000      	movs	r0, #0
 8003fce:	e007      	b.n	8003fe0 <__sfputs_r+0x22>
 8003fd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003fd4:	463a      	mov	r2, r7
 8003fd6:	4630      	mov	r0, r6
 8003fd8:	f7ff ffda 	bl	8003f90 <__sfputc_r>
 8003fdc:	1c43      	adds	r3, r0, #1
 8003fde:	d1f3      	bne.n	8003fc8 <__sfputs_r+0xa>
 8003fe0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003fe4 <_vfiprintf_r>:
 8003fe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fe8:	460d      	mov	r5, r1
 8003fea:	b09d      	sub	sp, #116	@ 0x74
 8003fec:	4614      	mov	r4, r2
 8003fee:	4698      	mov	r8, r3
 8003ff0:	4606      	mov	r6, r0
 8003ff2:	b118      	cbz	r0, 8003ffc <_vfiprintf_r+0x18>
 8003ff4:	6a03      	ldr	r3, [r0, #32]
 8003ff6:	b90b      	cbnz	r3, 8003ffc <_vfiprintf_r+0x18>
 8003ff8:	f7ff fdca 	bl	8003b90 <__sinit>
 8003ffc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003ffe:	07d9      	lsls	r1, r3, #31
 8004000:	d405      	bmi.n	800400e <_vfiprintf_r+0x2a>
 8004002:	89ab      	ldrh	r3, [r5, #12]
 8004004:	059a      	lsls	r2, r3, #22
 8004006:	d402      	bmi.n	800400e <_vfiprintf_r+0x2a>
 8004008:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800400a:	f7ff fec6 	bl	8003d9a <__retarget_lock_acquire_recursive>
 800400e:	89ab      	ldrh	r3, [r5, #12]
 8004010:	071b      	lsls	r3, r3, #28
 8004012:	d501      	bpl.n	8004018 <_vfiprintf_r+0x34>
 8004014:	692b      	ldr	r3, [r5, #16]
 8004016:	b99b      	cbnz	r3, 8004040 <_vfiprintf_r+0x5c>
 8004018:	4629      	mov	r1, r5
 800401a:	4630      	mov	r0, r6
 800401c:	f000 fb70 	bl	8004700 <__swsetup_r>
 8004020:	b170      	cbz	r0, 8004040 <_vfiprintf_r+0x5c>
 8004022:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004024:	07dc      	lsls	r4, r3, #31
 8004026:	d504      	bpl.n	8004032 <_vfiprintf_r+0x4e>
 8004028:	f04f 30ff 	mov.w	r0, #4294967295
 800402c:	b01d      	add	sp, #116	@ 0x74
 800402e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004032:	89ab      	ldrh	r3, [r5, #12]
 8004034:	0598      	lsls	r0, r3, #22
 8004036:	d4f7      	bmi.n	8004028 <_vfiprintf_r+0x44>
 8004038:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800403a:	f7ff feaf 	bl	8003d9c <__retarget_lock_release_recursive>
 800403e:	e7f3      	b.n	8004028 <_vfiprintf_r+0x44>
 8004040:	2300      	movs	r3, #0
 8004042:	9309      	str	r3, [sp, #36]	@ 0x24
 8004044:	2320      	movs	r3, #32
 8004046:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800404a:	f8cd 800c 	str.w	r8, [sp, #12]
 800404e:	2330      	movs	r3, #48	@ 0x30
 8004050:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004200 <_vfiprintf_r+0x21c>
 8004054:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004058:	f04f 0901 	mov.w	r9, #1
 800405c:	4623      	mov	r3, r4
 800405e:	469a      	mov	sl, r3
 8004060:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004064:	b10a      	cbz	r2, 800406a <_vfiprintf_r+0x86>
 8004066:	2a25      	cmp	r2, #37	@ 0x25
 8004068:	d1f9      	bne.n	800405e <_vfiprintf_r+0x7a>
 800406a:	ebba 0b04 	subs.w	fp, sl, r4
 800406e:	d00b      	beq.n	8004088 <_vfiprintf_r+0xa4>
 8004070:	465b      	mov	r3, fp
 8004072:	4622      	mov	r2, r4
 8004074:	4629      	mov	r1, r5
 8004076:	4630      	mov	r0, r6
 8004078:	f7ff ffa1 	bl	8003fbe <__sfputs_r>
 800407c:	3001      	adds	r0, #1
 800407e:	f000 80a7 	beq.w	80041d0 <_vfiprintf_r+0x1ec>
 8004082:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004084:	445a      	add	r2, fp
 8004086:	9209      	str	r2, [sp, #36]	@ 0x24
 8004088:	f89a 3000 	ldrb.w	r3, [sl]
 800408c:	2b00      	cmp	r3, #0
 800408e:	f000 809f 	beq.w	80041d0 <_vfiprintf_r+0x1ec>
 8004092:	2300      	movs	r3, #0
 8004094:	f04f 32ff 	mov.w	r2, #4294967295
 8004098:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800409c:	f10a 0a01 	add.w	sl, sl, #1
 80040a0:	9304      	str	r3, [sp, #16]
 80040a2:	9307      	str	r3, [sp, #28]
 80040a4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80040a8:	931a      	str	r3, [sp, #104]	@ 0x68
 80040aa:	4654      	mov	r4, sl
 80040ac:	2205      	movs	r2, #5
 80040ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80040b2:	4853      	ldr	r0, [pc, #332]	@ (8004200 <_vfiprintf_r+0x21c>)
 80040b4:	f7fc f8ac 	bl	8000210 <memchr>
 80040b8:	9a04      	ldr	r2, [sp, #16]
 80040ba:	b9d8      	cbnz	r0, 80040f4 <_vfiprintf_r+0x110>
 80040bc:	06d1      	lsls	r1, r2, #27
 80040be:	bf44      	itt	mi
 80040c0:	2320      	movmi	r3, #32
 80040c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80040c6:	0713      	lsls	r3, r2, #28
 80040c8:	bf44      	itt	mi
 80040ca:	232b      	movmi	r3, #43	@ 0x2b
 80040cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80040d0:	f89a 3000 	ldrb.w	r3, [sl]
 80040d4:	2b2a      	cmp	r3, #42	@ 0x2a
 80040d6:	d015      	beq.n	8004104 <_vfiprintf_r+0x120>
 80040d8:	9a07      	ldr	r2, [sp, #28]
 80040da:	4654      	mov	r4, sl
 80040dc:	2000      	movs	r0, #0
 80040de:	f04f 0c0a 	mov.w	ip, #10
 80040e2:	4621      	mov	r1, r4
 80040e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80040e8:	3b30      	subs	r3, #48	@ 0x30
 80040ea:	2b09      	cmp	r3, #9
 80040ec:	d94b      	bls.n	8004186 <_vfiprintf_r+0x1a2>
 80040ee:	b1b0      	cbz	r0, 800411e <_vfiprintf_r+0x13a>
 80040f0:	9207      	str	r2, [sp, #28]
 80040f2:	e014      	b.n	800411e <_vfiprintf_r+0x13a>
 80040f4:	eba0 0308 	sub.w	r3, r0, r8
 80040f8:	fa09 f303 	lsl.w	r3, r9, r3
 80040fc:	4313      	orrs	r3, r2
 80040fe:	9304      	str	r3, [sp, #16]
 8004100:	46a2      	mov	sl, r4
 8004102:	e7d2      	b.n	80040aa <_vfiprintf_r+0xc6>
 8004104:	9b03      	ldr	r3, [sp, #12]
 8004106:	1d19      	adds	r1, r3, #4
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	9103      	str	r1, [sp, #12]
 800410c:	2b00      	cmp	r3, #0
 800410e:	bfbb      	ittet	lt
 8004110:	425b      	neglt	r3, r3
 8004112:	f042 0202 	orrlt.w	r2, r2, #2
 8004116:	9307      	strge	r3, [sp, #28]
 8004118:	9307      	strlt	r3, [sp, #28]
 800411a:	bfb8      	it	lt
 800411c:	9204      	strlt	r2, [sp, #16]
 800411e:	7823      	ldrb	r3, [r4, #0]
 8004120:	2b2e      	cmp	r3, #46	@ 0x2e
 8004122:	d10a      	bne.n	800413a <_vfiprintf_r+0x156>
 8004124:	7863      	ldrb	r3, [r4, #1]
 8004126:	2b2a      	cmp	r3, #42	@ 0x2a
 8004128:	d132      	bne.n	8004190 <_vfiprintf_r+0x1ac>
 800412a:	9b03      	ldr	r3, [sp, #12]
 800412c:	1d1a      	adds	r2, r3, #4
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	9203      	str	r2, [sp, #12]
 8004132:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004136:	3402      	adds	r4, #2
 8004138:	9305      	str	r3, [sp, #20]
 800413a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004210 <_vfiprintf_r+0x22c>
 800413e:	7821      	ldrb	r1, [r4, #0]
 8004140:	2203      	movs	r2, #3
 8004142:	4650      	mov	r0, sl
 8004144:	f7fc f864 	bl	8000210 <memchr>
 8004148:	b138      	cbz	r0, 800415a <_vfiprintf_r+0x176>
 800414a:	9b04      	ldr	r3, [sp, #16]
 800414c:	eba0 000a 	sub.w	r0, r0, sl
 8004150:	2240      	movs	r2, #64	@ 0x40
 8004152:	4082      	lsls	r2, r0
 8004154:	4313      	orrs	r3, r2
 8004156:	3401      	adds	r4, #1
 8004158:	9304      	str	r3, [sp, #16]
 800415a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800415e:	4829      	ldr	r0, [pc, #164]	@ (8004204 <_vfiprintf_r+0x220>)
 8004160:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004164:	2206      	movs	r2, #6
 8004166:	f7fc f853 	bl	8000210 <memchr>
 800416a:	2800      	cmp	r0, #0
 800416c:	d03f      	beq.n	80041ee <_vfiprintf_r+0x20a>
 800416e:	4b26      	ldr	r3, [pc, #152]	@ (8004208 <_vfiprintf_r+0x224>)
 8004170:	bb1b      	cbnz	r3, 80041ba <_vfiprintf_r+0x1d6>
 8004172:	9b03      	ldr	r3, [sp, #12]
 8004174:	3307      	adds	r3, #7
 8004176:	f023 0307 	bic.w	r3, r3, #7
 800417a:	3308      	adds	r3, #8
 800417c:	9303      	str	r3, [sp, #12]
 800417e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004180:	443b      	add	r3, r7
 8004182:	9309      	str	r3, [sp, #36]	@ 0x24
 8004184:	e76a      	b.n	800405c <_vfiprintf_r+0x78>
 8004186:	fb0c 3202 	mla	r2, ip, r2, r3
 800418a:	460c      	mov	r4, r1
 800418c:	2001      	movs	r0, #1
 800418e:	e7a8      	b.n	80040e2 <_vfiprintf_r+0xfe>
 8004190:	2300      	movs	r3, #0
 8004192:	3401      	adds	r4, #1
 8004194:	9305      	str	r3, [sp, #20]
 8004196:	4619      	mov	r1, r3
 8004198:	f04f 0c0a 	mov.w	ip, #10
 800419c:	4620      	mov	r0, r4
 800419e:	f810 2b01 	ldrb.w	r2, [r0], #1
 80041a2:	3a30      	subs	r2, #48	@ 0x30
 80041a4:	2a09      	cmp	r2, #9
 80041a6:	d903      	bls.n	80041b0 <_vfiprintf_r+0x1cc>
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d0c6      	beq.n	800413a <_vfiprintf_r+0x156>
 80041ac:	9105      	str	r1, [sp, #20]
 80041ae:	e7c4      	b.n	800413a <_vfiprintf_r+0x156>
 80041b0:	fb0c 2101 	mla	r1, ip, r1, r2
 80041b4:	4604      	mov	r4, r0
 80041b6:	2301      	movs	r3, #1
 80041b8:	e7f0      	b.n	800419c <_vfiprintf_r+0x1b8>
 80041ba:	ab03      	add	r3, sp, #12
 80041bc:	9300      	str	r3, [sp, #0]
 80041be:	462a      	mov	r2, r5
 80041c0:	4b12      	ldr	r3, [pc, #72]	@ (800420c <_vfiprintf_r+0x228>)
 80041c2:	a904      	add	r1, sp, #16
 80041c4:	4630      	mov	r0, r6
 80041c6:	f3af 8000 	nop.w
 80041ca:	4607      	mov	r7, r0
 80041cc:	1c78      	adds	r0, r7, #1
 80041ce:	d1d6      	bne.n	800417e <_vfiprintf_r+0x19a>
 80041d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80041d2:	07d9      	lsls	r1, r3, #31
 80041d4:	d405      	bmi.n	80041e2 <_vfiprintf_r+0x1fe>
 80041d6:	89ab      	ldrh	r3, [r5, #12]
 80041d8:	059a      	lsls	r2, r3, #22
 80041da:	d402      	bmi.n	80041e2 <_vfiprintf_r+0x1fe>
 80041dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80041de:	f7ff fddd 	bl	8003d9c <__retarget_lock_release_recursive>
 80041e2:	89ab      	ldrh	r3, [r5, #12]
 80041e4:	065b      	lsls	r3, r3, #25
 80041e6:	f53f af1f 	bmi.w	8004028 <_vfiprintf_r+0x44>
 80041ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80041ec:	e71e      	b.n	800402c <_vfiprintf_r+0x48>
 80041ee:	ab03      	add	r3, sp, #12
 80041f0:	9300      	str	r3, [sp, #0]
 80041f2:	462a      	mov	r2, r5
 80041f4:	4b05      	ldr	r3, [pc, #20]	@ (800420c <_vfiprintf_r+0x228>)
 80041f6:	a904      	add	r1, sp, #16
 80041f8:	4630      	mov	r0, r6
 80041fa:	f000 f879 	bl	80042f0 <_printf_i>
 80041fe:	e7e4      	b.n	80041ca <_vfiprintf_r+0x1e6>
 8004200:	08004914 	.word	0x08004914
 8004204:	0800491e 	.word	0x0800491e
 8004208:	00000000 	.word	0x00000000
 800420c:	08003fbf 	.word	0x08003fbf
 8004210:	0800491a 	.word	0x0800491a

08004214 <_printf_common>:
 8004214:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004218:	4616      	mov	r6, r2
 800421a:	4698      	mov	r8, r3
 800421c:	688a      	ldr	r2, [r1, #8]
 800421e:	690b      	ldr	r3, [r1, #16]
 8004220:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004224:	4293      	cmp	r3, r2
 8004226:	bfb8      	it	lt
 8004228:	4613      	movlt	r3, r2
 800422a:	6033      	str	r3, [r6, #0]
 800422c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004230:	4607      	mov	r7, r0
 8004232:	460c      	mov	r4, r1
 8004234:	b10a      	cbz	r2, 800423a <_printf_common+0x26>
 8004236:	3301      	adds	r3, #1
 8004238:	6033      	str	r3, [r6, #0]
 800423a:	6823      	ldr	r3, [r4, #0]
 800423c:	0699      	lsls	r1, r3, #26
 800423e:	bf42      	ittt	mi
 8004240:	6833      	ldrmi	r3, [r6, #0]
 8004242:	3302      	addmi	r3, #2
 8004244:	6033      	strmi	r3, [r6, #0]
 8004246:	6825      	ldr	r5, [r4, #0]
 8004248:	f015 0506 	ands.w	r5, r5, #6
 800424c:	d106      	bne.n	800425c <_printf_common+0x48>
 800424e:	f104 0a19 	add.w	sl, r4, #25
 8004252:	68e3      	ldr	r3, [r4, #12]
 8004254:	6832      	ldr	r2, [r6, #0]
 8004256:	1a9b      	subs	r3, r3, r2
 8004258:	42ab      	cmp	r3, r5
 800425a:	dc26      	bgt.n	80042aa <_printf_common+0x96>
 800425c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004260:	6822      	ldr	r2, [r4, #0]
 8004262:	3b00      	subs	r3, #0
 8004264:	bf18      	it	ne
 8004266:	2301      	movne	r3, #1
 8004268:	0692      	lsls	r2, r2, #26
 800426a:	d42b      	bmi.n	80042c4 <_printf_common+0xb0>
 800426c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004270:	4641      	mov	r1, r8
 8004272:	4638      	mov	r0, r7
 8004274:	47c8      	blx	r9
 8004276:	3001      	adds	r0, #1
 8004278:	d01e      	beq.n	80042b8 <_printf_common+0xa4>
 800427a:	6823      	ldr	r3, [r4, #0]
 800427c:	6922      	ldr	r2, [r4, #16]
 800427e:	f003 0306 	and.w	r3, r3, #6
 8004282:	2b04      	cmp	r3, #4
 8004284:	bf02      	ittt	eq
 8004286:	68e5      	ldreq	r5, [r4, #12]
 8004288:	6833      	ldreq	r3, [r6, #0]
 800428a:	1aed      	subeq	r5, r5, r3
 800428c:	68a3      	ldr	r3, [r4, #8]
 800428e:	bf0c      	ite	eq
 8004290:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004294:	2500      	movne	r5, #0
 8004296:	4293      	cmp	r3, r2
 8004298:	bfc4      	itt	gt
 800429a:	1a9b      	subgt	r3, r3, r2
 800429c:	18ed      	addgt	r5, r5, r3
 800429e:	2600      	movs	r6, #0
 80042a0:	341a      	adds	r4, #26
 80042a2:	42b5      	cmp	r5, r6
 80042a4:	d11a      	bne.n	80042dc <_printf_common+0xc8>
 80042a6:	2000      	movs	r0, #0
 80042a8:	e008      	b.n	80042bc <_printf_common+0xa8>
 80042aa:	2301      	movs	r3, #1
 80042ac:	4652      	mov	r2, sl
 80042ae:	4641      	mov	r1, r8
 80042b0:	4638      	mov	r0, r7
 80042b2:	47c8      	blx	r9
 80042b4:	3001      	adds	r0, #1
 80042b6:	d103      	bne.n	80042c0 <_printf_common+0xac>
 80042b8:	f04f 30ff 	mov.w	r0, #4294967295
 80042bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042c0:	3501      	adds	r5, #1
 80042c2:	e7c6      	b.n	8004252 <_printf_common+0x3e>
 80042c4:	18e1      	adds	r1, r4, r3
 80042c6:	1c5a      	adds	r2, r3, #1
 80042c8:	2030      	movs	r0, #48	@ 0x30
 80042ca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80042ce:	4422      	add	r2, r4
 80042d0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80042d4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80042d8:	3302      	adds	r3, #2
 80042da:	e7c7      	b.n	800426c <_printf_common+0x58>
 80042dc:	2301      	movs	r3, #1
 80042de:	4622      	mov	r2, r4
 80042e0:	4641      	mov	r1, r8
 80042e2:	4638      	mov	r0, r7
 80042e4:	47c8      	blx	r9
 80042e6:	3001      	adds	r0, #1
 80042e8:	d0e6      	beq.n	80042b8 <_printf_common+0xa4>
 80042ea:	3601      	adds	r6, #1
 80042ec:	e7d9      	b.n	80042a2 <_printf_common+0x8e>
	...

080042f0 <_printf_i>:
 80042f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80042f4:	7e0f      	ldrb	r7, [r1, #24]
 80042f6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80042f8:	2f78      	cmp	r7, #120	@ 0x78
 80042fa:	4691      	mov	r9, r2
 80042fc:	4680      	mov	r8, r0
 80042fe:	460c      	mov	r4, r1
 8004300:	469a      	mov	sl, r3
 8004302:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004306:	d807      	bhi.n	8004318 <_printf_i+0x28>
 8004308:	2f62      	cmp	r7, #98	@ 0x62
 800430a:	d80a      	bhi.n	8004322 <_printf_i+0x32>
 800430c:	2f00      	cmp	r7, #0
 800430e:	f000 80d1 	beq.w	80044b4 <_printf_i+0x1c4>
 8004312:	2f58      	cmp	r7, #88	@ 0x58
 8004314:	f000 80b8 	beq.w	8004488 <_printf_i+0x198>
 8004318:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800431c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004320:	e03a      	b.n	8004398 <_printf_i+0xa8>
 8004322:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004326:	2b15      	cmp	r3, #21
 8004328:	d8f6      	bhi.n	8004318 <_printf_i+0x28>
 800432a:	a101      	add	r1, pc, #4	@ (adr r1, 8004330 <_printf_i+0x40>)
 800432c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004330:	08004389 	.word	0x08004389
 8004334:	0800439d 	.word	0x0800439d
 8004338:	08004319 	.word	0x08004319
 800433c:	08004319 	.word	0x08004319
 8004340:	08004319 	.word	0x08004319
 8004344:	08004319 	.word	0x08004319
 8004348:	0800439d 	.word	0x0800439d
 800434c:	08004319 	.word	0x08004319
 8004350:	08004319 	.word	0x08004319
 8004354:	08004319 	.word	0x08004319
 8004358:	08004319 	.word	0x08004319
 800435c:	0800449b 	.word	0x0800449b
 8004360:	080043c7 	.word	0x080043c7
 8004364:	08004455 	.word	0x08004455
 8004368:	08004319 	.word	0x08004319
 800436c:	08004319 	.word	0x08004319
 8004370:	080044bd 	.word	0x080044bd
 8004374:	08004319 	.word	0x08004319
 8004378:	080043c7 	.word	0x080043c7
 800437c:	08004319 	.word	0x08004319
 8004380:	08004319 	.word	0x08004319
 8004384:	0800445d 	.word	0x0800445d
 8004388:	6833      	ldr	r3, [r6, #0]
 800438a:	1d1a      	adds	r2, r3, #4
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	6032      	str	r2, [r6, #0]
 8004390:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004394:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004398:	2301      	movs	r3, #1
 800439a:	e09c      	b.n	80044d6 <_printf_i+0x1e6>
 800439c:	6833      	ldr	r3, [r6, #0]
 800439e:	6820      	ldr	r0, [r4, #0]
 80043a0:	1d19      	adds	r1, r3, #4
 80043a2:	6031      	str	r1, [r6, #0]
 80043a4:	0606      	lsls	r6, r0, #24
 80043a6:	d501      	bpl.n	80043ac <_printf_i+0xbc>
 80043a8:	681d      	ldr	r5, [r3, #0]
 80043aa:	e003      	b.n	80043b4 <_printf_i+0xc4>
 80043ac:	0645      	lsls	r5, r0, #25
 80043ae:	d5fb      	bpl.n	80043a8 <_printf_i+0xb8>
 80043b0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80043b4:	2d00      	cmp	r5, #0
 80043b6:	da03      	bge.n	80043c0 <_printf_i+0xd0>
 80043b8:	232d      	movs	r3, #45	@ 0x2d
 80043ba:	426d      	negs	r5, r5
 80043bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80043c0:	4858      	ldr	r0, [pc, #352]	@ (8004524 <_printf_i+0x234>)
 80043c2:	230a      	movs	r3, #10
 80043c4:	e011      	b.n	80043ea <_printf_i+0xfa>
 80043c6:	6821      	ldr	r1, [r4, #0]
 80043c8:	6833      	ldr	r3, [r6, #0]
 80043ca:	0608      	lsls	r0, r1, #24
 80043cc:	f853 5b04 	ldr.w	r5, [r3], #4
 80043d0:	d402      	bmi.n	80043d8 <_printf_i+0xe8>
 80043d2:	0649      	lsls	r1, r1, #25
 80043d4:	bf48      	it	mi
 80043d6:	b2ad      	uxthmi	r5, r5
 80043d8:	2f6f      	cmp	r7, #111	@ 0x6f
 80043da:	4852      	ldr	r0, [pc, #328]	@ (8004524 <_printf_i+0x234>)
 80043dc:	6033      	str	r3, [r6, #0]
 80043de:	bf14      	ite	ne
 80043e0:	230a      	movne	r3, #10
 80043e2:	2308      	moveq	r3, #8
 80043e4:	2100      	movs	r1, #0
 80043e6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80043ea:	6866      	ldr	r6, [r4, #4]
 80043ec:	60a6      	str	r6, [r4, #8]
 80043ee:	2e00      	cmp	r6, #0
 80043f0:	db05      	blt.n	80043fe <_printf_i+0x10e>
 80043f2:	6821      	ldr	r1, [r4, #0]
 80043f4:	432e      	orrs	r6, r5
 80043f6:	f021 0104 	bic.w	r1, r1, #4
 80043fa:	6021      	str	r1, [r4, #0]
 80043fc:	d04b      	beq.n	8004496 <_printf_i+0x1a6>
 80043fe:	4616      	mov	r6, r2
 8004400:	fbb5 f1f3 	udiv	r1, r5, r3
 8004404:	fb03 5711 	mls	r7, r3, r1, r5
 8004408:	5dc7      	ldrb	r7, [r0, r7]
 800440a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800440e:	462f      	mov	r7, r5
 8004410:	42bb      	cmp	r3, r7
 8004412:	460d      	mov	r5, r1
 8004414:	d9f4      	bls.n	8004400 <_printf_i+0x110>
 8004416:	2b08      	cmp	r3, #8
 8004418:	d10b      	bne.n	8004432 <_printf_i+0x142>
 800441a:	6823      	ldr	r3, [r4, #0]
 800441c:	07df      	lsls	r7, r3, #31
 800441e:	d508      	bpl.n	8004432 <_printf_i+0x142>
 8004420:	6923      	ldr	r3, [r4, #16]
 8004422:	6861      	ldr	r1, [r4, #4]
 8004424:	4299      	cmp	r1, r3
 8004426:	bfde      	ittt	le
 8004428:	2330      	movle	r3, #48	@ 0x30
 800442a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800442e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004432:	1b92      	subs	r2, r2, r6
 8004434:	6122      	str	r2, [r4, #16]
 8004436:	f8cd a000 	str.w	sl, [sp]
 800443a:	464b      	mov	r3, r9
 800443c:	aa03      	add	r2, sp, #12
 800443e:	4621      	mov	r1, r4
 8004440:	4640      	mov	r0, r8
 8004442:	f7ff fee7 	bl	8004214 <_printf_common>
 8004446:	3001      	adds	r0, #1
 8004448:	d14a      	bne.n	80044e0 <_printf_i+0x1f0>
 800444a:	f04f 30ff 	mov.w	r0, #4294967295
 800444e:	b004      	add	sp, #16
 8004450:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004454:	6823      	ldr	r3, [r4, #0]
 8004456:	f043 0320 	orr.w	r3, r3, #32
 800445a:	6023      	str	r3, [r4, #0]
 800445c:	4832      	ldr	r0, [pc, #200]	@ (8004528 <_printf_i+0x238>)
 800445e:	2778      	movs	r7, #120	@ 0x78
 8004460:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004464:	6823      	ldr	r3, [r4, #0]
 8004466:	6831      	ldr	r1, [r6, #0]
 8004468:	061f      	lsls	r7, r3, #24
 800446a:	f851 5b04 	ldr.w	r5, [r1], #4
 800446e:	d402      	bmi.n	8004476 <_printf_i+0x186>
 8004470:	065f      	lsls	r7, r3, #25
 8004472:	bf48      	it	mi
 8004474:	b2ad      	uxthmi	r5, r5
 8004476:	6031      	str	r1, [r6, #0]
 8004478:	07d9      	lsls	r1, r3, #31
 800447a:	bf44      	itt	mi
 800447c:	f043 0320 	orrmi.w	r3, r3, #32
 8004480:	6023      	strmi	r3, [r4, #0]
 8004482:	b11d      	cbz	r5, 800448c <_printf_i+0x19c>
 8004484:	2310      	movs	r3, #16
 8004486:	e7ad      	b.n	80043e4 <_printf_i+0xf4>
 8004488:	4826      	ldr	r0, [pc, #152]	@ (8004524 <_printf_i+0x234>)
 800448a:	e7e9      	b.n	8004460 <_printf_i+0x170>
 800448c:	6823      	ldr	r3, [r4, #0]
 800448e:	f023 0320 	bic.w	r3, r3, #32
 8004492:	6023      	str	r3, [r4, #0]
 8004494:	e7f6      	b.n	8004484 <_printf_i+0x194>
 8004496:	4616      	mov	r6, r2
 8004498:	e7bd      	b.n	8004416 <_printf_i+0x126>
 800449a:	6833      	ldr	r3, [r6, #0]
 800449c:	6825      	ldr	r5, [r4, #0]
 800449e:	6961      	ldr	r1, [r4, #20]
 80044a0:	1d18      	adds	r0, r3, #4
 80044a2:	6030      	str	r0, [r6, #0]
 80044a4:	062e      	lsls	r6, r5, #24
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	d501      	bpl.n	80044ae <_printf_i+0x1be>
 80044aa:	6019      	str	r1, [r3, #0]
 80044ac:	e002      	b.n	80044b4 <_printf_i+0x1c4>
 80044ae:	0668      	lsls	r0, r5, #25
 80044b0:	d5fb      	bpl.n	80044aa <_printf_i+0x1ba>
 80044b2:	8019      	strh	r1, [r3, #0]
 80044b4:	2300      	movs	r3, #0
 80044b6:	6123      	str	r3, [r4, #16]
 80044b8:	4616      	mov	r6, r2
 80044ba:	e7bc      	b.n	8004436 <_printf_i+0x146>
 80044bc:	6833      	ldr	r3, [r6, #0]
 80044be:	1d1a      	adds	r2, r3, #4
 80044c0:	6032      	str	r2, [r6, #0]
 80044c2:	681e      	ldr	r6, [r3, #0]
 80044c4:	6862      	ldr	r2, [r4, #4]
 80044c6:	2100      	movs	r1, #0
 80044c8:	4630      	mov	r0, r6
 80044ca:	f7fb fea1 	bl	8000210 <memchr>
 80044ce:	b108      	cbz	r0, 80044d4 <_printf_i+0x1e4>
 80044d0:	1b80      	subs	r0, r0, r6
 80044d2:	6060      	str	r0, [r4, #4]
 80044d4:	6863      	ldr	r3, [r4, #4]
 80044d6:	6123      	str	r3, [r4, #16]
 80044d8:	2300      	movs	r3, #0
 80044da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80044de:	e7aa      	b.n	8004436 <_printf_i+0x146>
 80044e0:	6923      	ldr	r3, [r4, #16]
 80044e2:	4632      	mov	r2, r6
 80044e4:	4649      	mov	r1, r9
 80044e6:	4640      	mov	r0, r8
 80044e8:	47d0      	blx	sl
 80044ea:	3001      	adds	r0, #1
 80044ec:	d0ad      	beq.n	800444a <_printf_i+0x15a>
 80044ee:	6823      	ldr	r3, [r4, #0]
 80044f0:	079b      	lsls	r3, r3, #30
 80044f2:	d413      	bmi.n	800451c <_printf_i+0x22c>
 80044f4:	68e0      	ldr	r0, [r4, #12]
 80044f6:	9b03      	ldr	r3, [sp, #12]
 80044f8:	4298      	cmp	r0, r3
 80044fa:	bfb8      	it	lt
 80044fc:	4618      	movlt	r0, r3
 80044fe:	e7a6      	b.n	800444e <_printf_i+0x15e>
 8004500:	2301      	movs	r3, #1
 8004502:	4632      	mov	r2, r6
 8004504:	4649      	mov	r1, r9
 8004506:	4640      	mov	r0, r8
 8004508:	47d0      	blx	sl
 800450a:	3001      	adds	r0, #1
 800450c:	d09d      	beq.n	800444a <_printf_i+0x15a>
 800450e:	3501      	adds	r5, #1
 8004510:	68e3      	ldr	r3, [r4, #12]
 8004512:	9903      	ldr	r1, [sp, #12]
 8004514:	1a5b      	subs	r3, r3, r1
 8004516:	42ab      	cmp	r3, r5
 8004518:	dcf2      	bgt.n	8004500 <_printf_i+0x210>
 800451a:	e7eb      	b.n	80044f4 <_printf_i+0x204>
 800451c:	2500      	movs	r5, #0
 800451e:	f104 0619 	add.w	r6, r4, #25
 8004522:	e7f5      	b.n	8004510 <_printf_i+0x220>
 8004524:	08004925 	.word	0x08004925
 8004528:	08004936 	.word	0x08004936

0800452c <__sflush_r>:
 800452c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004530:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004534:	0716      	lsls	r6, r2, #28
 8004536:	4605      	mov	r5, r0
 8004538:	460c      	mov	r4, r1
 800453a:	d454      	bmi.n	80045e6 <__sflush_r+0xba>
 800453c:	684b      	ldr	r3, [r1, #4]
 800453e:	2b00      	cmp	r3, #0
 8004540:	dc02      	bgt.n	8004548 <__sflush_r+0x1c>
 8004542:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004544:	2b00      	cmp	r3, #0
 8004546:	dd48      	ble.n	80045da <__sflush_r+0xae>
 8004548:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800454a:	2e00      	cmp	r6, #0
 800454c:	d045      	beq.n	80045da <__sflush_r+0xae>
 800454e:	2300      	movs	r3, #0
 8004550:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004554:	682f      	ldr	r7, [r5, #0]
 8004556:	6a21      	ldr	r1, [r4, #32]
 8004558:	602b      	str	r3, [r5, #0]
 800455a:	d030      	beq.n	80045be <__sflush_r+0x92>
 800455c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800455e:	89a3      	ldrh	r3, [r4, #12]
 8004560:	0759      	lsls	r1, r3, #29
 8004562:	d505      	bpl.n	8004570 <__sflush_r+0x44>
 8004564:	6863      	ldr	r3, [r4, #4]
 8004566:	1ad2      	subs	r2, r2, r3
 8004568:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800456a:	b10b      	cbz	r3, 8004570 <__sflush_r+0x44>
 800456c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800456e:	1ad2      	subs	r2, r2, r3
 8004570:	2300      	movs	r3, #0
 8004572:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004574:	6a21      	ldr	r1, [r4, #32]
 8004576:	4628      	mov	r0, r5
 8004578:	47b0      	blx	r6
 800457a:	1c43      	adds	r3, r0, #1
 800457c:	89a3      	ldrh	r3, [r4, #12]
 800457e:	d106      	bne.n	800458e <__sflush_r+0x62>
 8004580:	6829      	ldr	r1, [r5, #0]
 8004582:	291d      	cmp	r1, #29
 8004584:	d82b      	bhi.n	80045de <__sflush_r+0xb2>
 8004586:	4a2a      	ldr	r2, [pc, #168]	@ (8004630 <__sflush_r+0x104>)
 8004588:	40ca      	lsrs	r2, r1
 800458a:	07d6      	lsls	r6, r2, #31
 800458c:	d527      	bpl.n	80045de <__sflush_r+0xb2>
 800458e:	2200      	movs	r2, #0
 8004590:	6062      	str	r2, [r4, #4]
 8004592:	04d9      	lsls	r1, r3, #19
 8004594:	6922      	ldr	r2, [r4, #16]
 8004596:	6022      	str	r2, [r4, #0]
 8004598:	d504      	bpl.n	80045a4 <__sflush_r+0x78>
 800459a:	1c42      	adds	r2, r0, #1
 800459c:	d101      	bne.n	80045a2 <__sflush_r+0x76>
 800459e:	682b      	ldr	r3, [r5, #0]
 80045a0:	b903      	cbnz	r3, 80045a4 <__sflush_r+0x78>
 80045a2:	6560      	str	r0, [r4, #84]	@ 0x54
 80045a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80045a6:	602f      	str	r7, [r5, #0]
 80045a8:	b1b9      	cbz	r1, 80045da <__sflush_r+0xae>
 80045aa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80045ae:	4299      	cmp	r1, r3
 80045b0:	d002      	beq.n	80045b8 <__sflush_r+0x8c>
 80045b2:	4628      	mov	r0, r5
 80045b4:	f7ff fbf4 	bl	8003da0 <_free_r>
 80045b8:	2300      	movs	r3, #0
 80045ba:	6363      	str	r3, [r4, #52]	@ 0x34
 80045bc:	e00d      	b.n	80045da <__sflush_r+0xae>
 80045be:	2301      	movs	r3, #1
 80045c0:	4628      	mov	r0, r5
 80045c2:	47b0      	blx	r6
 80045c4:	4602      	mov	r2, r0
 80045c6:	1c50      	adds	r0, r2, #1
 80045c8:	d1c9      	bne.n	800455e <__sflush_r+0x32>
 80045ca:	682b      	ldr	r3, [r5, #0]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d0c6      	beq.n	800455e <__sflush_r+0x32>
 80045d0:	2b1d      	cmp	r3, #29
 80045d2:	d001      	beq.n	80045d8 <__sflush_r+0xac>
 80045d4:	2b16      	cmp	r3, #22
 80045d6:	d11e      	bne.n	8004616 <__sflush_r+0xea>
 80045d8:	602f      	str	r7, [r5, #0]
 80045da:	2000      	movs	r0, #0
 80045dc:	e022      	b.n	8004624 <__sflush_r+0xf8>
 80045de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80045e2:	b21b      	sxth	r3, r3
 80045e4:	e01b      	b.n	800461e <__sflush_r+0xf2>
 80045e6:	690f      	ldr	r7, [r1, #16]
 80045e8:	2f00      	cmp	r7, #0
 80045ea:	d0f6      	beq.n	80045da <__sflush_r+0xae>
 80045ec:	0793      	lsls	r3, r2, #30
 80045ee:	680e      	ldr	r6, [r1, #0]
 80045f0:	bf08      	it	eq
 80045f2:	694b      	ldreq	r3, [r1, #20]
 80045f4:	600f      	str	r7, [r1, #0]
 80045f6:	bf18      	it	ne
 80045f8:	2300      	movne	r3, #0
 80045fa:	eba6 0807 	sub.w	r8, r6, r7
 80045fe:	608b      	str	r3, [r1, #8]
 8004600:	f1b8 0f00 	cmp.w	r8, #0
 8004604:	dde9      	ble.n	80045da <__sflush_r+0xae>
 8004606:	6a21      	ldr	r1, [r4, #32]
 8004608:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800460a:	4643      	mov	r3, r8
 800460c:	463a      	mov	r2, r7
 800460e:	4628      	mov	r0, r5
 8004610:	47b0      	blx	r6
 8004612:	2800      	cmp	r0, #0
 8004614:	dc08      	bgt.n	8004628 <__sflush_r+0xfc>
 8004616:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800461a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800461e:	81a3      	strh	r3, [r4, #12]
 8004620:	f04f 30ff 	mov.w	r0, #4294967295
 8004624:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004628:	4407      	add	r7, r0
 800462a:	eba8 0800 	sub.w	r8, r8, r0
 800462e:	e7e7      	b.n	8004600 <__sflush_r+0xd4>
 8004630:	20400001 	.word	0x20400001

08004634 <_fflush_r>:
 8004634:	b538      	push	{r3, r4, r5, lr}
 8004636:	690b      	ldr	r3, [r1, #16]
 8004638:	4605      	mov	r5, r0
 800463a:	460c      	mov	r4, r1
 800463c:	b913      	cbnz	r3, 8004644 <_fflush_r+0x10>
 800463e:	2500      	movs	r5, #0
 8004640:	4628      	mov	r0, r5
 8004642:	bd38      	pop	{r3, r4, r5, pc}
 8004644:	b118      	cbz	r0, 800464e <_fflush_r+0x1a>
 8004646:	6a03      	ldr	r3, [r0, #32]
 8004648:	b90b      	cbnz	r3, 800464e <_fflush_r+0x1a>
 800464a:	f7ff faa1 	bl	8003b90 <__sinit>
 800464e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d0f3      	beq.n	800463e <_fflush_r+0xa>
 8004656:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004658:	07d0      	lsls	r0, r2, #31
 800465a:	d404      	bmi.n	8004666 <_fflush_r+0x32>
 800465c:	0599      	lsls	r1, r3, #22
 800465e:	d402      	bmi.n	8004666 <_fflush_r+0x32>
 8004660:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004662:	f7ff fb9a 	bl	8003d9a <__retarget_lock_acquire_recursive>
 8004666:	4628      	mov	r0, r5
 8004668:	4621      	mov	r1, r4
 800466a:	f7ff ff5f 	bl	800452c <__sflush_r>
 800466e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004670:	07da      	lsls	r2, r3, #31
 8004672:	4605      	mov	r5, r0
 8004674:	d4e4      	bmi.n	8004640 <_fflush_r+0xc>
 8004676:	89a3      	ldrh	r3, [r4, #12]
 8004678:	059b      	lsls	r3, r3, #22
 800467a:	d4e1      	bmi.n	8004640 <_fflush_r+0xc>
 800467c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800467e:	f7ff fb8d 	bl	8003d9c <__retarget_lock_release_recursive>
 8004682:	e7dd      	b.n	8004640 <_fflush_r+0xc>

08004684 <__swbuf_r>:
 8004684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004686:	460e      	mov	r6, r1
 8004688:	4614      	mov	r4, r2
 800468a:	4605      	mov	r5, r0
 800468c:	b118      	cbz	r0, 8004696 <__swbuf_r+0x12>
 800468e:	6a03      	ldr	r3, [r0, #32]
 8004690:	b90b      	cbnz	r3, 8004696 <__swbuf_r+0x12>
 8004692:	f7ff fa7d 	bl	8003b90 <__sinit>
 8004696:	69a3      	ldr	r3, [r4, #24]
 8004698:	60a3      	str	r3, [r4, #8]
 800469a:	89a3      	ldrh	r3, [r4, #12]
 800469c:	071a      	lsls	r2, r3, #28
 800469e:	d501      	bpl.n	80046a4 <__swbuf_r+0x20>
 80046a0:	6923      	ldr	r3, [r4, #16]
 80046a2:	b943      	cbnz	r3, 80046b6 <__swbuf_r+0x32>
 80046a4:	4621      	mov	r1, r4
 80046a6:	4628      	mov	r0, r5
 80046a8:	f000 f82a 	bl	8004700 <__swsetup_r>
 80046ac:	b118      	cbz	r0, 80046b6 <__swbuf_r+0x32>
 80046ae:	f04f 37ff 	mov.w	r7, #4294967295
 80046b2:	4638      	mov	r0, r7
 80046b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80046b6:	6823      	ldr	r3, [r4, #0]
 80046b8:	6922      	ldr	r2, [r4, #16]
 80046ba:	1a98      	subs	r0, r3, r2
 80046bc:	6963      	ldr	r3, [r4, #20]
 80046be:	b2f6      	uxtb	r6, r6
 80046c0:	4283      	cmp	r3, r0
 80046c2:	4637      	mov	r7, r6
 80046c4:	dc05      	bgt.n	80046d2 <__swbuf_r+0x4e>
 80046c6:	4621      	mov	r1, r4
 80046c8:	4628      	mov	r0, r5
 80046ca:	f7ff ffb3 	bl	8004634 <_fflush_r>
 80046ce:	2800      	cmp	r0, #0
 80046d0:	d1ed      	bne.n	80046ae <__swbuf_r+0x2a>
 80046d2:	68a3      	ldr	r3, [r4, #8]
 80046d4:	3b01      	subs	r3, #1
 80046d6:	60a3      	str	r3, [r4, #8]
 80046d8:	6823      	ldr	r3, [r4, #0]
 80046da:	1c5a      	adds	r2, r3, #1
 80046dc:	6022      	str	r2, [r4, #0]
 80046de:	701e      	strb	r6, [r3, #0]
 80046e0:	6962      	ldr	r2, [r4, #20]
 80046e2:	1c43      	adds	r3, r0, #1
 80046e4:	429a      	cmp	r2, r3
 80046e6:	d004      	beq.n	80046f2 <__swbuf_r+0x6e>
 80046e8:	89a3      	ldrh	r3, [r4, #12]
 80046ea:	07db      	lsls	r3, r3, #31
 80046ec:	d5e1      	bpl.n	80046b2 <__swbuf_r+0x2e>
 80046ee:	2e0a      	cmp	r6, #10
 80046f0:	d1df      	bne.n	80046b2 <__swbuf_r+0x2e>
 80046f2:	4621      	mov	r1, r4
 80046f4:	4628      	mov	r0, r5
 80046f6:	f7ff ff9d 	bl	8004634 <_fflush_r>
 80046fa:	2800      	cmp	r0, #0
 80046fc:	d0d9      	beq.n	80046b2 <__swbuf_r+0x2e>
 80046fe:	e7d6      	b.n	80046ae <__swbuf_r+0x2a>

08004700 <__swsetup_r>:
 8004700:	b538      	push	{r3, r4, r5, lr}
 8004702:	4b29      	ldr	r3, [pc, #164]	@ (80047a8 <__swsetup_r+0xa8>)
 8004704:	4605      	mov	r5, r0
 8004706:	6818      	ldr	r0, [r3, #0]
 8004708:	460c      	mov	r4, r1
 800470a:	b118      	cbz	r0, 8004714 <__swsetup_r+0x14>
 800470c:	6a03      	ldr	r3, [r0, #32]
 800470e:	b90b      	cbnz	r3, 8004714 <__swsetup_r+0x14>
 8004710:	f7ff fa3e 	bl	8003b90 <__sinit>
 8004714:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004718:	0719      	lsls	r1, r3, #28
 800471a:	d422      	bmi.n	8004762 <__swsetup_r+0x62>
 800471c:	06da      	lsls	r2, r3, #27
 800471e:	d407      	bmi.n	8004730 <__swsetup_r+0x30>
 8004720:	2209      	movs	r2, #9
 8004722:	602a      	str	r2, [r5, #0]
 8004724:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004728:	81a3      	strh	r3, [r4, #12]
 800472a:	f04f 30ff 	mov.w	r0, #4294967295
 800472e:	e033      	b.n	8004798 <__swsetup_r+0x98>
 8004730:	0758      	lsls	r0, r3, #29
 8004732:	d512      	bpl.n	800475a <__swsetup_r+0x5a>
 8004734:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004736:	b141      	cbz	r1, 800474a <__swsetup_r+0x4a>
 8004738:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800473c:	4299      	cmp	r1, r3
 800473e:	d002      	beq.n	8004746 <__swsetup_r+0x46>
 8004740:	4628      	mov	r0, r5
 8004742:	f7ff fb2d 	bl	8003da0 <_free_r>
 8004746:	2300      	movs	r3, #0
 8004748:	6363      	str	r3, [r4, #52]	@ 0x34
 800474a:	89a3      	ldrh	r3, [r4, #12]
 800474c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004750:	81a3      	strh	r3, [r4, #12]
 8004752:	2300      	movs	r3, #0
 8004754:	6063      	str	r3, [r4, #4]
 8004756:	6923      	ldr	r3, [r4, #16]
 8004758:	6023      	str	r3, [r4, #0]
 800475a:	89a3      	ldrh	r3, [r4, #12]
 800475c:	f043 0308 	orr.w	r3, r3, #8
 8004760:	81a3      	strh	r3, [r4, #12]
 8004762:	6923      	ldr	r3, [r4, #16]
 8004764:	b94b      	cbnz	r3, 800477a <__swsetup_r+0x7a>
 8004766:	89a3      	ldrh	r3, [r4, #12]
 8004768:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800476c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004770:	d003      	beq.n	800477a <__swsetup_r+0x7a>
 8004772:	4621      	mov	r1, r4
 8004774:	4628      	mov	r0, r5
 8004776:	f000 f84f 	bl	8004818 <__smakebuf_r>
 800477a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800477e:	f013 0201 	ands.w	r2, r3, #1
 8004782:	d00a      	beq.n	800479a <__swsetup_r+0x9a>
 8004784:	2200      	movs	r2, #0
 8004786:	60a2      	str	r2, [r4, #8]
 8004788:	6962      	ldr	r2, [r4, #20]
 800478a:	4252      	negs	r2, r2
 800478c:	61a2      	str	r2, [r4, #24]
 800478e:	6922      	ldr	r2, [r4, #16]
 8004790:	b942      	cbnz	r2, 80047a4 <__swsetup_r+0xa4>
 8004792:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004796:	d1c5      	bne.n	8004724 <__swsetup_r+0x24>
 8004798:	bd38      	pop	{r3, r4, r5, pc}
 800479a:	0799      	lsls	r1, r3, #30
 800479c:	bf58      	it	pl
 800479e:	6962      	ldrpl	r2, [r4, #20]
 80047a0:	60a2      	str	r2, [r4, #8]
 80047a2:	e7f4      	b.n	800478e <__swsetup_r+0x8e>
 80047a4:	2000      	movs	r0, #0
 80047a6:	e7f7      	b.n	8004798 <__swsetup_r+0x98>
 80047a8:	20000018 	.word	0x20000018

080047ac <_sbrk_r>:
 80047ac:	b538      	push	{r3, r4, r5, lr}
 80047ae:	4d06      	ldr	r5, [pc, #24]	@ (80047c8 <_sbrk_r+0x1c>)
 80047b0:	2300      	movs	r3, #0
 80047b2:	4604      	mov	r4, r0
 80047b4:	4608      	mov	r0, r1
 80047b6:	602b      	str	r3, [r5, #0]
 80047b8:	f7fc fef0 	bl	800159c <_sbrk>
 80047bc:	1c43      	adds	r3, r0, #1
 80047be:	d102      	bne.n	80047c6 <_sbrk_r+0x1a>
 80047c0:	682b      	ldr	r3, [r5, #0]
 80047c2:	b103      	cbz	r3, 80047c6 <_sbrk_r+0x1a>
 80047c4:	6023      	str	r3, [r4, #0]
 80047c6:	bd38      	pop	{r3, r4, r5, pc}
 80047c8:	20000268 	.word	0x20000268

080047cc <__swhatbuf_r>:
 80047cc:	b570      	push	{r4, r5, r6, lr}
 80047ce:	460c      	mov	r4, r1
 80047d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047d4:	2900      	cmp	r1, #0
 80047d6:	b096      	sub	sp, #88	@ 0x58
 80047d8:	4615      	mov	r5, r2
 80047da:	461e      	mov	r6, r3
 80047dc:	da0d      	bge.n	80047fa <__swhatbuf_r+0x2e>
 80047de:	89a3      	ldrh	r3, [r4, #12]
 80047e0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80047e4:	f04f 0100 	mov.w	r1, #0
 80047e8:	bf14      	ite	ne
 80047ea:	2340      	movne	r3, #64	@ 0x40
 80047ec:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80047f0:	2000      	movs	r0, #0
 80047f2:	6031      	str	r1, [r6, #0]
 80047f4:	602b      	str	r3, [r5, #0]
 80047f6:	b016      	add	sp, #88	@ 0x58
 80047f8:	bd70      	pop	{r4, r5, r6, pc}
 80047fa:	466a      	mov	r2, sp
 80047fc:	f000 f848 	bl	8004890 <_fstat_r>
 8004800:	2800      	cmp	r0, #0
 8004802:	dbec      	blt.n	80047de <__swhatbuf_r+0x12>
 8004804:	9901      	ldr	r1, [sp, #4]
 8004806:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800480a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800480e:	4259      	negs	r1, r3
 8004810:	4159      	adcs	r1, r3
 8004812:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004816:	e7eb      	b.n	80047f0 <__swhatbuf_r+0x24>

08004818 <__smakebuf_r>:
 8004818:	898b      	ldrh	r3, [r1, #12]
 800481a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800481c:	079d      	lsls	r5, r3, #30
 800481e:	4606      	mov	r6, r0
 8004820:	460c      	mov	r4, r1
 8004822:	d507      	bpl.n	8004834 <__smakebuf_r+0x1c>
 8004824:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004828:	6023      	str	r3, [r4, #0]
 800482a:	6123      	str	r3, [r4, #16]
 800482c:	2301      	movs	r3, #1
 800482e:	6163      	str	r3, [r4, #20]
 8004830:	b003      	add	sp, #12
 8004832:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004834:	ab01      	add	r3, sp, #4
 8004836:	466a      	mov	r2, sp
 8004838:	f7ff ffc8 	bl	80047cc <__swhatbuf_r>
 800483c:	9f00      	ldr	r7, [sp, #0]
 800483e:	4605      	mov	r5, r0
 8004840:	4639      	mov	r1, r7
 8004842:	4630      	mov	r0, r6
 8004844:	f7ff fb18 	bl	8003e78 <_malloc_r>
 8004848:	b948      	cbnz	r0, 800485e <__smakebuf_r+0x46>
 800484a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800484e:	059a      	lsls	r2, r3, #22
 8004850:	d4ee      	bmi.n	8004830 <__smakebuf_r+0x18>
 8004852:	f023 0303 	bic.w	r3, r3, #3
 8004856:	f043 0302 	orr.w	r3, r3, #2
 800485a:	81a3      	strh	r3, [r4, #12]
 800485c:	e7e2      	b.n	8004824 <__smakebuf_r+0xc>
 800485e:	89a3      	ldrh	r3, [r4, #12]
 8004860:	6020      	str	r0, [r4, #0]
 8004862:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004866:	81a3      	strh	r3, [r4, #12]
 8004868:	9b01      	ldr	r3, [sp, #4]
 800486a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800486e:	b15b      	cbz	r3, 8004888 <__smakebuf_r+0x70>
 8004870:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004874:	4630      	mov	r0, r6
 8004876:	f000 f81d 	bl	80048b4 <_isatty_r>
 800487a:	b128      	cbz	r0, 8004888 <__smakebuf_r+0x70>
 800487c:	89a3      	ldrh	r3, [r4, #12]
 800487e:	f023 0303 	bic.w	r3, r3, #3
 8004882:	f043 0301 	orr.w	r3, r3, #1
 8004886:	81a3      	strh	r3, [r4, #12]
 8004888:	89a3      	ldrh	r3, [r4, #12]
 800488a:	431d      	orrs	r5, r3
 800488c:	81a5      	strh	r5, [r4, #12]
 800488e:	e7cf      	b.n	8004830 <__smakebuf_r+0x18>

08004890 <_fstat_r>:
 8004890:	b538      	push	{r3, r4, r5, lr}
 8004892:	4d07      	ldr	r5, [pc, #28]	@ (80048b0 <_fstat_r+0x20>)
 8004894:	2300      	movs	r3, #0
 8004896:	4604      	mov	r4, r0
 8004898:	4608      	mov	r0, r1
 800489a:	4611      	mov	r1, r2
 800489c:	602b      	str	r3, [r5, #0]
 800489e:	f7fc fe54 	bl	800154a <_fstat>
 80048a2:	1c43      	adds	r3, r0, #1
 80048a4:	d102      	bne.n	80048ac <_fstat_r+0x1c>
 80048a6:	682b      	ldr	r3, [r5, #0]
 80048a8:	b103      	cbz	r3, 80048ac <_fstat_r+0x1c>
 80048aa:	6023      	str	r3, [r4, #0]
 80048ac:	bd38      	pop	{r3, r4, r5, pc}
 80048ae:	bf00      	nop
 80048b0:	20000268 	.word	0x20000268

080048b4 <_isatty_r>:
 80048b4:	b538      	push	{r3, r4, r5, lr}
 80048b6:	4d06      	ldr	r5, [pc, #24]	@ (80048d0 <_isatty_r+0x1c>)
 80048b8:	2300      	movs	r3, #0
 80048ba:	4604      	mov	r4, r0
 80048bc:	4608      	mov	r0, r1
 80048be:	602b      	str	r3, [r5, #0]
 80048c0:	f7fc fe53 	bl	800156a <_isatty>
 80048c4:	1c43      	adds	r3, r0, #1
 80048c6:	d102      	bne.n	80048ce <_isatty_r+0x1a>
 80048c8:	682b      	ldr	r3, [r5, #0]
 80048ca:	b103      	cbz	r3, 80048ce <_isatty_r+0x1a>
 80048cc:	6023      	str	r3, [r4, #0]
 80048ce:	bd38      	pop	{r3, r4, r5, pc}
 80048d0:	20000268 	.word	0x20000268

080048d4 <_init>:
 80048d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048d6:	bf00      	nop
 80048d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048da:	bc08      	pop	{r3}
 80048dc:	469e      	mov	lr, r3
 80048de:	4770      	bx	lr

080048e0 <_fini>:
 80048e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048e2:	bf00      	nop
 80048e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048e6:	bc08      	pop	{r3}
 80048e8:	469e      	mov	lr, r3
 80048ea:	4770      	bx	lr
