/*
 * Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/
 *
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

/*! ============================================================================
 *   \file  cslr_gmacsw_cpdma.h
 *
 *   @path  $(CSLPATH)\inc
 *
 *   @desc  This file contains the Register Descriptions for GMAC_SW
 *
 *  ============================================================================
 */

#ifndef CSLR_GMACSW_CPDMA_H_
#define CSLR_GMACSW_CPDMA_H_

#ifdef __cplusplus
extern "C" {
#endif


/*---------------------------------------------------------------------------*\
|                                Header Files                                 |
\*---------------------------------------------------------------------------*/

/* Standard language headers */
#include <stdlib.h>
#include <stdint.h>

/* OS/Posix headers */

/* Project dependency headers */


/*---------------------------------------------------------------------------*\
|                           Global Typedefs/Enums                             |
\*---------------------------------------------------------------------------*/

typedef struct
{
#if defined(DEVICE_CENTAURUS)
   volatile uint8_t  RSVD0[0x100U];                 /* offset since union is used for Centaurus*/
#endif
    volatile uint32_t CPDMA_TX_IDVER;               /* 0x000U */
    volatile uint32_t CPDMA_TX_CONTROL;
    volatile uint32_t CPDMA_TX_TEARDOWN;
    volatile uint8_t  RSVD2[4];
    volatile uint32_t CPDMA_RX_IDVER;               /* 0x010U */
    volatile uint32_t CPDMA_RX_CONTROL;
    volatile uint32_t CPDMA_RX_TEARDOWN;
    volatile uint32_t CPDMA_SOFT_RESET;
    volatile uint32_t CPDMA_DMACONTROL;             /* 0x020U */
    volatile uint32_t CPDMA_DMASTATUS;
    volatile uint32_t CPDMA_RX_BUFFER_OFFSET;
    volatile uint32_t CPDMA_EMCONTROL;
       volatile uint32_t CPDMA_TX_PRI0_RATE;           /* 0x030U */
       volatile uint32_t CPDMA_TX_PRI1_RATE;
    volatile uint32_t CPDMA_TX_PRI2_RATE;
    volatile uint32_t CPDMA_TX_PRI3_RATE;
    volatile uint32_t CPDMA_TX_PRI4_RATE;           /* 0x040U */
    volatile uint32_t CPDMA_TX_PRI5_RATE;
    volatile uint32_t CPDMA_TX_PRI6_RATE;
    volatile uint32_t CPDMA_TX_PRI7_RATE;
    volatile uint8_t  RSVD3[48];                    /* 0x050U */
    volatile uint32_t CPDMA_TX_INTSTAT_RAW;         /* 0x080U */
    volatile uint32_t CPDMA_TX_INTSTAT_MASKED;
    volatile uint32_t CPDMA_TX_INTMASK_SET;
    volatile uint32_t CPDMA_TX_INTMASK_CLEAR;
    volatile uint32_t CPDMA_IN_VECTOR;              /* 0x090U */
    volatile uint32_t CPDMA_EOI_VECTOR;
    volatile uint8_t  RSVD4[8];
    volatile uint32_t CPDMA_RX_INTSTAT_RAW;         /* 0x0A0U */
    volatile uint32_t CPDMA_RX_INTSTAT_MASKED;
    volatile uint32_t CPDMA_RX_INTMASK_SET;
    volatile uint32_t CPDMA_RX_INTMASK_CLEAR;
    volatile uint32_t CPDMA_DMA_INTSTAT_RAW;        /* 0x0B0U */
    volatile uint32_t CPDMA_DMA_INTSTAT_MASKED;
    volatile uint32_t CPDMA_DMA_INTMASK_SET;
    volatile uint32_t CPDMA_DMA_INTMASK_CLEAR;
    volatile uint32_t CPDMA_RX_PENDTHRESH[8];       /* 0x0C0U */
    volatile uint32_t CPDMA_RX_FREEBUFFER[8];       /* 0x0E0U */
}
CSL_GMACSW_cpdmaRegs;


/*---------------------------------------------------------------------------*\
|                           Global Macros/Defines                             |
\*---------------------------------------------------------------------------*/

/* Field Definition Macros */

/* CPDMA_TX_IDVER */

#define CSL_GMACSW_CPDMA_TX_IDVER_TX_IDENT_MASK (0xFFFF0000U)
#define CSL_GMACSW_CPDMA_TX_IDVER_TX_IDENT_SHIFT (0x00000010U)
#define CSL_GMACSW_CPDMA_TX_IDVER_TX_IDENT_RESETVAL (0x0000000CU)

#define CSL_GMACSW_CPDMA_TX_IDVER_TX_MAJOR_VER_MASK (0x0000FF00U)
#define CSL_GMACSW_CPDMA_TX_IDVER_TX_MAJOR_VER_SHIFT (0x00000008U)
#define CSL_GMACSW_CPDMA_TX_IDVER_TX_MAJOR_VER_RESETVAL (0x00000001U)

#define CSL_GMACSW_CPDMA_TX_IDVER_TX_MINOR_VER_MASK (0x000000FFU)
#define CSL_GMACSW_CPDMA_TX_IDVER_TX_MINOR_VER_SHIFT (0x00000000U)
#define CSL_GMACSW_CPDMA_TX_IDVER_TX_MINOR_VER_RESETVAL (0x00000006U)

#define CSL_GMACSW_CPDMA_TX_IDVER_RESETVAL (0x000C0106U)


/* CPDMA_TX_CONTROL */

#define CSL_GMACSW_CPDMA_TX_CONTROL_TX_EN_MASK (0x00000001U)
#define CSL_GMACSW_CPDMA_TX_CONTROL_TX_EN_SHIFT (0x00000000U)
#define CSL_GMACSW_CPDMA_TX_CONTROL_TX_EN_RESETVAL (0x00000000U)
/*----TX_EN Tokens----*/
#define CSL_GMACSW_CPDMA_TX_CONTROL_TX_EN_DISABLE (0x00000000U)
#define CSL_GMACSW_CPDMA_TX_CONTROL_TX_EN_ENABLE (0x00000001U)

#define CSL_GMACSW_CPDMA_TX_CONTROL_RESETVAL (0x00000000U)


/* CPDMA_TX_TEARDOWN */

#define CSL_GMACSW_CPDMA_TX_TEARDOWN_TX_TDN_RDY_MASK (0x80000000U)
#define CSL_GMACSW_CPDMA_TX_TEARDOWN_TX_TDN_RDY_SHIFT (0x0000001FU)
#define CSL_GMACSW_CPDMA_TX_TEARDOWN_TX_TDN_RDY_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_TX_TEARDOWN_TX_TDN_CH_MASK (0x00000007U)
#define CSL_GMACSW_CPDMA_TX_TEARDOWN_TX_TDN_CH_SHIFT (0x00000000U)
#define CSL_GMACSW_CPDMA_TX_TEARDOWN_TX_TDN_CH_RESETVAL (0x00000000U)
#define CSL_GMACSW_CPDMA_TX_TEARDOWN_TX_TDN_CH_CHA0 (0x00000000U)
#define CSL_GMACSW_CPDMA_TX_TEARDOWN_TX_TDN_CH_CHA1 (0x00000001U)
#define CSL_GMACSW_CPDMA_TX_TEARDOWN_TX_TDN_CH_CHA2 (0x00000002U)
#define CSL_GMACSW_CPDMA_TX_TEARDOWN_TX_TDN_CH_CHA3 (0x00000003U)
#define CSL_GMACSW_CPDMA_TX_TEARDOWN_TX_TDN_CH_CHA4 (0x00000004U)
#define CSL_GMACSW_CPDMA_TX_TEARDOWN_TX_TDN_CH_CHA5 (0x00000005U)
#define CSL_GMACSW_CPDMA_TX_TEARDOWN_TX_TDN_CH_CHA6 (0x00000006U)
#define CSL_GMACSW_CPDMA_TX_TEARDOWN_TX_TDN_CH_CHA7 (0x00000007U)

#define CSL_GMACSW_CPDMA_TX_TEARDOWN_RESETVAL (0x00000000U)


/* CPDMA_RX_IDVER */

#define CSL_GMACSW_CPDMA_RX_IDVER_RX_IDENT_MASK (0xFFFF0000U)
#define CSL_GMACSW_CPDMA_RX_IDVER_RX_IDENT_SHIFT (0x00000010U)
#define CSL_GMACSW_CPDMA_RX_IDVER_RX_IDENT_RESETVAL (0x0000000CU)

#define CSL_GMACSW_CPDMA_RX_IDVER_RX_MAJOR_VER_MASK (0x0000FF00U)
#define CSL_GMACSW_CPDMA_RX_IDVER_RX_MAJOR_VER_SHIFT (0x00000008U)
#define CSL_GMACSW_CPDMA_RX_IDVER_RX_MAJOR_VER_RESETVAL (0x00000001U)

#define CSL_GMACSW_CPDMA_RX_IDVER_RX_MINOR_VER_MASK (0x000000FFU)
#define CSL_GMACSW_CPDMA_RX_IDVER_RX_MINOR_VER_SHIFT (0x00000000U)
#define CSL_GMACSW_CPDMA_RX_IDVER_RX_MINOR_VER_RESETVAL (0x00000006U)

#define CSL_GMACSW_CPDMA_RX_IDVER_RESETVAL (0x000C0106U)


/* CPDMA_RX_CONTROL */

#define CSL_GMACSW_CPDMA_RX_CONTROL_RX_EN_MASK (0x00000001U)
#define CSL_GMACSW_CPDMA_RX_CONTROL_RX_EN_SHIFT (0x00000000U)
#define CSL_GMACSW_CPDMA_RX_CONTROL_RX_EN_RESETVAL (0x00000000U)
/*----RX_EN Tokens----*/
#define CSL_GMACSW_CPDMA_RX_CONTROL_RX_EN_DISABLE (0x00000000U)
#define CSL_GMACSW_CPDMA_RX_CONTROL_RX_EN_ENABLE (0x00000001U)

#define CSL_GMACSW_CPDMA_RX_CONTROL_RESETVAL (0x00000000U)


/* CPDMA_RX_TEARDOWN */

#define CSL_GMACSW_CPDMA_RX_TEARDOWN_RX_TDN_RDY_MASK (0x80000000U)
#define CSL_GMACSW_CPDMA_RX_TEARDOWN_RX_TDN_RDY_SHIFT (0x0000001FU)
#define CSL_GMACSW_CPDMA_RX_TEARDOWN_RX_TDN_RDY_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_TEARDOWN_RX_TDN_CH_MASK (0x00000007U)
#define CSL_GMACSW_CPDMA_RX_TEARDOWN_RX_TDN_CH_SHIFT (0x00000000U)
#define CSL_GMACSW_CPDMA_RX_TEARDOWN_RX_TDN_CH_RESETVAL (0x00000000U)
#define CSL_GMACSW_CPDMA_RX_TEARDOWN_RX_TDN_CH_CHA0 (0x00000000U)
#define CSL_GMACSW_CPDMA_RX_TEARDOWN_RX_TDN_CH_CHA1 (0x00000001U)
#define CSL_GMACSW_CPDMA_RX_TEARDOWN_RX_TDN_CH_CHA2 (0x00000002U)
#define CSL_GMACSW_CPDMA_RX_TEARDOWN_RX_TDN_CH_CHA3 (0x00000003U)
#define CSL_GMACSW_CPDMA_RX_TEARDOWN_RX_TDN_CH_CHA4 (0x00000004U)
#define CSL_GMACSW_CPDMA_RX_TEARDOWN_RX_TDN_CH_CHA5 (0x00000005U)
#define CSL_GMACSW_CPDMA_RX_TEARDOWN_RX_TDN_CH_CHA6 (0x00000006U)
#define CSL_GMACSW_CPDMA_RX_TEARDOWN_RX_TDN_CH_CHA7 (0x00000007U)

#define CSL_GMACSW_CPDMA_RX_TEARDOWN_RESETVAL (0x00000000U)


/* CPDMA_SOFT_RESET */

#define CSL_GMACSW_CPDMA_SOFT_RESET_SOFT_RESET_MASK ((uint32_t)0x00000001U)
#define CSL_GMACSW_CPDMA_SOFT_RESET_SOFT_RESET_SHIFT ((uint32_t)0x00000000U)
#define CSL_GMACSW_CPDMA_SOFT_RESET_SOFT_RESET_RESETVAL ((uint32_t)0x00000000U)
#define CSL_GMACSW_CPDMA_SOFT_RESET_SOFT_RESET_NORESET ((uint32_t)0x00000000U)
#define CSL_GMACSW_CPDMA_SOFT_RESET_SOFT_RESET_RESET ((uint32_t)0x00000001U)

#define CSL_GMACSW_CPDMA_SOFT_RESET_RESETVAL ((uint32_t)0x00000000U)


/* CPDMA_DMACONTROL */

/*To do:Add support for tx_rlim */

#define CSL_GMACSW_CPDMA_DMACONTROL_RX_CEF_MASK (0x00000010U)
#define CSL_GMACSW_CPDMA_DMACONTROL_RX_CEF_SHIFT (0x00000004U)
#define CSL_GMACSW_CPDMA_DMACONTROL_RX_CEF_RESETVAL (0x00000000U)
/*----RX_CEF Tokens----*/
#define CSL_GMACSW_CPDMA_DMACONTROL_RX_CEF_DISABLE (0x00000000U)
#define CSL_GMACSW_CPDMA_DMACONTROL_RX_CEF_ENABLE (0x00000001U)

#define CSL_GMACSW_CPDMA_DMACONTROL_CMD_IDLE_MASK (0x00000008U)
#define CSL_GMACSW_CPDMA_DMACONTROL_CMD_IDLE_SHIFT (0x00000003U)
#define CSL_GMACSW_CPDMA_DMACONTROL_CMD_IDLE_RESETVAL (0x00000000U)
/*----CMD_IDLE Tokens----*/
#define CSL_GMACSW_CPDMA_DMACONTROL_CMD_IDLE_DISABLE (0x00000000U)
#define CSL_GMACSW_CPDMA_DMACONTROL_CMD_IDLE_ENABLE (0x00000001U)

#define CSL_GMACSW_CPDMA_DMACONTROL_RX_OFFLEN_BLOCK_MASK (0x00000004U)
#define CSL_GMACSW_CPDMA_DMACONTROL_RX_OFFLEN_BLOCK_SHIFT (0x00000002U)
#define CSL_GMACSW_CPDMA_DMACONTROL_RX_OFFLEN_BLOCK_RESETVAL (0x00000000U)
/*----RX_OFFLEN_BLOCK Tokens----*/
#define CSL_GMACSW_CPDMA_DMACONTROL_RX_OFFLEN_BLOCK_NOBLOCK (0x00000000U)
#define CSL_GMACSW_CPDMA_DMACONTROL_RX_OFFLEN_BLOCK_BLOCK (0x00000001U)

#define CSL_GMACSW_CPDMA_DMACONTROL_RX_OWNERSHIP_MASK (0x00000002U)
#define CSL_GMACSW_CPDMA_DMACONTROL_RX_OWNERSHIP_SHIFT (0x00000001U)
#define CSL_GMACSW_CPDMA_DMACONTROL_RX_OWNERSHIP_RESETVAL (0x00000000U)
/*----RX_OWNERSHIP Tokens----*/
#define CSL_GMACSW_CPDMA_DMACONTROL_RX_OWNERSHIP_ZERO (0x00000000U)
#define CSL_GMACSW_CPDMA_DMACONTROL_RX_OWNERSHIP_ONE (0x00000001U)

#define CSL_GMACSW_CPDMA_DMACONTROL_TX_PTYPE_MASK (0x00000001U)
#define CSL_GMACSW_CPDMA_DMACONTROL_TX_PTYPE_SHIFT (0x00000000U)
#define CSL_GMACSW_CPDMA_DMACONTROL_TX_PTYPE_RESETVAL (0x00000000U)
/*----TX_PTYPE Tokens----*/
#define CSL_GMACSW_CPDMA_DMACONTROL_TX_PTYPE_RROBIN (0x00000000U)
#define CSL_GMACSW_CPDMA_DMACONTROL_TX_PTYPE_CHANNELPRI (0x00000001U)

#define CSL_GMACSW_CPDMA_DMACONTROL_RESETVAL (0x00000000U)


/* CPDMA_DMASTATUS */

#define CSL_GMACSW_CPDMA_DMASTATUS_IDLE_MASK (0x80000000U)
#define CSL_GMACSW_CPDMA_DMASTATUS_IDLE_SHIFT (0x0000001FU)
#define CSL_GMACSW_CPDMA_DMASTATUS_IDLE_RESETVAL (0x00000000U)
/*----IDLE Tokens----*/
#define CSL_GMACSW_CPDMA_DMASTATUS_IDLE_NOIDLE (0x00000000U)
#define CSL_GMACSW_CPDMA_DMASTATUS_IDLE_IDLE (0x00000001U)

#define CSL_GMACSW_CPDMA_DMASTATUS_TX_HOST_ERR_CODE_MASK (0x00F00000U)
#define CSL_GMACSW_CPDMA_DMASTATUS_TX_HOST_ERR_CODE_SHIFT (0x00000014U)
#define CSL_GMACSW_CPDMA_DMASTATUS_TX_HOST_ERR_CODE_RESETVAL (0x00000000U)
#define CSL_GMACSW_CPDMA_DMASTATUS_TX_HOST_ERR_CODE_NOERROR (0x00000000U)
#define CSL_GMACSW_CPDMA_DMASTATUS_TX_HOST_ERR_CODE_SOPERROR (0x00000001U)
#define CSL_GMACSW_CPDMA_DMASTATUS_TX_HOST_ERR_CODE_OWNERSHIP (0x00000002U)
#define CSL_GMACSW_CPDMA_DMASTATUS_TX_HOST_ERR_CODE_NOEOP (0x00000003U)
#define CSL_GMACSW_CPDMA_DMASTATUS_TX_HOST_ERR_CODE_NULLPTR (0x00000004U)
#define CSL_GMACSW_CPDMA_DMASTATUS_TX_HOST_ERR_CODE_NULLEN (0x00000005U)
#define CSL_GMACSW_CPDMA_DMASTATUS_TX_HOST_ERR_CODE_LENRRROR (0x00000006U)

#define CSL_GMACSW_CPDMA_DMASTATUS_TX_ERR_CH_MASK (0x00070000U)
#define CSL_GMACSW_CPDMA_DMASTATUS_TX_ERR_CH_SHIFT (0x00000010U)
#define CSL_GMACSW_CPDMA_DMASTATUS_TX_ERR_CH_RESETVAL (0x00000000U)
#define CSL_GMACSW_CPDMA_DMASTATUS_TX_ERR_CH_CHA0 (0x00000000U)
#define CSL_GMACSW_CPDMA_DMASTATUS_TX_ERR_CH_CHA1 (0x00000001U)
#define CSL_GMACSW_CPDMA_DMASTATUS_TX_ERR_CH_CHA2 (0x00000002U)
#define CSL_GMACSW_CPDMA_DMASTATUS_TX_ERR_CH_CHA3 (0x00000003U)
#define CSL_GMACSW_CPDMA_DMASTATUS_TX_ERR_CH_CHA4 (0x00000004U)
#define CSL_GMACSW_CPDMA_DMASTATUS_TX_ERR_CH_CHA5 (0x00000005U)
#define CSL_GMACSW_CPDMA_DMASTATUS_TX_ERR_CH_CHA6 (0x00000006U)
#define CSL_GMACSW_CPDMA_DMASTATUS_TX_ERR_CH_CHA7 (0x00000007U)

#define CSL_GMACSW_CPDMA_DMASTATUS_RX_HOST_ERR_CODE_MASK (0x0000F000U)
#define CSL_GMACSW_CPDMA_DMASTATUS_RX_HOST_ERR_CODE_SHIFT (0x0000000CU)
#define CSL_GMACSW_CPDMA_DMASTATUS_RX_HOST_ERR_CODE_RESETVAL (0x00000000U)
#define CSL_GMACSW_CPDMA_DMASTATUS_RX_HOST_ERR_CODE_NOERROR (0x00000000U)
#define CSL_GMACSW_CPDMA_DMASTATUS_RX_HOST_ERR_CODE_OWNERSHIP (0x00000002U)
#define CSL_GMACSW_CPDMA_DMASTATUS_RX_HOST_ERR_CODE_NULLPTR (0x00000004U)
#define CSL_GMACSW_CPDMA_DMASTATUS_RX_HOST_ERR_CODE_NULLEN (0x00000005U)
#define CSL_GMACSW_CPDMA_DMASTATUS_RX_HOST_ERR_CODE_SOPERROR (0x00000006U)

#define CSL_GMACSW_CPDMA_DMASTATUS_RX_ERR_CH_MASK (0x00000700U)
#define CSL_GMACSW_CPDMA_DMASTATUS_RX_ERR_CH_SHIFT (0x00000008U)
#define CSL_GMACSW_CPDMA_DMASTATUS_RX_ERR_CH_RESETVAL (0x00000000U)
#define CSL_GMACSW_CPDMA_DMASTATUS_RX_ERR_CH_CHA0 (0x00000000U)
#define CSL_GMACSW_CPDMA_DMASTATUS_RX_ERR_CH_CHA1 (0x00000001U)
#define CSL_GMACSW_CPDMA_DMASTATUS_RX_ERR_CH_CHA2 (0x00000002U)
#define CSL_GMACSW_CPDMA_DMASTATUS_RX_ERR_CH_CHA3 (0x00000003U)
#define CSL_GMACSW_CPDMA_DMASTATUS_RX_ERR_CH_CHA4 (0x00000004U)
#define CSL_GMACSW_CPDMA_DMASTATUS_RX_ERR_CH_CHA5 (0x00000005U)
#define CSL_GMACSW_CPDMA_DMASTATUS_RX_ERR_CH_CHA6 (0x00000006U)
#define CSL_GMACSW_CPDMA_DMASTATUS_RX_ERR_CH_CHA7 (0x00000007U)

#define CSL_GMACSW_CPDMA_DMASTATUS_RESETVAL (0x00000000U)


/* CPDMA_RX_BUFFER_OFFSET */

#define CSL_GMACSW_CPDMA_RX_BUFFER_OFFSET_RX_BUFFER_OFFSET_MASK (0x0000FFFFU)
#define CSL_GMACSW_CPDMA_RX_BUFFER_OFFSET_RX_BUFFER_OFFSET_SHIFT (0x00000000U)
#define CSL_GMACSW_CPDMA_RX_BUFFER_OFFSET_RX_BUFFER_OFFSET_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_BUFFER_OFFSET_RESETVAL (0x00000000U)


/* CPDMA_EMCONTROL */

#define CSL_GMACSW_CPDMA_EMCONTROL_SOFT_MASK (0x00000002U)
#define CSL_GMACSW_CPDMA_EMCONTROL_SOFT_SHIFT (0x00000001U)
#define CSL_GMACSW_CPDMA_EMCONTROL_SOFT_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_EMCONTROL_FREE_MASK (0x00000001U)
#define CSL_GMACSW_CPDMA_EMCONTROL_FREE_SHIFT (0x00000000U)
#define CSL_GMACSW_CPDMA_EMCONTROL_FREE_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_EMCONTROL_RESETVAL (0x00000000U)


/* CPDMA_TX_INTSTAT_RAW */

#define CSL_GMACSW_CPDMA_TX_INTSTAT_RAW_TX7_PEND_MASK (0x00000080U)
#define CSL_GMACSW_CPDMA_TX_INTSTAT_RAW_TX7_PEND_SHIFT (0x00000007U)
#define CSL_GMACSW_CPDMA_TX_INTSTAT_RAW_TX7_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_TX_INTSTAT_RAW_TX6_PEND_MASK (0x00000040U)
#define CSL_GMACSW_CPDMA_TX_INTSTAT_RAW_TX6_PEND_SHIFT (0x00000006U)
#define CSL_GMACSW_CPDMA_TX_INTSTAT_RAW_TX6_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_TX_INTSTAT_RAW_TX5_PEND_MASK (0x00000020U)
#define CSL_GMACSW_CPDMA_TX_INTSTAT_RAW_TX5_PEND_SHIFT (0x00000005U)
#define CSL_GMACSW_CPDMA_TX_INTSTAT_RAW_TX5_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_TX_INTSTAT_RAW_TX4_PEND_MASK (0x00000010U)
#define CSL_GMACSW_CPDMA_TX_INTSTAT_RAW_TX4_PEND_SHIFT (0x00000004U)
#define CSL_GMACSW_CPDMA_TX_INTSTAT_RAW_TX4_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_TX_INTSTAT_RAW_TX3_PEND_MASK (0x00000008U)
#define CSL_GMACSW_CPDMA_TX_INTSTAT_RAW_TX3_PEND_SHIFT (0x00000003U)
#define CSL_GMACSW_CPDMA_TX_INTSTAT_RAW_TX3_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_TX_INTSTAT_RAW_TX2_PEND_MASK (0x00000004U)
#define CSL_GMACSW_CPDMA_TX_INTSTAT_RAW_TX2_PEND_SHIFT (0x00000002U)
#define CSL_GMACSW_CPDMA_TX_INTSTAT_RAW_TX2_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_TX_INTSTAT_RAW_TX1_PEND_MASK (0x00000002U)
#define CSL_GMACSW_CPDMA_TX_INTSTAT_RAW_TX1_PEND_SHIFT (0x00000001U)
#define CSL_GMACSW_CPDMA_TX_INTSTAT_RAW_TX1_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_TX_INTSTAT_RAW_TX0_PEND_MASK (0x00000001U)
#define CSL_GMACSW_CPDMA_TX_INTSTAT_RAW_TX0_PEND_SHIFT (0x00000000U)
#define CSL_GMACSW_CPDMA_TX_INTSTAT_RAW_TX0_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_TX_INTSTAT_RAW_RESETVAL (0x00000000U)


/* CPDMA_TX_INTSTAT_MASKED */

#define CSL_GMACSW_CPDMA_TX_INTSTAT_MASKED_TX7_PEND_MASK (0x00000080U)
#define CSL_GMACSW_CPDMA_TX_INTSTAT_MASKED_TX7_PEND_SHIFT (0x00000007U)
#define CSL_GMACSW_CPDMA_TX_INTSTAT_MASKED_TX7_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_TX_INTSTAT_MASKED_TX6_PEND_MASK (0x00000040U)
#define CSL_GMACSW_CPDMA_TX_INTSTAT_MASKED_TX6_PEND_SHIFT (0x00000006U)
#define CSL_GMACSW_CPDMA_TX_INTSTAT_MASKED_TX6_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_TX_INTSTAT_MASKED_TX5_PEND_MASK (0x00000020U)
#define CSL_GMACSW_CPDMA_TX_INTSTAT_MASKED_TX5_PEND_SHIFT (0x00000005U)
#define CSL_GMACSW_CPDMA_TX_INTSTAT_MASKED_TX5_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_TX_INTSTAT_MASKED_TX4_PEND_MASK (0x00000010U)
#define CSL_GMACSW_CPDMA_TX_INTSTAT_MASKED_TX4_PEND_SHIFT (0x00000004U)
#define CSL_GMACSW_CPDMA_TX_INTSTAT_MASKED_TX4_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_TX_INTSTAT_MASKED_TX3_PEND_MASK (0x00000008U)
#define CSL_GMACSW_CPDMA_TX_INTSTAT_MASKED_TX3_PEND_SHIFT (0x00000003U)
#define CSL_GMACSW_CPDMA_TX_INTSTAT_MASKED_TX3_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_TX_INTSTAT_MASKED_TX2_PEND_MASK (0x00000004U)
#define CSL_GMACSW_CPDMA_TX_INTSTAT_MASKED_TX2_PEND_SHIFT (0x00000002U)
#define CSL_GMACSW_CPDMA_TX_INTSTAT_MASKED_TX2_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_TX_INTSTAT_MASKED_TX1_PEND_MASK (0x00000002U)
#define CSL_GMACSW_CPDMA_TX_INTSTAT_MASKED_TX1_PEND_SHIFT (0x00000001U)
#define CSL_GMACSW_CPDMA_TX_INTSTAT_MASKED_TX1_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_TX_INTSTAT_MASKED_TX0_PEND_MASK (0x00000001U)
#define CSL_GMACSW_CPDMA_TX_INTSTAT_MASKED_TX0_PEND_SHIFT (0x00000000U)
#define CSL_GMACSW_CPDMA_TX_INTSTAT_MASKED_TX0_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_TX_INTSTAT_MASKED_RESETVAL (0x00000000U)


/* CPDMA_TX_INTMASK_SET */

#define CSL_GMACSW_CPDMA_TX_INTMASK_SET_TX7_MASK_MASK (0x00000080U)
#define CSL_GMACSW_CPDMA_TX_INTMASK_SET_TX7_MASK_SHIFT (0x00000007U)
#define CSL_GMACSW_CPDMA_TX_INTMASK_SET_TX7_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_TX_INTMASK_SET_TX6_MASK_MASK (0x00000040U)
#define CSL_GMACSW_CPDMA_TX_INTMASK_SET_TX6_MASK_SHIFT (0x00000006U)
#define CSL_GMACSW_CPDMA_TX_INTMASK_SET_TX6_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_TX_INTMASK_SET_TX5_MASK_MASK (0x00000020U)
#define CSL_GMACSW_CPDMA_TX_INTMASK_SET_TX5_MASK_SHIFT (0x00000005U)
#define CSL_GMACSW_CPDMA_TX_INTMASK_SET_TX5_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_TX_INTMASK_SET_TX4_MASK_MASK (0x00000010U)
#define CSL_GMACSW_CPDMA_TX_INTMASK_SET_TX4_MASK_SHIFT (0x00000004U)
#define CSL_GMACSW_CPDMA_TX_INTMASK_SET_TX4_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_TX_INTMASK_SET_TX3_MASK_MASK (0x00000008U)
#define CSL_GMACSW_CPDMA_TX_INTMASK_SET_TX3_MASK_SHIFT (0x00000003U)
#define CSL_GMACSW_CPDMA_TX_INTMASK_SET_TX3_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_TX_INTMASK_SET_TX2_MASK_MASK (0x00000004U)
#define CSL_GMACSW_CPDMA_TX_INTMASK_SET_TX2_MASK_SHIFT (0x00000002U)
#define CSL_GMACSW_CPDMA_TX_INTMASK_SET_TX2_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_TX_INTMASK_SET_TX1_MASK_MASK (0x00000002U)
#define CSL_GMACSW_CPDMA_TX_INTMASK_SET_TX1_MASK_SHIFT (0x00000001U)
#define CSL_GMACSW_CPDMA_TX_INTMASK_SET_TX1_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_TX_INTMASK_SET_TX0_MASK_MASK (0x00000001U)
#define CSL_GMACSW_CPDMA_TX_INTMASK_SET_TX0_MASK_SHIFT (0x00000000U)
#define CSL_GMACSW_CPDMA_TX_INTMASK_SET_TX0_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_TX_INTMASK_SET_RESETVAL (0x00000000U)


/* CPDMA_TX_INTMASK_CLEAR */

#define CSL_GMACSW_CPDMA_TX_INTMASK_CLEAR_TX7_MASK_MASK (0x00000080U)
#define CSL_GMACSW_CPDMA_TX_INTMASK_CLEAR_TX7_MASK_SHIFT (0x00000007U)
#define CSL_GMACSW_CPDMA_TX_INTMASK_CLEAR_TX7_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_TX_INTMASK_CLEAR_TX6_MASK_MASK (0x00000040U)
#define CSL_GMACSW_CPDMA_TX_INTMASK_CLEAR_TX6_MASK_SHIFT (0x00000006U)
#define CSL_GMACSW_CPDMA_TX_INTMASK_CLEAR_TX6_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_TX_INTMASK_CLEAR_TX5_MASK_MASK (0x00000020U)
#define CSL_GMACSW_CPDMA_TX_INTMASK_CLEAR_TX5_MASK_SHIFT (0x00000005U)
#define CSL_GMACSW_CPDMA_TX_INTMASK_CLEAR_TX5_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_TX_INTMASK_CLEAR_TX4_MASK_MASK (0x00000010U)
#define CSL_GMACSW_CPDMA_TX_INTMASK_CLEAR_TX4_MASK_SHIFT (0x00000004U)
#define CSL_GMACSW_CPDMA_TX_INTMASK_CLEAR_TX4_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_TX_INTMASK_CLEAR_TX3_MASK_MASK (0x00000008U)
#define CSL_GMACSW_CPDMA_TX_INTMASK_CLEAR_TX3_MASK_SHIFT (0x00000003U)
#define CSL_GMACSW_CPDMA_TX_INTMASK_CLEAR_TX3_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_TX_INTMASK_CLEAR_TX2_MASK_MASK (0x00000004U)
#define CSL_GMACSW_CPDMA_TX_INTMASK_CLEAR_TX2_MASK_SHIFT (0x00000002U)
#define CSL_GMACSW_CPDMA_TX_INTMASK_CLEAR_TX2_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_TX_INTMASK_CLEAR_TX1_MASK_MASK (0x00000002U)
#define CSL_GMACSW_CPDMA_TX_INTMASK_CLEAR_TX1_MASK_SHIFT (0x00000001U)
#define CSL_GMACSW_CPDMA_TX_INTMASK_CLEAR_TX1_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_TX_INTMASK_CLEAR_TX0_MASK_MASK (0x00000001U)
#define CSL_GMACSW_CPDMA_TX_INTMASK_CLEAR_TX0_MASK_SHIFT (0x00000000U)
#define CSL_GMACSW_CPDMA_TX_INTMASK_CLEAR_TX0_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_TX_INTMASK_CLEAR_RESETVAL (0x00000000U)


/* CPDMA_IN_VECTOR */

#define CSL_GMACSW_CPDMA_IN_VECTOR_STAT_PEND_MASK (0x20000000U)
#define CSL_GMACSW_CPDMA_IN_VECTOR_STAT_PEND_SHIFT (0x0000001DU)
#define CSL_GMACSW_CPDMA_IN_VECTOR_STAT_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_IN_VECTOR_HOST_PEND_MASK (0x10000000U)
#define CSL_GMACSW_CPDMA_IN_VECTOR_HOST_PEND_SHIFT (0x0000001CU)
#define CSL_GMACSW_CPDMA_IN_VECTOR_HOST_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_IN_VECTOR_MDIO_LINKINT_MASK (0x0C000000U)
#define CSL_GMACSW_CPDMA_IN_VECTOR_MDIO_LINKINT_SHIFT (0x0000001AU)
#define CSL_GMACSW_CPDMA_IN_VECTOR_MDIO_LINKINT_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_IN_VECTOR_MDIO_USERINT_MASK (0x03000000U)
#define CSL_GMACSW_CPDMA_IN_VECTOR_MDIO_USERINT_SHIFT (0x00000018U)
#define CSL_GMACSW_CPDMA_IN_VECTOR_MDIO_USERINT_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_IN_VECTOR_TX_PEND_MASK (0x00FF0000U)
#define CSL_GMACSW_CPDMA_IN_VECTOR_TX_PEND_SHIFT (0x00000010U)
#define CSL_GMACSW_CPDMA_IN_VECTOR_TX_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_IN_VECTOR_RX_THRESH_PEND_MASK (0x0000FF00U)
#define CSL_GMACSW_CPDMA_IN_VECTOR_RX_THRESH_PEND_SHIFT (0x00000008U)
#define CSL_GMACSW_CPDMA_IN_VECTOR_RX_THRESH_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_IN_VECTOR_RX_PEND_MASK (0x000000FFU)
#define CSL_GMACSW_CPDMA_IN_VECTOR_RX_PEND_SHIFT (0x00000000U)
#define CSL_GMACSW_CPDMA_IN_VECTOR_RX_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_IN_VECTOR_RESETVAL (0x00000000U)

/* CPDMA_EOI_VECTOR */

#define CSL_GMACSW_CPDMA_EOI_VECTOR_DMA_EOI_VECTOR_MASK (0x0000001FU)
#define CSL_GMACSW_CPDMA_EOI_VECTOR_DMA_EOI_VECTOR_SHIFT (0x00000000U)
#define CSL_GMACSW_CPDMA_EOI_VECTOR_DMA_EOI_VECTOR_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_EOI_VECTOR_RESETVAL (0x00000000U)


/* CPDMA_RX_INTSTAT_RAW */

#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX7_THRESH_PEND_MASK (0x00008000U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX7_THRESH_PEND_SHIFT (0x0000000FU)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX7_THRESH_PEND_RESETVAL (0x00000001U)

#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX6_THRESH_PEND_MASK (0x00004000U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX6_THRESH_PEND_SHIFT (0x0000000EU)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX6_THRESH_PEND_RESETVAL (0x00000001U)

#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX5_THRESH_PEND_MASK (0x00002000U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX5_THRESH_PEND_SHIFT (0x0000000DU)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX5_THRESH_PEND_RESETVAL (0x00000001U)

#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX4_THRESH_PEND_MASK (0x00001000U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX4_THRESH_PEND_SHIFT (0x0000000CU)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX4_THRESH_PEND_RESETVAL (0x00000001U)

#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX3_THRESH_PEND_MASK (0x00000800U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX3_THRESH_PEND_SHIFT (0x0000000BU)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX3_THRESH_PEND_RESETVAL (0x00000001U)

#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX2_THRESH_PEND_MASK (0x00000400U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX2_THRESH_PEND_SHIFT (0x0000000AU)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX2_THRESH_PEND_RESETVAL (0x00000001U)

#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX1_THRESH_PEND_MASK (0x00000200U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX1_THRESH_PEND_SHIFT (0x00000009U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX1_THRESH_PEND_RESETVAL (0x00000001U)

#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX0_THRESH_PEND_MASK (0x00000100U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX0_THRESH_PEND_SHIFT (0x00000008U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX0_THRESH_PEND_RESETVAL (0x00000001U)

#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX7_PEND_MASK (0x00000080U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX7_PEND_SHIFT (0x00000007U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX7_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX6_PEND_MASK (0x00000040U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX6_PEND_SHIFT (0x00000006U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX6_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX5_PEND_MASK (0x00000020U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX5_PEND_SHIFT (0x00000005U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX5_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX4_PEND_MASK (0x00000010U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX4_PEND_SHIFT (0x00000004U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX4_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX3_PEND_MASK (0x00000008U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX3_PEND_SHIFT (0x00000003U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX3_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX2_PEND_MASK (0x00000004U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX2_PEND_SHIFT (0x00000002U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX2_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX1_PEND_MASK (0x00000002U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX1_PEND_SHIFT (0x00000001U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX1_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX0_PEND_MASK (0x00000001U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX0_PEND_SHIFT (0x00000000U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RX0_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTSTAT_RAW_RESETVAL (0x0000FF00U)


/* CPDMA_RX_INTSTAT_MASKED */

#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX7_THRESH_PEND_MASK (0x00008000U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX7_THRESH_PEND_SHIFT (0x0000000FU)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX7_THRESH_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX6_THRESH_PEND_MASK (0x00004000U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX6_THRESH_PEND_SHIFT (0x0000000EU)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX6_THRESH_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX5_THRESH_PEND_MASK (0x00002000U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX5_THRESH_PEND_SHIFT (0x0000000DU)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX5_THRESH_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX4_THRESH_PEND_MASK (0x00001000U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX4_THRESH_PEND_SHIFT (0x0000000CU)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX4_THRESH_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX3_THRESH_PEND_MASK (0x00000800U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX3_THRESH_PEND_SHIFT (0x0000000BU)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX3_THRESH_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX2_THRESH_PEND_MASK (0x00000400U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX2_THRESH_PEND_SHIFT (0x0000000AU)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX2_THRESH_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX1_THRESH_PEND_MASK (0x00000200U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX1_THRESH_PEND_SHIFT (0x00000009U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX1_THRESH_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX0_THRESH_PEND_MASK (0x00000100U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX0_THRESH_PEND_SHIFT (0x00000008U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX0_THRESH_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX7_PEND_MASK (0x00000080U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX7_PEND_SHIFT (0x00000007U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX7_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX6_PEND_MASK (0x00000040U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX6_PEND_SHIFT (0x00000006U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX6_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX5_PEND_MASK (0x00000020U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX5_PEND_SHIFT (0x00000005U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX5_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX4_PEND_MASK (0x00000010U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX4_PEND_SHIFT (0x00000004U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX4_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX3_PEND_MASK (0x00000008U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX3_PEND_SHIFT (0x00000003U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX3_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX2_PEND_MASK (0x00000004U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX2_PEND_SHIFT (0x00000002U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX2_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX1_PEND_MASK (0x00000002U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX1_PEND_SHIFT (0x00000001U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX1_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX0_PEND_MASK (0x00000001U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX0_PEND_SHIFT (0x00000000U)
#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RX0_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTSTAT_MASKED_RESETVAL (0x00000000U)


/* CPDMA_RX_INTMASK_SET */

#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX7_THRESH_PEND_MASK_MASK (0x00008000U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX7_THRESH_PEND_MASK_SHIFT (0x0000000FU)
#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX7_THRESH_PEND_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX6_THRESH_PEND_MASK_MASK (0x00004000U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX6_THRESH_PEND_MASK_SHIFT (0x0000000EU)
#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX6_THRESH_PEND_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX5_THRESH_PEND_MASK_MASK (0x00002000U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX5_THRESH_PEND_MASK_SHIFT (0x0000000DU)
#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX5_THRESH_PEND_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX4_THRESH_PEND_MASK_MASK (0x00001000U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX4_THRESH_PEND_MASK_SHIFT (0x0000000CU)
#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX4_THRESH_PEND_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX3_THRESH_PEND_MASK_MASK (0x00000800U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX3_THRESH_PEND_MASK_SHIFT (0x0000000BU)
#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX3_THRESH_PEND_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX2_THRESH_PEND_MASK_MASK (0x00000400U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX2_THRESH_PEND_MASK_SHIFT (0x0000000AU)
#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX2_THRESH_PEND_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX1_THRESH_PEND_MASK_MASK (0x00000200U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX1_THRESH_PEND_MASK_SHIFT (0x00000009U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX1_THRESH_PEND_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX0_THRESH_PEND_MASK_MASK (0x00000100U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX0_THRESH_PEND_MASK_SHIFT (0x00000008U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX0_THRESH_PEND_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX7_PEND_MASK_MASK (0x00000080U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX7_PEND_MASK_SHIFT (0x00000007U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX7_PEND_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX6_PEND_MASK_MASK (0x00000040U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX6_PEND_MASK_SHIFT (0x00000006U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX6_PEND_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX5_PEND_MASK_MASK (0x00000020U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX5_PEND_MASK_SHIFT (0x00000005U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX5_PEND_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX4_PEND_MASK_MASK (0x00000010U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX4_PEND_MASK_SHIFT (0x00000004U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX4_PEND_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX3_PEND_MASK_MASK (0x00000008U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX3_PEND_MASK_SHIFT (0x00000003U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX3_PEND_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX2_PEND_MASK_MASK (0x00000004U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX2_PEND_MASK_SHIFT (0x00000002U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX2_PEND_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX1_PEND_MASK_MASK (0x00000002U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX1_PEND_MASK_SHIFT (0x00000001U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX1_PEND_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX0_PEND_MASK_MASK (0x00000001U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX0_PEND_MASK_SHIFT (0x00000000U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RX0_PEND_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTMASK_SET_RESETVAL (0x00000000U)


/* CPDMA_RX_INTMASK_CLEAR */

#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX7_THRESH_PEND_MASK_MASK (0x00008000U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX7_THRESH_PEND_MASK_SHIFT (0x0000000FU)
#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX7_THRESH_PEND_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX6_THRESH_PEND_MASK_MASK (0x00004000U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX6_THRESH_PEND_MASK_SHIFT (0x0000000EU)
#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX6_THRESH_PEND_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX5_THRESH_PEND_MASK_MASK (0x00002000U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX5_THRESH_PEND_MASK_SHIFT (0x0000000DU)
#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX5_THRESH_PEND_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX4_THRESH_PEND_MASK_MASK (0x00001000U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX4_THRESH_PEND_MASK_SHIFT (0x0000000CU)
#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX4_THRESH_PEND_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX3_THRESH_PEND_MASK_MASK (0x00000800U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX3_THRESH_PEND_MASK_SHIFT (0x0000000BU)
#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX3_THRESH_PEND_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX2_THRESH_PEND_MASK_MASK (0x00000400U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX2_THRESH_PEND_MASK_SHIFT (0x0000000AU)
#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX2_THRESH_PEND_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX1_THRESH_PEND_MASK_MASK (0x00000200U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX1_THRESH_PEND_MASK_SHIFT (0x00000009U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX1_THRESH_PEND_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX0_THRESH_PEND_MASK_MASK (0x00000100U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX0_THRESH_PEND_MASK_SHIFT (0x00000008U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX0_THRESH_PEND_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX7_PEND_MASK_MASK (0x00000080U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX7_PEND_MASK_SHIFT (0x00000007U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX7_PEND_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX6_PEND_MASK_MASK (0x00000040U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX6_PEND_MASK_SHIFT (0x00000006U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX6_PEND_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX5_PEND_MASK_MASK (0x00000020U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX5_PEND_MASK_SHIFT (0x00000005U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX5_PEND_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX4_PEND_MASK_MASK (0x00000010U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX4_PEND_MASK_SHIFT (0x00000004U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX4_PEND_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX3_PEND_MASK_MASK (0x00000008U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX3_PEND_MASK_SHIFT (0x00000003U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX3_PEND_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX2_PEND_MASK_MASK (0x00000004U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX2_PEND_MASK_SHIFT (0x00000002U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX2_PEND_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX1_PEND_MASK_MASK (0x00000002U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX1_PEND_MASK_SHIFT (0x00000001U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX1_PEND_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX0_PEND_MASK_MASK (0x00000001U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX0_PEND_MASK_SHIFT (0x00000000U)
#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RX0_PEND_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_INTMASK_CLEAR_RESETVAL (0x00000000U)


/* CPDMA_DMA_INTSTAT_RAW */

#define CSL_GMACSW_CPDMA_DMA_INTSTAT_RAW_HOST_PEND_MASK (0x00000002U)
#define CSL_GMACSW_CPDMA_DMA_INTSTAT_RAW_HOST_PEND_SHIFT (0x00000001U)
#define CSL_GMACSW_CPDMA_DMA_INTSTAT_RAW_HOST_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_DMA_INTSTAT_RAW_STAT_PEND_MASK (0x00000001U)
#define CSL_GMACSW_CPDMA_DMA_INTSTAT_RAW_STAT_PEND_SHIFT (0x00000000U)
#define CSL_GMACSW_CPDMA_DMA_INTSTAT_RAW_STAT_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_DMA_INTSTAT_RAW_RESETVAL (0x00000000U)


/* CPDMA_DMA_INTSTAT_MASKED */

#define CSL_GMACSW_CPDMA_DMA_INTSTAT_MASKED_HOST_PEND_MASK (0x00000002U)
#define CSL_GMACSW_CPDMA_DMA_INTSTAT_MASKED_HOST_PEND_SHIFT (0x00000001U)
#define CSL_GMACSW_CPDMA_DMA_INTSTAT_MASKED_HOST_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_DMA_INTSTAT_MASKED_STAT_PEND_MASK (0x00000001U)
#define CSL_GMACSW_CPDMA_DMA_INTSTAT_MASKED_STAT_PEND_SHIFT (0x00000000U)
#define CSL_GMACSW_CPDMA_DMA_INTSTAT_MASKED_STAT_PEND_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_DMA_INTSTAT_MASKED_RESETVAL (0x00000000U)


/* CPDMA_DMA_INTMASK_SET */

#define CSL_GMACSW_CPDMA_DMA_INTMASK_SET_HOST_ERR_INT_MASK_MASK (0x00000002U)
#define CSL_GMACSW_CPDMA_DMA_INTMASK_SET_HOST_ERR_INT_MASK_SHIFT (0x00000001U)
#define CSL_GMACSW_CPDMA_DMA_INTMASK_SET_HOST_ERR_INT_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_DMA_INTMASK_SET_STAT_INT_MASK_MASK (0x00000001U)
#define CSL_GMACSW_CPDMA_DMA_INTMASK_SET_STAT_INT_MASK_SHIFT (0x00000000U)
#define CSL_GMACSW_CPDMA_DMA_INTMASK_SET_STAT_INT_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_DMA_INTMASK_SET_RESETVAL (0x00000000U)


/* CPDMA_DMA_INTMASK_CLEAR */

#define CSL_GMACSW_CPDMA_DMA_INTMASK_CLEAR_HOST_ERR_INT_MASK_MASK (0x00000002U)
#define CSL_GMACSW_CPDMA_DMA_INTMASK_CLEAR_HOST_ERR_INT_MASK_SHIFT (0x00000001U)
#define CSL_GMACSW_CPDMA_DMA_INTMASK_CLEAR_HOST_ERR_INT_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_DMA_INTMASK_CLEAR_STAT_INT_MASK_MASK (0x00000001U)
#define CSL_GMACSW_CPDMA_DMA_INTMASK_CLEAR_STAT_INT_MASK_SHIFT (0x00000000U)
#define CSL_GMACSW_CPDMA_DMA_INTMASK_CLEAR_STAT_INT_MASK_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_DMA_INTMASK_CLEAR_RESETVAL (0x00000000U)


/* CPDMA_RX_PENDTHRESH */

#define CSL_GMACSW_CPDMA_RX_PENDTHRESH_RX_PENDTHRESH_MASK (0x000000FFU)
#define CSL_GMACSW_CPDMA_RX_PENDTHRESH_RX_PENDTHRESH_SHIFT (0x00000000U)
#define CSL_GMACSW_CPDMA_RX_PENDTHRESH_RX_PENDTHRESH_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_PENDTHRESH_RESETVAL (0x00000000U)


/* CPDMA_RX_FREEBUFFER */

#define CSL_GMACSW_CPDMA_RX_FREEBUFFER_RX_FREEBUF_MASK (0x0000FFFFU)
#define CSL_GMACSW_CPDMA_RX_FREEBUFFER_RX_FREEBUF_SHIFT (0x00000000U)
#define CSL_GMACSW_CPDMA_RX_FREEBUFFER_RX_FREEBUF_RESETVAL (0x00000000U)

#define CSL_GMACSW_CPDMA_RX_FREEBUFFER_RESETVAL (0x00000000U)


/*---------------------------------------------------------------------------*\
|                                 End of File                                 |
\*---------------------------------------------------------------------------*/

#ifdef __cplusplus
}
#endif

#endif /* CSLR_GMACSW_CPDMA_H_ */

