$date
	Sat Oct 22 21:06:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#189391
b110 !
1"
#189394
b110 &
b110 %
1$
#189395
0"
#189398
b11 &
b11 %
#189402
b1010 &
b1010 %
#189406
b101 &
b101 %
#189410
b10000 &
b10000 %
#189414
b1000 &
b1000 %
#189418
b100 &
b100 %
#189422
b10 &
b10 %
#189426
b1 &
b1 %
1#
#189430
b0 &
0#
b0 %
0$
#1191975
b1111 !
1"
#1191978
b1111 &
b1111 %
1$
#1191979
0"
#1191982
b101110 &
b101110 %
#1191986
b10111 &
b10111 %
#1191990
b1000110 &
b1000110 %
#1191994
b100011 &
b100011 %
#1191998
b1101010 &
b1101010 %
#1192002
b110101 &
b110101 %
#1192006
b10100000 &
b10100000 %
#1192010
b1010000 &
b1010000 %
#1192014
b101000 &
b101000 %
#1192018
b10100 &
b10100 %
#1192022
b1010 &
b1010 %
#1192026
b101 &
b101 %
#1192030
b10000 &
b10000 %
#1192034
b1000 &
b1000 %
#1192038
b100 &
b100 %
#1192042
b10 &
b10 %
#1192046
b1 &
1#
b1 %
#1192050
b0 &
b0 %
0#
0$
#2162428
b1101 !
1"
#2162430
b1101 &
b1101 %
1$
#2162431
0"
#2162434
b101000 &
b101000 %
#2162438
b10100 &
b10100 %
#2162442
b1010 &
b1010 %
#2162446
b101 &
b101 %
#2162450
b10000 &
b10000 %
#2162454
b1000 &
b1000 %
#2162458
b100 &
b100 %
#2162462
b10 &
b10 %
#2162466
b1 &
b1 %
1#
#2162470
b0 &
0#
b0 %
0$
#4500012
