Reading timing models for corner nom_fast_1p32V_m40C…
Reading timing library for the 'nom_fast_1p32V_m40C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_fast_1p32V_m40C.lib'…
Reading timing models for corner nom_slow_1p08V_125C…
Reading timing library for the 'nom_slow_1p08V_125C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_slow_1p08V_125C.lib'…
Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-29-28/28-openroad-globalplacement/DigitalSine.odb'…
Reading design constraints file at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/cons.sdc'…
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO RSZ-0027] Inserted 1 input buffers.
[INFO RSZ-0028] Inserted 35 output buffers.
+ repair_design -verbose -max_wire_length 0 -slew_margin 20 -cap_margin 20
[INFO RSZ-0058] Using max wire length 5028um.
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------------------
        0 |     +0.0% |       0 |       0 |             0 |       239
       10 |     +0.1% |       2 |       0 |             0 |       229
       20 |     +0.1% |       5 |       0 |             0 |       219
       30 |     +0.1% |       5 |       0 |             0 |       209
       40 |     +0.6% |      15 |       0 |             0 |       199
       50 |     -0.1% |      19 |       0 |             0 |       189
       60 |     -0.5% |      22 |       0 |             0 |       179
       70 |     -0.5% |      31 |       0 |             0 |       169
       80 |     +0.2% |      41 |       0 |             0 |       159
       90 |     -0.4% |      45 |       0 |             0 |       149
      100 |     -0.5% |      46 |       0 |             0 |       139
      110 |     -1.6% |      54 |       0 |             0 |       129
      120 |     -1.9% |      62 |       0 |             0 |       119
      130 |     -1.9% |      62 |       0 |             0 |       109
      140 |     -2.2% |      64 |       0 |             0 |        99
      150 |     -2.2% |      69 |       0 |             0 |        89
      160 |     -2.4% |      71 |       0 |             0 |        79
      170 |     -2.8% |      76 |       0 |             0 |        69
      180 |     -2.1% |      80 |       0 |             0 |        59
      190 |     -0.3% |      88 |       0 |             0 |        49
      200 |     -0.3% |      88 |       0 |             0 |        39
      210 |     +1.4% |      97 |       0 |             0 |        29
      220 |     +1.7% |     106 |       0 |             0 |        19
      230 |     +1.7% |     108 |       0 |             0 |         9
    final |     +2.1% |     109 |       1 |             1 |         0
---------------------------------------------------------------------
[INFO RSZ-0035] Found 1 fanout violations.
[INFO RSZ-0039] Resized 109 instances.
[INFO RSZ-0038] Inserted 1 buffers in 1 nets.
+ detailed_placement -max_displacement  500 100 
Placement Analysis
---------------------------------
total displacement       1060.1 u
average displacement        4.5 u
max displacement           28.6 u
original HPWL            4089.6 u
legalized HPWL           4973.8 u
delta HPWL                   22 %

[INFO DPL-0020] Mirrored 101 instances
[INFO DPL-0021] HPWL before            4973.8 u
[INFO DPL-0022] HPWL after             4884.0 u
[INFO DPL-0023] HPWL delta               -1.8 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Timing Repair Buffer                     61     809.22
  Inverter                                 15      85.28
  Sequential cell                           9     442.71
  Multi-Input combinational cell          153    1422.49
  Total                                   238    2759.70
Writing OpenROAD database to '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-29-28/32-openroad-repairdesignpostgpl/DigitalSine.odb'…
Writing netlist to '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-29-28/32-openroad-repairdesignpostgpl/DigitalSine.nl.v'…
Writing powered netlist to '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-29-28/32-openroad-repairdesignpostgpl/DigitalSine.pnl.v'…
Writing layout to '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-29-28/32-openroad-repairdesignpostgpl/DigitalSine.def'…
Writing timing constraints to '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-29-28/32-openroad-repairdesignpostgpl/DigitalSine.sdc'…
