
prj1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000c48  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  08000d08  08000d08  00010d08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000da4  08000da4  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08000da4  08000da4  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000da4  08000da4  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000da4  08000da4  00010da4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000da8  08000da8  00010da8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08000dac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000004  08000db0  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  08000db0  00020024  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .comment      00000050  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
 13 .debug_frame  0000006c  00000000  00000000  0002007c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000004 	.word	0x20000004
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08000cf0 	.word	0x08000cf0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000008 	.word	0x20000008
 8000104:	08000cf0 	.word	0x08000cf0

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__clzsi2>:
 8000220:	211c      	movs	r1, #28
 8000222:	2301      	movs	r3, #1
 8000224:	041b      	lsls	r3, r3, #16
 8000226:	4298      	cmp	r0, r3
 8000228:	d301      	bcc.n	800022e <__clzsi2+0xe>
 800022a:	0c00      	lsrs	r0, r0, #16
 800022c:	3910      	subs	r1, #16
 800022e:	0a1b      	lsrs	r3, r3, #8
 8000230:	4298      	cmp	r0, r3
 8000232:	d301      	bcc.n	8000238 <__clzsi2+0x18>
 8000234:	0a00      	lsrs	r0, r0, #8
 8000236:	3908      	subs	r1, #8
 8000238:	091b      	lsrs	r3, r3, #4
 800023a:	4298      	cmp	r0, r3
 800023c:	d301      	bcc.n	8000242 <__clzsi2+0x22>
 800023e:	0900      	lsrs	r0, r0, #4
 8000240:	3904      	subs	r1, #4
 8000242:	a202      	add	r2, pc, #8	; (adr r2, 800024c <__clzsi2+0x2c>)
 8000244:	5c10      	ldrb	r0, [r2, r0]
 8000246:	1840      	adds	r0, r0, r1
 8000248:	4770      	bx	lr
 800024a:	46c0      	nop			; (mov r8, r8)
 800024c:	02020304 	.word	0x02020304
 8000250:	01010101 	.word	0x01010101
	...

0800025c <LL_IOP_GRP1_EnableClock>:
 800025c:	4b05      	ldr	r3, [pc, #20]	; (8000274 <LL_IOP_GRP1_EnableClock+0x18>)
 800025e:	b082      	sub	sp, #8
 8000260:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000262:	4302      	orrs	r2, r0
 8000264:	635a      	str	r2, [r3, #52]	; 0x34
 8000266:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000268:	4018      	ands	r0, r3
 800026a:	9001      	str	r0, [sp, #4]
 800026c:	9b01      	ldr	r3, [sp, #4]
 800026e:	b002      	add	sp, #8
 8000270:	4770      	bx	lr
 8000272:	46c0      	nop			; (mov r8, r8)
 8000274:	40021000 	.word	0x40021000

08000278 <MX_GPIO_Init>:
 8000278:	b5f0      	push	{r4, r5, r6, r7, lr}
 800027a:	b087      	sub	sp, #28
 800027c:	2218      	movs	r2, #24
 800027e:	2100      	movs	r1, #0
 8000280:	4668      	mov	r0, sp
 8000282:	f000 fd2d 	bl	8000ce0 <memset>
 8000286:	2020      	movs	r0, #32
 8000288:	f7ff ffe8 	bl	800025c <LL_IOP_GRP1_EnableClock>
 800028c:	2001      	movs	r0, #1
 800028e:	f7ff ffe5 	bl	800025c <LL_IOP_GRP1_EnableClock>
 8000292:	2640      	movs	r6, #64	; 0x40
 8000294:	2780      	movs	r7, #128	; 0x80
 8000296:	2002      	movs	r0, #2
 8000298:	f7ff ffe0 	bl	800025c <LL_IOP_GRP1_EnableClock>
 800029c:	2400      	movs	r4, #0
 800029e:	2304      	movs	r3, #4
 80002a0:	4d0f      	ldr	r5, [pc, #60]	; (80002e0 <MX_GPIO_Init+0x68>)
 80002a2:	4669      	mov	r1, sp
 80002a4:	62ae      	str	r6, [r5, #40]	; 0x28
 80002a6:	480f      	ldr	r0, [pc, #60]	; (80002e4 <MX_GPIO_Init+0x6c>)
 80002a8:	62af      	str	r7, [r5, #40]	; 0x28
 80002aa:	9300      	str	r3, [sp, #0]
 80002ac:	9401      	str	r4, [sp, #4]
 80002ae:	9404      	str	r4, [sp, #16]
 80002b0:	f000 fa45 	bl	800073e <LL_GPIO_Init>
 80002b4:	2303      	movs	r3, #3
 80002b6:	4669      	mov	r1, sp
 80002b8:	9600      	str	r6, [sp, #0]
 80002ba:	0028      	movs	r0, r5
 80002bc:	3e3f      	subs	r6, #63	; 0x3f
 80002be:	9302      	str	r3, [sp, #8]
 80002c0:	9601      	str	r6, [sp, #4]
 80002c2:	9403      	str	r4, [sp, #12]
 80002c4:	9404      	str	r4, [sp, #16]
 80002c6:	f000 fa3a 	bl	800073e <LL_GPIO_Init>
 80002ca:	4669      	mov	r1, sp
 80002cc:	0028      	movs	r0, r5
 80002ce:	9700      	str	r7, [sp, #0]
 80002d0:	9601      	str	r6, [sp, #4]
 80002d2:	9402      	str	r4, [sp, #8]
 80002d4:	9403      	str	r4, [sp, #12]
 80002d6:	9404      	str	r4, [sp, #16]
 80002d8:	f000 fa31 	bl	800073e <LL_GPIO_Init>
 80002dc:	b007      	add	sp, #28
 80002de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002e0:	50000400 	.word	0x50000400
 80002e4:	50001400 	.word	0x50001400

080002e8 <Send_Data_To_UART1>:
 80002e8:	2280      	movs	r2, #128	; 0x80
 80002ea:	4b03      	ldr	r3, [pc, #12]	; (80002f8 <Send_Data_To_UART1+0x10>)
 80002ec:	6298      	str	r0, [r3, #40]	; 0x28
 80002ee:	69d9      	ldr	r1, [r3, #28]
 80002f0:	4211      	tst	r1, r2
 80002f2:	d0fc      	beq.n	80002ee <Send_Data_To_UART1+0x6>
 80002f4:	4770      	bx	lr
 80002f6:	46c0      	nop			; (mov r8, r8)
 80002f8:	40013800 	.word	0x40013800

080002fc <iputs1>:
 80002fc:	b510      	push	{r4, lr}
 80002fe:	0004      	movs	r4, r0
 8000300:	7820      	ldrb	r0, [r4, #0]
 8000302:	2800      	cmp	r0, #0
 8000304:	d100      	bne.n	8000308 <iputs1+0xc>
 8000306:	bd10      	pop	{r4, pc}
 8000308:	3401      	adds	r4, #1
 800030a:	f7ff ffed 	bl	80002e8 <Send_Data_To_UART1>
 800030e:	e7f7      	b.n	8000300 <iputs1+0x4>

08000310 <SystemClock_Config>:
 8000310:	2207      	movs	r2, #7
 8000312:	491a      	ldr	r1, [pc, #104]	; (800037c <SystemClock_Config+0x6c>)
 8000314:	b510      	push	{r4, lr}
 8000316:	680b      	ldr	r3, [r1, #0]
 8000318:	4393      	bics	r3, r2
 800031a:	001a      	movs	r2, r3
 800031c:	2301      	movs	r3, #1
 800031e:	4313      	orrs	r3, r2
 8000320:	2280      	movs	r2, #128	; 0x80
 8000322:	600b      	str	r3, [r1, #0]
 8000324:	4b16      	ldr	r3, [pc, #88]	; (8000380 <SystemClock_Config+0x70>)
 8000326:	0052      	lsls	r2, r2, #1
 8000328:	6819      	ldr	r1, [r3, #0]
 800032a:	430a      	orrs	r2, r1
 800032c:	601a      	str	r2, [r3, #0]
 800032e:	2280      	movs	r2, #128	; 0x80
 8000330:	00d2      	lsls	r2, r2, #3
 8000332:	6819      	ldr	r1, [r3, #0]
 8000334:	4211      	tst	r1, r2
 8000336:	d0fc      	beq.n	8000332 <SystemClock_Config+0x22>
 8000338:	685a      	ldr	r2, [r3, #4]
 800033a:	4912      	ldr	r1, [pc, #72]	; (8000384 <SystemClock_Config+0x74>)
 800033c:	4011      	ands	r1, r2
 800033e:	2280      	movs	r2, #128	; 0x80
 8000340:	01d2      	lsls	r2, r2, #7
 8000342:	430a      	orrs	r2, r1
 8000344:	605a      	str	r2, [r3, #4]
 8000346:	681a      	ldr	r2, [r3, #0]
 8000348:	490f      	ldr	r1, [pc, #60]	; (8000388 <SystemClock_Config+0x78>)
 800034a:	400a      	ands	r2, r1
 800034c:	601a      	str	r2, [r3, #0]
 800034e:	689a      	ldr	r2, [r3, #8]
 8000350:	490e      	ldr	r1, [pc, #56]	; (800038c <SystemClock_Config+0x7c>)
 8000352:	400a      	ands	r2, r1
 8000354:	2107      	movs	r1, #7
 8000356:	609a      	str	r2, [r3, #8]
 8000358:	689a      	ldr	r2, [r3, #8]
 800035a:	438a      	bics	r2, r1
 800035c:	609a      	str	r2, [r3, #8]
 800035e:	2238      	movs	r2, #56	; 0x38
 8000360:	6899      	ldr	r1, [r3, #8]
 8000362:	4211      	tst	r1, r2
 8000364:	d1fc      	bne.n	8000360 <SystemClock_Config+0x50>
 8000366:	689a      	ldr	r2, [r3, #8]
 8000368:	4909      	ldr	r1, [pc, #36]	; (8000390 <SystemClock_Config+0x80>)
 800036a:	480a      	ldr	r0, [pc, #40]	; (8000394 <SystemClock_Config+0x84>)
 800036c:	400a      	ands	r2, r1
 800036e:	609a      	str	r2, [r3, #8]
 8000370:	f000 fc66 	bl	8000c40 <LL_Init1msTick>
 8000374:	4807      	ldr	r0, [pc, #28]	; (8000394 <SystemClock_Config+0x84>)
 8000376:	f000 fc89 	bl	8000c8c <LL_SetSystemCoreClock>
 800037a:	bd10      	pop	{r4, pc}
 800037c:	40022000 	.word	0x40022000
 8000380:	40021000 	.word	0x40021000
 8000384:	ffff80ff 	.word	0xffff80ff
 8000388:	ffffc7ff 	.word	0xffffc7ff
 800038c:	fffff0ff 	.word	0xfffff0ff
 8000390:	ffff8fff 	.word	0xffff8fff
 8000394:	02dc6c00 	.word	0x02dc6c00

08000398 <main>:
 8000398:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800039a:	2101      	movs	r1, #1
 800039c:	4c29      	ldr	r4, [pc, #164]	; (8000444 <main+0xac>)
 800039e:	25fa      	movs	r5, #250	; 0xfa
 80003a0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80003a2:	00ad      	lsls	r5, r5, #2
 80003a4:	430a      	orrs	r2, r1
 80003a6:	6422      	str	r2, [r4, #64]	; 0x40
 80003a8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80003aa:	400b      	ands	r3, r1
 80003ac:	2180      	movs	r1, #128	; 0x80
 80003ae:	9301      	str	r3, [sp, #4]
 80003b0:	9b01      	ldr	r3, [sp, #4]
 80003b2:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80003b4:	0549      	lsls	r1, r1, #21
 80003b6:	430a      	orrs	r2, r1
 80003b8:	63e2      	str	r2, [r4, #60]	; 0x3c
 80003ba:	22c0      	movs	r2, #192	; 0xc0
 80003bc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80003be:	0612      	lsls	r2, r2, #24
 80003c0:	400b      	ands	r3, r1
 80003c2:	4921      	ldr	r1, [pc, #132]	; (8000448 <main+0xb0>)
 80003c4:	9300      	str	r3, [sp, #0]
 80003c6:	9b00      	ldr	r3, [sp, #0]
 80003c8:	6a0b      	ldr	r3, [r1, #32]
 80003ca:	021b      	lsls	r3, r3, #8
 80003cc:	0a1b      	lsrs	r3, r3, #8
 80003ce:	4313      	orrs	r3, r2
 80003d0:	2208      	movs	r2, #8
 80003d2:	620b      	str	r3, [r1, #32]
 80003d4:	4b1d      	ldr	r3, [pc, #116]	; (800044c <main+0xb4>)
 80003d6:	6819      	ldr	r1, [r3, #0]
 80003d8:	430a      	orrs	r2, r1
 80003da:	601a      	str	r2, [r3, #0]
 80003dc:	2210      	movs	r2, #16
 80003de:	6819      	ldr	r1, [r3, #0]
 80003e0:	430a      	orrs	r2, r1
 80003e2:	601a      	str	r2, [r3, #0]
 80003e4:	f7ff ff94 	bl	8000310 <SystemClock_Config>
 80003e8:	2284      	movs	r2, #132	; 0x84
 80003ea:	68a3      	ldr	r3, [r4, #8]
 80003ec:	0592      	lsls	r2, r2, #22
 80003ee:	021b      	lsls	r3, r3, #8
 80003f0:	0a1b      	lsrs	r3, r3, #8
 80003f2:	4313      	orrs	r3, r2
 80003f4:	60a3      	str	r3, [r4, #8]
 80003f6:	f7ff ff3f 	bl	8000278 <MX_GPIO_Init>
 80003fa:	2480      	movs	r4, #128	; 0x80
 80003fc:	f000 f8be 	bl	800057c <MX_USART1_UART_Init>
 8000400:	f000 f860 	bl	80004c4 <MX_TIM1_Init>
 8000404:	4812      	ldr	r0, [pc, #72]	; (8000450 <main+0xb8>)
 8000406:	f7ff ff79 	bl	80002fc <iputs1>
 800040a:	03e4      	lsls	r4, r4, #15
 800040c:	0028      	movs	r0, r5
 800040e:	f000 fc27 	bl	8000c60 <LL_mDelay>
 8000412:	4b10      	ldr	r3, [pc, #64]	; (8000454 <main+0xbc>)
 8000414:	781a      	ldrb	r2, [r3, #0]
 8000416:	2a01      	cmp	r2, #1
 8000418:	d101      	bne.n	800041e <main+0x86>
 800041a:	2200      	movs	r2, #0
 800041c:	701a      	strb	r2, [r3, #0]
 800041e:	2140      	movs	r1, #64	; 0x40
 8000420:	4a0d      	ldr	r2, [pc, #52]	; (8000458 <main+0xc0>)
 8000422:	6950      	ldr	r0, [r2, #20]
 8000424:	0403      	lsls	r3, r0, #16
 8000426:	4381      	bics	r1, r0
 8000428:	4023      	ands	r3, r4
 800042a:	430b      	orrs	r3, r1
 800042c:	2180      	movs	r1, #128	; 0x80
 800042e:	6193      	str	r3, [r2, #24]
 8000430:	6950      	ldr	r0, [r2, #20]
 8000432:	0409      	lsls	r1, r1, #16
 8000434:	0403      	lsls	r3, r0, #16
 8000436:	400b      	ands	r3, r1
 8000438:	2180      	movs	r1, #128	; 0x80
 800043a:	4381      	bics	r1, r0
 800043c:	430b      	orrs	r3, r1
 800043e:	6193      	str	r3, [r2, #24]
 8000440:	e7e4      	b.n	800040c <main+0x74>
 8000442:	46c0      	nop			; (mov r8, r8)
 8000444:	40021000 	.word	0x40021000
 8000448:	e000ed00 	.word	0xe000ed00
 800044c:	40010000 	.word	0x40010000
 8000450:	08000d08 	.word	0x08000d08
 8000454:	20000020 	.word	0x20000020
 8000458:	50000400 	.word	0x50000400

0800045c <NMI_Handler>:
 800045c:	e7fe      	b.n	800045c <NMI_Handler>

0800045e <HardFault_Handler>:
 800045e:	e7fe      	b.n	800045e <HardFault_Handler>

08000460 <SVC_Handler>:
 8000460:	4770      	bx	lr

08000462 <PendSV_Handler>:
 8000462:	4770      	bx	lr

08000464 <SysTick_Handler>:
 8000464:	4770      	bx	lr
	...

08000468 <TIM1_BRK_UP_TRG_COM_IRQHandler>:
 8000468:	4b05      	ldr	r3, [pc, #20]	; (8000480 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x18>)
 800046a:	b510      	push	{r4, lr}
 800046c:	691a      	ldr	r2, [r3, #16]
 800046e:	07d2      	lsls	r2, r2, #31
 8000470:	d502      	bpl.n	8000478 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x10>
 8000472:	2202      	movs	r2, #2
 8000474:	4252      	negs	r2, r2
 8000476:	611a      	str	r2, [r3, #16]
 8000478:	f000 f87a 	bl	8000570 <TimerUpdate_Callback>
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)
 8000480:	40012c00 	.word	0x40012c00

08000484 <USART1_IRQHandler>:
 8000484:	2220      	movs	r2, #32
 8000486:	4b08      	ldr	r3, [pc, #32]	; (80004a8 <USART1_IRQHandler+0x24>)
 8000488:	69d9      	ldr	r1, [r3, #28]
 800048a:	4211      	tst	r1, r2
 800048c:	d00a      	beq.n	80004a4 <USART1_IRQHandler+0x20>
 800048e:	6819      	ldr	r1, [r3, #0]
 8000490:	4211      	tst	r1, r2
 8000492:	d007      	beq.n	80004a4 <USART1_IRQHandler+0x20>
 8000494:	2101      	movs	r1, #1
 8000496:	4a05      	ldr	r2, [pc, #20]	; (80004ac <USART1_IRQHandler+0x28>)
 8000498:	7011      	strb	r1, [r2, #0]
 800049a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800049c:	4904      	ldr	r1, [pc, #16]	; (80004b0 <USART1_IRQHandler+0x2c>)
 800049e:	700a      	strb	r2, [r1, #0]
 80004a0:	b2d2      	uxtb	r2, r2
 80004a2:	629a      	str	r2, [r3, #40]	; 0x28
 80004a4:	4770      	bx	lr
 80004a6:	46c0      	nop			; (mov r8, r8)
 80004a8:	40013800 	.word	0x40013800
 80004ac:	20000020 	.word	0x20000020
 80004b0:	20000021 	.word	0x20000021

080004b4 <SystemInit>:
 80004b4:	2280      	movs	r2, #128	; 0x80
 80004b6:	4b02      	ldr	r3, [pc, #8]	; (80004c0 <SystemInit+0xc>)
 80004b8:	0512      	lsls	r2, r2, #20
 80004ba:	609a      	str	r2, [r3, #8]
 80004bc:	4770      	bx	lr
 80004be:	46c0      	nop			; (mov r8, r8)
 80004c0:	e000ed00 	.word	0xe000ed00

080004c4 <MX_TIM1_Init>:
 80004c4:	b530      	push	{r4, r5, lr}
 80004c6:	b087      	sub	sp, #28
 80004c8:	ad01      	add	r5, sp, #4
 80004ca:	2214      	movs	r2, #20
 80004cc:	2100      	movs	r1, #0
 80004ce:	0028      	movs	r0, r5
 80004d0:	f000 fc06 	bl	8000ce0 <memset>
 80004d4:	2080      	movs	r0, #128	; 0x80
 80004d6:	4a1f      	ldr	r2, [pc, #124]	; (8000554 <MX_TIM1_Init+0x90>)
 80004d8:	0100      	lsls	r0, r0, #4
 80004da:	6c11      	ldr	r1, [r2, #64]	; 0x40
 80004dc:	4301      	orrs	r1, r0
 80004de:	6411      	str	r1, [r2, #64]	; 0x40
 80004e0:	21c3      	movs	r1, #195	; 0xc3
 80004e2:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80004e4:	0089      	lsls	r1, r1, #2
 80004e6:	4003      	ands	r3, r0
 80004e8:	9300      	str	r3, [sp, #0]
 80004ea:	9b00      	ldr	r3, [sp, #0]
 80004ec:	4b1a      	ldr	r3, [pc, #104]	; (8000558 <MX_TIM1_Init+0x94>)
 80004ee:	481b      	ldr	r0, [pc, #108]	; (800055c <MX_TIM1_Init+0x98>)
 80004f0:	585a      	ldr	r2, [r3, r1]
 80004f2:	4002      	ands	r2, r0
 80004f4:	505a      	str	r2, [r3, r1]
 80004f6:	2280      	movs	r2, #128	; 0x80
 80004f8:	0192      	lsls	r2, r2, #6
 80004fa:	601a      	str	r2, [r3, #0]
 80004fc:	4b18      	ldr	r3, [pc, #96]	; (8000560 <MX_TIM1_Init+0x9c>)
 80004fe:	2209      	movs	r2, #9
 8000500:	802b      	strh	r3, [r5, #0]
 8000502:	2300      	movs	r3, #0
 8000504:	4c17      	ldr	r4, [pc, #92]	; (8000564 <MX_TIM1_Init+0xa0>)
 8000506:	0029      	movs	r1, r5
 8000508:	0020      	movs	r0, r4
 800050a:	606b      	str	r3, [r5, #4]
 800050c:	60aa      	str	r2, [r5, #8]
 800050e:	60eb      	str	r3, [r5, #12]
 8000510:	612b      	str	r3, [r5, #16]
 8000512:	f000 fae7 	bl	8000ae4 <LL_TIM_Init>
 8000516:	2280      	movs	r2, #128	; 0x80
 8000518:	6823      	ldr	r3, [r4, #0]
 800051a:	4913      	ldr	r1, [pc, #76]	; (8000568 <MX_TIM1_Init+0xa4>)
 800051c:	4393      	bics	r3, r2
 800051e:	6023      	str	r3, [r4, #0]
 8000520:	68a3      	ldr	r3, [r4, #8]
 8000522:	400b      	ands	r3, r1
 8000524:	2170      	movs	r1, #112	; 0x70
 8000526:	60a3      	str	r3, [r4, #8]
 8000528:	6863      	ldr	r3, [r4, #4]
 800052a:	438b      	bics	r3, r1
 800052c:	6063      	str	r3, [r4, #4]
 800052e:	6863      	ldr	r3, [r4, #4]
 8000530:	490e      	ldr	r1, [pc, #56]	; (800056c <MX_TIM1_Init+0xa8>)
 8000532:	400b      	ands	r3, r1
 8000534:	6063      	str	r3, [r4, #4]
 8000536:	68a3      	ldr	r3, [r4, #8]
 8000538:	4393      	bics	r3, r2
 800053a:	60a3      	str	r3, [r4, #8]
 800053c:	2302      	movs	r3, #2
 800053e:	425b      	negs	r3, r3
 8000540:	6123      	str	r3, [r4, #16]
 8000542:	68e2      	ldr	r2, [r4, #12]
 8000544:	3303      	adds	r3, #3
 8000546:	431a      	orrs	r2, r3
 8000548:	60e2      	str	r2, [r4, #12]
 800054a:	6822      	ldr	r2, [r4, #0]
 800054c:	4313      	orrs	r3, r2
 800054e:	6023      	str	r3, [r4, #0]
 8000550:	b007      	add	sp, #28
 8000552:	bd30      	pop	{r4, r5, pc}
 8000554:	40021000 	.word	0x40021000
 8000558:	e000e100 	.word	0xe000e100
 800055c:	ffff00ff 	.word	0xffff00ff
 8000560:	ffffbb7f 	.word	0xffffbb7f
 8000564:	40012c00 	.word	0x40012c00
 8000568:	fffebff8 	.word	0xfffebff8
 800056c:	ff0fffff 	.word	0xff0fffff

08000570 <TimerUpdate_Callback>:
 8000570:	2201      	movs	r2, #1
 8000572:	4b01      	ldr	r3, [pc, #4]	; (8000578 <TimerUpdate_Callback+0x8>)
 8000574:	701a      	strb	r2, [r3, #0]
 8000576:	4770      	bx	lr
 8000578:	20000022 	.word	0x20000022

0800057c <MX_USART1_UART_Init>:
 800057c:	b570      	push	{r4, r5, r6, lr}
 800057e:	2403      	movs	r4, #3
 8000580:	b090      	sub	sp, #64	; 0x40
 8000582:	2220      	movs	r2, #32
 8000584:	2100      	movs	r1, #0
 8000586:	a808      	add	r0, sp, #32
 8000588:	f000 fbaa 	bl	8000ce0 <memset>
 800058c:	2208      	movs	r2, #8
 800058e:	2100      	movs	r1, #0
 8000590:	a805      	add	r0, sp, #20
 8000592:	f000 fba5 	bl	8000ce0 <memset>
 8000596:	2080      	movs	r0, #128	; 0x80
 8000598:	2501      	movs	r5, #1
 800059a:	4b4d      	ldr	r3, [pc, #308]	; (80006d0 <MX_USART1_UART_Init+0x154>)
 800059c:	01c0      	lsls	r0, r0, #7
 800059e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80005a0:	2602      	movs	r6, #2
 80005a2:	43a2      	bics	r2, r4
 80005a4:	655a      	str	r2, [r3, #84]	; 0x54
 80005a6:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80005a8:	4301      	orrs	r1, r0
 80005aa:	6419      	str	r1, [r3, #64]	; 0x40
 80005ac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80005ae:	a902      	add	r1, sp, #8
 80005b0:	4002      	ands	r2, r0
 80005b2:	9201      	str	r2, [sp, #4]
 80005b4:	9a01      	ldr	r2, [sp, #4]
 80005b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80005b8:	20a0      	movs	r0, #160	; 0xa0
 80005ba:	432a      	orrs	r2, r5
 80005bc:	635a      	str	r2, [r3, #52]	; 0x34
 80005be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80005c0:	05c0      	lsls	r0, r0, #23
 80005c2:	402b      	ands	r3, r5
 80005c4:	9300      	str	r3, [sp, #0]
 80005c6:	9b00      	ldr	r3, [sp, #0]
 80005c8:	2380      	movs	r3, #128	; 0x80
 80005ca:	009b      	lsls	r3, r3, #2
 80005cc:	9302      	str	r3, [sp, #8]
 80005ce:	9603      	str	r6, [sp, #12]
 80005d0:	9404      	str	r4, [sp, #16]
 80005d2:	9507      	str	r5, [sp, #28]
 80005d4:	f000 f8b3 	bl	800073e <LL_GPIO_Init>
 80005d8:	2380      	movs	r3, #128	; 0x80
 80005da:	20a0      	movs	r0, #160	; 0xa0
 80005dc:	9404      	str	r4, [sp, #16]
 80005de:	2400      	movs	r4, #0
 80005e0:	9603      	str	r6, [sp, #12]
 80005e2:	2680      	movs	r6, #128	; 0x80
 80005e4:	00db      	lsls	r3, r3, #3
 80005e6:	a902      	add	r1, sp, #8
 80005e8:	05c0      	lsls	r0, r0, #23
 80005ea:	9302      	str	r3, [sp, #8]
 80005ec:	9405      	str	r4, [sp, #20]
 80005ee:	9406      	str	r4, [sp, #24]
 80005f0:	9507      	str	r5, [sp, #28]
 80005f2:	f000 f8a4 	bl	800073e <LL_GPIO_Init>
 80005f6:	4b37      	ldr	r3, [pc, #220]	; (80006d4 <MX_USART1_UART_Init+0x158>)
 80005f8:	03f6      	lsls	r6, r6, #15
 80005fa:	681a      	ldr	r2, [r3, #0]
 80005fc:	4332      	orrs	r2, r6
 80005fe:	601a      	str	r2, [r3, #0]
 8000600:	2280      	movs	r2, #128	; 0x80
 8000602:	6819      	ldr	r1, [r3, #0]
 8000604:	0412      	lsls	r2, r2, #16
 8000606:	430a      	orrs	r2, r1
 8000608:	21c6      	movs	r1, #198	; 0xc6
 800060a:	601a      	str	r2, [r3, #0]
 800060c:	4a32      	ldr	r2, [pc, #200]	; (80006d8 <MX_USART1_UART_Init+0x15c>)
 800060e:	0089      	lsls	r1, r1, #2
 8000610:	5853      	ldr	r3, [r2, r1]
 8000612:	021b      	lsls	r3, r3, #8
 8000614:	0a1b      	lsrs	r3, r3, #8
 8000616:	5053      	str	r3, [r2, r1]
 8000618:	2380      	movs	r3, #128	; 0x80
 800061a:	051b      	lsls	r3, r3, #20
 800061c:	6013      	str	r3, [r2, #0]
 800061e:	23e1      	movs	r3, #225	; 0xe1
 8000620:	025b      	lsls	r3, r3, #9
 8000622:	9309      	str	r3, [sp, #36]	; 0x24
 8000624:	230c      	movs	r3, #12
 8000626:	9408      	str	r4, [sp, #32]
 8000628:	940a      	str	r4, [sp, #40]	; 0x28
 800062a:	940b      	str	r4, [sp, #44]	; 0x2c
 800062c:	940c      	str	r4, [sp, #48]	; 0x30
 800062e:	940e      	str	r4, [sp, #56]	; 0x38
 8000630:	940f      	str	r4, [sp, #60]	; 0x3c
 8000632:	4c2a      	ldr	r4, [pc, #168]	; (80006dc <MX_USART1_UART_Init+0x160>)
 8000634:	a908      	add	r1, sp, #32
 8000636:	0020      	movs	r0, r4
 8000638:	930d      	str	r3, [sp, #52]	; 0x34
 800063a:	f000 fa93 	bl	8000b64 <LL_USART_Init>
 800063e:	f3ef 8210 	mrs	r2, PRIMASK
 8000642:	f385 8810 	msr	PRIMASK, r5
 8000646:	68a3      	ldr	r3, [r4, #8]
 8000648:	00db      	lsls	r3, r3, #3
 800064a:	08db      	lsrs	r3, r3, #3
 800064c:	60a3      	str	r3, [r4, #8]
 800064e:	f382 8810 	msr	PRIMASK, r2
 8000652:	f3ef 8210 	mrs	r2, PRIMASK
 8000656:	f385 8810 	msr	PRIMASK, r5
 800065a:	4921      	ldr	r1, [pc, #132]	; (80006e0 <MX_USART1_UART_Init+0x164>)
 800065c:	68a3      	ldr	r3, [r4, #8]
 800065e:	400b      	ands	r3, r1
 8000660:	60a3      	str	r3, [r4, #8]
 8000662:	f382 8810 	msr	PRIMASK, r2
 8000666:	4a1f      	ldr	r2, [pc, #124]	; (80006e4 <MX_USART1_UART_Init+0x168>)
 8000668:	6823      	ldr	r3, [r4, #0]
 800066a:	4013      	ands	r3, r2
 800066c:	6023      	str	r3, [r4, #0]
 800066e:	6863      	ldr	r3, [r4, #4]
 8000670:	4a1d      	ldr	r2, [pc, #116]	; (80006e8 <MX_USART1_UART_Init+0x16c>)
 8000672:	4013      	ands	r3, r2
 8000674:	222a      	movs	r2, #42	; 0x2a
 8000676:	6063      	str	r3, [r4, #4]
 8000678:	68a3      	ldr	r3, [r4, #8]
 800067a:	4393      	bics	r3, r2
 800067c:	2280      	movs	r2, #128	; 0x80
 800067e:	60a3      	str	r3, [r4, #8]
 8000680:	6823      	ldr	r3, [r4, #0]
 8000682:	0392      	lsls	r2, r2, #14
 8000684:	431d      	orrs	r5, r3
 8000686:	6025      	str	r5, [r4, #0]
 8000688:	69e3      	ldr	r3, [r4, #28]
 800068a:	4213      	tst	r3, r2
 800068c:	d0fc      	beq.n	8000688 <MX_USART1_UART_Init+0x10c>
 800068e:	69e3      	ldr	r3, [r4, #28]
 8000690:	4233      	tst	r3, r6
 8000692:	d0f9      	beq.n	8000688 <MX_USART1_UART_Init+0x10c>
 8000694:	2308      	movs	r3, #8
 8000696:	2202      	movs	r2, #2
 8000698:	6223      	str	r3, [r4, #32]
 800069a:	3b04      	subs	r3, #4
 800069c:	6223      	str	r3, [r4, #32]
 800069e:	3b03      	subs	r3, #3
 80006a0:	6223      	str	r3, [r4, #32]
 80006a2:	6222      	str	r2, [r4, #32]
 80006a4:	f3ef 8110 	mrs	r1, PRIMASK
 80006a8:	f383 8810 	msr	PRIMASK, r3
 80006ac:	6820      	ldr	r0, [r4, #0]
 80006ae:	321e      	adds	r2, #30
 80006b0:	4302      	orrs	r2, r0
 80006b2:	6022      	str	r2, [r4, #0]
 80006b4:	f381 8810 	msr	PRIMASK, r1
 80006b8:	f3ef 8210 	mrs	r2, PRIMASK
 80006bc:	f383 8810 	msr	PRIMASK, r3
 80006c0:	68a1      	ldr	r1, [r4, #8]
 80006c2:	430b      	orrs	r3, r1
 80006c4:	60a3      	str	r3, [r4, #8]
 80006c6:	f382 8810 	msr	PRIMASK, r2
 80006ca:	b010      	add	sp, #64	; 0x40
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	46c0      	nop			; (mov r8, r8)
 80006d0:	40021000 	.word	0x40021000
 80006d4:	40010000 	.word	0x40010000
 80006d8:	e000e100 	.word	0xe000e100
 80006dc:	40013800 	.word	0x40013800
 80006e0:	f1ffffff 	.word	0xf1ffffff
 80006e4:	dfffffff 	.word	0xdfffffff
 80006e8:	ffffb7ff 	.word	0xffffb7ff

080006ec <Reset_Handler>:
 80006ec:	480d      	ldr	r0, [pc, #52]	; (8000724 <LoopForever+0x2>)
 80006ee:	4685      	mov	sp, r0
 80006f0:	f7ff fee0 	bl	80004b4 <SystemInit>
 80006f4:	2100      	movs	r1, #0
 80006f6:	e003      	b.n	8000700 <LoopCopyDataInit>

080006f8 <CopyDataInit>:
 80006f8:	4b0b      	ldr	r3, [pc, #44]	; (8000728 <LoopForever+0x6>)
 80006fa:	585b      	ldr	r3, [r3, r1]
 80006fc:	5043      	str	r3, [r0, r1]
 80006fe:	3104      	adds	r1, #4

08000700 <LoopCopyDataInit>:
 8000700:	480a      	ldr	r0, [pc, #40]	; (800072c <LoopForever+0xa>)
 8000702:	4b0b      	ldr	r3, [pc, #44]	; (8000730 <LoopForever+0xe>)
 8000704:	1842      	adds	r2, r0, r1
 8000706:	429a      	cmp	r2, r3
 8000708:	d3f6      	bcc.n	80006f8 <CopyDataInit>
 800070a:	4a0a      	ldr	r2, [pc, #40]	; (8000734 <LoopForever+0x12>)
 800070c:	e002      	b.n	8000714 <LoopFillZerobss>

0800070e <FillZerobss>:
 800070e:	2300      	movs	r3, #0
 8000710:	6013      	str	r3, [r2, #0]
 8000712:	3204      	adds	r2, #4

08000714 <LoopFillZerobss>:
 8000714:	4b08      	ldr	r3, [pc, #32]	; (8000738 <LoopForever+0x16>)
 8000716:	429a      	cmp	r2, r3
 8000718:	d3f9      	bcc.n	800070e <FillZerobss>
 800071a:	f000 fabd 	bl	8000c98 <__libc_init_array>
 800071e:	f7ff fe3b 	bl	8000398 <main>

08000722 <LoopForever>:
 8000722:	e7fe      	b.n	8000722 <LoopForever>
 8000724:	20001800 	.word	0x20001800
 8000728:	08000dac 	.word	0x08000dac
 800072c:	20000000 	.word	0x20000000
 8000730:	20000004 	.word	0x20000004
 8000734:	20000004 	.word	0x20000004
 8000738:	20000024 	.word	0x20000024

0800073c <ADC1_IRQHandler>:
 800073c:	e7fe      	b.n	800073c <ADC1_IRQHandler>

0800073e <LL_GPIO_Init>:
 800073e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000740:	b087      	sub	sp, #28
 8000742:	680b      	ldr	r3, [r1, #0]
 8000744:	9102      	str	r1, [sp, #8]
 8000746:	221f      	movs	r2, #31
 8000748:	2101      	movs	r1, #1
 800074a:	9301      	str	r3, [sp, #4]
 800074c:	0005      	movs	r5, r0
 800074e:	9801      	ldr	r0, [sp, #4]
 8000750:	085b      	lsrs	r3, r3, #1
 8000752:	2b00      	cmp	r3, #0
 8000754:	d11e      	bne.n	8000794 <LL_GPIO_Init+0x56>
 8000756:	4090      	lsls	r0, r2
 8000758:	3320      	adds	r3, #32
 800075a:	2800      	cmp	r0, #0
 800075c:	d002      	beq.n	8000764 <LL_GPIO_Init+0x26>
 800075e:	f7ff fd5f 	bl	8000220 <__clzsi2>
 8000762:	b2c3      	uxtb	r3, r0
 8000764:	9303      	str	r3, [sp, #12]
 8000766:	9b02      	ldr	r3, [sp, #8]
 8000768:	9a03      	ldr	r2, [sp, #12]
 800076a:	685b      	ldr	r3, [r3, #4]
 800076c:	9304      	str	r3, [sp, #16]
 800076e:	9b01      	ldr	r3, [sp, #4]
 8000770:	40d3      	lsrs	r3, r2
 8000772:	d116      	bne.n	80007a2 <LL_GPIO_Init+0x64>
 8000774:	9b04      	ldr	r3, [sp, #16]
 8000776:	3b01      	subs	r3, #1
 8000778:	2b01      	cmp	r3, #1
 800077a:	d808      	bhi.n	800078e <LL_GPIO_Init+0x50>
 800077c:	686b      	ldr	r3, [r5, #4]
 800077e:	9a01      	ldr	r2, [sp, #4]
 8000780:	9901      	ldr	r1, [sp, #4]
 8000782:	4393      	bics	r3, r2
 8000784:	9a02      	ldr	r2, [sp, #8]
 8000786:	68d2      	ldr	r2, [r2, #12]
 8000788:	434a      	muls	r2, r1
 800078a:	4313      	orrs	r3, r2
 800078c:	606b      	str	r3, [r5, #4]
 800078e:	2000      	movs	r0, #0
 8000790:	b007      	add	sp, #28
 8000792:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000794:	001c      	movs	r4, r3
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	400c      	ands	r4, r1
 800079a:	4320      	orrs	r0, r4
 800079c:	3a01      	subs	r2, #1
 800079e:	085b      	lsrs	r3, r3, #1
 80007a0:	e7d7      	b.n	8000752 <LL_GPIO_Init+0x14>
 80007a2:	2301      	movs	r3, #1
 80007a4:	9a03      	ldr	r2, [sp, #12]
 80007a6:	9c01      	ldr	r4, [sp, #4]
 80007a8:	4093      	lsls	r3, r2
 80007aa:	9a01      	ldr	r2, [sp, #4]
 80007ac:	401c      	ands	r4, r3
 80007ae:	421a      	tst	r2, r3
 80007b0:	d100      	bne.n	80007b4 <LL_GPIO_Init+0x76>
 80007b2:	e0d3      	b.n	800095c <LL_GPIO_Init+0x21e>
 80007b4:	0866      	lsrs	r6, r4, #1
 80007b6:	0020      	movs	r0, r4
 80007b8:	0033      	movs	r3, r6
 80007ba:	221f      	movs	r2, #31
 80007bc:	682f      	ldr	r7, [r5, #0]
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d170      	bne.n	80008a4 <LL_GPIO_Init+0x166>
 80007c2:	4090      	lsls	r0, r2
 80007c4:	3320      	adds	r3, #32
 80007c6:	2800      	cmp	r0, #0
 80007c8:	d002      	beq.n	80007d0 <LL_GPIO_Init+0x92>
 80007ca:	f7ff fd29 	bl	8000220 <__clzsi2>
 80007ce:	b2c3      	uxtb	r3, r0
 80007d0:	2203      	movs	r2, #3
 80007d2:	005b      	lsls	r3, r3, #1
 80007d4:	409a      	lsls	r2, r3
 80007d6:	0020      	movs	r0, r4
 80007d8:	4397      	bics	r7, r2
 80007da:	0033      	movs	r3, r6
 80007dc:	221f      	movs	r2, #31
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d167      	bne.n	80008b2 <LL_GPIO_Init+0x174>
 80007e2:	4090      	lsls	r0, r2
 80007e4:	3320      	adds	r3, #32
 80007e6:	2800      	cmp	r0, #0
 80007e8:	d002      	beq.n	80007f0 <LL_GPIO_Init+0xb2>
 80007ea:	f7ff fd19 	bl	8000220 <__clzsi2>
 80007ee:	b2c3      	uxtb	r3, r0
 80007f0:	9a04      	ldr	r2, [sp, #16]
 80007f2:	005b      	lsls	r3, r3, #1
 80007f4:	409a      	lsls	r2, r3
 80007f6:	9b04      	ldr	r3, [sp, #16]
 80007f8:	4317      	orrs	r7, r2
 80007fa:	3b01      	subs	r3, #1
 80007fc:	602f      	str	r7, [r5, #0]
 80007fe:	2b01      	cmp	r3, #1
 8000800:	d824      	bhi.n	800084c <LL_GPIO_Init+0x10e>
 8000802:	9b02      	ldr	r3, [sp, #8]
 8000804:	0020      	movs	r0, r4
 8000806:	689b      	ldr	r3, [r3, #8]
 8000808:	221f      	movs	r2, #31
 800080a:	9305      	str	r3, [sp, #20]
 800080c:	0033      	movs	r3, r6
 800080e:	68af      	ldr	r7, [r5, #8]
 8000810:	2b00      	cmp	r3, #0
 8000812:	d155      	bne.n	80008c0 <LL_GPIO_Init+0x182>
 8000814:	4090      	lsls	r0, r2
 8000816:	3320      	adds	r3, #32
 8000818:	2800      	cmp	r0, #0
 800081a:	d002      	beq.n	8000822 <LL_GPIO_Init+0xe4>
 800081c:	f7ff fd00 	bl	8000220 <__clzsi2>
 8000820:	b2c3      	uxtb	r3, r0
 8000822:	2203      	movs	r2, #3
 8000824:	005b      	lsls	r3, r3, #1
 8000826:	409a      	lsls	r2, r3
 8000828:	0020      	movs	r0, r4
 800082a:	4397      	bics	r7, r2
 800082c:	0033      	movs	r3, r6
 800082e:	221f      	movs	r2, #31
 8000830:	2b00      	cmp	r3, #0
 8000832:	d14c      	bne.n	80008ce <LL_GPIO_Init+0x190>
 8000834:	4090      	lsls	r0, r2
 8000836:	3320      	adds	r3, #32
 8000838:	2800      	cmp	r0, #0
 800083a:	d002      	beq.n	8000842 <LL_GPIO_Init+0x104>
 800083c:	f7ff fcf0 	bl	8000220 <__clzsi2>
 8000840:	b2c3      	uxtb	r3, r0
 8000842:	9a05      	ldr	r2, [sp, #20]
 8000844:	005b      	lsls	r3, r3, #1
 8000846:	409a      	lsls	r2, r3
 8000848:	4317      	orrs	r7, r2
 800084a:	60af      	str	r7, [r5, #8]
 800084c:	9b02      	ldr	r3, [sp, #8]
 800084e:	0020      	movs	r0, r4
 8000850:	691b      	ldr	r3, [r3, #16]
 8000852:	221f      	movs	r2, #31
 8000854:	9305      	str	r3, [sp, #20]
 8000856:	0033      	movs	r3, r6
 8000858:	68ef      	ldr	r7, [r5, #12]
 800085a:	2b00      	cmp	r3, #0
 800085c:	d13e      	bne.n	80008dc <LL_GPIO_Init+0x19e>
 800085e:	4090      	lsls	r0, r2
 8000860:	3320      	adds	r3, #32
 8000862:	2800      	cmp	r0, #0
 8000864:	d002      	beq.n	800086c <LL_GPIO_Init+0x12e>
 8000866:	f7ff fcdb 	bl	8000220 <__clzsi2>
 800086a:	b2c3      	uxtb	r3, r0
 800086c:	2203      	movs	r2, #3
 800086e:	005b      	lsls	r3, r3, #1
 8000870:	409a      	lsls	r2, r3
 8000872:	0020      	movs	r0, r4
 8000874:	4397      	bics	r7, r2
 8000876:	0033      	movs	r3, r6
 8000878:	221f      	movs	r2, #31
 800087a:	2b00      	cmp	r3, #0
 800087c:	d135      	bne.n	80008ea <LL_GPIO_Init+0x1ac>
 800087e:	4090      	lsls	r0, r2
 8000880:	3320      	adds	r3, #32
 8000882:	2800      	cmp	r0, #0
 8000884:	d002      	beq.n	800088c <LL_GPIO_Init+0x14e>
 8000886:	f7ff fccb 	bl	8000220 <__clzsi2>
 800088a:	b2c3      	uxtb	r3, r0
 800088c:	9a05      	ldr	r2, [sp, #20]
 800088e:	005b      	lsls	r3, r3, #1
 8000890:	409a      	lsls	r2, r3
 8000892:	9b04      	ldr	r3, [sp, #16]
 8000894:	4317      	orrs	r7, r2
 8000896:	60ef      	str	r7, [r5, #12]
 8000898:	2b02      	cmp	r3, #2
 800089a:	d15f      	bne.n	800095c <LL_GPIO_Init+0x21e>
 800089c:	0020      	movs	r0, r4
 800089e:	0033      	movs	r3, r6
 80008a0:	221f      	movs	r2, #31
 80008a2:	e02f      	b.n	8000904 <LL_GPIO_Init+0x1c6>
 80008a4:	2101      	movs	r1, #1
 80008a6:	0040      	lsls	r0, r0, #1
 80008a8:	4019      	ands	r1, r3
 80008aa:	4308      	orrs	r0, r1
 80008ac:	3a01      	subs	r2, #1
 80008ae:	085b      	lsrs	r3, r3, #1
 80008b0:	e785      	b.n	80007be <LL_GPIO_Init+0x80>
 80008b2:	2101      	movs	r1, #1
 80008b4:	0040      	lsls	r0, r0, #1
 80008b6:	4019      	ands	r1, r3
 80008b8:	4308      	orrs	r0, r1
 80008ba:	3a01      	subs	r2, #1
 80008bc:	085b      	lsrs	r3, r3, #1
 80008be:	e78e      	b.n	80007de <LL_GPIO_Init+0xa0>
 80008c0:	2101      	movs	r1, #1
 80008c2:	0040      	lsls	r0, r0, #1
 80008c4:	4019      	ands	r1, r3
 80008c6:	4308      	orrs	r0, r1
 80008c8:	3a01      	subs	r2, #1
 80008ca:	085b      	lsrs	r3, r3, #1
 80008cc:	e7a0      	b.n	8000810 <LL_GPIO_Init+0xd2>
 80008ce:	2101      	movs	r1, #1
 80008d0:	0040      	lsls	r0, r0, #1
 80008d2:	4019      	ands	r1, r3
 80008d4:	4308      	orrs	r0, r1
 80008d6:	3a01      	subs	r2, #1
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	e7a9      	b.n	8000830 <LL_GPIO_Init+0xf2>
 80008dc:	2101      	movs	r1, #1
 80008de:	0040      	lsls	r0, r0, #1
 80008e0:	4019      	ands	r1, r3
 80008e2:	4308      	orrs	r0, r1
 80008e4:	3a01      	subs	r2, #1
 80008e6:	085b      	lsrs	r3, r3, #1
 80008e8:	e7b7      	b.n	800085a <LL_GPIO_Init+0x11c>
 80008ea:	2101      	movs	r1, #1
 80008ec:	0040      	lsls	r0, r0, #1
 80008ee:	4019      	ands	r1, r3
 80008f0:	4308      	orrs	r0, r1
 80008f2:	3a01      	subs	r2, #1
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	e7c0      	b.n	800087a <LL_GPIO_Init+0x13c>
 80008f8:	2101      	movs	r1, #1
 80008fa:	0040      	lsls	r0, r0, #1
 80008fc:	4019      	ands	r1, r3
 80008fe:	4308      	orrs	r0, r1
 8000900:	3a01      	subs	r2, #1
 8000902:	085b      	lsrs	r3, r3, #1
 8000904:	2b00      	cmp	r3, #0
 8000906:	d1f7      	bne.n	80008f8 <LL_GPIO_Init+0x1ba>
 8000908:	9b02      	ldr	r3, [sp, #8]
 800090a:	4090      	lsls	r0, r2
 800090c:	695b      	ldr	r3, [r3, #20]
 800090e:	9304      	str	r3, [sp, #16]
 8000910:	d035      	beq.n	800097e <LL_GPIO_Init+0x240>
 8000912:	f7ff fc85 	bl	8000220 <__clzsi2>
 8000916:	2807      	cmp	r0, #7
 8000918:	dc31      	bgt.n	800097e <LL_GPIO_Init+0x240>
 800091a:	0020      	movs	r0, r4
 800091c:	0033      	movs	r3, r6
 800091e:	221f      	movs	r2, #31
 8000920:	6a2f      	ldr	r7, [r5, #32]
 8000922:	2b00      	cmp	r3, #0
 8000924:	d11d      	bne.n	8000962 <LL_GPIO_Init+0x224>
 8000926:	4090      	lsls	r0, r2
 8000928:	3320      	adds	r3, #32
 800092a:	2800      	cmp	r0, #0
 800092c:	d002      	beq.n	8000934 <LL_GPIO_Init+0x1f6>
 800092e:	f7ff fc77 	bl	8000220 <__clzsi2>
 8000932:	b2c3      	uxtb	r3, r0
 8000934:	220f      	movs	r2, #15
 8000936:	009b      	lsls	r3, r3, #2
 8000938:	409a      	lsls	r2, r3
 800093a:	231f      	movs	r3, #31
 800093c:	4397      	bics	r7, r2
 800093e:	2e00      	cmp	r6, #0
 8000940:	d116      	bne.n	8000970 <LL_GPIO_Init+0x232>
 8000942:	0020      	movs	r0, r4
 8000944:	4098      	lsls	r0, r3
 8000946:	2320      	movs	r3, #32
 8000948:	2800      	cmp	r0, #0
 800094a:	d002      	beq.n	8000952 <LL_GPIO_Init+0x214>
 800094c:	f7ff fc68 	bl	8000220 <__clzsi2>
 8000950:	b2c3      	uxtb	r3, r0
 8000952:	9a04      	ldr	r2, [sp, #16]
 8000954:	009b      	lsls	r3, r3, #2
 8000956:	409a      	lsls	r2, r3
 8000958:	4317      	orrs	r7, r2
 800095a:	622f      	str	r7, [r5, #32]
 800095c:	9b03      	ldr	r3, [sp, #12]
 800095e:	3301      	adds	r3, #1
 8000960:	e700      	b.n	8000764 <LL_GPIO_Init+0x26>
 8000962:	2101      	movs	r1, #1
 8000964:	0040      	lsls	r0, r0, #1
 8000966:	4019      	ands	r1, r3
 8000968:	4308      	orrs	r0, r1
 800096a:	3a01      	subs	r2, #1
 800096c:	085b      	lsrs	r3, r3, #1
 800096e:	e7d8      	b.n	8000922 <LL_GPIO_Init+0x1e4>
 8000970:	2001      	movs	r0, #1
 8000972:	0064      	lsls	r4, r4, #1
 8000974:	4030      	ands	r0, r6
 8000976:	4304      	orrs	r4, r0
 8000978:	3b01      	subs	r3, #1
 800097a:	0876      	lsrs	r6, r6, #1
 800097c:	e7df      	b.n	800093e <LL_GPIO_Init+0x200>
 800097e:	0a26      	lsrs	r6, r4, #8
 8000980:	0a64      	lsrs	r4, r4, #9
 8000982:	0030      	movs	r0, r6
 8000984:	0023      	movs	r3, r4
 8000986:	221f      	movs	r2, #31
 8000988:	6a6f      	ldr	r7, [r5, #36]	; 0x24
 800098a:	2b00      	cmp	r3, #0
 800098c:	d11b      	bne.n	80009c6 <LL_GPIO_Init+0x288>
 800098e:	4090      	lsls	r0, r2
 8000990:	3320      	adds	r3, #32
 8000992:	2800      	cmp	r0, #0
 8000994:	d002      	beq.n	800099c <LL_GPIO_Init+0x25e>
 8000996:	f7ff fc43 	bl	8000220 <__clzsi2>
 800099a:	b2c3      	uxtb	r3, r0
 800099c:	220f      	movs	r2, #15
 800099e:	009b      	lsls	r3, r3, #2
 80009a0:	409a      	lsls	r2, r3
 80009a2:	231f      	movs	r3, #31
 80009a4:	4397      	bics	r7, r2
 80009a6:	2c00      	cmp	r4, #0
 80009a8:	d114      	bne.n	80009d4 <LL_GPIO_Init+0x296>
 80009aa:	0030      	movs	r0, r6
 80009ac:	4098      	lsls	r0, r3
 80009ae:	2320      	movs	r3, #32
 80009b0:	2800      	cmp	r0, #0
 80009b2:	d002      	beq.n	80009ba <LL_GPIO_Init+0x27c>
 80009b4:	f7ff fc34 	bl	8000220 <__clzsi2>
 80009b8:	b2c3      	uxtb	r3, r0
 80009ba:	9a04      	ldr	r2, [sp, #16]
 80009bc:	009b      	lsls	r3, r3, #2
 80009be:	409a      	lsls	r2, r3
 80009c0:	4317      	orrs	r7, r2
 80009c2:	626f      	str	r7, [r5, #36]	; 0x24
 80009c4:	e7ca      	b.n	800095c <LL_GPIO_Init+0x21e>
 80009c6:	2101      	movs	r1, #1
 80009c8:	0040      	lsls	r0, r0, #1
 80009ca:	4019      	ands	r1, r3
 80009cc:	4308      	orrs	r0, r1
 80009ce:	3a01      	subs	r2, #1
 80009d0:	085b      	lsrs	r3, r3, #1
 80009d2:	e7da      	b.n	800098a <LL_GPIO_Init+0x24c>
 80009d4:	2001      	movs	r0, #1
 80009d6:	0076      	lsls	r6, r6, #1
 80009d8:	4020      	ands	r0, r4
 80009da:	4306      	orrs	r6, r0
 80009dc:	3b01      	subs	r3, #1
 80009de:	0864      	lsrs	r4, r4, #1
 80009e0:	e7e1      	b.n	80009a6 <LL_GPIO_Init+0x268>
	...

080009e4 <RCC_GetSystemClockFreq>:
 80009e4:	2138      	movs	r1, #56	; 0x38
 80009e6:	4a06      	ldr	r2, [pc, #24]	; (8000a00 <RCC_GetSystemClockFreq+0x1c>)
 80009e8:	6893      	ldr	r3, [r2, #8]
 80009ea:	400b      	ands	r3, r1
 80009ec:	2b08      	cmp	r3, #8
 80009ee:	d005      	beq.n	80009fc <RCC_GetSystemClockFreq+0x18>
 80009f0:	6813      	ldr	r3, [r2, #0]
 80009f2:	4804      	ldr	r0, [pc, #16]	; (8000a04 <RCC_GetSystemClockFreq+0x20>)
 80009f4:	049b      	lsls	r3, r3, #18
 80009f6:	0f5b      	lsrs	r3, r3, #29
 80009f8:	40d8      	lsrs	r0, r3
 80009fa:	4770      	bx	lr
 80009fc:	4802      	ldr	r0, [pc, #8]	; (8000a08 <RCC_GetSystemClockFreq+0x24>)
 80009fe:	e7fc      	b.n	80009fa <RCC_GetSystemClockFreq+0x16>
 8000a00:	40021000 	.word	0x40021000
 8000a04:	02dc6c00 	.word	0x02dc6c00
 8000a08:	007a1200 	.word	0x007a1200

08000a0c <RCC_GetHCLKClockFreq>:
 8000a0c:	4b05      	ldr	r3, [pc, #20]	; (8000a24 <RCC_GetHCLKClockFreq+0x18>)
 8000a0e:	4a06      	ldr	r2, [pc, #24]	; (8000a28 <RCC_GetHCLKClockFreq+0x1c>)
 8000a10:	689b      	ldr	r3, [r3, #8]
 8000a12:	051b      	lsls	r3, r3, #20
 8000a14:	0f1b      	lsrs	r3, r3, #28
 8000a16:	009b      	lsls	r3, r3, #2
 8000a18:	589b      	ldr	r3, [r3, r2]
 8000a1a:	221f      	movs	r2, #31
 8000a1c:	4013      	ands	r3, r2
 8000a1e:	40d8      	lsrs	r0, r3
 8000a20:	4770      	bx	lr
 8000a22:	46c0      	nop			; (mov r8, r8)
 8000a24:	40021000 	.word	0x40021000
 8000a28:	08000d14 	.word	0x08000d14

08000a2c <RCC_GetPCLK1ClockFreq>:
 8000a2c:	4b05      	ldr	r3, [pc, #20]	; (8000a44 <RCC_GetPCLK1ClockFreq+0x18>)
 8000a2e:	4a06      	ldr	r2, [pc, #24]	; (8000a48 <RCC_GetPCLK1ClockFreq+0x1c>)
 8000a30:	689b      	ldr	r3, [r3, #8]
 8000a32:	045b      	lsls	r3, r3, #17
 8000a34:	0f5b      	lsrs	r3, r3, #29
 8000a36:	009b      	lsls	r3, r3, #2
 8000a38:	589b      	ldr	r3, [r3, r2]
 8000a3a:	221f      	movs	r2, #31
 8000a3c:	4013      	ands	r3, r2
 8000a3e:	40d8      	lsrs	r0, r3
 8000a40:	4770      	bx	lr
 8000a42:	46c0      	nop			; (mov r8, r8)
 8000a44:	40021000 	.word	0x40021000
 8000a48:	08000d54 	.word	0x08000d54

08000a4c <LL_RCC_GetSystemClocksFreq>:
 8000a4c:	b510      	push	{r4, lr}
 8000a4e:	0004      	movs	r4, r0
 8000a50:	f7ff ffc8 	bl	80009e4 <RCC_GetSystemClockFreq>
 8000a54:	6020      	str	r0, [r4, #0]
 8000a56:	f7ff ffd9 	bl	8000a0c <RCC_GetHCLKClockFreq>
 8000a5a:	6060      	str	r0, [r4, #4]
 8000a5c:	f7ff ffe6 	bl	8000a2c <RCC_GetPCLK1ClockFreq>
 8000a60:	60a0      	str	r0, [r4, #8]
 8000a62:	bd10      	pop	{r4, pc}

08000a64 <LL_RCC_GetUSARTClockFreq>:
 8000a64:	0002      	movs	r2, r0
 8000a66:	b510      	push	{r4, lr}
 8000a68:	2000      	movs	r0, #0
 8000a6a:	2a03      	cmp	r2, #3
 8000a6c:	d110      	bne.n	8000a90 <LL_RCC_GetUSARTClockFreq+0x2c>
 8000a6e:	4b18      	ldr	r3, [pc, #96]	; (8000ad0 <LL_RCC_GetUSARTClockFreq+0x6c>)
 8000a70:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8000a72:	4002      	ands	r2, r0
 8000a74:	20c0      	movs	r0, #192	; 0xc0
 8000a76:	0280      	lsls	r0, r0, #10
 8000a78:	4310      	orrs	r0, r2
 8000a7a:	4a16      	ldr	r2, [pc, #88]	; (8000ad4 <LL_RCC_GetUSARTClockFreq+0x70>)
 8000a7c:	4290      	cmp	r0, r2
 8000a7e:	d008      	beq.n	8000a92 <LL_RCC_GetUSARTClockFreq+0x2e>
 8000a80:	4a15      	ldr	r2, [pc, #84]	; (8000ad8 <LL_RCC_GetUSARTClockFreq+0x74>)
 8000a82:	4290      	cmp	r0, r2
 8000a84:	d014      	beq.n	8000ab0 <LL_RCC_GetUSARTClockFreq+0x4c>
 8000a86:	4b15      	ldr	r3, [pc, #84]	; (8000adc <LL_RCC_GetUSARTClockFreq+0x78>)
 8000a88:	4298      	cmp	r0, r3
 8000a8a:	d11a      	bne.n	8000ac2 <LL_RCC_GetUSARTClockFreq+0x5e>
 8000a8c:	f7ff ffaa 	bl	80009e4 <RCC_GetSystemClockFreq>
 8000a90:	bd10      	pop	{r4, pc}
 8000a92:	6819      	ldr	r1, [r3, #0]
 8000a94:	2280      	movs	r2, #128	; 0x80
 8000a96:	0008      	movs	r0, r1
 8000a98:	00d2      	lsls	r2, r2, #3
 8000a9a:	4010      	ands	r0, r2
 8000a9c:	4211      	tst	r1, r2
 8000a9e:	d0f7      	beq.n	8000a90 <LL_RCC_GetUSARTClockFreq+0x2c>
 8000aa0:	6819      	ldr	r1, [r3, #0]
 8000aa2:	480f      	ldr	r0, [pc, #60]	; (8000ae0 <LL_RCC_GetUSARTClockFreq+0x7c>)
 8000aa4:	0609      	lsls	r1, r1, #24
 8000aa6:	0f49      	lsrs	r1, r1, #29
 8000aa8:	3101      	adds	r1, #1
 8000aaa:	f7ff fb2d 	bl	8000108 <__udivsi3>
 8000aae:	e7ef      	b.n	8000a90 <LL_RCC_GetUSARTClockFreq+0x2c>
 8000ab0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000ab2:	2302      	movs	r3, #2
 8000ab4:	0010      	movs	r0, r2
 8000ab6:	4018      	ands	r0, r3
 8000ab8:	421a      	tst	r2, r3
 8000aba:	d0e9      	beq.n	8000a90 <LL_RCC_GetUSARTClockFreq+0x2c>
 8000abc:	2080      	movs	r0, #128	; 0x80
 8000abe:	0200      	lsls	r0, r0, #8
 8000ac0:	e7e6      	b.n	8000a90 <LL_RCC_GetUSARTClockFreq+0x2c>
 8000ac2:	f7ff ff8f 	bl	80009e4 <RCC_GetSystemClockFreq>
 8000ac6:	f7ff ffa1 	bl	8000a0c <RCC_GetHCLKClockFreq>
 8000aca:	f7ff ffaf 	bl	8000a2c <RCC_GetPCLK1ClockFreq>
 8000ace:	e7df      	b.n	8000a90 <LL_RCC_GetUSARTClockFreq+0x2c>
 8000ad0:	40021000 	.word	0x40021000
 8000ad4:	00030002 	.word	0x00030002
 8000ad8:	00030003 	.word	0x00030003
 8000adc:	00030001 	.word	0x00030001
 8000ae0:	02dc6c00 	.word	0x02dc6c00

08000ae4 <LL_TIM_Init>:
 8000ae4:	4a19      	ldr	r2, [pc, #100]	; (8000b4c <LL_TIM_Init+0x68>)
 8000ae6:	b510      	push	{r4, lr}
 8000ae8:	6803      	ldr	r3, [r0, #0]
 8000aea:	4290      	cmp	r0, r2
 8000aec:	d002      	beq.n	8000af4 <LL_TIM_Init+0x10>
 8000aee:	4c18      	ldr	r4, [pc, #96]	; (8000b50 <LL_TIM_Init+0x6c>)
 8000af0:	42a0      	cmp	r0, r4
 8000af2:	d108      	bne.n	8000b06 <LL_TIM_Init+0x22>
 8000af4:	2470      	movs	r4, #112	; 0x70
 8000af6:	43a3      	bics	r3, r4
 8000af8:	684c      	ldr	r4, [r1, #4]
 8000afa:	4323      	orrs	r3, r4
 8000afc:	4290      	cmp	r0, r2
 8000afe:	d00b      	beq.n	8000b18 <LL_TIM_Init+0x34>
 8000b00:	4c13      	ldr	r4, [pc, #76]	; (8000b50 <LL_TIM_Init+0x6c>)
 8000b02:	42a0      	cmp	r0, r4
 8000b04:	d008      	beq.n	8000b18 <LL_TIM_Init+0x34>
 8000b06:	4c13      	ldr	r4, [pc, #76]	; (8000b54 <LL_TIM_Init+0x70>)
 8000b08:	42a0      	cmp	r0, r4
 8000b0a:	d005      	beq.n	8000b18 <LL_TIM_Init+0x34>
 8000b0c:	4c12      	ldr	r4, [pc, #72]	; (8000b58 <LL_TIM_Init+0x74>)
 8000b0e:	42a0      	cmp	r0, r4
 8000b10:	d002      	beq.n	8000b18 <LL_TIM_Init+0x34>
 8000b12:	4c12      	ldr	r4, [pc, #72]	; (8000b5c <LL_TIM_Init+0x78>)
 8000b14:	42a0      	cmp	r0, r4
 8000b16:	d103      	bne.n	8000b20 <LL_TIM_Init+0x3c>
 8000b18:	4c11      	ldr	r4, [pc, #68]	; (8000b60 <LL_TIM_Init+0x7c>)
 8000b1a:	4023      	ands	r3, r4
 8000b1c:	68cc      	ldr	r4, [r1, #12]
 8000b1e:	4323      	orrs	r3, r4
 8000b20:	6003      	str	r3, [r0, #0]
 8000b22:	688b      	ldr	r3, [r1, #8]
 8000b24:	62c3      	str	r3, [r0, #44]	; 0x2c
 8000b26:	880b      	ldrh	r3, [r1, #0]
 8000b28:	6283      	str	r3, [r0, #40]	; 0x28
 8000b2a:	4290      	cmp	r0, r2
 8000b2c:	d005      	beq.n	8000b3a <LL_TIM_Init+0x56>
 8000b2e:	4b0a      	ldr	r3, [pc, #40]	; (8000b58 <LL_TIM_Init+0x74>)
 8000b30:	4298      	cmp	r0, r3
 8000b32:	d002      	beq.n	8000b3a <LL_TIM_Init+0x56>
 8000b34:	4b09      	ldr	r3, [pc, #36]	; (8000b5c <LL_TIM_Init+0x78>)
 8000b36:	4298      	cmp	r0, r3
 8000b38:	d101      	bne.n	8000b3e <LL_TIM_Init+0x5a>
 8000b3a:	690b      	ldr	r3, [r1, #16]
 8000b3c:	6303      	str	r3, [r0, #48]	; 0x30
 8000b3e:	2301      	movs	r3, #1
 8000b40:	6942      	ldr	r2, [r0, #20]
 8000b42:	4313      	orrs	r3, r2
 8000b44:	6143      	str	r3, [r0, #20]
 8000b46:	2000      	movs	r0, #0
 8000b48:	bd10      	pop	{r4, pc}
 8000b4a:	46c0      	nop			; (mov r8, r8)
 8000b4c:	40012c00 	.word	0x40012c00
 8000b50:	40000400 	.word	0x40000400
 8000b54:	40002000 	.word	0x40002000
 8000b58:	40014400 	.word	0x40014400
 8000b5c:	40014800 	.word	0x40014800
 8000b60:	fffffcff 	.word	0xfffffcff

08000b64 <LL_USART_Init>:
 8000b64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b66:	2601      	movs	r6, #1
 8000b68:	6803      	ldr	r3, [r0, #0]
 8000b6a:	0004      	movs	r4, r0
 8000b6c:	000d      	movs	r5, r1
 8000b6e:	b085      	sub	sp, #20
 8000b70:	4233      	tst	r3, r6
 8000b72:	d148      	bne.n	8000c06 <LL_USART_Init+0xa2>
 8000b74:	688b      	ldr	r3, [r1, #8]
 8000b76:	6909      	ldr	r1, [r1, #16]
 8000b78:	6802      	ldr	r2, [r0, #0]
 8000b7a:	430b      	orrs	r3, r1
 8000b7c:	6969      	ldr	r1, [r5, #20]
 8000b7e:	430b      	orrs	r3, r1
 8000b80:	69e9      	ldr	r1, [r5, #28]
 8000b82:	430b      	orrs	r3, r1
 8000b84:	4927      	ldr	r1, [pc, #156]	; (8000c24 <LL_USART_Init+0xc0>)
 8000b86:	400a      	ands	r2, r1
 8000b88:	4313      	orrs	r3, r2
 8000b8a:	6003      	str	r3, [r0, #0]
 8000b8c:	6843      	ldr	r3, [r0, #4]
 8000b8e:	4a26      	ldr	r2, [pc, #152]	; (8000c28 <LL_USART_Init+0xc4>)
 8000b90:	4013      	ands	r3, r2
 8000b92:	68ea      	ldr	r2, [r5, #12]
 8000b94:	4313      	orrs	r3, r2
 8000b96:	6043      	str	r3, [r0, #4]
 8000b98:	6883      	ldr	r3, [r0, #8]
 8000b9a:	4a24      	ldr	r2, [pc, #144]	; (8000c2c <LL_USART_Init+0xc8>)
 8000b9c:	4013      	ands	r3, r2
 8000b9e:	69aa      	ldr	r2, [r5, #24]
 8000ba0:	4313      	orrs	r3, r2
 8000ba2:	6083      	str	r3, [r0, #8]
 8000ba4:	4b22      	ldr	r3, [pc, #136]	; (8000c30 <LL_USART_Init+0xcc>)
 8000ba6:	4298      	cmp	r0, r3
 8000ba8:	d122      	bne.n	8000bf0 <LL_USART_Init+0x8c>
 8000baa:	2003      	movs	r0, #3
 8000bac:	f7ff ff5a 	bl	8000a64 <LL_RCC_GetUSARTClockFreq>
 8000bb0:	2800      	cmp	r0, #0
 8000bb2:	d020      	beq.n	8000bf6 <LL_USART_Init+0x92>
 8000bb4:	686f      	ldr	r7, [r5, #4]
 8000bb6:	2f00      	cmp	r7, #0
 8000bb8:	d01d      	beq.n	8000bf6 <LL_USART_Init+0x92>
 8000bba:	682b      	ldr	r3, [r5, #0]
 8000bbc:	2600      	movs	r6, #0
 8000bbe:	2b0b      	cmp	r3, #11
 8000bc0:	d81a      	bhi.n	8000bf8 <LL_USART_Init+0x94>
 8000bc2:	4a1c      	ldr	r2, [pc, #112]	; (8000c34 <LL_USART_Init+0xd0>)
 8000bc4:	009b      	lsls	r3, r3, #2
 8000bc6:	5899      	ldr	r1, [r3, r2]
 8000bc8:	f7ff fa9e 	bl	8000108 <__udivsi3>
 8000bcc:	2280      	movs	r2, #128	; 0x80
 8000bce:	69e9      	ldr	r1, [r5, #28]
 8000bd0:	087b      	lsrs	r3, r7, #1
 8000bd2:	0212      	lsls	r2, r2, #8
 8000bd4:	4291      	cmp	r1, r2
 8000bd6:	d11e      	bne.n	8000c16 <LL_USART_Init+0xb2>
 8000bd8:	0040      	lsls	r0, r0, #1
 8000bda:	18c0      	adds	r0, r0, r3
 8000bdc:	0039      	movs	r1, r7
 8000bde:	f7ff fa93 	bl	8000108 <__udivsi3>
 8000be2:	4b15      	ldr	r3, [pc, #84]	; (8000c38 <LL_USART_Init+0xd4>)
 8000be4:	4003      	ands	r3, r0
 8000be6:	0700      	lsls	r0, r0, #28
 8000be8:	0f40      	lsrs	r0, r0, #29
 8000bea:	4318      	orrs	r0, r3
 8000bec:	60e0      	str	r0, [r4, #12]
 8000bee:	e003      	b.n	8000bf8 <LL_USART_Init+0x94>
 8000bf0:	4b12      	ldr	r3, [pc, #72]	; (8000c3c <LL_USART_Init+0xd8>)
 8000bf2:	4298      	cmp	r0, r3
 8000bf4:	d00a      	beq.n	8000c0c <LL_USART_Init+0xa8>
 8000bf6:	2601      	movs	r6, #1
 8000bf8:	220f      	movs	r2, #15
 8000bfa:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8000bfc:	682b      	ldr	r3, [r5, #0]
 8000bfe:	4391      	bics	r1, r2
 8000c00:	b29b      	uxth	r3, r3
 8000c02:	430b      	orrs	r3, r1
 8000c04:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000c06:	0030      	movs	r0, r6
 8000c08:	b005      	add	sp, #20
 8000c0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c0c:	a801      	add	r0, sp, #4
 8000c0e:	f7ff ff1d 	bl	8000a4c <LL_RCC_GetSystemClocksFreq>
 8000c12:	9803      	ldr	r0, [sp, #12]
 8000c14:	e7cc      	b.n	8000bb0 <LL_USART_Init+0x4c>
 8000c16:	0039      	movs	r1, r7
 8000c18:	18c0      	adds	r0, r0, r3
 8000c1a:	f7ff fa75 	bl	8000108 <__udivsi3>
 8000c1e:	b280      	uxth	r0, r0
 8000c20:	e7e4      	b.n	8000bec <LL_USART_Init+0x88>
 8000c22:	46c0      	nop			; (mov r8, r8)
 8000c24:	efff69f3 	.word	0xefff69f3
 8000c28:	ffffcfff 	.word	0xffffcfff
 8000c2c:	fffffcff 	.word	0xfffffcff
 8000c30:	40013800 	.word	0x40013800
 8000c34:	08000d74 	.word	0x08000d74
 8000c38:	0000fff0 	.word	0x0000fff0
 8000c3c:	40004400 	.word	0x40004400

08000c40 <LL_Init1msTick>:
 8000c40:	21fa      	movs	r1, #250	; 0xfa
 8000c42:	b510      	push	{r4, lr}
 8000c44:	0089      	lsls	r1, r1, #2
 8000c46:	f7ff fa5f 	bl	8000108 <__udivsi3>
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	4b03      	ldr	r3, [pc, #12]	; (8000c5c <LL_Init1msTick+0x1c>)
 8000c4e:	3801      	subs	r0, #1
 8000c50:	6058      	str	r0, [r3, #4]
 8000c52:	609a      	str	r2, [r3, #8]
 8000c54:	3205      	adds	r2, #5
 8000c56:	601a      	str	r2, [r3, #0]
 8000c58:	bd10      	pop	{r4, pc}
 8000c5a:	46c0      	nop			; (mov r8, r8)
 8000c5c:	e000e010 	.word	0xe000e010

08000c60 <LL_mDelay>:
 8000c60:	4a09      	ldr	r2, [pc, #36]	; (8000c88 <LL_mDelay+0x28>)
 8000c62:	b082      	sub	sp, #8
 8000c64:	6813      	ldr	r3, [r2, #0]
 8000c66:	9301      	str	r3, [sp, #4]
 8000c68:	9b01      	ldr	r3, [sp, #4]
 8000c6a:	1c43      	adds	r3, r0, #1
 8000c6c:	1e59      	subs	r1, r3, #1
 8000c6e:	418b      	sbcs	r3, r1
 8000c70:	18c0      	adds	r0, r0, r3
 8000c72:	2380      	movs	r3, #128	; 0x80
 8000c74:	025b      	lsls	r3, r3, #9
 8000c76:	2800      	cmp	r0, #0
 8000c78:	d101      	bne.n	8000c7e <LL_mDelay+0x1e>
 8000c7a:	b002      	add	sp, #8
 8000c7c:	4770      	bx	lr
 8000c7e:	6811      	ldr	r1, [r2, #0]
 8000c80:	4219      	tst	r1, r3
 8000c82:	d0f8      	beq.n	8000c76 <LL_mDelay+0x16>
 8000c84:	3801      	subs	r0, #1
 8000c86:	e7f6      	b.n	8000c76 <LL_mDelay+0x16>
 8000c88:	e000e010 	.word	0xe000e010

08000c8c <LL_SetSystemCoreClock>:
 8000c8c:	4b01      	ldr	r3, [pc, #4]	; (8000c94 <LL_SetSystemCoreClock+0x8>)
 8000c8e:	6018      	str	r0, [r3, #0]
 8000c90:	4770      	bx	lr
 8000c92:	46c0      	nop			; (mov r8, r8)
 8000c94:	20000000 	.word	0x20000000

08000c98 <__libc_init_array>:
 8000c98:	b570      	push	{r4, r5, r6, lr}
 8000c9a:	2600      	movs	r6, #0
 8000c9c:	4d0c      	ldr	r5, [pc, #48]	; (8000cd0 <__libc_init_array+0x38>)
 8000c9e:	4c0d      	ldr	r4, [pc, #52]	; (8000cd4 <__libc_init_array+0x3c>)
 8000ca0:	1b64      	subs	r4, r4, r5
 8000ca2:	10a4      	asrs	r4, r4, #2
 8000ca4:	42a6      	cmp	r6, r4
 8000ca6:	d109      	bne.n	8000cbc <__libc_init_array+0x24>
 8000ca8:	2600      	movs	r6, #0
 8000caa:	f000 f821 	bl	8000cf0 <_init>
 8000cae:	4d0a      	ldr	r5, [pc, #40]	; (8000cd8 <__libc_init_array+0x40>)
 8000cb0:	4c0a      	ldr	r4, [pc, #40]	; (8000cdc <__libc_init_array+0x44>)
 8000cb2:	1b64      	subs	r4, r4, r5
 8000cb4:	10a4      	asrs	r4, r4, #2
 8000cb6:	42a6      	cmp	r6, r4
 8000cb8:	d105      	bne.n	8000cc6 <__libc_init_array+0x2e>
 8000cba:	bd70      	pop	{r4, r5, r6, pc}
 8000cbc:	00b3      	lsls	r3, r6, #2
 8000cbe:	58eb      	ldr	r3, [r5, r3]
 8000cc0:	4798      	blx	r3
 8000cc2:	3601      	adds	r6, #1
 8000cc4:	e7ee      	b.n	8000ca4 <__libc_init_array+0xc>
 8000cc6:	00b3      	lsls	r3, r6, #2
 8000cc8:	58eb      	ldr	r3, [r5, r3]
 8000cca:	4798      	blx	r3
 8000ccc:	3601      	adds	r6, #1
 8000cce:	e7f2      	b.n	8000cb6 <__libc_init_array+0x1e>
 8000cd0:	08000da4 	.word	0x08000da4
 8000cd4:	08000da4 	.word	0x08000da4
 8000cd8:	08000da4 	.word	0x08000da4
 8000cdc:	08000da8 	.word	0x08000da8

08000ce0 <memset>:
 8000ce0:	0003      	movs	r3, r0
 8000ce2:	1882      	adds	r2, r0, r2
 8000ce4:	4293      	cmp	r3, r2
 8000ce6:	d100      	bne.n	8000cea <memset+0xa>
 8000ce8:	4770      	bx	lr
 8000cea:	7019      	strb	r1, [r3, #0]
 8000cec:	3301      	adds	r3, #1
 8000cee:	e7f9      	b.n	8000ce4 <memset+0x4>

08000cf0 <_init>:
 8000cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000cf2:	46c0      	nop			; (mov r8, r8)
 8000cf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000cf6:	bc08      	pop	{r3}
 8000cf8:	469e      	mov	lr, r3
 8000cfa:	4770      	bx	lr

08000cfc <_fini>:
 8000cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000cfe:	46c0      	nop			; (mov r8, r8)
 8000d00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000d02:	bc08      	pop	{r3}
 8000d04:	469e      	mov	lr, r3
 8000d06:	4770      	bx	lr
