Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 18 18:22:11 2023
| Host         : SUMarc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Project_FPGA_wrapper_timing_summary_routed.rpt -pb Project_FPGA_wrapper_timing_summary_routed.pb -rpx Project_FPGA_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Project_FPGA_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (244)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (477)
5. checking no_input_delay (21)
6. checking no_output_delay (17)
7. checking multiple_clock (2170)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (244)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[9]/Q (HIGH)

 There are 142 register/latch pins with no clock driven by root clock pin: Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/CLK_DIV_0/Clk_Temp_reg/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (477)
--------------------------------------------------
 There are 477 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (2170)
---------------------------------
 There are 2170 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.399        0.000                      0                 6424        0.035        0.000                      0                 6424        3.000        0.000                       0                  2450  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                           ------------       ----------      --------------
Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clk_pin                                                     {0.000 5.000}      10.000          100.000         
  clk_out1_Project_FPGA_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         
  clkfbout_Project_FPGA_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         
sys_clock                                                       {0.000 5.000}      10.000          100.000         
  clk_out1_Project_FPGA_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
  clkfbout_Project_FPGA_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.137        0.000                      0                  222        0.054        0.000                      0                  222       15.686        0.000                       0                   233  
Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       10.977        0.000                      0                   47        0.263        0.000                      0                   47       16.166        0.000                       0                    41  
sys_clk_pin                                                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_Project_FPGA_clk_wiz_1_0_1                                 2.400        0.000                      0                 5990        0.109        0.000                      0                 5990        3.750        0.000                       0                  2172  
  clkfbout_Project_FPGA_clk_wiz_1_0_1                                                                                                                                                                             7.845        0.000                       0                     3  
sys_clock                                                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_Project_FPGA_clk_wiz_1_0                                   2.399        0.000                      0                 5990        0.109        0.000                      0                 5990        3.750        0.000                       0                  2172  
  clkfbout_Project_FPGA_clk_wiz_1_0                                                                                                                                                                               7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                           To Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                           --------                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_Project_FPGA_clk_wiz_1_0    clk_out1_Project_FPGA_clk_wiz_1_0_1        2.399        0.000                      0                 5990        0.035        0.000                      0                 5990  
clk_out1_Project_FPGA_clk_wiz_1_0_1  clk_out1_Project_FPGA_clk_wiz_1_0          2.399        0.000                      0                 5990        0.035        0.000                      0                 5990  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                           From Clock                           To Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                           ----------                           --------                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                    clk_out1_Project_FPGA_clk_wiz_1_0    clk_out1_Project_FPGA_clk_wiz_1_0          4.530        0.000                      0                  165        0.661        0.000                      0                  165  
**async_default**                    clk_out1_Project_FPGA_clk_wiz_1_0_1  clk_out1_Project_FPGA_clk_wiz_1_0          4.530        0.000                      0                  165        0.586        0.000                      0                  165  
**async_default**                    clk_out1_Project_FPGA_clk_wiz_1_0    clk_out1_Project_FPGA_clk_wiz_1_0_1        4.530        0.000                      0                  165        0.586        0.000                      0                  165  
**async_default**                    clk_out1_Project_FPGA_clk_wiz_1_0_1  clk_out1_Project_FPGA_clk_wiz_1_0_1        4.531        0.000                      0                  165        0.661        0.000                      0                  165  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.137ns  (required time - arrival time)
  Source:                 Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.227ns  (logic 0.737ns (22.842%)  route 2.490ns (77.158%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.155ns = ( 36.488 - 33.333 ) 
    Source Clock Delay      (SCD):    3.539ns = ( 20.205 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.897    18.563    Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.659 f  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.546    20.205    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X32Y65         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.459    20.664 r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.680    21.344    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.124    21.468 r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.245    22.713    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X31Y53         LUT3 (Prop_lut3_I2_O)        0.154    22.867 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.565    23.432    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1_n_0
    SLICE_X31Y53         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.629    34.962    Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.053 r  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.435    36.488    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y53         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.366    36.854    
                         clock uncertainty           -0.035    36.819    
    SLICE_X31Y53         FDRE (Setup_fdre_C_D)       -0.250    36.569    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.569    
                         arrival time                         -23.432    
  -------------------------------------------------------------------
                         slack                                 13.137    

Slack (MET) :             13.712ns  (required time - arrival time)
  Source:                 Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 0.766ns (28.566%)  route 1.915ns (71.434%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.149ns = ( 19.815 - 16.667 ) 
    Source Clock Delay      (SCD):    3.536ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.897     1.897    Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.993 r  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.543     3.536    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X34Y67         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         FDRE (Prop_fdre_C_Q)         0.518     4.054 r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           0.840     4.894    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_5
    SLICE_X35Y66         LUT6 (Prop_lut6_I0_O)        0.124     5.018 r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.313     5.331    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X34Y67         LUT5 (Prop_lut5_I0_O)        0.124     5.455 r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.762     6.217    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X32Y65         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.629    18.295    Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.386 f  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.429    19.815    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X32Y65         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.351    20.166    
                         clock uncertainty           -0.035    20.131    
    SLICE_X32Y65         FDRE (Setup_fdre_C_CE)      -0.202    19.929    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.929    
                         arrival time                          -6.217    
  -------------------------------------------------------------------
                         slack                                 13.712    

Slack (MET) :             13.812ns  (required time - arrival time)
  Source:                 Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.832ns  (logic 0.707ns (24.961%)  route 2.125ns (75.039%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.155ns = ( 36.488 - 33.333 ) 
    Source Clock Delay      (SCD):    3.539ns = ( 20.205 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.897    18.563    Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.659 f  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.546    20.205    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X32Y65         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.459    20.664 r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.680    21.344    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.124    21.468 r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.445    22.914    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X31Y53         LUT6 (Prop_lut6_I4_O)        0.124    23.038 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    23.038    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1_n_0
    SLICE_X31Y53         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.629    34.962    Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.053 r  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.435    36.488    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y53         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.366    36.854    
                         clock uncertainty           -0.035    36.819    
    SLICE_X31Y53         FDRE (Setup_fdre_C_D)        0.031    36.850    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.850    
                         arrival time                         -23.038    
  -------------------------------------------------------------------
                         slack                                 13.812    

Slack (MET) :             13.841ns  (required time - arrival time)
  Source:                 Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.789ns  (logic 0.707ns (25.350%)  route 2.082ns (74.650%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.158ns = ( 36.491 - 33.333 ) 
    Source Clock Delay      (SCD):    3.539ns = ( 20.205 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.897    18.563    Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.659 f  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.546    20.205    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X32Y65         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.459    20.664 r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.680    21.344    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.124    21.468 r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.402    22.870    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X29Y52         LUT3 (Prop_lut3_I1_O)        0.124    22.994 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.994    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1_n_0
    SLICE_X29Y52         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.629    34.962    Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.053 r  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.438    36.491    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y52         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.351    36.842    
                         clock uncertainty           -0.035    36.807    
    SLICE_X29Y52         FDRE (Setup_fdre_C_D)        0.029    36.836    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.836    
                         arrival time                         -22.994    
  -------------------------------------------------------------------
                         slack                                 13.841    

Slack (MET) :             13.859ns  (required time - arrival time)
  Source:                 Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.817ns  (logic 0.735ns (26.092%)  route 2.082ns (73.908%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.158ns = ( 36.491 - 33.333 ) 
    Source Clock Delay      (SCD):    3.539ns = ( 20.205 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.897    18.563    Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.659 f  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.546    20.205    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X32Y65         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.459    20.664 r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.680    21.344    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.124    21.468 r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.402    22.870    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X29Y52         LUT4 (Prop_lut4_I2_O)        0.152    23.022 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.022    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1_n_0
    SLICE_X29Y52         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.629    34.962    Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.053 r  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.438    36.491    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y52         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.351    36.842    
                         clock uncertainty           -0.035    36.807    
    SLICE_X29Y52         FDRE (Setup_fdre_C_D)        0.075    36.882    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.882    
                         arrival time                         -23.022    
  -------------------------------------------------------------------
                         slack                                 13.859    

Slack (MET) :             14.010ns  (required time - arrival time)
  Source:                 Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.632ns  (logic 0.707ns (26.863%)  route 1.925ns (73.137%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.155ns = ( 36.488 - 33.333 ) 
    Source Clock Delay      (SCD):    3.539ns = ( 20.205 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.897    18.563    Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.659 f  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.546    20.205    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X32Y65         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.459    20.664 r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.680    21.344    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.124    21.468 r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.245    22.713    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X31Y53         LUT6 (Prop_lut6_I4_O)        0.124    22.837 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.837    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1_n_0
    SLICE_X31Y53         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.629    34.962    Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.053 r  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.435    36.488    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y53         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.366    36.854    
                         clock uncertainty           -0.035    36.819    
    SLICE_X31Y53         FDRE (Setup_fdre_C_D)        0.029    36.848    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.848    
                         arrival time                         -22.837    
  -------------------------------------------------------------------
                         slack                                 14.010    

Slack (MET) :             14.262ns  (required time - arrival time)
  Source:                 Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.428ns  (logic 0.707ns (29.120%)  route 1.721ns (70.880%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.155ns = ( 36.488 - 33.333 ) 
    Source Clock Delay      (SCD):    3.539ns = ( 20.205 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.897    18.563    Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.659 f  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.546    20.205    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X32Y65         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.459    20.664 r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.680    21.344    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.124    21.468 r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.041    22.509    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X30Y53         LUT2 (Prop_lut2_I0_O)        0.124    22.633 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.633    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X30Y53         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.629    34.962    Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.053 r  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.435    36.488    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y53         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.366    36.854    
                         clock uncertainty           -0.035    36.819    
    SLICE_X30Y53         FDRE (Setup_fdre_C_D)        0.077    36.896    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.896    
                         arrival time                         -22.633    
  -------------------------------------------------------------------
                         slack                                 14.262    

Slack (MET) :             14.269ns  (required time - arrival time)
  Source:                 Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.425ns  (logic 0.707ns (29.156%)  route 1.718ns (70.844%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.155ns = ( 36.488 - 33.333 ) 
    Source Clock Delay      (SCD):    3.539ns = ( 20.205 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.897    18.563    Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.659 f  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.546    20.205    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X32Y65         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.459    20.664 r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.680    21.344    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.124    21.468 r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.038    22.506    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X30Y53         LUT4 (Prop_lut4_I2_O)        0.124    22.630 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.630    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1_n_0
    SLICE_X30Y53         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.629    34.962    Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.053 r  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.435    36.488    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y53         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.366    36.854    
                         clock uncertainty           -0.035    36.819    
    SLICE_X30Y53         FDRE (Setup_fdre_C_D)        0.081    36.900    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.900    
                         arrival time                         -22.630    
  -------------------------------------------------------------------
                         slack                                 14.269    

Slack (MET) :             14.280ns  (required time - arrival time)
  Source:                 Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.451ns  (logic 0.733ns (29.908%)  route 1.718ns (70.092%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.155ns = ( 36.488 - 33.333 ) 
    Source Clock Delay      (SCD):    3.539ns = ( 20.205 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.897    18.563    Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.659 f  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.546    20.205    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X32Y65         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.459    20.664 r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.680    21.344    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.124    21.468 r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.038    22.506    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X30Y53         LUT5 (Prop_lut5_I3_O)        0.150    22.656 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.656    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1_n_0
    SLICE_X30Y53         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.629    34.962    Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.053 r  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.435    36.488    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y53         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.366    36.854    
                         clock uncertainty           -0.035    36.819    
    SLICE_X30Y53         FDRE (Setup_fdre_C_D)        0.118    36.937    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.937    
                         arrival time                         -22.656    
  -------------------------------------------------------------------
                         slack                                 14.280    

Slack (MET) :             14.797ns  (required time - arrival time)
  Source:                 Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.838ns  (logic 0.707ns (38.463%)  route 1.131ns (61.536%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.148ns = ( 36.481 - 33.333 ) 
    Source Clock Delay      (SCD):    3.539ns = ( 20.205 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.897    18.563    Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.659 f  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.546    20.205    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X32Y65         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.459    20.664 r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.536    21.200    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X32Y65         LUT6 (Prop_lut6_I4_O)        0.124    21.324 r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.595    21.919    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/mb_instr_overrun1__0
    SLICE_X32Y66         LUT6 (Prop_lut6_I1_O)        0.124    22.043 r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.043    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X32Y66         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.629    34.962    Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.053 r  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.428    36.481    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X32Y66         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.366    36.847    
                         clock uncertainty           -0.035    36.812    
    SLICE_X32Y66         FDRE (Setup_fdre_C_D)        0.029    36.841    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.841    
                         arrival time                         -22.043    
  -------------------------------------------------------------------
                         slack                                 14.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.759%)  route 0.243ns (63.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.783 r  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.344    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y42         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.141     1.485 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/Q
                         net (fo=3, routed)           0.243     1.728    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[24]
    SLICE_X37Y41         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.906 r  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.831     1.736    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y41         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/C
                         clock pessimism             -0.128     1.608    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.066     1.674    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.270%)  route 0.259ns (64.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.783 r  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.344    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X40Y40         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141     1.485 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/Q
                         net (fo=2, routed)           0.259     1.744    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[16]
    SLICE_X33Y40         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.906 r  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.831     1.736    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y40         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/C
                         clock pessimism             -0.128     1.608    
    SLICE_X33Y40         FDRE (Hold_fdre_C_D)         0.071     1.679    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.091%)  route 0.227ns (63.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.783 r  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.344    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y40         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.128     1.472 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/Q
                         net (fo=2, routed)           0.227     1.699    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[8]
    SLICE_X39Y38         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.906 r  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.830     1.735    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X39Y38         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
                         clock pessimism             -0.128     1.607    
    SLICE_X39Y38         FDRE (Hold_fdre_C_D)         0.019     1.626    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.364%)  route 0.269ns (65.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.783 r  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.344    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y42         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.141     1.485 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/Q
                         net (fo=3, routed)           0.269     1.755    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[24]
    SLICE_X39Y38         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.906 r  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.830     1.735    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X39Y38         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/C
                         clock pessimism             -0.128     1.607    
    SLICE_X39Y38         FDRE (Hold_fdre_C_D)         0.066     1.673    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.213%)  route 0.235ns (64.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.783 r  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.344    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y40         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.128     1.472 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/Q
                         net (fo=2, routed)           0.235     1.708    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[8]
    SLICE_X37Y38         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.906 r  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.830     1.735    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y38         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/C
                         clock pessimism             -0.128     1.607    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.017     1.624    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.783 r  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.558     1.341    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X31Y62         FDPE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDPE (Prop_fdpe_C_Q)         0.128     1.469 r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.059     1.528    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X30Y62         SRL16E                                       r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.906 r  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.825     1.731    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X30Y62         SRL16E                                       r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.378     1.354    
    SLICE_X30Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.409    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.783 r  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.557     1.340    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X29Y64         FDCE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDCE (Prop_fdce_C_Q)         0.141     1.481 r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.536    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X29Y64         FDPE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.906 r  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.826     1.731    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X29Y64         FDPE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.392     1.340    
    SLICE_X29Y64         FDPE (Hold_fdpe_C_D)         0.075     1.415    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.783 r  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.558     1.341    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X31Y62         FDCE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDCE (Prop_fdce_C_Q)         0.141     1.482 r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.056     1.537    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X31Y62         FDPE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.906 r  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.825     1.731    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X31Y62         FDPE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.391     1.341    
    SLICE_X31Y62         FDPE (Hold_fdpe_C_D)         0.075     1.416    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
                            (rising edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.086%)  route 0.065ns (25.914%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.783 r  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.345    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y52         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.141     1.486 f  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/Q
                         net (fo=2, routed)           0.065     1.551    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/instr_read_reg[1]
    SLICE_X33Y52         LUT5 (Prop_lut5_I2_O)        0.045     1.596 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_1/O
                         net (fo=1, routed)           0.000     1.596    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK0
    SLICE_X33Y52         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.906 r  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.830     1.736    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y52         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                         clock pessimism             -0.379     1.358    
    SLICE_X33Y52         FDRE (Hold_fdre_C_D)         0.091     1.449    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
                            (rising edge-triggered cell FDCE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.765%)  route 0.066ns (26.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.783 r  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.557     1.340    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X28Y64         FDCE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDCE (Prop_fdce_C_Q)         0.141     1.481 r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/Q
                         net (fo=2, routed)           0.066     1.547    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1_n_0
    SLICE_X29Y64         LUT2 (Prop_lut2_I1_O)        0.045     1.592 r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate/O
                         net (fo=1, routed)           0.000     1.592    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate_n_0
    SLICE_X29Y64         FDCE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.906 r  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.826     1.731    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X29Y64         FDCE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                         clock pessimism             -0.379     1.353    
    SLICE_X29Y64         FDCE (Hold_fdce_C_D)         0.091     1.444    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X33Y52   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X31Y39   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X33Y52   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X41Y40   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X33Y41   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X33Y41   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X33Y41   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X33Y41   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X33Y42   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y51   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y51   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y51   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y51   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y52   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y52   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y51   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y51   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y51   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y51   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y51   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y51   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y52   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y51   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y51   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y52   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y52   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y42   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y42   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y42   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       10.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.977ns  (required time - arrival time)
  Source:                 Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.353ns  (logic 1.064ns (19.875%)  route 4.289ns (80.125%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns = ( 36.237 - 33.333 ) 
    Source Clock Delay      (SCD):    3.233ns = ( 19.900 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.544    19.900    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y66         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.459    20.359 f  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=13, routed)          1.036    21.395    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X32Y64         LUT3 (Prop_lut3_I2_O)        0.154    21.549 f  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.784    22.333    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X33Y64         LUT4 (Prop_lut4_I0_O)        0.327    22.660 f  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.100    23.760    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X32Y58         LUT5 (Prop_lut5_I4_O)        0.124    23.884 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.369    25.253    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X29Y49         FDCE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.448    36.237    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y49         FDCE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.234    36.471    
                         clock uncertainty           -0.035    36.435    
    SLICE_X29Y49         FDCE (Setup_fdce_C_CE)      -0.205    36.230    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.230    
                         arrival time                         -25.253    
  -------------------------------------------------------------------
                         slack                                 10.977    

Slack (MET) :             11.075ns  (required time - arrival time)
  Source:                 Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.253ns  (logic 1.064ns (20.254%)  route 4.189ns (79.746%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 36.235 - 33.333 ) 
    Source Clock Delay      (SCD):    3.233ns = ( 19.900 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.544    19.900    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y66         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.459    20.359 f  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=13, routed)          1.036    21.395    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X32Y64         LUT3 (Prop_lut3_I2_O)        0.154    21.549 f  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.784    22.333    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X33Y64         LUT4 (Prop_lut4_I0_O)        0.327    22.660 f  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.100    23.760    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X32Y58         LUT5 (Prop_lut5_I4_O)        0.124    23.884 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.269    25.153    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X31Y48         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.446    36.235    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y48         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.234    36.469    
                         clock uncertainty           -0.035    36.433    
    SLICE_X31Y48         FDRE (Setup_fdre_C_CE)      -0.205    36.228    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.228    
                         arrival time                         -25.153    
  -------------------------------------------------------------------
                         slack                                 11.075    

Slack (MET) :             11.075ns  (required time - arrival time)
  Source:                 Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.253ns  (logic 1.064ns (20.254%)  route 4.189ns (79.746%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 36.235 - 33.333 ) 
    Source Clock Delay      (SCD):    3.233ns = ( 19.900 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.544    19.900    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y66         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.459    20.359 f  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=13, routed)          1.036    21.395    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X32Y64         LUT3 (Prop_lut3_I2_O)        0.154    21.549 f  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.784    22.333    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X33Y64         LUT4 (Prop_lut4_I0_O)        0.327    22.660 f  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.100    23.760    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X32Y58         LUT5 (Prop_lut5_I4_O)        0.124    23.884 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.269    25.153    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X31Y48         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.446    36.235    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y48         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.234    36.469    
                         clock uncertainty           -0.035    36.433    
    SLICE_X31Y48         FDRE (Setup_fdre_C_CE)      -0.205    36.228    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.228    
                         arrival time                         -25.153    
  -------------------------------------------------------------------
                         slack                                 11.075    

Slack (MET) :             11.163ns  (required time - arrival time)
  Source:                 Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.163ns  (logic 1.064ns (20.607%)  route 4.099ns (79.393%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 36.233 - 33.333 ) 
    Source Clock Delay      (SCD):    3.233ns = ( 19.900 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.544    19.900    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y66         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.459    20.359 f  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=13, routed)          1.036    21.395    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X32Y64         LUT3 (Prop_lut3_I2_O)        0.154    21.549 f  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.784    22.333    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X33Y64         LUT4 (Prop_lut4_I0_O)        0.327    22.660 f  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.100    23.760    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X32Y58         LUT5 (Prop_lut5_I4_O)        0.124    23.884 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.179    25.063    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X32Y41         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.444    36.233    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y41         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.234    36.467    
                         clock uncertainty           -0.035    36.431    
    SLICE_X32Y41         FDRE (Setup_fdre_C_CE)      -0.205    36.226    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.226    
                         arrival time                         -25.063    
  -------------------------------------------------------------------
                         slack                                 11.163    

Slack (MET) :             11.163ns  (required time - arrival time)
  Source:                 Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.163ns  (logic 1.064ns (20.607%)  route 4.099ns (79.393%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 36.233 - 33.333 ) 
    Source Clock Delay      (SCD):    3.233ns = ( 19.900 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.544    19.900    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y66         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.459    20.359 f  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=13, routed)          1.036    21.395    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X32Y64         LUT3 (Prop_lut3_I2_O)        0.154    21.549 f  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.784    22.333    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X33Y64         LUT4 (Prop_lut4_I0_O)        0.327    22.660 f  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.100    23.760    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X32Y58         LUT5 (Prop_lut5_I4_O)        0.124    23.884 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.179    25.063    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X32Y41         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.444    36.233    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y41         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.234    36.467    
                         clock uncertainty           -0.035    36.431    
    SLICE_X32Y41         FDRE (Setup_fdre_C_CE)      -0.205    36.226    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.226    
                         arrival time                         -25.063    
  -------------------------------------------------------------------
                         slack                                 11.163    

Slack (MET) :             11.163ns  (required time - arrival time)
  Source:                 Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.163ns  (logic 1.064ns (20.607%)  route 4.099ns (79.393%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 36.233 - 33.333 ) 
    Source Clock Delay      (SCD):    3.233ns = ( 19.900 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.544    19.900    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y66         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.459    20.359 f  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=13, routed)          1.036    21.395    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X32Y64         LUT3 (Prop_lut3_I2_O)        0.154    21.549 f  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.784    22.333    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X33Y64         LUT4 (Prop_lut4_I0_O)        0.327    22.660 f  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.100    23.760    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X32Y58         LUT5 (Prop_lut5_I4_O)        0.124    23.884 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.179    25.063    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X32Y41         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.444    36.233    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y41         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.234    36.467    
                         clock uncertainty           -0.035    36.431    
    SLICE_X32Y41         FDRE (Setup_fdre_C_CE)      -0.205    36.226    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.226    
                         arrival time                         -25.063    
  -------------------------------------------------------------------
                         slack                                 11.163    

Slack (MET) :             11.221ns  (required time - arrival time)
  Source:                 Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.108ns  (logic 1.064ns (20.830%)  route 4.044ns (79.170%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 36.235 - 33.333 ) 
    Source Clock Delay      (SCD):    3.233ns = ( 19.900 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.544    19.900    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y66         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.459    20.359 f  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=13, routed)          1.036    21.395    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X32Y64         LUT3 (Prop_lut3_I2_O)        0.154    21.549 f  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.784    22.333    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X33Y64         LUT4 (Prop_lut4_I0_O)        0.327    22.660 f  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.100    23.760    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X32Y58         LUT5 (Prop_lut5_I4_O)        0.124    23.884 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.124    25.008    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X29Y41         FDCE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.446    36.235    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y41         FDCE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.234    36.469    
                         clock uncertainty           -0.035    36.433    
    SLICE_X29Y41         FDCE (Setup_fdce_C_CE)      -0.205    36.228    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.228    
                         arrival time                         -25.008    
  -------------------------------------------------------------------
                         slack                                 11.221    

Slack (MET) :             11.396ns  (required time - arrival time)
  Source:                 Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.932ns  (logic 1.064ns (21.572%)  route 3.868ns (78.428%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 36.235 - 33.333 ) 
    Source Clock Delay      (SCD):    3.233ns = ( 19.900 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.544    19.900    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y66         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.459    20.359 f  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=13, routed)          1.036    21.395    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X32Y64         LUT3 (Prop_lut3_I2_O)        0.154    21.549 f  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.784    22.333    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X33Y64         LUT4 (Prop_lut4_I0_O)        0.327    22.660 f  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.100    23.760    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X32Y58         LUT5 (Prop_lut5_I4_O)        0.124    23.884 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.948    24.832    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X33Y48         FDCE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.446    36.235    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y48         FDCE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.234    36.469    
                         clock uncertainty           -0.035    36.433    
    SLICE_X33Y48         FDCE (Setup_fdce_C_CE)      -0.205    36.228    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.228    
                         arrival time                         -24.832    
  -------------------------------------------------------------------
                         slack                                 11.396    

Slack (MET) :             11.664ns  (required time - arrival time)
  Source:                 Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.746ns  (logic 1.064ns (22.420%)  route 3.682ns (77.580%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 36.223 - 33.333 ) 
    Source Clock Delay      (SCD):    3.233ns = ( 19.900 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.544    19.900    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y66         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.459    20.359 f  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=13, routed)          1.036    21.395    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X32Y64         LUT3 (Prop_lut3_I2_O)        0.154    21.549 f  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.784    22.333    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X33Y64         LUT4 (Prop_lut4_I0_O)        0.327    22.660 f  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.100    23.760    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X32Y58         LUT5 (Prop_lut5_I4_O)        0.124    23.884 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.762    24.645    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X35Y51         FDCE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.435    36.223    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X35Y51         FDCE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.327    36.550    
                         clock uncertainty           -0.035    36.515    
    SLICE_X35Y51         FDCE (Setup_fdce_C_CE)      -0.205    36.310    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.310    
                         arrival time                         -24.645    
  -------------------------------------------------------------------
                         slack                                 11.664    

Slack (MET) :             11.771ns  (required time - arrival time)
  Source:                 Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.626ns  (logic 1.064ns (23.002%)  route 3.562ns (76.998%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 36.224 - 33.333 ) 
    Source Clock Delay      (SCD):    3.233ns = ( 19.900 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.544    19.900    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y66         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.459    20.359 f  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=13, routed)          1.036    21.395    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X32Y64         LUT3 (Prop_lut3_I2_O)        0.154    21.549 f  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.784    22.333    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X33Y64         LUT4 (Prop_lut4_I0_O)        0.327    22.660 f  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.875    23.535    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X33Y58         LUT5 (Prop_lut5_I4_O)        0.124    23.659 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.867    24.525    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X33Y50         FDCE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.436    36.224    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y50         FDCE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.312    36.536    
                         clock uncertainty           -0.035    36.501    
    SLICE_X33Y50         FDCE (Setup_fdce_C_CE)      -0.205    36.296    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.296    
                         arrival time                         -24.525    
  -------------------------------------------------------------------
                         slack                                 11.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.622 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.555     1.177    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y67         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141     1.318 r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.168     1.486    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X31Y67         LUT3 (Prop_lut3_I2_O)        0.045     1.531 r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.531    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X31Y67         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.725 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.821     1.547    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y67         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.370     1.177    
    SLICE_X31Y67         FDRE (Hold_fdre_C_D)         0.091     1.268    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.622 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.556     1.178    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y64         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.141     1.319 r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.168     1.487    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X35Y64         LUT6 (Prop_lut6_I5_O)        0.045     1.532 r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.532    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X35Y64         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.725 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.823     1.549    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y64         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.371     1.178    
    SLICE_X35Y64         FDRE (Hold_fdre_C_D)         0.091     1.269    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.622 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.556     1.178    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y64         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.141     1.319 r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.231     1.550    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X35Y64         LUT6 (Prop_lut6_I5_O)        0.045     1.595 r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.595    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X35Y64         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.725 r  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.823     1.549    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y64         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.371     1.178    
    SLICE_X35Y64         FDRE (Hold_fdre_C_D)         0.092     1.270    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.588ns  (logic 0.191ns (32.466%)  route 0.397ns (67.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 18.214 - 16.667 ) 
    Source Clock Delay      (SCD):    1.177ns = ( 17.843 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.289 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.555    17.843    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y67         FDCE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDCE (Prop_fdce_C_Q)         0.146    17.989 f  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.212    18.201    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X35Y66         LUT5 (Prop_lut5_I2_O)        0.045    18.246 r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.186    18.432    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X34Y65         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.392 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.822    18.214    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y65         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.108    18.106    
    SLICE_X34Y65         FDRE (Hold_fdre_C_CE)       -0.012    18.094    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.094    
                         arrival time                          18.432    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.588ns  (logic 0.191ns (32.466%)  route 0.397ns (67.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 18.214 - 16.667 ) 
    Source Clock Delay      (SCD):    1.177ns = ( 17.843 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.289 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.555    17.843    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y67         FDCE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDCE (Prop_fdce_C_Q)         0.146    17.989 f  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.212    18.201    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X35Y66         LUT5 (Prop_lut5_I2_O)        0.045    18.246 r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.186    18.432    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X34Y65         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.392 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.822    18.214    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y65         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.108    18.106    
    SLICE_X34Y65         FDRE (Hold_fdre_C_CE)       -0.012    18.094    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.094    
                         arrival time                          18.432    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.588ns  (logic 0.191ns (32.466%)  route 0.397ns (67.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 18.214 - 16.667 ) 
    Source Clock Delay      (SCD):    1.177ns = ( 17.843 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.289 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.555    17.843    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y67         FDCE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDCE (Prop_fdce_C_Q)         0.146    17.989 f  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.212    18.201    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X35Y66         LUT5 (Prop_lut5_I2_O)        0.045    18.246 r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.186    18.432    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X34Y65         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.392 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.822    18.214    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y65         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.108    18.106    
    SLICE_X34Y65         FDRE (Hold_fdre_C_CE)       -0.012    18.094    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.094    
                         arrival time                          18.432    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.588ns  (logic 0.191ns (32.466%)  route 0.397ns (67.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 18.214 - 16.667 ) 
    Source Clock Delay      (SCD):    1.177ns = ( 17.843 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.289 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.555    17.843    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y67         FDCE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDCE (Prop_fdce_C_Q)         0.146    17.989 f  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.212    18.201    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X35Y66         LUT5 (Prop_lut5_I2_O)        0.045    18.246 r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.186    18.432    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X34Y65         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.392 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.822    18.214    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y65         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.108    18.106    
    SLICE_X34Y65         FDRE (Hold_fdre_C_CE)       -0.012    18.094    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.094    
                         arrival time                          18.432    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.643ns  (logic 0.191ns (29.696%)  route 0.452ns (70.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 18.213 - 16.667 ) 
    Source Clock Delay      (SCD):    1.177ns = ( 17.843 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.289 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.555    17.843    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y67         FDCE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDCE (Prop_fdce_C_Q)         0.146    17.989 f  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.212    18.201    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X35Y66         LUT5 (Prop_lut5_I2_O)        0.045    18.246 r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.241    18.487    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X35Y66         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.392 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.822    18.213    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y66         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.108    18.105    
    SLICE_X35Y66         FDRE (Hold_fdre_C_CE)       -0.032    18.073    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.073    
                         arrival time                          18.487    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.643ns  (logic 0.191ns (29.696%)  route 0.452ns (70.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 18.213 - 16.667 ) 
    Source Clock Delay      (SCD):    1.177ns = ( 17.843 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.289 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.555    17.843    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y67         FDCE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDCE (Prop_fdce_C_Q)         0.146    17.989 f  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.212    18.201    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X35Y66         LUT5 (Prop_lut5_I2_O)        0.045    18.246 r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.241    18.487    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X35Y66         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.392 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.822    18.213    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y66         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.108    18.105    
    SLICE_X35Y66         FDRE (Hold_fdre_C_CE)       -0.032    18.073    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.073    
                         arrival time                          18.487    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.643ns  (logic 0.191ns (29.696%)  route 0.452ns (70.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 18.213 - 16.667 ) 
    Source Clock Delay      (SCD):    1.177ns = ( 17.843 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.289 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.555    17.843    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y67         FDCE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDCE (Prop_fdce_C_Q)         0.146    17.989 f  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.212    18.201    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X35Y66         LUT5 (Prop_lut5_I2_O)        0.045    18.246 r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.241    18.487    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X35Y66         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.392 f  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.822    18.213    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y66         FDRE                                         r  Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.108    18.105    
    SLICE_X35Y66         FDRE (Hold_fdre_C_CE)       -0.032    18.073    Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.073    
                         arrival time                          18.487    
  -------------------------------------------------------------------
                         slack                                  0.413    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y3  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X33Y50   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X33Y50   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X29Y49   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X32Y41   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X31Y48   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X32Y41   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X32Y41   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X31Y48   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X35Y51   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y50   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y50   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X29Y49   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X32Y41   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X31Y48   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X32Y41   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X32Y41   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X31Y48   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y51   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y48   Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y65   Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y65   Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X34Y65   Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X34Y65   Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X34Y65   Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X34Y65   Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X34Y65   Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X34Y65   Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X34Y65   Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X34Y65   Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Project_FPGA_clk_wiz_1_0_1
  To Clock:  clk_out1_Project_FPGA_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.400ns  (required time - arrival time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[0].MEM_EX_Result_Inst/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 0.580ns (8.286%)  route 6.420ns (91.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.549    -0.963    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X36Y62         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=680, routed)         4.808     4.302    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X57Y44         LUT2 (Prop_lut2_I0_O)        0.124     4.426 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__56/O
                         net (fo=32, routed)          1.611     6.037    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[0].MEM_EX_Result_Inst/R
    SLICE_X48Y46         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[0].MEM_EX_Result_Inst/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.451     8.456    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[0].MEM_EX_Result_Inst/Clk
    SLICE_X48Y46         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[0].MEM_EX_Result_Inst/Using_FPGA.Native/C
                         clock pessimism              0.484     8.939    
                         clock uncertainty           -0.074     8.866    
    SLICE_X48Y46         FDRE (Setup_fdre_C_R)       -0.429     8.437    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[0].MEM_EX_Result_Inst/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.437    
                         arrival time                          -6.037    
  -------------------------------------------------------------------
                         slack                                  2.400    

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.789ns  (logic 0.608ns (8.955%)  route 6.181ns (91.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.549    -0.963    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X36Y62         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=680, routed)         4.808     4.302    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X57Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result[0]_i_1/O
                         net (fo=32, routed)          1.373     5.826    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]
    SLICE_X55Y46         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.452     8.457    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X55Y46         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[14]/C
                         clock pessimism              0.484     8.940    
                         clock uncertainty           -0.074     8.867    
    SLICE_X55Y46         FDRE (Setup_fdre_C_R)       -0.631     8.236    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[14]
  -------------------------------------------------------------------
                         required time                          8.236    
                         arrival time                          -5.826    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.789ns  (logic 0.608ns (8.955%)  route 6.181ns (91.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.549    -0.963    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X36Y62         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=680, routed)         4.808     4.302    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X57Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result[0]_i_1/O
                         net (fo=32, routed)          1.373     5.826    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]
    SLICE_X55Y46         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.452     8.457    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X55Y46         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[15]/C
                         clock pessimism              0.484     8.940    
                         clock uncertainty           -0.074     8.867    
    SLICE_X55Y46         FDRE (Setup_fdre_C_R)       -0.631     8.236    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[15]
  -------------------------------------------------------------------
                         required time                          8.236    
                         arrival time                          -5.826    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             2.461ns  (required time - arrival time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 0.608ns (9.150%)  route 6.037ns (90.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.549    -0.963    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X36Y62         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=680, routed)         4.808     4.302    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X57Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result[0]_i_1/O
                         net (fo=32, routed)          1.228     5.682    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]
    SLICE_X56Y48         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.454     8.459    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X56Y48         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[10]/C
                         clock pessimism              0.484     8.942    
                         clock uncertainty           -0.074     8.869    
    SLICE_X56Y48         FDRE (Setup_fdre_C_R)       -0.726     8.143    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[10]
  -------------------------------------------------------------------
                         required time                          8.143    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  2.461    

Slack (MET) :             2.461ns  (required time - arrival time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 0.608ns (9.150%)  route 6.037ns (90.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.549    -0.963    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X36Y62         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=680, routed)         4.808     4.302    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X57Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result[0]_i_1/O
                         net (fo=32, routed)          1.228     5.682    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]
    SLICE_X56Y48         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.454     8.459    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X56Y48         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[12]/C
                         clock pessimism              0.484     8.942    
                         clock uncertainty           -0.074     8.869    
    SLICE_X56Y48         FDRE (Setup_fdre_C_R)       -0.726     8.143    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[12]
  -------------------------------------------------------------------
                         required time                          8.143    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  2.461    

Slack (MET) :             2.461ns  (required time - arrival time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 0.608ns (9.150%)  route 6.037ns (90.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.549    -0.963    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X36Y62         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=680, routed)         4.808     4.302    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X57Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result[0]_i_1/O
                         net (fo=32, routed)          1.228     5.682    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]
    SLICE_X56Y48         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.454     8.459    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X56Y48         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[13]/C
                         clock pessimism              0.484     8.942    
                         clock uncertainty           -0.074     8.869    
    SLICE_X56Y48         FDRE (Setup_fdre_C_R)       -0.726     8.143    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[13]
  -------------------------------------------------------------------
                         required time                          8.143    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  2.461    

Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 0.608ns (9.270%)  route 5.951ns (90.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.549    -0.963    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X36Y62         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=680, routed)         4.808     4.302    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X57Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result[0]_i_1/O
                         net (fo=32, routed)          1.143     5.596    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]
    SLICE_X56Y44         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.453     8.458    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X56Y44         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[25]/C
                         clock pessimism              0.484     8.941    
                         clock uncertainty           -0.074     8.868    
    SLICE_X56Y44         FDRE (Setup_fdre_C_R)       -0.726     8.142    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[25]
  -------------------------------------------------------------------
                         required time                          8.142    
                         arrival time                          -5.596    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 0.608ns (9.270%)  route 5.951ns (90.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.549    -0.963    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X36Y62         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=680, routed)         4.808     4.302    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X57Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result[0]_i_1/O
                         net (fo=32, routed)          1.143     5.596    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]
    SLICE_X56Y44         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.453     8.458    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X56Y44         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[26]/C
                         clock pessimism              0.484     8.941    
                         clock uncertainty           -0.074     8.868    
    SLICE_X56Y44         FDRE (Setup_fdre_C_R)       -0.726     8.142    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[26]
  -------------------------------------------------------------------
                         required time                          8.142    
                         arrival time                          -5.596    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 0.608ns (9.270%)  route 5.951ns (90.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.549    -0.963    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X36Y62         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=680, routed)         4.808     4.302    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X57Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result[0]_i_1/O
                         net (fo=32, routed)          1.143     5.596    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]
    SLICE_X56Y44         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.453     8.458    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X56Y44         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[27]/C
                         clock pessimism              0.484     8.941    
                         clock uncertainty           -0.074     8.868    
    SLICE_X56Y44         FDRE (Setup_fdre_C_R)       -0.726     8.142    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[27]
  -------------------------------------------------------------------
                         required time                          8.142    
                         arrival time                          -5.596    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 0.608ns (9.270%)  route 5.951ns (90.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.549    -0.963    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X36Y62         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=680, routed)         4.808     4.302    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X57Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result[0]_i_1/O
                         net (fo=32, routed)          1.143     5.596    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]
    SLICE_X56Y44         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.453     8.458    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X56Y44         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[28]/C
                         clock pessimism              0.484     8.941    
                         clock uncertainty           -0.074     8.868    
    SLICE_X56Y44         FDRE (Setup_fdre_C_R)       -0.726     8.142    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[28]
  -------------------------------------------------------------------
                         required time                          8.142    
                         arrival time                          -5.596    
  -------------------------------------------------------------------
                         slack                                  2.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg3_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.564    -0.617    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y53         FDRE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg3_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg3_reg[26]/Q
                         net (fo=1, routed)           0.056    -0.420    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg3[26]
    SLICE_X54Y53         LUT6 (Prop_lut6_I2_O)        0.045    -0.375 r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.375    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X54Y53         FDRE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.834    -0.855    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y53         FDRE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.251    -0.604    
    SLICE_X54Y53         FDRE (Hold_fdre_C_D)         0.120    -0.484    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.559    -0.622    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X57Y68         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.425    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_8
    SLICE_X57Y68         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.825    -0.864    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X57Y68         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.242    -0.622    
    SLICE_X57Y68         FDRE (Hold_fdre_C_D)         0.075    -0.547    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.557    -0.624    Project_FPGA_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X39Y64         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.427    Project_FPGA_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X39Y64         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.824    -0.865    Project_FPGA_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X39Y64         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.624    
    SLICE_X39Y64         FDRE (Hold_fdre_C_D)         0.075    -0.549    Project_FPGA_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.559    -0.622    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X37Y61         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.425    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_0
    SLICE_X37Y61         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.827    -0.862    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X37Y61         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.240    -0.622    
    SLICE_X37Y61         FDRE (Hold_fdre_C_D)         0.075    -0.547    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.561    -0.620    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X45Y58         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.423    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_12
    SLICE_X45Y58         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.831    -0.859    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X45Y58         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.620    
    SLICE_X45Y58         FDRE (Hold_fdre_C_D)         0.075    -0.545    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.560    -0.621    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X45Y60         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.424    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_13
    SLICE_X45Y60         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.830    -0.860    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X45Y60         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.621    
    SLICE_X45Y60         FDRE (Hold_fdre_C_D)         0.075    -0.546    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.560    -0.621    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X37Y57         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.424    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_2
    SLICE_X37Y57         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.828    -0.861    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X37Y57         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.240    -0.621    
    SLICE_X37Y57         FDRE (Hold_fdre_C_D)         0.075    -0.546    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.561    -0.620    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X41Y53         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.423    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_3
    SLICE_X41Y53         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.831    -0.859    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X41Y53         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.620    
    SLICE_X41Y53         FDRE (Hold_fdre_C_D)         0.075    -0.545    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.560    -0.621    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X41Y57         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.424    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_4
    SLICE_X41Y57         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.830    -0.860    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X41Y57         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.621    
    SLICE_X41Y57         FDRE (Hold_fdre_C_D)         0.075    -0.546    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.561    -0.620    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X39Y56         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.423    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_5
    SLICE_X39Y56         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.829    -0.860    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X39Y56         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.240    -0.620    
    SLICE_X39Y56         FDRE (Hold_fdre_C_D)         0.075    -0.545    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Project_FPGA_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7      Project_FPGA_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7      Project_FPGA_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9      Project_FPGA_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9      Project_FPGA_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7      Project_FPGA_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7      Project_FPGA_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9      Project_FPGA_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9      Project_FPGA_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10     Project_FPGA_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10     Project_FPGA_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50     Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50     Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50     Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50     Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50     Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50     Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50     Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50     Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y51     Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y51     Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y43     Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y43     Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y43     Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y43     Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y43     Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y43     Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y51     Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y51     Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y51     Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y51     Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Project_FPGA_clk_wiz_1_0_1
  To Clock:  clkfbout_Project_FPGA_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Project_FPGA_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    Project_FPGA_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Project_FPGA_clk_wiz_1_0
  To Clock:  clk_out1_Project_FPGA_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.399ns  (required time - arrival time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[0].MEM_EX_Result_Inst/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 0.580ns (8.286%)  route 6.420ns (91.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.549    -0.963    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X36Y62         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=680, routed)         4.808     4.302    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X57Y44         LUT2 (Prop_lut2_I0_O)        0.124     4.426 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__56/O
                         net (fo=32, routed)          1.611     6.037    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[0].MEM_EX_Result_Inst/R
    SLICE_X48Y46         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[0].MEM_EX_Result_Inst/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.451     8.456    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[0].MEM_EX_Result_Inst/Clk
    SLICE_X48Y46         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[0].MEM_EX_Result_Inst/Using_FPGA.Native/C
                         clock pessimism              0.484     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X48Y46         FDRE (Setup_fdre_C_R)       -0.429     8.436    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[0].MEM_EX_Result_Inst/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -6.037    
  -------------------------------------------------------------------
                         slack                                  2.399    

Slack (MET) :             2.409ns  (required time - arrival time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.789ns  (logic 0.608ns (8.955%)  route 6.181ns (91.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.549    -0.963    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X36Y62         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=680, routed)         4.808     4.302    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X57Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result[0]_i_1/O
                         net (fo=32, routed)          1.373     5.826    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]
    SLICE_X55Y46         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.452     8.457    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X55Y46         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[14]/C
                         clock pessimism              0.484     8.940    
                         clock uncertainty           -0.074     8.866    
    SLICE_X55Y46         FDRE (Setup_fdre_C_R)       -0.631     8.235    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[14]
  -------------------------------------------------------------------
                         required time                          8.235    
                         arrival time                          -5.826    
  -------------------------------------------------------------------
                         slack                                  2.409    

Slack (MET) :             2.409ns  (required time - arrival time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.789ns  (logic 0.608ns (8.955%)  route 6.181ns (91.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.549    -0.963    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X36Y62         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=680, routed)         4.808     4.302    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X57Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result[0]_i_1/O
                         net (fo=32, routed)          1.373     5.826    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]
    SLICE_X55Y46         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.452     8.457    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X55Y46         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[15]/C
                         clock pessimism              0.484     8.940    
                         clock uncertainty           -0.074     8.866    
    SLICE_X55Y46         FDRE (Setup_fdre_C_R)       -0.631     8.235    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[15]
  -------------------------------------------------------------------
                         required time                          8.235    
                         arrival time                          -5.826    
  -------------------------------------------------------------------
                         slack                                  2.409    

Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 0.608ns (9.150%)  route 6.037ns (90.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.549    -0.963    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X36Y62         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=680, routed)         4.808     4.302    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X57Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result[0]_i_1/O
                         net (fo=32, routed)          1.228     5.682    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]
    SLICE_X56Y48         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.454     8.459    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X56Y48         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[10]/C
                         clock pessimism              0.484     8.942    
                         clock uncertainty           -0.074     8.868    
    SLICE_X56Y48         FDRE (Setup_fdre_C_R)       -0.726     8.142    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[10]
  -------------------------------------------------------------------
                         required time                          8.142    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  2.460    

Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 0.608ns (9.150%)  route 6.037ns (90.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.549    -0.963    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X36Y62         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=680, routed)         4.808     4.302    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X57Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result[0]_i_1/O
                         net (fo=32, routed)          1.228     5.682    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]
    SLICE_X56Y48         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.454     8.459    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X56Y48         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[12]/C
                         clock pessimism              0.484     8.942    
                         clock uncertainty           -0.074     8.868    
    SLICE_X56Y48         FDRE (Setup_fdre_C_R)       -0.726     8.142    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[12]
  -------------------------------------------------------------------
                         required time                          8.142    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  2.460    

Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 0.608ns (9.150%)  route 6.037ns (90.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.549    -0.963    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X36Y62         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=680, routed)         4.808     4.302    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X57Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result[0]_i_1/O
                         net (fo=32, routed)          1.228     5.682    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]
    SLICE_X56Y48         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.454     8.459    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X56Y48         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[13]/C
                         clock pessimism              0.484     8.942    
                         clock uncertainty           -0.074     8.868    
    SLICE_X56Y48         FDRE (Setup_fdre_C_R)       -0.726     8.142    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[13]
  -------------------------------------------------------------------
                         required time                          8.142    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  2.460    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 0.608ns (9.270%)  route 5.951ns (90.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.549    -0.963    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X36Y62         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=680, routed)         4.808     4.302    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X57Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result[0]_i_1/O
                         net (fo=32, routed)          1.143     5.596    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]
    SLICE_X56Y44         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.453     8.458    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X56Y44         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[25]/C
                         clock pessimism              0.484     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X56Y44         FDRE (Setup_fdre_C_R)       -0.726     8.141    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[25]
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -5.596    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 0.608ns (9.270%)  route 5.951ns (90.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.549    -0.963    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X36Y62         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=680, routed)         4.808     4.302    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X57Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result[0]_i_1/O
                         net (fo=32, routed)          1.143     5.596    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]
    SLICE_X56Y44         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.453     8.458    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X56Y44         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[26]/C
                         clock pessimism              0.484     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X56Y44         FDRE (Setup_fdre_C_R)       -0.726     8.141    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[26]
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -5.596    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 0.608ns (9.270%)  route 5.951ns (90.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.549    -0.963    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X36Y62         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=680, routed)         4.808     4.302    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X57Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result[0]_i_1/O
                         net (fo=32, routed)          1.143     5.596    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]
    SLICE_X56Y44         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.453     8.458    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X56Y44         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[27]/C
                         clock pessimism              0.484     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X56Y44         FDRE (Setup_fdre_C_R)       -0.726     8.141    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[27]
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -5.596    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 0.608ns (9.270%)  route 5.951ns (90.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.549    -0.963    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X36Y62         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=680, routed)         4.808     4.302    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X57Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result[0]_i_1/O
                         net (fo=32, routed)          1.143     5.596    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]
    SLICE_X56Y44         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.453     8.458    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X56Y44         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[28]/C
                         clock pessimism              0.484     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X56Y44         FDRE (Setup_fdre_C_R)       -0.726     8.141    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[28]
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -5.596    
  -------------------------------------------------------------------
                         slack                                  2.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg3_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.564    -0.617    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y53         FDRE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg3_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg3_reg[26]/Q
                         net (fo=1, routed)           0.056    -0.420    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg3[26]
    SLICE_X54Y53         LUT6 (Prop_lut6_I2_O)        0.045    -0.375 r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.375    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X54Y53         FDRE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.834    -0.855    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y53         FDRE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.251    -0.604    
    SLICE_X54Y53         FDRE (Hold_fdre_C_D)         0.120    -0.484    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.559    -0.622    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X57Y68         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.425    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_8
    SLICE_X57Y68         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.825    -0.864    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X57Y68         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.242    -0.622    
    SLICE_X57Y68         FDRE (Hold_fdre_C_D)         0.075    -0.547    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.557    -0.624    Project_FPGA_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X39Y64         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.427    Project_FPGA_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X39Y64         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.824    -0.865    Project_FPGA_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X39Y64         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.624    
    SLICE_X39Y64         FDRE (Hold_fdre_C_D)         0.075    -0.549    Project_FPGA_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.559    -0.622    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X37Y61         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.425    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_0
    SLICE_X37Y61         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.827    -0.862    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X37Y61         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.240    -0.622    
    SLICE_X37Y61         FDRE (Hold_fdre_C_D)         0.075    -0.547    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.561    -0.620    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X45Y58         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.423    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_12
    SLICE_X45Y58         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.831    -0.859    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X45Y58         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.620    
    SLICE_X45Y58         FDRE (Hold_fdre_C_D)         0.075    -0.545    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.560    -0.621    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X45Y60         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.424    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_13
    SLICE_X45Y60         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.830    -0.860    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X45Y60         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.621    
    SLICE_X45Y60         FDRE (Hold_fdre_C_D)         0.075    -0.546    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.560    -0.621    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X37Y57         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.424    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_2
    SLICE_X37Y57         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.828    -0.861    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X37Y57         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.240    -0.621    
    SLICE_X37Y57         FDRE (Hold_fdre_C_D)         0.075    -0.546    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.561    -0.620    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X41Y53         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.423    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_3
    SLICE_X41Y53         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.831    -0.859    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X41Y53         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.620    
    SLICE_X41Y53         FDRE (Hold_fdre_C_D)         0.075    -0.545    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.560    -0.621    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X41Y57         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.424    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_4
    SLICE_X41Y57         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.830    -0.860    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X41Y57         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.621    
    SLICE_X41Y57         FDRE (Hold_fdre_C_D)         0.075    -0.546    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.561    -0.620    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X39Y56         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.423    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_5
    SLICE_X39Y56         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.829    -0.860    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X39Y56         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.240    -0.620    
    SLICE_X39Y56         FDRE (Hold_fdre_C_D)         0.075    -0.545    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Project_FPGA_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7      Project_FPGA_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7      Project_FPGA_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9      Project_FPGA_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9      Project_FPGA_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7      Project_FPGA_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7      Project_FPGA_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9      Project_FPGA_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9      Project_FPGA_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10     Project_FPGA_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10     Project_FPGA_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50     Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50     Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50     Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50     Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50     Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50     Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50     Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50     Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y51     Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y51     Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y43     Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y43     Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y43     Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y43     Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y43     Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y43     Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y51     Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y51     Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y51     Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y51     Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Project_FPGA_clk_wiz_1_0
  To Clock:  clkfbout_Project_FPGA_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Project_FPGA_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    Project_FPGA_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Project_FPGA_clk_wiz_1_0
  To Clock:  clk_out1_Project_FPGA_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.399ns  (required time - arrival time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[0].MEM_EX_Result_Inst/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 0.580ns (8.286%)  route 6.420ns (91.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.549    -0.963    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X36Y62         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=680, routed)         4.808     4.302    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X57Y44         LUT2 (Prop_lut2_I0_O)        0.124     4.426 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__56/O
                         net (fo=32, routed)          1.611     6.037    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[0].MEM_EX_Result_Inst/R
    SLICE_X48Y46         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[0].MEM_EX_Result_Inst/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.451     8.456    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[0].MEM_EX_Result_Inst/Clk
    SLICE_X48Y46         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[0].MEM_EX_Result_Inst/Using_FPGA.Native/C
                         clock pessimism              0.484     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X48Y46         FDRE (Setup_fdre_C_R)       -0.429     8.436    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[0].MEM_EX_Result_Inst/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -6.037    
  -------------------------------------------------------------------
                         slack                                  2.399    

Slack (MET) :             2.409ns  (required time - arrival time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.789ns  (logic 0.608ns (8.955%)  route 6.181ns (91.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.549    -0.963    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X36Y62         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=680, routed)         4.808     4.302    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X57Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result[0]_i_1/O
                         net (fo=32, routed)          1.373     5.826    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]
    SLICE_X55Y46         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.452     8.457    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X55Y46         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[14]/C
                         clock pessimism              0.484     8.940    
                         clock uncertainty           -0.074     8.866    
    SLICE_X55Y46         FDRE (Setup_fdre_C_R)       -0.631     8.235    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[14]
  -------------------------------------------------------------------
                         required time                          8.235    
                         arrival time                          -5.826    
  -------------------------------------------------------------------
                         slack                                  2.409    

Slack (MET) :             2.409ns  (required time - arrival time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.789ns  (logic 0.608ns (8.955%)  route 6.181ns (91.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.549    -0.963    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X36Y62         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=680, routed)         4.808     4.302    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X57Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result[0]_i_1/O
                         net (fo=32, routed)          1.373     5.826    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]
    SLICE_X55Y46         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.452     8.457    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X55Y46         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[15]/C
                         clock pessimism              0.484     8.940    
                         clock uncertainty           -0.074     8.866    
    SLICE_X55Y46         FDRE (Setup_fdre_C_R)       -0.631     8.235    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[15]
  -------------------------------------------------------------------
                         required time                          8.235    
                         arrival time                          -5.826    
  -------------------------------------------------------------------
                         slack                                  2.409    

Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 0.608ns (9.150%)  route 6.037ns (90.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.549    -0.963    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X36Y62         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=680, routed)         4.808     4.302    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X57Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result[0]_i_1/O
                         net (fo=32, routed)          1.228     5.682    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]
    SLICE_X56Y48         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.454     8.459    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X56Y48         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[10]/C
                         clock pessimism              0.484     8.942    
                         clock uncertainty           -0.074     8.868    
    SLICE_X56Y48         FDRE (Setup_fdre_C_R)       -0.726     8.142    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[10]
  -------------------------------------------------------------------
                         required time                          8.142    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  2.460    

Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 0.608ns (9.150%)  route 6.037ns (90.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.549    -0.963    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X36Y62         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=680, routed)         4.808     4.302    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X57Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result[0]_i_1/O
                         net (fo=32, routed)          1.228     5.682    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]
    SLICE_X56Y48         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.454     8.459    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X56Y48         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[12]/C
                         clock pessimism              0.484     8.942    
                         clock uncertainty           -0.074     8.868    
    SLICE_X56Y48         FDRE (Setup_fdre_C_R)       -0.726     8.142    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[12]
  -------------------------------------------------------------------
                         required time                          8.142    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  2.460    

Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 0.608ns (9.150%)  route 6.037ns (90.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.549    -0.963    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X36Y62         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=680, routed)         4.808     4.302    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X57Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result[0]_i_1/O
                         net (fo=32, routed)          1.228     5.682    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]
    SLICE_X56Y48         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.454     8.459    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X56Y48         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[13]/C
                         clock pessimism              0.484     8.942    
                         clock uncertainty           -0.074     8.868    
    SLICE_X56Y48         FDRE (Setup_fdre_C_R)       -0.726     8.142    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[13]
  -------------------------------------------------------------------
                         required time                          8.142    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  2.460    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 0.608ns (9.270%)  route 5.951ns (90.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.549    -0.963    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X36Y62         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=680, routed)         4.808     4.302    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X57Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result[0]_i_1/O
                         net (fo=32, routed)          1.143     5.596    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]
    SLICE_X56Y44         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.453     8.458    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X56Y44         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[25]/C
                         clock pessimism              0.484     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X56Y44         FDRE (Setup_fdre_C_R)       -0.726     8.141    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[25]
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -5.596    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 0.608ns (9.270%)  route 5.951ns (90.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.549    -0.963    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X36Y62         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=680, routed)         4.808     4.302    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X57Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result[0]_i_1/O
                         net (fo=32, routed)          1.143     5.596    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]
    SLICE_X56Y44         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.453     8.458    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X56Y44         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[26]/C
                         clock pessimism              0.484     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X56Y44         FDRE (Setup_fdre_C_R)       -0.726     8.141    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[26]
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -5.596    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 0.608ns (9.270%)  route 5.951ns (90.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.549    -0.963    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X36Y62         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=680, routed)         4.808     4.302    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X57Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result[0]_i_1/O
                         net (fo=32, routed)          1.143     5.596    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]
    SLICE_X56Y44         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.453     8.458    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X56Y44         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[27]/C
                         clock pessimism              0.484     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X56Y44         FDRE (Setup_fdre_C_R)       -0.726     8.141    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[27]
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -5.596    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 0.608ns (9.270%)  route 5.951ns (90.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.549    -0.963    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X36Y62         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=680, routed)         4.808     4.302    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X57Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result[0]_i_1/O
                         net (fo=32, routed)          1.143     5.596    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]
    SLICE_X56Y44         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.453     8.458    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X56Y44         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[28]/C
                         clock pessimism              0.484     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X56Y44         FDRE (Setup_fdre_C_R)       -0.726     8.141    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[28]
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -5.596    
  -------------------------------------------------------------------
                         slack                                  2.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg3_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.564    -0.617    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y53         FDRE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg3_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg3_reg[26]/Q
                         net (fo=1, routed)           0.056    -0.420    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg3[26]
    SLICE_X54Y53         LUT6 (Prop_lut6_I2_O)        0.045    -0.375 r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.375    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X54Y53         FDRE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.834    -0.855    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y53         FDRE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.251    -0.604    
                         clock uncertainty            0.074    -0.530    
    SLICE_X54Y53         FDRE (Hold_fdre_C_D)         0.120    -0.410    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.559    -0.622    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X57Y68         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.425    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_8
    SLICE_X57Y68         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.825    -0.864    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X57Y68         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.242    -0.622    
                         clock uncertainty            0.074    -0.548    
    SLICE_X57Y68         FDRE (Hold_fdre_C_D)         0.075    -0.473    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.557    -0.624    Project_FPGA_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X39Y64         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.427    Project_FPGA_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X39Y64         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.824    -0.865    Project_FPGA_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X39Y64         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.624    
                         clock uncertainty            0.074    -0.550    
    SLICE_X39Y64         FDRE (Hold_fdre_C_D)         0.075    -0.475    Project_FPGA_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.559    -0.622    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X37Y61         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.425    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_0
    SLICE_X37Y61         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.827    -0.862    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X37Y61         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.240    -0.622    
                         clock uncertainty            0.074    -0.548    
    SLICE_X37Y61         FDRE (Hold_fdre_C_D)         0.075    -0.473    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.561    -0.620    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X45Y58         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.423    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_12
    SLICE_X45Y58         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.831    -0.859    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X45Y58         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X45Y58         FDRE (Hold_fdre_C_D)         0.075    -0.471    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.560    -0.621    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X45Y60         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.424    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_13
    SLICE_X45Y60         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.830    -0.860    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X45Y60         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.621    
                         clock uncertainty            0.074    -0.547    
    SLICE_X45Y60         FDRE (Hold_fdre_C_D)         0.075    -0.472    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.560    -0.621    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X37Y57         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.424    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_2
    SLICE_X37Y57         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.828    -0.861    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X37Y57         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.240    -0.621    
                         clock uncertainty            0.074    -0.547    
    SLICE_X37Y57         FDRE (Hold_fdre_C_D)         0.075    -0.472    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.561    -0.620    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X41Y53         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.423    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_3
    SLICE_X41Y53         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.831    -0.859    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X41Y53         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X41Y53         FDRE (Hold_fdre_C_D)         0.075    -0.471    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.560    -0.621    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X41Y57         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.424    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_4
    SLICE_X41Y57         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.830    -0.860    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X41Y57         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.621    
                         clock uncertainty            0.074    -0.547    
    SLICE_X41Y57         FDRE (Hold_fdre_C_D)         0.075    -0.472    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.561    -0.620    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X39Y56         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.423    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_5
    SLICE_X39Y56         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.829    -0.860    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X39Y56         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.240    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X39Y56         FDRE (Hold_fdre_C_D)         0.075    -0.471    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.047    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Project_FPGA_clk_wiz_1_0_1
  To Clock:  clk_out1_Project_FPGA_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.399ns  (required time - arrival time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[0].MEM_EX_Result_Inst/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 0.580ns (8.286%)  route 6.420ns (91.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.549    -0.963    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X36Y62         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=680, routed)         4.808     4.302    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X57Y44         LUT2 (Prop_lut2_I0_O)        0.124     4.426 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__56/O
                         net (fo=32, routed)          1.611     6.037    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[0].MEM_EX_Result_Inst/R
    SLICE_X48Y46         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[0].MEM_EX_Result_Inst/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.451     8.456    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[0].MEM_EX_Result_Inst/Clk
    SLICE_X48Y46         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[0].MEM_EX_Result_Inst/Using_FPGA.Native/C
                         clock pessimism              0.484     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X48Y46         FDRE (Setup_fdre_C_R)       -0.429     8.436    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[0].MEM_EX_Result_Inst/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -6.037    
  -------------------------------------------------------------------
                         slack                                  2.399    

Slack (MET) :             2.409ns  (required time - arrival time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.789ns  (logic 0.608ns (8.955%)  route 6.181ns (91.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.549    -0.963    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X36Y62         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=680, routed)         4.808     4.302    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X57Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result[0]_i_1/O
                         net (fo=32, routed)          1.373     5.826    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]
    SLICE_X55Y46         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.452     8.457    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X55Y46         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[14]/C
                         clock pessimism              0.484     8.940    
                         clock uncertainty           -0.074     8.866    
    SLICE_X55Y46         FDRE (Setup_fdre_C_R)       -0.631     8.235    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[14]
  -------------------------------------------------------------------
                         required time                          8.235    
                         arrival time                          -5.826    
  -------------------------------------------------------------------
                         slack                                  2.409    

Slack (MET) :             2.409ns  (required time - arrival time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.789ns  (logic 0.608ns (8.955%)  route 6.181ns (91.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.549    -0.963    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X36Y62         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=680, routed)         4.808     4.302    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X57Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result[0]_i_1/O
                         net (fo=32, routed)          1.373     5.826    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]
    SLICE_X55Y46         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.452     8.457    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X55Y46         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[15]/C
                         clock pessimism              0.484     8.940    
                         clock uncertainty           -0.074     8.866    
    SLICE_X55Y46         FDRE (Setup_fdre_C_R)       -0.631     8.235    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[15]
  -------------------------------------------------------------------
                         required time                          8.235    
                         arrival time                          -5.826    
  -------------------------------------------------------------------
                         slack                                  2.409    

Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 0.608ns (9.150%)  route 6.037ns (90.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.549    -0.963    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X36Y62         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=680, routed)         4.808     4.302    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X57Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result[0]_i_1/O
                         net (fo=32, routed)          1.228     5.682    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]
    SLICE_X56Y48         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.454     8.459    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X56Y48         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[10]/C
                         clock pessimism              0.484     8.942    
                         clock uncertainty           -0.074     8.868    
    SLICE_X56Y48         FDRE (Setup_fdre_C_R)       -0.726     8.142    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[10]
  -------------------------------------------------------------------
                         required time                          8.142    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  2.460    

Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 0.608ns (9.150%)  route 6.037ns (90.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.549    -0.963    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X36Y62         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=680, routed)         4.808     4.302    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X57Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result[0]_i_1/O
                         net (fo=32, routed)          1.228     5.682    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]
    SLICE_X56Y48         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.454     8.459    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X56Y48         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[12]/C
                         clock pessimism              0.484     8.942    
                         clock uncertainty           -0.074     8.868    
    SLICE_X56Y48         FDRE (Setup_fdre_C_R)       -0.726     8.142    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[12]
  -------------------------------------------------------------------
                         required time                          8.142    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  2.460    

Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 0.608ns (9.150%)  route 6.037ns (90.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.549    -0.963    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X36Y62         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=680, routed)         4.808     4.302    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X57Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result[0]_i_1/O
                         net (fo=32, routed)          1.228     5.682    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]
    SLICE_X56Y48         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.454     8.459    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X56Y48         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[13]/C
                         clock pessimism              0.484     8.942    
                         clock uncertainty           -0.074     8.868    
    SLICE_X56Y48         FDRE (Setup_fdre_C_R)       -0.726     8.142    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[13]
  -------------------------------------------------------------------
                         required time                          8.142    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  2.460    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 0.608ns (9.270%)  route 5.951ns (90.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.549    -0.963    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X36Y62         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=680, routed)         4.808     4.302    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X57Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result[0]_i_1/O
                         net (fo=32, routed)          1.143     5.596    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]
    SLICE_X56Y44         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.453     8.458    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X56Y44         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[25]/C
                         clock pessimism              0.484     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X56Y44         FDRE (Setup_fdre_C_R)       -0.726     8.141    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[25]
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -5.596    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 0.608ns (9.270%)  route 5.951ns (90.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.549    -0.963    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X36Y62         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=680, routed)         4.808     4.302    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X57Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result[0]_i_1/O
                         net (fo=32, routed)          1.143     5.596    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]
    SLICE_X56Y44         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.453     8.458    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X56Y44         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[26]/C
                         clock pessimism              0.484     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X56Y44         FDRE (Setup_fdre_C_R)       -0.726     8.141    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[26]
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -5.596    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 0.608ns (9.270%)  route 5.951ns (90.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.549    -0.963    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X36Y62         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=680, routed)         4.808     4.302    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X57Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result[0]_i_1/O
                         net (fo=32, routed)          1.143     5.596    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]
    SLICE_X56Y44         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.453     8.458    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X56Y44         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[27]/C
                         clock pessimism              0.484     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X56Y44         FDRE (Setup_fdre_C_R)       -0.726     8.141    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[27]
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -5.596    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 0.608ns (9.270%)  route 5.951ns (90.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.549    -0.963    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X36Y62         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=680, routed)         4.808     4.302    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X57Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result[0]_i_1/O
                         net (fo=32, routed)          1.143     5.596    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]
    SLICE_X56Y44         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.453     8.458    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Clk
    SLICE_X56Y44         FDRE                                         r  Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[28]/C
                         clock pessimism              0.484     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X56Y44         FDRE (Setup_fdre_C_R)       -0.726     8.141    Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_reg[28]
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -5.596    
  -------------------------------------------------------------------
                         slack                                  2.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg3_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.564    -0.617    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y53         FDRE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg3_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg3_reg[26]/Q
                         net (fo=1, routed)           0.056    -0.420    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg3[26]
    SLICE_X54Y53         LUT6 (Prop_lut6_I2_O)        0.045    -0.375 r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.375    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X54Y53         FDRE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.834    -0.855    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y53         FDRE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.251    -0.604    
                         clock uncertainty            0.074    -0.530    
    SLICE_X54Y53         FDRE (Hold_fdre_C_D)         0.120    -0.410    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.559    -0.622    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X57Y68         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.425    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_8
    SLICE_X57Y68         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.825    -0.864    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X57Y68         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.242    -0.622    
                         clock uncertainty            0.074    -0.548    
    SLICE_X57Y68         FDRE (Hold_fdre_C_D)         0.075    -0.473    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.557    -0.624    Project_FPGA_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X39Y64         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.427    Project_FPGA_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X39Y64         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.824    -0.865    Project_FPGA_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X39Y64         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.624    
                         clock uncertainty            0.074    -0.550    
    SLICE_X39Y64         FDRE (Hold_fdre_C_D)         0.075    -0.475    Project_FPGA_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.559    -0.622    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X37Y61         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.425    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_0
    SLICE_X37Y61         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.827    -0.862    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X37Y61         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.240    -0.622    
                         clock uncertainty            0.074    -0.548    
    SLICE_X37Y61         FDRE (Hold_fdre_C_D)         0.075    -0.473    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.561    -0.620    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X45Y58         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.423    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_12
    SLICE_X45Y58         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.831    -0.859    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X45Y58         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X45Y58         FDRE (Hold_fdre_C_D)         0.075    -0.471    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.560    -0.621    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X45Y60         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.424    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_13
    SLICE_X45Y60         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.830    -0.860    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X45Y60         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.621    
                         clock uncertainty            0.074    -0.547    
    SLICE_X45Y60         FDRE (Hold_fdre_C_D)         0.075    -0.472    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.560    -0.621    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X37Y57         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.424    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_2
    SLICE_X37Y57         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.828    -0.861    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X37Y57         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.240    -0.621    
                         clock uncertainty            0.074    -0.547    
    SLICE_X37Y57         FDRE (Hold_fdre_C_D)         0.075    -0.472    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.561    -0.620    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X41Y53         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.423    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_3
    SLICE_X41Y53         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.831    -0.859    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X41Y53         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X41Y53         FDRE (Hold_fdre_C_D)         0.075    -0.471    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.560    -0.621    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X41Y57         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.424    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_4
    SLICE_X41Y57         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.830    -0.860    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X41Y57         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.239    -0.621    
                         clock uncertainty            0.074    -0.547    
    SLICE_X41Y57         FDRE (Hold_fdre_C_D)         0.075    -0.472    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_FPGA_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.561    -0.620    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X39Y56         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.423    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_5
    SLICE_X39Y56         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.829    -0.860    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X39Y56         FDRE                                         r  Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.240    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X39Y56         FDRE (Hold_fdre_C_D)         0.075    -0.471    Project_FPGA_i/sw_bp/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.047    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_Project_FPGA_clk_wiz_1_0
  To Clock:  clk_out1_Project_FPGA_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        4.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.530ns  (required time - arrival time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_C/CLR
                            (recovery check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 0.602ns (12.473%)  route 4.224ns (87.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.546    -0.966    Project_FPGA_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.428     2.918    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X60Y56         LUT2 (Prop_lut2_I1_O)        0.146     3.064 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.797     3.860    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_LDC_i_2_n_0
    SLICE_X61Y56         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.508     8.512    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X61Y56         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_C/C
                         clock pessimism              0.562     9.074    
                         clock uncertainty           -0.074     9.000    
    SLICE_X61Y56         FDCE (Recov_fdce_C_CLR)     -0.609     8.391    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_C
  -------------------------------------------------------------------
                         required time                          8.391    
                         arrival time                          -3.860    
  -------------------------------------------------------------------
                         slack                                  4.530    

Slack (MET) :             4.775ns  (required time - arrival time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[19]_C/CLR
                            (recovery check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 0.608ns (13.264%)  route 3.976ns (86.736%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.546    -0.966    Project_FPGA_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.191     2.681    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X58Y55         LUT2 (Prop_lut2_I1_O)        0.152     2.833 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.785     3.618    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[19]_LDC_i_2_n_0
    SLICE_X58Y54         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[19]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.508     8.512    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X58Y54         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[19]_C/C
                         clock pessimism              0.562     9.074    
                         clock uncertainty           -0.074     9.000    
    SLICE_X58Y54         FDCE (Recov_fdce_C_CLR)     -0.607     8.393    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[19]_C
  -------------------------------------------------------------------
                         required time                          8.393    
                         arrival time                          -3.618    
  -------------------------------------------------------------------
                         slack                                  4.775    

Slack (MET) :             4.787ns  (required time - arrival time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[16]_P/PRE
                            (recovery check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 0.580ns (12.200%)  route 4.174ns (87.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.546    -0.966    Project_FPGA_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.044     2.534    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X58Y56         LUT2 (Prop_lut2_I1_O)        0.124     2.658 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[16]_LDC_i_1/O
                         net (fo=2, routed)           1.130     3.788    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[16]_LDC_i_1_n_0
    SLICE_X57Y56         FDPE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[16]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.443     8.447    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X57Y56         FDPE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[16]_P/C
                         clock pessimism              0.562     9.009    
                         clock uncertainty           -0.074     8.935    
    SLICE_X57Y56         FDPE (Recov_fdpe_C_PRE)     -0.359     8.576    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[16]_P
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -3.788    
  -------------------------------------------------------------------
                         slack                                  4.787    

Slack (MET) :             4.797ns  (required time - arrival time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_C/CLR
                            (recovery check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 0.606ns (13.292%)  route 3.953ns (86.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.546    -0.966    Project_FPGA_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.364     2.854    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X60Y54         LUT2 (Prop_lut2_I1_O)        0.150     3.004 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.589     3.593    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_LDC_i_2_n_0
    SLICE_X61Y54         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.508     8.512    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X61Y54         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_C/C
                         clock pessimism              0.562     9.074    
                         clock uncertainty           -0.074     9.000    
    SLICE_X61Y54         FDCE (Recov_fdce_C_CLR)     -0.609     8.391    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_C
  -------------------------------------------------------------------
                         required time                          8.391    
                         arrival time                          -3.593    
  -------------------------------------------------------------------
                         slack                                  4.797    

Slack (MET) :             4.842ns  (required time - arrival time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_C/CLR
                            (recovery check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 0.606ns (13.417%)  route 3.911ns (86.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.546    -0.966    Project_FPGA_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.405     2.895    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X59Y53         LUT2 (Prop_lut2_I1_O)        0.150     3.045 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.505     3.551    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_LDC_i_2_n_0
    SLICE_X59Y54         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.508     8.512    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X59Y54         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_C/C
                         clock pessimism              0.562     9.074    
                         clock uncertainty           -0.074     9.000    
    SLICE_X59Y54         FDCE (Recov_fdce_C_CLR)     -0.607     8.393    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_C
  -------------------------------------------------------------------
                         required time                          8.393    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                  4.842    

Slack (MET) :             4.915ns  (required time - arrival time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_P/PRE
                            (recovery check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 0.580ns (12.359%)  route 4.113ns (87.641%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.546    -0.966    Project_FPGA_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.428     2.918    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X60Y56         LUT2 (Prop_lut2_I1_O)        0.124     3.042 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_LDC_i_1/O
                         net (fo=2, routed)           0.685     3.727    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_LDC_i_1_n_0
    SLICE_X62Y56         FDPE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.509     8.513    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X62Y56         FDPE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_P/C
                         clock pessimism              0.562     9.075    
                         clock uncertainty           -0.074     9.001    
    SLICE_X62Y56         FDPE (Recov_fdpe_C_PRE)     -0.359     8.642    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_P
  -------------------------------------------------------------------
                         required time                          8.642    
                         arrival time                          -3.727    
  -------------------------------------------------------------------
                         slack                                  4.915    

Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_C/CLR
                            (recovery check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 0.608ns (13.734%)  route 3.819ns (86.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.546    -0.966    Project_FPGA_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.182     2.672    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X59Y57         LUT2 (Prop_lut2_I1_O)        0.152     2.824 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.637     3.461    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_LDC_i_2_n_0
    SLICE_X58Y57         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.507     8.511    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X58Y57         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_C/C
                         clock pessimism              0.562     9.073    
                         clock uncertainty           -0.074     8.999    
    SLICE_X58Y57         FDCE (Recov_fdce_C_CLR)     -0.607     8.392    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_C
  -------------------------------------------------------------------
                         required time                          8.392    
                         arrival time                          -3.461    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_P/PRE
                            (recovery check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 0.580ns (12.407%)  route 4.095ns (87.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.546    -0.966    Project_FPGA_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.288     2.778    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X60Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.902 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.807     3.709    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_LDC_i_1_n_0
    SLICE_X61Y57         FDPE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.507     8.511    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X61Y57         FDPE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_P/C
                         clock pessimism              0.562     9.073    
                         clock uncertainty           -0.074     8.999    
    SLICE_X61Y57         FDPE (Recov_fdpe_C_PRE)     -0.359     8.640    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_P
  -------------------------------------------------------------------
                         required time                          8.640    
                         arrival time                          -3.709    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_C/CLR
                            (recovery check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.409ns  (logic 0.606ns (13.744%)  route 3.803ns (86.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.546    -0.966    Project_FPGA_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.214     2.704    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X60Y55         LUT2 (Prop_lut2_I1_O)        0.150     2.854 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.589     3.443    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_LDC_i_2_n_0
    SLICE_X61Y55         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.508     8.512    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X61Y55         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_C/C
                         clock pessimism              0.562     9.074    
                         clock uncertainty           -0.074     9.000    
    SLICE_X61Y55         FDCE (Recov_fdce_C_CLR)     -0.609     8.391    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_C
  -------------------------------------------------------------------
                         required time                          8.391    
                         arrival time                          -3.443    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             4.979ns  (required time - arrival time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_P/PRE
                            (recovery check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 0.580ns (12.539%)  route 4.045ns (87.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.546    -0.966    Project_FPGA_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.364     2.854    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X60Y54         LUT2 (Prop_lut2_I1_O)        0.124     2.978 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_LDC_i_1/O
                         net (fo=2, routed)           0.681     3.660    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_LDC_i_1_n_0
    SLICE_X60Y53         FDPE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.508     8.512    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X60Y53         FDPE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_P/C
                         clock pessimism              0.562     9.074    
                         clock uncertainty           -0.074     9.000    
    SLICE_X60Y53         FDPE (Recov_fdpe_C_PRE)     -0.361     8.639    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_P
  -------------------------------------------------------------------
                         required time                          8.639    
                         arrival time                          -3.660    
  -------------------------------------------------------------------
                         slack                                  4.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_P/PRE
                            (removal check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.209ns (33.342%)  route 0.418ns (66.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.563    -0.618    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y58         FDRE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.454 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q
                         net (fo=5, routed)           0.235    -0.219    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/Trame_DCC[10]
    SLICE_X56Y58         LUT2 (Prop_lut2_I0_O)        0.045    -0.174 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_LDC_i_1/O
                         net (fo=2, routed)           0.183     0.009    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_LDC_i_1_n_0
    SLICE_X56Y58         FDPE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.833    -0.856    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X56Y58         FDPE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_P/C
                         clock pessimism              0.275    -0.581    
    SLICE_X56Y58         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.652    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_P
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.209ns (33.361%)  route 0.417ns (66.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.562    -0.619    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y61         FDRE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=5, routed)           0.231    -0.224    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/Trame_DCC[0]
    SLICE_X53Y62         LUT2 (Prop_lut2_I0_O)        0.045    -0.179 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.187     0.007    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[0]_LDC_i_1_n_0
    SLICE_X54Y62         FDPE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.830    -0.859    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X54Y62         FDPE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[0]_P/C
                         clock pessimism              0.275    -0.584    
    SLICE_X54Y62         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.655    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.209ns (33.120%)  route 0.422ns (66.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.558    -0.623    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/s00_axi_aclk
    SLICE_X46Y64         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.459 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/Q
                         net (fo=5, routed)           0.133    -0.327    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/Q[5]
    SLICE_X46Y66         LUT2 (Prop_lut2_I1_O)        0.045    -0.282 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt[0]_i_2/O
                         net (fo=32, routed)          0.289     0.008    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/Reset_Compteur
    SLICE_X46Y63         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.826    -0.863    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/s00_axi_aclk
    SLICE_X46Y63         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[28]/C
                         clock pessimism              0.255    -0.608    
    SLICE_X46Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.675    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[28]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.209ns (33.120%)  route 0.422ns (66.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.558    -0.623    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/s00_axi_aclk
    SLICE_X46Y64         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.459 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/Q
                         net (fo=5, routed)           0.133    -0.327    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/Q[5]
    SLICE_X46Y66         LUT2 (Prop_lut2_I1_O)        0.045    -0.282 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt[0]_i_2/O
                         net (fo=32, routed)          0.289     0.008    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/Reset_Compteur
    SLICE_X46Y63         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.826    -0.863    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/s00_axi_aclk
    SLICE_X46Y63         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[29]/C
                         clock pessimism              0.255    -0.608    
    SLICE_X46Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.675    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[29]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.209ns (33.120%)  route 0.422ns (66.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.558    -0.623    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/s00_axi_aclk
    SLICE_X46Y64         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.459 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/Q
                         net (fo=5, routed)           0.133    -0.327    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/Q[5]
    SLICE_X46Y66         LUT2 (Prop_lut2_I1_O)        0.045    -0.282 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt[0]_i_2/O
                         net (fo=32, routed)          0.289     0.008    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/Reset_Compteur
    SLICE_X46Y63         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.826    -0.863    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/s00_axi_aclk
    SLICE_X46Y63         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[30]/C
                         clock pessimism              0.255    -0.608    
    SLICE_X46Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.675    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[30]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.209ns (33.120%)  route 0.422ns (66.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.558    -0.623    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/s00_axi_aclk
    SLICE_X46Y64         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.459 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/Q
                         net (fo=5, routed)           0.133    -0.327    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/Q[5]
    SLICE_X46Y66         LUT2 (Prop_lut2_I1_O)        0.045    -0.282 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt[0]_i_2/O
                         net (fo=32, routed)          0.289     0.008    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/Reset_Compteur
    SLICE_X46Y63         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.826    -0.863    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/s00_axi_aclk
    SLICE_X46Y63         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[31]/C
                         clock pessimism              0.255    -0.608    
    SLICE_X46Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.675    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[31]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[32]_P/PRE
                            (removal check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.186ns (27.775%)  route 0.484ns (72.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.560    -0.621    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y63         FDRE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=5, routed)           0.297    -0.183    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/Trame_DCC[32]
    SLICE_X50Y67         LUT2 (Prop_lut2_I0_O)        0.045    -0.138 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[32]_LDC_i_1/O
                         net (fo=2, routed)           0.186     0.048    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[32]_LDC_i_1_n_0
    SLICE_X50Y67         FDPE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[32]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.826    -0.863    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X50Y67         FDPE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[32]_P/C
                         clock pessimism              0.275    -0.588    
    SLICE_X50Y67         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.659    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[32]_P
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.210ns (37.764%)  route 0.346ns (62.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.558    -0.623    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/s00_axi_aclk
    SLICE_X46Y65         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDCE (Prop_fdce_C_Q)         0.164    -0.459 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[8]/Q
                         net (fo=3, routed)           0.212    -0.247    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Q[5]
    SLICE_X46Y65         LUT5 (Prop_lut5_I3_O)        0.046    -0.201 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP[2]_i_2/O
                         net (fo=6, routed)           0.134    -0.067    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/AR[0]
    SLICE_X45Y65         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.826    -0.864    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/s00_axi_aclk
    SLICE_X45Y65         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[1]/C
                         clock pessimism              0.255    -0.609    
    SLICE_X45Y65         FDCE (Remov_fdce_C_CLR)     -0.166    -0.775    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[1]
  -------------------------------------------------------------------
                         required time                          0.775    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[43]_C/CLR
                            (removal check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.206ns (35.483%)  route 0.375ns (64.517%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.563    -0.618    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y59         FDRE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[11]/Q
                         net (fo=5, routed)           0.245    -0.209    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/Trame_DCC[43]
    SLICE_X55Y60         LUT2 (Prop_lut2_I0_O)        0.042    -0.167 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[43]_LDC_i_2/O
                         net (fo=2, routed)           0.129    -0.038    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[43]_LDC_i_2_n_0
    SLICE_X55Y61         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[43]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.832    -0.857    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X55Y61         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[43]_C/C
                         clock pessimism              0.254    -0.603    
    SLICE_X55Y61         FDCE (Remov_fdce_C_CLR)     -0.154    -0.757    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[43]_C
  -------------------------------------------------------------------
                         required time                          0.757    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[22]_P/PRE
                            (removal check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.246ns (38.428%)  route 0.394ns (61.572%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.564    -0.617    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y54         FDRE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.148    -0.469 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q
                         net (fo=5, routed)           0.268    -0.201    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/Trame_DCC[22]
    SLICE_X50Y55         LUT2 (Prop_lut2_I0_O)        0.098    -0.103 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[22]_LDC_i_1/O
                         net (fo=2, routed)           0.126     0.023    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[22]_LDC_i_1_n_0
    SLICE_X51Y54         FDPE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[22]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.834    -0.855    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X51Y54         FDPE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[22]_P/C
                         clock pessimism              0.251    -0.604    
    SLICE_X51Y54         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.699    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[22]_P
  -------------------------------------------------------------------
                         required time                          0.699    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.722    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_Project_FPGA_clk_wiz_1_0_1
  To Clock:  clk_out1_Project_FPGA_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        4.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.530ns  (required time - arrival time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_C/CLR
                            (recovery check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 0.602ns (12.473%)  route 4.224ns (87.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.546    -0.966    Project_FPGA_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.428     2.918    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X60Y56         LUT2 (Prop_lut2_I1_O)        0.146     3.064 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.797     3.860    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_LDC_i_2_n_0
    SLICE_X61Y56         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.508     8.512    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X61Y56         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_C/C
                         clock pessimism              0.562     9.074    
                         clock uncertainty           -0.074     9.000    
    SLICE_X61Y56         FDCE (Recov_fdce_C_CLR)     -0.609     8.391    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_C
  -------------------------------------------------------------------
                         required time                          8.391    
                         arrival time                          -3.860    
  -------------------------------------------------------------------
                         slack                                  4.530    

Slack (MET) :             4.775ns  (required time - arrival time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[19]_C/CLR
                            (recovery check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 0.608ns (13.264%)  route 3.976ns (86.736%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.546    -0.966    Project_FPGA_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.191     2.681    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X58Y55         LUT2 (Prop_lut2_I1_O)        0.152     2.833 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.785     3.618    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[19]_LDC_i_2_n_0
    SLICE_X58Y54         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[19]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.508     8.512    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X58Y54         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[19]_C/C
                         clock pessimism              0.562     9.074    
                         clock uncertainty           -0.074     9.000    
    SLICE_X58Y54         FDCE (Recov_fdce_C_CLR)     -0.607     8.393    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[19]_C
  -------------------------------------------------------------------
                         required time                          8.393    
                         arrival time                          -3.618    
  -------------------------------------------------------------------
                         slack                                  4.775    

Slack (MET) :             4.787ns  (required time - arrival time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[16]_P/PRE
                            (recovery check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 0.580ns (12.200%)  route 4.174ns (87.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.546    -0.966    Project_FPGA_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.044     2.534    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X58Y56         LUT2 (Prop_lut2_I1_O)        0.124     2.658 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[16]_LDC_i_1/O
                         net (fo=2, routed)           1.130     3.788    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[16]_LDC_i_1_n_0
    SLICE_X57Y56         FDPE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[16]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.443     8.447    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X57Y56         FDPE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[16]_P/C
                         clock pessimism              0.562     9.009    
                         clock uncertainty           -0.074     8.935    
    SLICE_X57Y56         FDPE (Recov_fdpe_C_PRE)     -0.359     8.576    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[16]_P
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -3.788    
  -------------------------------------------------------------------
                         slack                                  4.787    

Slack (MET) :             4.797ns  (required time - arrival time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_C/CLR
                            (recovery check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 0.606ns (13.292%)  route 3.953ns (86.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.546    -0.966    Project_FPGA_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.364     2.854    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X60Y54         LUT2 (Prop_lut2_I1_O)        0.150     3.004 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.589     3.593    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_LDC_i_2_n_0
    SLICE_X61Y54         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.508     8.512    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X61Y54         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_C/C
                         clock pessimism              0.562     9.074    
                         clock uncertainty           -0.074     9.000    
    SLICE_X61Y54         FDCE (Recov_fdce_C_CLR)     -0.609     8.391    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_C
  -------------------------------------------------------------------
                         required time                          8.391    
                         arrival time                          -3.593    
  -------------------------------------------------------------------
                         slack                                  4.797    

Slack (MET) :             4.842ns  (required time - arrival time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_C/CLR
                            (recovery check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 0.606ns (13.417%)  route 3.911ns (86.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.546    -0.966    Project_FPGA_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.405     2.895    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X59Y53         LUT2 (Prop_lut2_I1_O)        0.150     3.045 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.505     3.551    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_LDC_i_2_n_0
    SLICE_X59Y54         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.508     8.512    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X59Y54         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_C/C
                         clock pessimism              0.562     9.074    
                         clock uncertainty           -0.074     9.000    
    SLICE_X59Y54         FDCE (Recov_fdce_C_CLR)     -0.607     8.393    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_C
  -------------------------------------------------------------------
                         required time                          8.393    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                  4.842    

Slack (MET) :             4.915ns  (required time - arrival time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_P/PRE
                            (recovery check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 0.580ns (12.359%)  route 4.113ns (87.641%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.546    -0.966    Project_FPGA_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.428     2.918    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X60Y56         LUT2 (Prop_lut2_I1_O)        0.124     3.042 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_LDC_i_1/O
                         net (fo=2, routed)           0.685     3.727    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_LDC_i_1_n_0
    SLICE_X62Y56         FDPE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.509     8.513    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X62Y56         FDPE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_P/C
                         clock pessimism              0.562     9.075    
                         clock uncertainty           -0.074     9.001    
    SLICE_X62Y56         FDPE (Recov_fdpe_C_PRE)     -0.359     8.642    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_P
  -------------------------------------------------------------------
                         required time                          8.642    
                         arrival time                          -3.727    
  -------------------------------------------------------------------
                         slack                                  4.915    

Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_C/CLR
                            (recovery check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 0.608ns (13.734%)  route 3.819ns (86.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.546    -0.966    Project_FPGA_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.182     2.672    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X59Y57         LUT2 (Prop_lut2_I1_O)        0.152     2.824 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.637     3.461    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_LDC_i_2_n_0
    SLICE_X58Y57         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.507     8.511    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X58Y57         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_C/C
                         clock pessimism              0.562     9.073    
                         clock uncertainty           -0.074     8.999    
    SLICE_X58Y57         FDCE (Recov_fdce_C_CLR)     -0.607     8.392    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_C
  -------------------------------------------------------------------
                         required time                          8.392    
                         arrival time                          -3.461    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_P/PRE
                            (recovery check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 0.580ns (12.407%)  route 4.095ns (87.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.546    -0.966    Project_FPGA_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.288     2.778    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X60Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.902 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.807     3.709    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_LDC_i_1_n_0
    SLICE_X61Y57         FDPE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.507     8.511    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X61Y57         FDPE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_P/C
                         clock pessimism              0.562     9.073    
                         clock uncertainty           -0.074     8.999    
    SLICE_X61Y57         FDPE (Recov_fdpe_C_PRE)     -0.359     8.640    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_P
  -------------------------------------------------------------------
                         required time                          8.640    
                         arrival time                          -3.709    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_C/CLR
                            (recovery check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.409ns  (logic 0.606ns (13.744%)  route 3.803ns (86.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.546    -0.966    Project_FPGA_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.214     2.704    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X60Y55         LUT2 (Prop_lut2_I1_O)        0.150     2.854 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.589     3.443    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_LDC_i_2_n_0
    SLICE_X61Y55         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.508     8.512    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X61Y55         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_C/C
                         clock pessimism              0.562     9.074    
                         clock uncertainty           -0.074     9.000    
    SLICE_X61Y55         FDCE (Recov_fdce_C_CLR)     -0.609     8.391    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_C
  -------------------------------------------------------------------
                         required time                          8.391    
                         arrival time                          -3.443    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             4.979ns  (required time - arrival time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_P/PRE
                            (recovery check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 0.580ns (12.539%)  route 4.045ns (87.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.546    -0.966    Project_FPGA_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.364     2.854    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X60Y54         LUT2 (Prop_lut2_I1_O)        0.124     2.978 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_LDC_i_1/O
                         net (fo=2, routed)           0.681     3.660    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_LDC_i_1_n_0
    SLICE_X60Y53         FDPE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.508     8.512    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X60Y53         FDPE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_P/C
                         clock pessimism              0.562     9.074    
                         clock uncertainty           -0.074     9.000    
    SLICE_X60Y53         FDPE (Recov_fdpe_C_PRE)     -0.361     8.639    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_P
  -------------------------------------------------------------------
                         required time                          8.639    
                         arrival time                          -3.660    
  -------------------------------------------------------------------
                         slack                                  4.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_P/PRE
                            (removal check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.209ns (33.342%)  route 0.418ns (66.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.563    -0.618    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y58         FDRE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.454 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q
                         net (fo=5, routed)           0.235    -0.219    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/Trame_DCC[10]
    SLICE_X56Y58         LUT2 (Prop_lut2_I0_O)        0.045    -0.174 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_LDC_i_1/O
                         net (fo=2, routed)           0.183     0.009    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_LDC_i_1_n_0
    SLICE_X56Y58         FDPE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.833    -0.856    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X56Y58         FDPE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_P/C
                         clock pessimism              0.275    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X56Y58         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.578    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_P
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.209ns (33.361%)  route 0.417ns (66.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.562    -0.619    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y61         FDRE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=5, routed)           0.231    -0.224    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/Trame_DCC[0]
    SLICE_X53Y62         LUT2 (Prop_lut2_I0_O)        0.045    -0.179 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.187     0.007    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[0]_LDC_i_1_n_0
    SLICE_X54Y62         FDPE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.830    -0.859    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X54Y62         FDPE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[0]_P/C
                         clock pessimism              0.275    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X54Y62         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.581    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.209ns (33.120%)  route 0.422ns (66.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.558    -0.623    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/s00_axi_aclk
    SLICE_X46Y64         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.459 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/Q
                         net (fo=5, routed)           0.133    -0.327    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/Q[5]
    SLICE_X46Y66         LUT2 (Prop_lut2_I1_O)        0.045    -0.282 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt[0]_i_2/O
                         net (fo=32, routed)          0.289     0.008    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/Reset_Compteur
    SLICE_X46Y63         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.826    -0.863    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/s00_axi_aclk
    SLICE_X46Y63         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[28]/C
                         clock pessimism              0.255    -0.608    
                         clock uncertainty            0.074    -0.534    
    SLICE_X46Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.601    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[28]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.209ns (33.120%)  route 0.422ns (66.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.558    -0.623    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/s00_axi_aclk
    SLICE_X46Y64         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.459 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/Q
                         net (fo=5, routed)           0.133    -0.327    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/Q[5]
    SLICE_X46Y66         LUT2 (Prop_lut2_I1_O)        0.045    -0.282 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt[0]_i_2/O
                         net (fo=32, routed)          0.289     0.008    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/Reset_Compteur
    SLICE_X46Y63         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.826    -0.863    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/s00_axi_aclk
    SLICE_X46Y63         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[29]/C
                         clock pessimism              0.255    -0.608    
                         clock uncertainty            0.074    -0.534    
    SLICE_X46Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.601    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[29]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.209ns (33.120%)  route 0.422ns (66.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.558    -0.623    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/s00_axi_aclk
    SLICE_X46Y64         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.459 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/Q
                         net (fo=5, routed)           0.133    -0.327    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/Q[5]
    SLICE_X46Y66         LUT2 (Prop_lut2_I1_O)        0.045    -0.282 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt[0]_i_2/O
                         net (fo=32, routed)          0.289     0.008    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/Reset_Compteur
    SLICE_X46Y63         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.826    -0.863    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/s00_axi_aclk
    SLICE_X46Y63         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[30]/C
                         clock pessimism              0.255    -0.608    
                         clock uncertainty            0.074    -0.534    
    SLICE_X46Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.601    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[30]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.209ns (33.120%)  route 0.422ns (66.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.558    -0.623    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/s00_axi_aclk
    SLICE_X46Y64         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.459 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/Q
                         net (fo=5, routed)           0.133    -0.327    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/Q[5]
    SLICE_X46Y66         LUT2 (Prop_lut2_I1_O)        0.045    -0.282 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt[0]_i_2/O
                         net (fo=32, routed)          0.289     0.008    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/Reset_Compteur
    SLICE_X46Y63         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.826    -0.863    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/s00_axi_aclk
    SLICE_X46Y63         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[31]/C
                         clock pessimism              0.255    -0.608    
                         clock uncertainty            0.074    -0.534    
    SLICE_X46Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.601    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[31]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[32]_P/PRE
                            (removal check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.186ns (27.775%)  route 0.484ns (72.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.560    -0.621    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y63         FDRE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=5, routed)           0.297    -0.183    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/Trame_DCC[32]
    SLICE_X50Y67         LUT2 (Prop_lut2_I0_O)        0.045    -0.138 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[32]_LDC_i_1/O
                         net (fo=2, routed)           0.186     0.048    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[32]_LDC_i_1_n_0
    SLICE_X50Y67         FDPE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[32]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.826    -0.863    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X50Y67         FDPE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[32]_P/C
                         clock pessimism              0.275    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X50Y67         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.585    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[32]_P
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.210ns (37.764%)  route 0.346ns (62.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.558    -0.623    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/s00_axi_aclk
    SLICE_X46Y65         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDCE (Prop_fdce_C_Q)         0.164    -0.459 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[8]/Q
                         net (fo=3, routed)           0.212    -0.247    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Q[5]
    SLICE_X46Y65         LUT5 (Prop_lut5_I3_O)        0.046    -0.201 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP[2]_i_2/O
                         net (fo=6, routed)           0.134    -0.067    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/AR[0]
    SLICE_X45Y65         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.826    -0.864    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/s00_axi_aclk
    SLICE_X45Y65         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[1]/C
                         clock pessimism              0.255    -0.609    
                         clock uncertainty            0.074    -0.535    
    SLICE_X45Y65         FDCE (Remov_fdce_C_CLR)     -0.166    -0.701    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[1]
  -------------------------------------------------------------------
                         required time                          0.701    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[43]_C/CLR
                            (removal check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.206ns (35.483%)  route 0.375ns (64.517%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.563    -0.618    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y59         FDRE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[11]/Q
                         net (fo=5, routed)           0.245    -0.209    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/Trame_DCC[43]
    SLICE_X55Y60         LUT2 (Prop_lut2_I0_O)        0.042    -0.167 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[43]_LDC_i_2/O
                         net (fo=2, routed)           0.129    -0.038    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[43]_LDC_i_2_n_0
    SLICE_X55Y61         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[43]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.832    -0.857    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X55Y61         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[43]_C/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.074    -0.529    
    SLICE_X55Y61         FDCE (Remov_fdce_C_CLR)     -0.154    -0.683    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[43]_C
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[22]_P/PRE
                            (removal check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.246ns (38.428%)  route 0.394ns (61.572%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.564    -0.617    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y54         FDRE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.148    -0.469 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q
                         net (fo=5, routed)           0.268    -0.201    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/Trame_DCC[22]
    SLICE_X50Y55         LUT2 (Prop_lut2_I0_O)        0.098    -0.103 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[22]_LDC_i_1/O
                         net (fo=2, routed)           0.126     0.023    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[22]_LDC_i_1_n_0
    SLICE_X51Y54         FDPE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[22]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.834    -0.855    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X51Y54         FDPE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[22]_P/C
                         clock pessimism              0.251    -0.604    
                         clock uncertainty            0.074    -0.530    
    SLICE_X51Y54         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.625    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[22]_P
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.648    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_Project_FPGA_clk_wiz_1_0
  To Clock:  clk_out1_Project_FPGA_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.530ns  (required time - arrival time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_C/CLR
                            (recovery check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 0.602ns (12.473%)  route 4.224ns (87.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.546    -0.966    Project_FPGA_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.428     2.918    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X60Y56         LUT2 (Prop_lut2_I1_O)        0.146     3.064 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.797     3.860    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_LDC_i_2_n_0
    SLICE_X61Y56         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.508     8.512    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X61Y56         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_C/C
                         clock pessimism              0.562     9.074    
                         clock uncertainty           -0.074     9.000    
    SLICE_X61Y56         FDCE (Recov_fdce_C_CLR)     -0.609     8.391    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_C
  -------------------------------------------------------------------
                         required time                          8.391    
                         arrival time                          -3.860    
  -------------------------------------------------------------------
                         slack                                  4.530    

Slack (MET) :             4.775ns  (required time - arrival time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[19]_C/CLR
                            (recovery check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 0.608ns (13.264%)  route 3.976ns (86.736%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.546    -0.966    Project_FPGA_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.191     2.681    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X58Y55         LUT2 (Prop_lut2_I1_O)        0.152     2.833 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.785     3.618    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[19]_LDC_i_2_n_0
    SLICE_X58Y54         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[19]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.508     8.512    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X58Y54         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[19]_C/C
                         clock pessimism              0.562     9.074    
                         clock uncertainty           -0.074     9.000    
    SLICE_X58Y54         FDCE (Recov_fdce_C_CLR)     -0.607     8.393    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[19]_C
  -------------------------------------------------------------------
                         required time                          8.393    
                         arrival time                          -3.618    
  -------------------------------------------------------------------
                         slack                                  4.775    

Slack (MET) :             4.787ns  (required time - arrival time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[16]_P/PRE
                            (recovery check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 0.580ns (12.200%)  route 4.174ns (87.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.546    -0.966    Project_FPGA_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.044     2.534    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X58Y56         LUT2 (Prop_lut2_I1_O)        0.124     2.658 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[16]_LDC_i_1/O
                         net (fo=2, routed)           1.130     3.788    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[16]_LDC_i_1_n_0
    SLICE_X57Y56         FDPE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[16]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.443     8.447    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X57Y56         FDPE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[16]_P/C
                         clock pessimism              0.562     9.009    
                         clock uncertainty           -0.074     8.935    
    SLICE_X57Y56         FDPE (Recov_fdpe_C_PRE)     -0.359     8.576    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[16]_P
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -3.788    
  -------------------------------------------------------------------
                         slack                                  4.787    

Slack (MET) :             4.797ns  (required time - arrival time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_C/CLR
                            (recovery check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 0.606ns (13.292%)  route 3.953ns (86.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.546    -0.966    Project_FPGA_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.364     2.854    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X60Y54         LUT2 (Prop_lut2_I1_O)        0.150     3.004 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.589     3.593    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_LDC_i_2_n_0
    SLICE_X61Y54         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.508     8.512    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X61Y54         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_C/C
                         clock pessimism              0.562     9.074    
                         clock uncertainty           -0.074     9.000    
    SLICE_X61Y54         FDCE (Recov_fdce_C_CLR)     -0.609     8.391    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_C
  -------------------------------------------------------------------
                         required time                          8.391    
                         arrival time                          -3.593    
  -------------------------------------------------------------------
                         slack                                  4.797    

Slack (MET) :             4.842ns  (required time - arrival time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_C/CLR
                            (recovery check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 0.606ns (13.417%)  route 3.911ns (86.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.546    -0.966    Project_FPGA_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.405     2.895    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X59Y53         LUT2 (Prop_lut2_I1_O)        0.150     3.045 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.505     3.551    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_LDC_i_2_n_0
    SLICE_X59Y54         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.508     8.512    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X59Y54         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_C/C
                         clock pessimism              0.562     9.074    
                         clock uncertainty           -0.074     9.000    
    SLICE_X59Y54         FDCE (Recov_fdce_C_CLR)     -0.607     8.393    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_C
  -------------------------------------------------------------------
                         required time                          8.393    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                  4.842    

Slack (MET) :             4.915ns  (required time - arrival time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_P/PRE
                            (recovery check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 0.580ns (12.359%)  route 4.113ns (87.641%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.546    -0.966    Project_FPGA_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.428     2.918    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X60Y56         LUT2 (Prop_lut2_I1_O)        0.124     3.042 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_LDC_i_1/O
                         net (fo=2, routed)           0.685     3.727    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_LDC_i_1_n_0
    SLICE_X62Y56         FDPE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.509     8.513    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X62Y56         FDPE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_P/C
                         clock pessimism              0.562     9.075    
                         clock uncertainty           -0.074     9.001    
    SLICE_X62Y56         FDPE (Recov_fdpe_C_PRE)     -0.359     8.642    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_P
  -------------------------------------------------------------------
                         required time                          8.642    
                         arrival time                          -3.727    
  -------------------------------------------------------------------
                         slack                                  4.915    

Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_C/CLR
                            (recovery check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 0.608ns (13.734%)  route 3.819ns (86.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.546    -0.966    Project_FPGA_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.182     2.672    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X59Y57         LUT2 (Prop_lut2_I1_O)        0.152     2.824 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.637     3.461    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_LDC_i_2_n_0
    SLICE_X58Y57         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.507     8.511    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X58Y57         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_C/C
                         clock pessimism              0.562     9.073    
                         clock uncertainty           -0.074     8.999    
    SLICE_X58Y57         FDCE (Recov_fdce_C_CLR)     -0.607     8.392    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_C
  -------------------------------------------------------------------
                         required time                          8.392    
                         arrival time                          -3.461    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_P/PRE
                            (recovery check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 0.580ns (12.407%)  route 4.095ns (87.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.546    -0.966    Project_FPGA_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.288     2.778    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X60Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.902 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.807     3.709    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_LDC_i_1_n_0
    SLICE_X61Y57         FDPE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.507     8.511    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X61Y57         FDPE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_P/C
                         clock pessimism              0.562     9.073    
                         clock uncertainty           -0.074     8.999    
    SLICE_X61Y57         FDPE (Recov_fdpe_C_PRE)     -0.359     8.640    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_P
  -------------------------------------------------------------------
                         required time                          8.640    
                         arrival time                          -3.709    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_C/CLR
                            (recovery check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.409ns  (logic 0.606ns (13.744%)  route 3.803ns (86.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.546    -0.966    Project_FPGA_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.214     2.704    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X60Y55         LUT2 (Prop_lut2_I1_O)        0.150     2.854 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.589     3.443    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_LDC_i_2_n_0
    SLICE_X61Y55         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.508     8.512    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X61Y55         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_C/C
                         clock pessimism              0.562     9.074    
                         clock uncertainty           -0.074     9.000    
    SLICE_X61Y55         FDCE (Recov_fdce_C_CLR)     -0.609     8.391    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_C
  -------------------------------------------------------------------
                         required time                          8.391    
                         arrival time                          -3.443    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             4.979ns  (required time - arrival time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_P/PRE
                            (recovery check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 0.580ns (12.539%)  route 4.045ns (87.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.546    -0.966    Project_FPGA_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.364     2.854    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X60Y54         LUT2 (Prop_lut2_I1_O)        0.124     2.978 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_LDC_i_1/O
                         net (fo=2, routed)           0.681     3.660    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_LDC_i_1_n_0
    SLICE_X60Y53         FDPE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.508     8.512    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X60Y53         FDPE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_P/C
                         clock pessimism              0.562     9.074    
                         clock uncertainty           -0.074     9.000    
    SLICE_X60Y53         FDPE (Recov_fdpe_C_PRE)     -0.361     8.639    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_P
  -------------------------------------------------------------------
                         required time                          8.639    
                         arrival time                          -3.660    
  -------------------------------------------------------------------
                         slack                                  4.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_P/PRE
                            (removal check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.209ns (33.342%)  route 0.418ns (66.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.563    -0.618    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y58         FDRE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.454 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q
                         net (fo=5, routed)           0.235    -0.219    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/Trame_DCC[10]
    SLICE_X56Y58         LUT2 (Prop_lut2_I0_O)        0.045    -0.174 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_LDC_i_1/O
                         net (fo=2, routed)           0.183     0.009    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_LDC_i_1_n_0
    SLICE_X56Y58         FDPE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.833    -0.856    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X56Y58         FDPE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_P/C
                         clock pessimism              0.275    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X56Y58         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.578    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_P
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.209ns (33.361%)  route 0.417ns (66.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.562    -0.619    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y61         FDRE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=5, routed)           0.231    -0.224    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/Trame_DCC[0]
    SLICE_X53Y62         LUT2 (Prop_lut2_I0_O)        0.045    -0.179 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.187     0.007    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[0]_LDC_i_1_n_0
    SLICE_X54Y62         FDPE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.830    -0.859    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X54Y62         FDPE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[0]_P/C
                         clock pessimism              0.275    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X54Y62         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.581    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.209ns (33.120%)  route 0.422ns (66.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.558    -0.623    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/s00_axi_aclk
    SLICE_X46Y64         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.459 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/Q
                         net (fo=5, routed)           0.133    -0.327    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/Q[5]
    SLICE_X46Y66         LUT2 (Prop_lut2_I1_O)        0.045    -0.282 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt[0]_i_2/O
                         net (fo=32, routed)          0.289     0.008    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/Reset_Compteur
    SLICE_X46Y63         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.826    -0.863    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/s00_axi_aclk
    SLICE_X46Y63         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[28]/C
                         clock pessimism              0.255    -0.608    
                         clock uncertainty            0.074    -0.534    
    SLICE_X46Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.601    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[28]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.209ns (33.120%)  route 0.422ns (66.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.558    -0.623    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/s00_axi_aclk
    SLICE_X46Y64         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.459 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/Q
                         net (fo=5, routed)           0.133    -0.327    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/Q[5]
    SLICE_X46Y66         LUT2 (Prop_lut2_I1_O)        0.045    -0.282 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt[0]_i_2/O
                         net (fo=32, routed)          0.289     0.008    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/Reset_Compteur
    SLICE_X46Y63         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.826    -0.863    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/s00_axi_aclk
    SLICE_X46Y63         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[29]/C
                         clock pessimism              0.255    -0.608    
                         clock uncertainty            0.074    -0.534    
    SLICE_X46Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.601    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[29]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.209ns (33.120%)  route 0.422ns (66.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.558    -0.623    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/s00_axi_aclk
    SLICE_X46Y64         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.459 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/Q
                         net (fo=5, routed)           0.133    -0.327    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/Q[5]
    SLICE_X46Y66         LUT2 (Prop_lut2_I1_O)        0.045    -0.282 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt[0]_i_2/O
                         net (fo=32, routed)          0.289     0.008    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/Reset_Compteur
    SLICE_X46Y63         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.826    -0.863    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/s00_axi_aclk
    SLICE_X46Y63         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[30]/C
                         clock pessimism              0.255    -0.608    
                         clock uncertainty            0.074    -0.534    
    SLICE_X46Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.601    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[30]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.209ns (33.120%)  route 0.422ns (66.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.558    -0.623    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/s00_axi_aclk
    SLICE_X46Y64         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.459 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/Q
                         net (fo=5, routed)           0.133    -0.327    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/Q[5]
    SLICE_X46Y66         LUT2 (Prop_lut2_I1_O)        0.045    -0.282 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt[0]_i_2/O
                         net (fo=32, routed)          0.289     0.008    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/Reset_Compteur
    SLICE_X46Y63         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.826    -0.863    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/s00_axi_aclk
    SLICE_X46Y63         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[31]/C
                         clock pessimism              0.255    -0.608    
                         clock uncertainty            0.074    -0.534    
    SLICE_X46Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.601    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[31]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[32]_P/PRE
                            (removal check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.186ns (27.775%)  route 0.484ns (72.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.560    -0.621    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y63         FDRE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=5, routed)           0.297    -0.183    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/Trame_DCC[32]
    SLICE_X50Y67         LUT2 (Prop_lut2_I0_O)        0.045    -0.138 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[32]_LDC_i_1/O
                         net (fo=2, routed)           0.186     0.048    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[32]_LDC_i_1_n_0
    SLICE_X50Y67         FDPE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[32]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.826    -0.863    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X50Y67         FDPE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[32]_P/C
                         clock pessimism              0.275    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X50Y67         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.585    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[32]_P
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.210ns (37.764%)  route 0.346ns (62.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.558    -0.623    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/s00_axi_aclk
    SLICE_X46Y65         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDCE (Prop_fdce_C_Q)         0.164    -0.459 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[8]/Q
                         net (fo=3, routed)           0.212    -0.247    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Q[5]
    SLICE_X46Y65         LUT5 (Prop_lut5_I3_O)        0.046    -0.201 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP[2]_i_2/O
                         net (fo=6, routed)           0.134    -0.067    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/AR[0]
    SLICE_X45Y65         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.826    -0.864    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/s00_axi_aclk
    SLICE_X45Y65         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[1]/C
                         clock pessimism              0.255    -0.609    
                         clock uncertainty            0.074    -0.535    
    SLICE_X45Y65         FDCE (Remov_fdce_C_CLR)     -0.166    -0.701    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[1]
  -------------------------------------------------------------------
                         required time                          0.701    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[43]_C/CLR
                            (removal check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.206ns (35.483%)  route 0.375ns (64.517%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.563    -0.618    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y59         FDRE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[11]/Q
                         net (fo=5, routed)           0.245    -0.209    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/Trame_DCC[43]
    SLICE_X55Y60         LUT2 (Prop_lut2_I0_O)        0.042    -0.167 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[43]_LDC_i_2/O
                         net (fo=2, routed)           0.129    -0.038    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[43]_LDC_i_2_n_0
    SLICE_X55Y61         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[43]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.832    -0.857    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X55Y61         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[43]_C/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.074    -0.529    
    SLICE_X55Y61         FDCE (Remov_fdce_C_CLR)     -0.154    -0.683    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[43]_C
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[22]_P/PRE
                            (removal check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.246ns (38.428%)  route 0.394ns (61.572%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.564    -0.617    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y54         FDRE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.148    -0.469 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q
                         net (fo=5, routed)           0.268    -0.201    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/Trame_DCC[22]
    SLICE_X50Y55         LUT2 (Prop_lut2_I0_O)        0.098    -0.103 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[22]_LDC_i_1/O
                         net (fo=2, routed)           0.126     0.023    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[22]_LDC_i_1_n_0
    SLICE_X51Y54         FDPE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[22]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.834    -0.855    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X51Y54         FDPE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[22]_P/C
                         clock pessimism              0.251    -0.604    
                         clock uncertainty            0.074    -0.530    
    SLICE_X51Y54         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.625    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[22]_P
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.648    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_Project_FPGA_clk_wiz_1_0_1
  To Clock:  clk_out1_Project_FPGA_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.531ns  (required time - arrival time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_C/CLR
                            (recovery check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 0.602ns (12.473%)  route 4.224ns (87.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.546    -0.966    Project_FPGA_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.428     2.918    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X60Y56         LUT2 (Prop_lut2_I1_O)        0.146     3.064 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.797     3.860    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_LDC_i_2_n_0
    SLICE_X61Y56         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.508     8.512    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X61Y56         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_C/C
                         clock pessimism              0.562     9.074    
                         clock uncertainty           -0.074     9.001    
    SLICE_X61Y56         FDCE (Recov_fdce_C_CLR)     -0.609     8.392    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_C
  -------------------------------------------------------------------
                         required time                          8.392    
                         arrival time                          -3.860    
  -------------------------------------------------------------------
                         slack                                  4.531    

Slack (MET) :             4.776ns  (required time - arrival time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[19]_C/CLR
                            (recovery check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 0.608ns (13.264%)  route 3.976ns (86.736%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.546    -0.966    Project_FPGA_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.191     2.681    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X58Y55         LUT2 (Prop_lut2_I1_O)        0.152     2.833 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.785     3.618    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[19]_LDC_i_2_n_0
    SLICE_X58Y54         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[19]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.508     8.512    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X58Y54         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[19]_C/C
                         clock pessimism              0.562     9.074    
                         clock uncertainty           -0.074     9.001    
    SLICE_X58Y54         FDCE (Recov_fdce_C_CLR)     -0.607     8.394    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[19]_C
  -------------------------------------------------------------------
                         required time                          8.394    
                         arrival time                          -3.618    
  -------------------------------------------------------------------
                         slack                                  4.776    

Slack (MET) :             4.788ns  (required time - arrival time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[16]_P/PRE
                            (recovery check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 0.580ns (12.200%)  route 4.174ns (87.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.546    -0.966    Project_FPGA_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.044     2.534    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X58Y56         LUT2 (Prop_lut2_I1_O)        0.124     2.658 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[16]_LDC_i_1/O
                         net (fo=2, routed)           1.130     3.788    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[16]_LDC_i_1_n_0
    SLICE_X57Y56         FDPE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[16]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.443     8.447    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X57Y56         FDPE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[16]_P/C
                         clock pessimism              0.562     9.009    
                         clock uncertainty           -0.074     8.936    
    SLICE_X57Y56         FDPE (Recov_fdpe_C_PRE)     -0.359     8.577    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[16]_P
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -3.788    
  -------------------------------------------------------------------
                         slack                                  4.788    

Slack (MET) :             4.798ns  (required time - arrival time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_C/CLR
                            (recovery check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 0.606ns (13.292%)  route 3.953ns (86.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.546    -0.966    Project_FPGA_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.364     2.854    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X60Y54         LUT2 (Prop_lut2_I1_O)        0.150     3.004 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.589     3.593    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_LDC_i_2_n_0
    SLICE_X61Y54         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.508     8.512    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X61Y54         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_C/C
                         clock pessimism              0.562     9.074    
                         clock uncertainty           -0.074     9.001    
    SLICE_X61Y54         FDCE (Recov_fdce_C_CLR)     -0.609     8.392    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_C
  -------------------------------------------------------------------
                         required time                          8.392    
                         arrival time                          -3.593    
  -------------------------------------------------------------------
                         slack                                  4.798    

Slack (MET) :             4.843ns  (required time - arrival time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_C/CLR
                            (recovery check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 0.606ns (13.417%)  route 3.911ns (86.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.546    -0.966    Project_FPGA_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.405     2.895    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X59Y53         LUT2 (Prop_lut2_I1_O)        0.150     3.045 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.505     3.551    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_LDC_i_2_n_0
    SLICE_X59Y54         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.508     8.512    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X59Y54         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_C/C
                         clock pessimism              0.562     9.074    
                         clock uncertainty           -0.074     9.001    
    SLICE_X59Y54         FDCE (Recov_fdce_C_CLR)     -0.607     8.394    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_C
  -------------------------------------------------------------------
                         required time                          8.394    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                  4.843    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_P/PRE
                            (recovery check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 0.580ns (12.359%)  route 4.113ns (87.641%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.546    -0.966    Project_FPGA_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.428     2.918    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X60Y56         LUT2 (Prop_lut2_I1_O)        0.124     3.042 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_LDC_i_1/O
                         net (fo=2, routed)           0.685     3.727    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_LDC_i_1_n_0
    SLICE_X62Y56         FDPE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.509     8.513    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X62Y56         FDPE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_P/C
                         clock pessimism              0.562     9.075    
                         clock uncertainty           -0.074     9.002    
    SLICE_X62Y56         FDPE (Recov_fdpe_C_PRE)     -0.359     8.643    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_P
  -------------------------------------------------------------------
                         required time                          8.643    
                         arrival time                          -3.727    
  -------------------------------------------------------------------
                         slack                                  4.916    

Slack (MET) :             4.932ns  (required time - arrival time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_C/CLR
                            (recovery check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 0.608ns (13.734%)  route 3.819ns (86.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.546    -0.966    Project_FPGA_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.182     2.672    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X59Y57         LUT2 (Prop_lut2_I1_O)        0.152     2.824 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.637     3.461    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_LDC_i_2_n_0
    SLICE_X58Y57         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.507     8.511    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X58Y57         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_C/C
                         clock pessimism              0.562     9.073    
                         clock uncertainty           -0.074     9.000    
    SLICE_X58Y57         FDCE (Recov_fdce_C_CLR)     -0.607     8.393    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_C
  -------------------------------------------------------------------
                         required time                          8.393    
                         arrival time                          -3.461    
  -------------------------------------------------------------------
                         slack                                  4.932    

Slack (MET) :             4.932ns  (required time - arrival time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_P/PRE
                            (recovery check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 0.580ns (12.407%)  route 4.095ns (87.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.546    -0.966    Project_FPGA_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.288     2.778    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X60Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.902 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.807     3.709    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_LDC_i_1_n_0
    SLICE_X61Y57         FDPE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.507     8.511    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X61Y57         FDPE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_P/C
                         clock pessimism              0.562     9.073    
                         clock uncertainty           -0.074     9.000    
    SLICE_X61Y57         FDPE (Recov_fdpe_C_PRE)     -0.359     8.641    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_P
  -------------------------------------------------------------------
                         required time                          8.641    
                         arrival time                          -3.709    
  -------------------------------------------------------------------
                         slack                                  4.932    

Slack (MET) :             4.948ns  (required time - arrival time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_C/CLR
                            (recovery check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.409ns  (logic 0.606ns (13.744%)  route 3.803ns (86.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.546    -0.966    Project_FPGA_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.214     2.704    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X60Y55         LUT2 (Prop_lut2_I1_O)        0.150     2.854 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.589     3.443    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_LDC_i_2_n_0
    SLICE_X61Y55         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.508     8.512    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X61Y55         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_C/C
                         clock pessimism              0.562     9.074    
                         clock uncertainty           -0.074     9.001    
    SLICE_X61Y55         FDCE (Recov_fdce_C_CLR)     -0.609     8.392    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_C
  -------------------------------------------------------------------
                         required time                          8.392    
                         arrival time                          -3.443    
  -------------------------------------------------------------------
                         slack                                  4.948    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_P/PRE
                            (recovery check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@10.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 0.580ns (12.539%)  route 4.045ns (87.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.546    -0.966    Project_FPGA_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Project_FPGA_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=117, routed)         3.364     2.854    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aresetn
    SLICE_X60Y54         LUT2 (Prop_lut2_I1_O)        0.124     2.978 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_LDC_i_1/O
                         net (fo=2, routed)           0.681     3.660    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_LDC_i_1_n_0
    SLICE_X60Y53         FDPE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        1.508     8.512    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X60Y53         FDPE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_P/C
                         clock pessimism              0.562     9.074    
                         clock uncertainty           -0.074     9.001    
    SLICE_X60Y53         FDPE (Recov_fdpe_C_PRE)     -0.361     8.640    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_P
  -------------------------------------------------------------------
                         required time                          8.640    
                         arrival time                          -3.660    
  -------------------------------------------------------------------
                         slack                                  4.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_P/PRE
                            (removal check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.209ns (33.342%)  route 0.418ns (66.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.563    -0.618    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y58         FDRE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.454 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q
                         net (fo=5, routed)           0.235    -0.219    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/Trame_DCC[10]
    SLICE_X56Y58         LUT2 (Prop_lut2_I0_O)        0.045    -0.174 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_LDC_i_1/O
                         net (fo=2, routed)           0.183     0.009    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_LDC_i_1_n_0
    SLICE_X56Y58         FDPE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.833    -0.856    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X56Y58         FDPE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_P/C
                         clock pessimism              0.275    -0.581    
    SLICE_X56Y58         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.652    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_P
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.209ns (33.361%)  route 0.417ns (66.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.562    -0.619    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y61         FDRE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=5, routed)           0.231    -0.224    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/Trame_DCC[0]
    SLICE_X53Y62         LUT2 (Prop_lut2_I0_O)        0.045    -0.179 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.187     0.007    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[0]_LDC_i_1_n_0
    SLICE_X54Y62         FDPE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.830    -0.859    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X54Y62         FDPE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[0]_P/C
                         clock pessimism              0.275    -0.584    
    SLICE_X54Y62         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.655    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.209ns (33.120%)  route 0.422ns (66.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.558    -0.623    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/s00_axi_aclk
    SLICE_X46Y64         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.459 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/Q
                         net (fo=5, routed)           0.133    -0.327    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/Q[5]
    SLICE_X46Y66         LUT2 (Prop_lut2_I1_O)        0.045    -0.282 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt[0]_i_2/O
                         net (fo=32, routed)          0.289     0.008    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/Reset_Compteur
    SLICE_X46Y63         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.826    -0.863    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/s00_axi_aclk
    SLICE_X46Y63         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[28]/C
                         clock pessimism              0.255    -0.608    
    SLICE_X46Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.675    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[28]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.209ns (33.120%)  route 0.422ns (66.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.558    -0.623    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/s00_axi_aclk
    SLICE_X46Y64         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.459 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/Q
                         net (fo=5, routed)           0.133    -0.327    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/Q[5]
    SLICE_X46Y66         LUT2 (Prop_lut2_I1_O)        0.045    -0.282 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt[0]_i_2/O
                         net (fo=32, routed)          0.289     0.008    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/Reset_Compteur
    SLICE_X46Y63         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.826    -0.863    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/s00_axi_aclk
    SLICE_X46Y63         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[29]/C
                         clock pessimism              0.255    -0.608    
    SLICE_X46Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.675    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[29]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.209ns (33.120%)  route 0.422ns (66.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.558    -0.623    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/s00_axi_aclk
    SLICE_X46Y64         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.459 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/Q
                         net (fo=5, routed)           0.133    -0.327    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/Q[5]
    SLICE_X46Y66         LUT2 (Prop_lut2_I1_O)        0.045    -0.282 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt[0]_i_2/O
                         net (fo=32, routed)          0.289     0.008    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/Reset_Compteur
    SLICE_X46Y63         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.826    -0.863    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/s00_axi_aclk
    SLICE_X46Y63         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[30]/C
                         clock pessimism              0.255    -0.608    
    SLICE_X46Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.675    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[30]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.209ns (33.120%)  route 0.422ns (66.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.558    -0.623    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/s00_axi_aclk
    SLICE_X46Y64         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.459 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[7]/Q
                         net (fo=5, routed)           0.133    -0.327    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/Q[5]
    SLICE_X46Y66         LUT2 (Prop_lut2_I1_O)        0.045    -0.282 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt[0]_i_2/O
                         net (fo=32, routed)          0.289     0.008    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/Reset_Compteur
    SLICE_X46Y63         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.826    -0.863    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/s00_axi_aclk
    SLICE_X46Y63         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[31]/C
                         clock pessimism              0.255    -0.608    
    SLICE_X46Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.675    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/cpt_reg[31]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[32]_P/PRE
                            (removal check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.186ns (27.775%)  route 0.484ns (72.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.560    -0.621    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y63         FDRE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=5, routed)           0.297    -0.183    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/Trame_DCC[32]
    SLICE_X50Y67         LUT2 (Prop_lut2_I0_O)        0.045    -0.138 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[32]_LDC_i_1/O
                         net (fo=2, routed)           0.186     0.048    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[32]_LDC_i_1_n_0
    SLICE_X50Y67         FDPE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[32]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.826    -0.863    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X50Y67         FDPE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[32]_P/C
                         clock pessimism              0.275    -0.588    
    SLICE_X50Y67         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.659    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[32]_P
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.210ns (37.764%)  route 0.346ns (62.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.558    -0.623    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/s00_axi_aclk
    SLICE_X46Y65         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDCE (Prop_fdce_C_Q)         0.164    -0.459 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP_reg[8]/Q
                         net (fo=3, routed)           0.212    -0.247    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Q[5]
    SLICE_X46Y65         LUT5 (Prop_lut5_I3_O)        0.046    -0.201 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/FSM_onehot_EP[2]_i_2/O
                         net (fo=6, routed)           0.134    -0.067    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/AR[0]
    SLICE_X45Y65         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.826    -0.864    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/s00_axi_aclk
    SLICE_X45Y65         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[1]/C
                         clock pessimism              0.255    -0.609    
    SLICE_X45Y65         FDCE (Remov_fdce_C_CLR)     -0.166    -0.775    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/FSM_onehot_EP_reg[1]
  -------------------------------------------------------------------
                         required time                          0.775    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[43]_C/CLR
                            (removal check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.206ns (35.483%)  route 0.375ns (64.517%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.563    -0.618    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y59         FDRE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1_reg[11]/Q
                         net (fo=5, routed)           0.245    -0.209    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/Trame_DCC[43]
    SLICE_X55Y60         LUT2 (Prop_lut2_I0_O)        0.042    -0.167 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[43]_LDC_i_2/O
                         net (fo=2, routed)           0.129    -0.038    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[43]_LDC_i_2_n_0
    SLICE_X55Y61         FDCE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[43]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.832    -0.857    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X55Y61         FDCE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[43]_C/C
                         clock pessimism              0.254    -0.603    
    SLICE_X55Y61         FDCE (Remov_fdce_C_CLR)     -0.154    -0.757    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[43]_C
  -------------------------------------------------------------------
                         required time                          0.757    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[22]_P/PRE
                            (removal check against rising-edge clock clk_out1_Project_FPGA_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns - clk_out1_Project_FPGA_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.246ns (38.428%)  route 0.394ns (61.572%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.564    -0.617    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y54         FDRE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.148    -0.469 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q
                         net (fo=5, routed)           0.268    -0.201    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/Trame_DCC[22]
    SLICE_X50Y55         LUT2 (Prop_lut2_I0_O)        0.098    -0.103 f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[22]_LDC_i_1/O
                         net (fo=2, routed)           0.126     0.023    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[22]_LDC_i_1_n_0
    SLICE_X51Y54         FDPE                                         f  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[22]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_FPGA_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_FPGA_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_FPGA_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_FPGA_i/clk_wiz_1/inst/clk_in1_Project_FPGA_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_FPGA_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_FPGA_i/clk_wiz_1/inst/clk_out1_Project_FPGA_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_FPGA_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2170, routed)        0.834    -0.855    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/s00_axi_aclk
    SLICE_X51Y54         FDPE                                         r  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[22]_P/C
                         clock pessimism              0.251    -0.604    
    SLICE_X51Y54         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.699    Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[22]_P
  -------------------------------------------------------------------
                         required time                          0.699    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.722    





