<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___a_d_c_ex___direct__memory__access__mode__for__multi__mode" xml:lang="en-US">
<title>ADCEx_Direct_memory_access_mode_for_multi_mode</title>
<indexterm><primary>ADCEx_Direct_memory_access_mode_for_multi_mode</primary></indexterm>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_1ga59163da6d23f587f951ce21d74542795">ADC_DMAACCESSMODE_DISABLED</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_1gadb55bb780e7c0a58878287f205f88e33">ADC_DMAACCESSMODE_1</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga3a42ee6ec5115244aef8f60d35abcc47">ADC_CCR_DMA_0</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_1ga33b7e654725c8de70c9ca5a1e1b3d139">ADC_DMAACCESSMODE_2</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1gacdc9d29cafdd54e5c0dd752c358e1bc8">ADC_CCR_DMA_1</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_1ga2613348408ee2a5685f1d06f6f7780dc">ADC_DMAACCESSMODE_3</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga9e346b21afcaeced784e6c80b3aa1fb4">ADC_CCR_DMA</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_1gacc017b6a9b3ae942307fa95242cc4aa1">IS_ADC_DMA_ACCESS_MODE</link>(MODE)</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_1gadb55bb780e7c0a58878287f205f88e33"/><section>
    <title>ADC_DMAACCESSMODE_1</title>
<indexterm><primary>ADC_DMAACCESSMODE_1</primary><secondary>ADCEx_Direct_memory_access_mode_for_multi_mode</secondary></indexterm>
<indexterm><primary>ADCEx_Direct_memory_access_mode_for_multi_mode</primary><secondary>ADC_DMAACCESSMODE_1</secondary></indexterm>
<para><computeroutput>#define ADC_DMAACCESSMODE_1   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga3a42ee6ec5115244aef8f60d35abcc47">ADC_CCR_DMA_0</link>)</computeroutput></para>
<para>DMA mode 1 enabled (2 / 3 half-words one by one - 1 then 2 then 3) </para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__adc__ex_8h_source_1l00143">143</link> of file <link linkend="_stm32f4xx__hal__adc__ex_8h_source">stm32f4xx_hal_adc_ex.h</link>.</para>
</section>
<anchor xml:id="_group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_1ga33b7e654725c8de70c9ca5a1e1b3d139"/><section>
    <title>ADC_DMAACCESSMODE_2</title>
<indexterm><primary>ADC_DMAACCESSMODE_2</primary><secondary>ADCEx_Direct_memory_access_mode_for_multi_mode</secondary></indexterm>
<indexterm><primary>ADCEx_Direct_memory_access_mode_for_multi_mode</primary><secondary>ADC_DMAACCESSMODE_2</secondary></indexterm>
<para><computeroutput>#define ADC_DMAACCESSMODE_2   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1gacdc9d29cafdd54e5c0dd752c358e1bc8">ADC_CCR_DMA_1</link>)</computeroutput></para>
<para>DMA mode 2 enabled (2 / 3 half-words by pairs - 2&amp;1 then 1&amp;3 then 3&amp;2) </para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__adc__ex_8h_source_1l00144">144</link> of file <link linkend="_stm32f4xx__hal__adc__ex_8h_source">stm32f4xx_hal_adc_ex.h</link>.</para>
</section>
<anchor xml:id="_group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_1ga2613348408ee2a5685f1d06f6f7780dc"/><section>
    <title>ADC_DMAACCESSMODE_3</title>
<indexterm><primary>ADC_DMAACCESSMODE_3</primary><secondary>ADCEx_Direct_memory_access_mode_for_multi_mode</secondary></indexterm>
<indexterm><primary>ADCEx_Direct_memory_access_mode_for_multi_mode</primary><secondary>ADC_DMAACCESSMODE_3</secondary></indexterm>
<para><computeroutput>#define ADC_DMAACCESSMODE_3   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga9e346b21afcaeced784e6c80b3aa1fb4">ADC_CCR_DMA</link>)</computeroutput></para>
<para>DMA mode 3 enabled (2 / 3 bytes by pairs - 2&amp;1 then 1&amp;3 then 3&amp;2) </para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__adc__ex_8h_source_1l00145">145</link> of file <link linkend="_stm32f4xx__hal__adc__ex_8h_source">stm32f4xx_hal_adc_ex.h</link>.</para>
</section>
<anchor xml:id="_group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_1ga59163da6d23f587f951ce21d74542795"/><section>
    <title>ADC_DMAACCESSMODE_DISABLED</title>
<indexterm><primary>ADC_DMAACCESSMODE_DISABLED</primary><secondary>ADCEx_Direct_memory_access_mode_for_multi_mode</secondary></indexterm>
<indexterm><primary>ADCEx_Direct_memory_access_mode_for_multi_mode</primary><secondary>ADC_DMAACCESSMODE_DISABLED</secondary></indexterm>
<para><computeroutput>#define ADC_DMAACCESSMODE_DISABLED   ((uint32_t)0x00000000)</computeroutput></para>
<para>DMA mode disabled </para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__adc__ex_8h_source_1l00142">142</link> of file <link linkend="_stm32f4xx__hal__adc__ex_8h_source">stm32f4xx_hal_adc_ex.h</link>.</para>
</section>
<anchor xml:id="_group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_1gacc017b6a9b3ae942307fa95242cc4aa1"/><section>
    <title>IS_ADC_DMA_ACCESS_MODE</title>
<indexterm><primary>IS_ADC_DMA_ACCESS_MODE</primary><secondary>ADCEx_Direct_memory_access_mode_for_multi_mode</secondary></indexterm>
<indexterm><primary>ADCEx_Direct_memory_access_mode_for_multi_mode</primary><secondary>IS_ADC_DMA_ACCESS_MODE</secondary></indexterm>
<para><computeroutput>#define IS_ADC_DMA_ACCESS_MODE( MODE)</computeroutput></para><emphasis role="strong">Value:</emphasis><programlisting linenumbering="unnumbered">&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;(((MODE)&#32;==&#32;<link linkend="_group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_1ga59163da6d23f587f951ce21d74542795">ADC_DMAACCESSMODE_DISABLED</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((MODE)&#32;==&#32;<link linkend="_group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_1gadb55bb780e7c0a58878287f205f88e33">ADC_DMAACCESSMODE_1</link>)&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((MODE)&#32;==&#32;<link linkend="_group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_1ga33b7e654725c8de70c9ca5a1e1b3d139">ADC_DMAACCESSMODE_2</link>)&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((MODE)&#32;==&#32;<link linkend="_group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_1ga2613348408ee2a5685f1d06f6f7780dc">ADC_DMAACCESSMODE_3</link>))
</programlisting><para>
Definition at line <link linkend="_stm32f4xx__hal__adc__ex_8h_source_1l00147">147</link> of file <link linkend="_stm32f4xx__hal__adc__ex_8h_source">stm32f4xx_hal_adc_ex.h</link>.</para>
</section>
</section>
</section>
