--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml Test.twx Test.ncd -o Test.twr Test.pcf -ucf VGA.ucf

Design file:              Test.ncd
Physical constraint file: Test.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RESET       |    0.720(R)|      FAST  |    2.127(R)|      SLOW  |clk_BUFGP         |   0.000|
kbclk       |    0.363(R)|      FAST  |    1.554(R)|      SLOW  |clk_BUFGP         |   0.000|
kbdata      |    0.759(R)|      FAST  |    0.774(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
ledout<0>     |        11.791(R)|      SLOW  |         3.622(R)|      FAST  |clk_BUFGP         |   0.000|
ledout<1>     |        11.402(R)|      SLOW  |         3.449(R)|      FAST  |clk_BUFGP         |   0.000|
ledout<2>     |        11.837(R)|      SLOW  |         3.663(R)|      FAST  |clk_BUFGP         |   0.000|
ledout<3>     |        11.643(R)|      SLOW  |         3.581(R)|      FAST  |clk_BUFGP         |   0.000|
ledout<4>     |        11.606(R)|      SLOW  |         3.576(R)|      FAST  |clk_BUFGP         |   0.000|
ledout<5>     |        12.381(R)|      SLOW  |         3.880(R)|      FAST  |clk_BUFGP         |   0.000|
ledout<6>     |        12.306(R)|      SLOW  |         3.887(R)|      FAST  |clk_BUFGP         |   0.000|
ledout<7>     |        12.173(R)|      SLOW  |         3.733(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<0> |        13.553(R)|      SLOW  |         4.041(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<1> |        14.120(R)|      SLOW  |         4.075(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<2> |        14.075(R)|      SLOW  |         3.898(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<3> |        14.380(R)|      SLOW  |         4.172(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<4> |        13.841(R)|      SLOW  |         4.070(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<5> |        13.009(R)|      SLOW  |         3.845(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<6> |        13.629(R)|      SLOW  |         4.109(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<8> |        13.647(R)|      SLOW  |         4.194(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<9> |        13.022(R)|      SLOW  |         3.937(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<10>|        13.436(R)|      SLOW  |         4.119(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<11>|        14.156(R)|      SLOW  |         4.390(R)|      FAST  |clk_BUFGP         |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.142|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Jul 15 15:50:47 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 769 MB



