`timescale 1ns/1ps

module branch_unit(

    input  wire        Branch,

    input  wire [2:0]  funct3,

    input  wire [31:0] rs1,

    input  wire [31:0] rs2,

    output reg         branch_taken

);

always @(*) begin

    branch_taken = 1'b0;

    if (Branch) begin

        case (funct3)

            // BEQ
            3'b000:
                branch_taken = (rs1 == rs2);

            // BNE
            3'b001:
                branch_taken = (rs1 != rs2);

            // BLT
            3'b100:
                branch_taken = ($signed(rs1) < $signed(rs2));

            // BGE
            3'b101:
                branch_taken = ($signed(rs1) >= $signed(rs2));

            // BLTU
            3'b110:
                branch_taken = (rs1 < rs2);

            // BGEU
            3'b111:
                branch_taken = (rs1 >= rs2);

            default:
                branch_taken = 1'b0;

        endcase

    end

end

endmodule