/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 12:56:50 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_aud_dsp_esr_so00.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 7:39p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_AUD_DSP_ESR_SO00_H__
#define BCHP_AUD_DSP_ESR_SO00_H__

/***************************************************************************
 *AUD_DSP_ESR_SO00 - Audio DSP Interrupts Status Register (Context0 Soft Interrupts to Host) 0
 ***************************************************************************/
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS         0x00602900 /* DSP Core Interrupt Status Register */
#define BCHP_AUD_DSP_ESR_SO00_INT_SET            0x00602904 /* DSP Core Interrupt Set Register */
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR          0x00602908 /* DSP Core Interrupt Clear Register */
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS        0x0060290c /* DSP Core Interrupt Mask Status Register */
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET           0x00602910 /* DSP Core Interrupt Mask Set Register */
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR         0x00602914 /* DSP Core Interrupt Mask Clear Register */

/***************************************************************************
 *INT_STATUS - DSP Core Interrupt Status Register
 ***************************************************************************/
/* AUD_DSP_ESR_SO00 :: INT_STATUS :: TSM_LOG [31:31] */
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_TSM_LOG_MASK              0x80000000
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_TSM_LOG_SHIFT             31

/* AUD_DSP_ESR_SO00 :: INT_STATUS :: RSVD_30 [30:30] */
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_RSVD_30_MASK              0x40000000
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_RSVD_30_SHIFT             30

/* AUD_DSP_ESR_SO00 :: INT_STATUS :: RSVD_29 [29:29] */
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_RSVD_29_MASK              0x20000000
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_RSVD_29_SHIFT             29

/* AUD_DSP_ESR_SO00 :: INT_STATUS :: FRAME_DECODE [28:28] */
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_FRAME_DECODE_MASK         0x10000000
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_FRAME_DECODE_SHIFT        28

/* AUD_DSP_ESR_SO00 :: INT_STATUS :: FRAME_WINDOW [27:27] */
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_FRAME_WINDOW_MASK         0x08000000
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_FRAME_WINDOW_SHIFT        27

/* AUD_DSP_ESR_SO00 :: INT_STATUS :: FRAME_REPEAT [26:26] */
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_FRAME_REPEAT_MASK         0x04000000
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_FRAME_REPEAT_SHIFT        26

/* AUD_DSP_ESR_SO00 :: INT_STATUS :: FRAME_DROP [25:25] */
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_FRAME_DROP_MASK           0x02000000
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_FRAME_DROP_SHIFT          25

/* AUD_DSP_ESR_SO00 :: INT_STATUS :: START_PTS_RCH [24:24] */
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_START_PTS_RCH_MASK        0x01000000
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_START_PTS_RCH_SHIFT       24

/* AUD_DSP_ESR_SO00 :: INT_STATUS :: END_PTS_RCH [23:23] */
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_END_PTS_RCH_MASK          0x00800000
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_END_PTS_RCH_SHIFT         23

/* AUD_DSP_ESR_SO00 :: INT_STATUS :: RSVD_22 [22:22] */
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_RSVD_22_MASK              0x00400000
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_RSVD_22_SHIFT             22

/* AUD_DSP_ESR_SO00 :: INT_STATUS :: RSVD_21 [21:21] */
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_RSVD_21_MASK              0x00200000
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_RSVD_21_SHIFT             21

/* AUD_DSP_ESR_SO00 :: INT_STATUS :: RSVD_20 [20:20] */
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_RSVD_20_MASK              0x00100000
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_RSVD_20_SHIFT             20

/* AUD_DSP_ESR_SO00 :: INT_STATUS :: RSVD_19 [19:19] */
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_RSVD_19_MASK              0x00080000
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_RSVD_19_SHIFT             19

/* AUD_DSP_ESR_SO00 :: INT_STATUS :: CDB_ITB_UNF [18:18] */
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_CDB_ITB_UNF_MASK          0x00040000
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_CDB_ITB_UNF_SHIFT         18

/* AUD_DSP_ESR_SO00 :: INT_STATUS :: CDB_OV [17:17] */
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_CDB_OV_MASK               0x00020000
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_CDB_OV_SHIFT              17

/* AUD_DSP_ESR_SO00 :: INT_STATUS :: ITB_OV [16:16] */
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_ITB_OV_MASK               0x00010000
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_ITB_OV_SHIFT              16

/* AUD_DSP_ESR_SO00 :: INT_STATUS :: RSVD_15 [15:15] */
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_RSVD_15_MASK              0x00008000
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_RSVD_15_SHIFT             15

/* AUD_DSP_ESR_SO00 :: INT_STATUS :: ENC_STOP_ACK [14:14] */
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_ENC_STOP_ACK_MASK         0x00004000
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_ENC_STOP_ACK_SHIFT        14

/* AUD_DSP_ESR_SO00 :: INT_STATUS :: CDB_DATA_DUMPED [13:13] */
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_CDB_DATA_DUMPED_MASK      0x00002000
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_CDB_DATA_DUMPED_SHIFT     13

/* AUD_DSP_ESR_SO00 :: INT_STATUS :: PCM_DATA_CONSUMED [12:12] */
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_PCM_DATA_CONSUMED_MASK    0x00001000
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_PCM_DATA_CONSUMED_SHIFT   12

/* AUD_DSP_ESR_SO00 :: INT_STATUS :: PTS_DISCARD [11:11] */
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_PTS_DISCARD_MASK          0x00000800
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_PTS_DISCARD_SHIFT         11

/* AUD_DSP_ESR_SO00 :: INT_STATUS :: PTS_LOWER [10:10] */
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_PTS_LOWER_MASK            0x00000400
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_PTS_LOWER_SHIFT           10

/* AUD_DSP_ESR_SO00 :: INT_STATUS :: PTS_UPPER [09:09] */
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_PTS_UPPER_MASK            0x00000200
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_PTS_UPPER_SHIFT           9

/* AUD_DSP_ESR_SO00 :: INT_STATUS :: PTS_RCV [08:08] */
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_PTS_RCV_MASK              0x00000100
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_PTS_RCV_SHIFT             8

/* AUD_DSP_ESR_SO00 :: INT_STATUS :: REFILL_RCH [07:07] */
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_REFILL_RCH_MASK           0x00000080
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_REFILL_RCH_SHIFT          7

/* AUD_DSP_ESR_SO00 :: INT_STATUS :: MOD_CHG [06:06] */
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_MOD_CHG_MASK              0x00000040
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_MOD_CHG_SHIFT             6

/* AUD_DSP_ESR_SO00 :: INT_STATUS :: SR_CHG [05:05] */
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_SR_CHG_MASK               0x00000020
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_SR_CHG_SHIFT              5

/* AUD_DSP_ESR_SO00 :: INT_STATUS :: BR_CHG [04:04] */
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_BR_CHG_MASK               0x00000010
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_BR_CHG_SHIFT              4

/* AUD_DSP_ESR_SO00 :: INT_STATUS :: CRC_ERR [03:03] */
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_CRC_ERR_MASK              0x00000008
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_CRC_ERR_SHIFT             3

/* AUD_DSP_ESR_SO00 :: INT_STATUS :: UNLOCK [02:02] */
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_UNLOCK_MASK               0x00000004
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_UNLOCK_SHIFT              2

/* AUD_DSP_ESR_SO00 :: INT_STATUS :: LOCK [01:01] */
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_LOCK_MASK                 0x00000002
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_LOCK_SHIFT                1

/* AUD_DSP_ESR_SO00 :: INT_STATUS :: SYNC_ERR [00:00] */
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_SYNC_ERR_MASK             0x00000001
#define BCHP_AUD_DSP_ESR_SO00_INT_STATUS_SYNC_ERR_SHIFT            0

/***************************************************************************
 *INT_SET - DSP Core Interrupt Set Register
 ***************************************************************************/
/* AUD_DSP_ESR_SO00 :: INT_SET :: TSM_LOG [31:31] */
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_TSM_LOG_MASK                 0x80000000
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_TSM_LOG_SHIFT                31

/* AUD_DSP_ESR_SO00 :: INT_SET :: RSVD_30 [30:30] */
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_RSVD_30_MASK                 0x40000000
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_RSVD_30_SHIFT                30

/* AUD_DSP_ESR_SO00 :: INT_SET :: RSVD_29 [29:29] */
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_RSVD_29_MASK                 0x20000000
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_RSVD_29_SHIFT                29

/* AUD_DSP_ESR_SO00 :: INT_SET :: FRAME_DECODE [28:28] */
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_FRAME_DECODE_MASK            0x10000000
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_FRAME_DECODE_SHIFT           28

/* AUD_DSP_ESR_SO00 :: INT_SET :: FRAME_WINDOW [27:27] */
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_FRAME_WINDOW_MASK            0x08000000
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_FRAME_WINDOW_SHIFT           27

/* AUD_DSP_ESR_SO00 :: INT_SET :: FRAME_REPEAT [26:26] */
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_FRAME_REPEAT_MASK            0x04000000
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_FRAME_REPEAT_SHIFT           26

/* AUD_DSP_ESR_SO00 :: INT_SET :: FRAME_DROP [25:25] */
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_FRAME_DROP_MASK              0x02000000
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_FRAME_DROP_SHIFT             25

/* AUD_DSP_ESR_SO00 :: INT_SET :: START_PTS_RCH [24:24] */
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_START_PTS_RCH_MASK           0x01000000
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_START_PTS_RCH_SHIFT          24

/* AUD_DSP_ESR_SO00 :: INT_SET :: END_PTS_RCH [23:23] */
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_END_PTS_RCH_MASK             0x00800000
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_END_PTS_RCH_SHIFT            23

/* AUD_DSP_ESR_SO00 :: INT_SET :: RSVD_22 [22:22] */
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_RSVD_22_MASK                 0x00400000
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_RSVD_22_SHIFT                22

/* AUD_DSP_ESR_SO00 :: INT_SET :: RSVD_21 [21:21] */
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_RSVD_21_MASK                 0x00200000
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_RSVD_21_SHIFT                21

/* AUD_DSP_ESR_SO00 :: INT_SET :: RSVD_20 [20:20] */
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_RSVD_20_MASK                 0x00100000
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_RSVD_20_SHIFT                20

/* AUD_DSP_ESR_SO00 :: INT_SET :: RSVD_19 [19:19] */
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_RSVD_19_MASK                 0x00080000
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_RSVD_19_SHIFT                19

/* AUD_DSP_ESR_SO00 :: INT_SET :: CDB_ITB_UNF [18:18] */
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_CDB_ITB_UNF_MASK             0x00040000
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_CDB_ITB_UNF_SHIFT            18

/* AUD_DSP_ESR_SO00 :: INT_SET :: CDB_OV [17:17] */
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_CDB_OV_MASK                  0x00020000
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_CDB_OV_SHIFT                 17

/* AUD_DSP_ESR_SO00 :: INT_SET :: ITB_OV [16:16] */
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_ITB_OV_MASK                  0x00010000
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_ITB_OV_SHIFT                 16

/* AUD_DSP_ESR_SO00 :: INT_SET :: RSVD_15 [15:15] */
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_RSVD_15_MASK                 0x00008000
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_RSVD_15_SHIFT                15

/* AUD_DSP_ESR_SO00 :: INT_SET :: ENC_STOP_ACK [14:14] */
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_ENC_STOP_ACK_MASK            0x00004000
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_ENC_STOP_ACK_SHIFT           14

/* AUD_DSP_ESR_SO00 :: INT_SET :: CDB_DATA_DUMPED [13:13] */
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_CDB_DATA_DUMPED_MASK         0x00002000
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_CDB_DATA_DUMPED_SHIFT        13

/* AUD_DSP_ESR_SO00 :: INT_SET :: PCM_DATA_CONSUMED [12:12] */
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_PCM_DATA_CONSUMED_MASK       0x00001000
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_PCM_DATA_CONSUMED_SHIFT      12

/* AUD_DSP_ESR_SO00 :: INT_SET :: PTS_DISCARD [11:11] */
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_PTS_DISCARD_MASK             0x00000800
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_PTS_DISCARD_SHIFT            11

/* AUD_DSP_ESR_SO00 :: INT_SET :: PTS_LOWER [10:10] */
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_PTS_LOWER_MASK               0x00000400
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_PTS_LOWER_SHIFT              10

/* AUD_DSP_ESR_SO00 :: INT_SET :: PTS_UPPER [09:09] */
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_PTS_UPPER_MASK               0x00000200
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_PTS_UPPER_SHIFT              9

/* AUD_DSP_ESR_SO00 :: INT_SET :: PTS_RCV [08:08] */
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_PTS_RCV_MASK                 0x00000100
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_PTS_RCV_SHIFT                8

/* AUD_DSP_ESR_SO00 :: INT_SET :: REFILL_RCH [07:07] */
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_REFILL_RCH_MASK              0x00000080
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_REFILL_RCH_SHIFT             7

/* AUD_DSP_ESR_SO00 :: INT_SET :: MOD_CHG [06:06] */
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_MOD_CHG_MASK                 0x00000040
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_MOD_CHG_SHIFT                6

/* AUD_DSP_ESR_SO00 :: INT_SET :: SR_CHG [05:05] */
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_SR_CHG_MASK                  0x00000020
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_SR_CHG_SHIFT                 5

/* AUD_DSP_ESR_SO00 :: INT_SET :: BR_CHG [04:04] */
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_BR_CHG_MASK                  0x00000010
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_BR_CHG_SHIFT                 4

/* AUD_DSP_ESR_SO00 :: INT_SET :: CRC_ERR [03:03] */
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_CRC_ERR_MASK                 0x00000008
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_CRC_ERR_SHIFT                3

/* AUD_DSP_ESR_SO00 :: INT_SET :: UNLOCK [02:02] */
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_UNLOCK_MASK                  0x00000004
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_UNLOCK_SHIFT                 2

/* AUD_DSP_ESR_SO00 :: INT_SET :: LOCK [01:01] */
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_LOCK_MASK                    0x00000002
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_LOCK_SHIFT                   1

/* AUD_DSP_ESR_SO00 :: INT_SET :: SYNC_ERR [00:00] */
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_SYNC_ERR_MASK                0x00000001
#define BCHP_AUD_DSP_ESR_SO00_INT_SET_SYNC_ERR_SHIFT               0

/***************************************************************************
 *INT_CLEAR - DSP Core Interrupt Clear Register
 ***************************************************************************/
/* AUD_DSP_ESR_SO00 :: INT_CLEAR :: TSM_LOG [31:31] */
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_TSM_LOG_MASK               0x80000000
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_TSM_LOG_SHIFT              31

/* AUD_DSP_ESR_SO00 :: INT_CLEAR :: RSVD_30 [30:30] */
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_RSVD_30_MASK               0x40000000
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_RSVD_30_SHIFT              30

/* AUD_DSP_ESR_SO00 :: INT_CLEAR :: RSVD_29 [29:29] */
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_RSVD_29_MASK               0x20000000
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_RSVD_29_SHIFT              29

/* AUD_DSP_ESR_SO00 :: INT_CLEAR :: FRAME_DECODE [28:28] */
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_FRAME_DECODE_MASK          0x10000000
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_FRAME_DECODE_SHIFT         28

/* AUD_DSP_ESR_SO00 :: INT_CLEAR :: FRAME_WINDOW [27:27] */
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_FRAME_WINDOW_MASK          0x08000000
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_FRAME_WINDOW_SHIFT         27

/* AUD_DSP_ESR_SO00 :: INT_CLEAR :: FRAME_REPEAT [26:26] */
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_FRAME_REPEAT_MASK          0x04000000
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_FRAME_REPEAT_SHIFT         26

/* AUD_DSP_ESR_SO00 :: INT_CLEAR :: FRAME_DROP [25:25] */
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_FRAME_DROP_MASK            0x02000000
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_FRAME_DROP_SHIFT           25

/* AUD_DSP_ESR_SO00 :: INT_CLEAR :: START_PTS_RCH [24:24] */
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_START_PTS_RCH_MASK         0x01000000
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_START_PTS_RCH_SHIFT        24

/* AUD_DSP_ESR_SO00 :: INT_CLEAR :: END_PTS_RCH [23:23] */
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_END_PTS_RCH_MASK           0x00800000
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_END_PTS_RCH_SHIFT          23

/* AUD_DSP_ESR_SO00 :: INT_CLEAR :: RSVD_22 [22:22] */
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_RSVD_22_MASK               0x00400000
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_RSVD_22_SHIFT              22

/* AUD_DSP_ESR_SO00 :: INT_CLEAR :: RSVD_21 [21:21] */
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_RSVD_21_MASK               0x00200000
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_RSVD_21_SHIFT              21

/* AUD_DSP_ESR_SO00 :: INT_CLEAR :: RSVD_20 [20:20] */
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_RSVD_20_MASK               0x00100000
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_RSVD_20_SHIFT              20

/* AUD_DSP_ESR_SO00 :: INT_CLEAR :: RSVD_19 [19:19] */
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_RSVD_19_MASK               0x00080000
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_RSVD_19_SHIFT              19

/* AUD_DSP_ESR_SO00 :: INT_CLEAR :: CDB_ITB_UNF [18:18] */
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_CDB_ITB_UNF_MASK           0x00040000
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_CDB_ITB_UNF_SHIFT          18

/* AUD_DSP_ESR_SO00 :: INT_CLEAR :: CDB_OV [17:17] */
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_CDB_OV_MASK                0x00020000
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_CDB_OV_SHIFT               17

/* AUD_DSP_ESR_SO00 :: INT_CLEAR :: ITB_OV [16:16] */
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_ITB_OV_MASK                0x00010000
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_ITB_OV_SHIFT               16

/* AUD_DSP_ESR_SO00 :: INT_CLEAR :: RSVD_15 [15:15] */
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_RSVD_15_MASK               0x00008000
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_RSVD_15_SHIFT              15

/* AUD_DSP_ESR_SO00 :: INT_CLEAR :: ENC_STOP_ACK [14:14] */
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_ENC_STOP_ACK_MASK          0x00004000
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_ENC_STOP_ACK_SHIFT         14

/* AUD_DSP_ESR_SO00 :: INT_CLEAR :: CDB_DATA_DUMPED [13:13] */
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_CDB_DATA_DUMPED_MASK       0x00002000
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_CDB_DATA_DUMPED_SHIFT      13

/* AUD_DSP_ESR_SO00 :: INT_CLEAR :: PCM_DATA_CONSUMED [12:12] */
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_PCM_DATA_CONSUMED_MASK     0x00001000
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_PCM_DATA_CONSUMED_SHIFT    12

/* AUD_DSP_ESR_SO00 :: INT_CLEAR :: PTS_DISCARD [11:11] */
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_PTS_DISCARD_MASK           0x00000800
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_PTS_DISCARD_SHIFT          11

/* AUD_DSP_ESR_SO00 :: INT_CLEAR :: PTS_LOWER [10:10] */
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_PTS_LOWER_MASK             0x00000400
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_PTS_LOWER_SHIFT            10

/* AUD_DSP_ESR_SO00 :: INT_CLEAR :: PTS_UPPER [09:09] */
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_PTS_UPPER_MASK             0x00000200
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_PTS_UPPER_SHIFT            9

/* AUD_DSP_ESR_SO00 :: INT_CLEAR :: PTS_RCV [08:08] */
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_PTS_RCV_MASK               0x00000100
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_PTS_RCV_SHIFT              8

/* AUD_DSP_ESR_SO00 :: INT_CLEAR :: REFILL_RCH [07:07] */
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_REFILL_RCH_MASK            0x00000080
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_REFILL_RCH_SHIFT           7

/* AUD_DSP_ESR_SO00 :: INT_CLEAR :: MOD_CHG [06:06] */
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_MOD_CHG_MASK               0x00000040
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_MOD_CHG_SHIFT              6

/* AUD_DSP_ESR_SO00 :: INT_CLEAR :: SR_CHG [05:05] */
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_SR_CHG_MASK                0x00000020
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_SR_CHG_SHIFT               5

/* AUD_DSP_ESR_SO00 :: INT_CLEAR :: BR_CHG [04:04] */
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_BR_CHG_MASK                0x00000010
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_BR_CHG_SHIFT               4

/* AUD_DSP_ESR_SO00 :: INT_CLEAR :: CRC_ERR [03:03] */
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_CRC_ERR_MASK               0x00000008
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_CRC_ERR_SHIFT              3

/* AUD_DSP_ESR_SO00 :: INT_CLEAR :: UNLOCK [02:02] */
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_UNLOCK_MASK                0x00000004
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_UNLOCK_SHIFT               2

/* AUD_DSP_ESR_SO00 :: INT_CLEAR :: LOCK [01:01] */
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_LOCK_MASK                  0x00000002
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_LOCK_SHIFT                 1

/* AUD_DSP_ESR_SO00 :: INT_CLEAR :: SYNC_ERR [00:00] */
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_SYNC_ERR_MASK              0x00000001
#define BCHP_AUD_DSP_ESR_SO00_INT_CLEAR_SYNC_ERR_SHIFT             0

/***************************************************************************
 *MASK_STATUS - DSP Core Interrupt Mask Status Register
 ***************************************************************************/
/* AUD_DSP_ESR_SO00 :: MASK_STATUS :: TSM_LOG [31:31] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_TSM_LOG_MASK             0x80000000
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_TSM_LOG_SHIFT            31

/* AUD_DSP_ESR_SO00 :: MASK_STATUS :: RSVD_30 [30:30] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_RSVD_30_MASK             0x40000000
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_RSVD_30_SHIFT            30

/* AUD_DSP_ESR_SO00 :: MASK_STATUS :: RSVD_29 [29:29] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_RSVD_29_MASK             0x20000000
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_RSVD_29_SHIFT            29

/* AUD_DSP_ESR_SO00 :: MASK_STATUS :: FRAME_DECODE [28:28] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_FRAME_DECODE_MASK        0x10000000
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_FRAME_DECODE_SHIFT       28

/* AUD_DSP_ESR_SO00 :: MASK_STATUS :: FRAME_WINDOW [27:27] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_FRAME_WINDOW_MASK        0x08000000
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_FRAME_WINDOW_SHIFT       27

/* AUD_DSP_ESR_SO00 :: MASK_STATUS :: FRAME_REPEAT [26:26] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_FRAME_REPEAT_MASK        0x04000000
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_FRAME_REPEAT_SHIFT       26

/* AUD_DSP_ESR_SO00 :: MASK_STATUS :: FRAME_DROP [25:25] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_FRAME_DROP_MASK          0x02000000
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_FRAME_DROP_SHIFT         25

/* AUD_DSP_ESR_SO00 :: MASK_STATUS :: START_PTS_RCH [24:24] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_START_PTS_RCH_MASK       0x01000000
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_START_PTS_RCH_SHIFT      24

/* AUD_DSP_ESR_SO00 :: MASK_STATUS :: END_PTS_RCH [23:23] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_END_PTS_RCH_MASK         0x00800000
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_END_PTS_RCH_SHIFT        23

/* AUD_DSP_ESR_SO00 :: MASK_STATUS :: RSVD_22 [22:22] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_RSVD_22_MASK             0x00400000
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_RSVD_22_SHIFT            22

/* AUD_DSP_ESR_SO00 :: MASK_STATUS :: RSVD_21 [21:21] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_RSVD_21_MASK             0x00200000
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_RSVD_21_SHIFT            21

/* AUD_DSP_ESR_SO00 :: MASK_STATUS :: RSVD_20 [20:20] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_RSVD_20_MASK             0x00100000
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_RSVD_20_SHIFT            20

/* AUD_DSP_ESR_SO00 :: MASK_STATUS :: RSVD_19 [19:19] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_RSVD_19_MASK             0x00080000
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_RSVD_19_SHIFT            19

/* AUD_DSP_ESR_SO00 :: MASK_STATUS :: CDB_ITB_UNF [18:18] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_CDB_ITB_UNF_MASK         0x00040000
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_CDB_ITB_UNF_SHIFT        18

/* AUD_DSP_ESR_SO00 :: MASK_STATUS :: CDB_OV [17:17] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_CDB_OV_MASK              0x00020000
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_CDB_OV_SHIFT             17

/* AUD_DSP_ESR_SO00 :: MASK_STATUS :: ITB_OV [16:16] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_ITB_OV_MASK              0x00010000
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_ITB_OV_SHIFT             16

/* AUD_DSP_ESR_SO00 :: MASK_STATUS :: RSVD_15 [15:15] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_RSVD_15_MASK             0x00008000
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_RSVD_15_SHIFT            15

/* AUD_DSP_ESR_SO00 :: MASK_STATUS :: ENC_STOP_ACK [14:14] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_ENC_STOP_ACK_MASK        0x00004000
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_ENC_STOP_ACK_SHIFT       14

/* AUD_DSP_ESR_SO00 :: MASK_STATUS :: CDB_DATA_DUMPED [13:13] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_CDB_DATA_DUMPED_MASK     0x00002000
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_CDB_DATA_DUMPED_SHIFT    13

/* AUD_DSP_ESR_SO00 :: MASK_STATUS :: PCM_DATA_CONSUMED [12:12] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_PCM_DATA_CONSUMED_MASK   0x00001000
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_PCM_DATA_CONSUMED_SHIFT  12

/* AUD_DSP_ESR_SO00 :: MASK_STATUS :: PTS_DISCARD [11:11] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_PTS_DISCARD_MASK         0x00000800
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_PTS_DISCARD_SHIFT        11

/* AUD_DSP_ESR_SO00 :: MASK_STATUS :: PTS_LOWER [10:10] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_PTS_LOWER_MASK           0x00000400
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_PTS_LOWER_SHIFT          10

/* AUD_DSP_ESR_SO00 :: MASK_STATUS :: PTS_UPPER [09:09] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_PTS_UPPER_MASK           0x00000200
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_PTS_UPPER_SHIFT          9

/* AUD_DSP_ESR_SO00 :: MASK_STATUS :: PTS_RCV [08:08] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_PTS_RCV_MASK             0x00000100
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_PTS_RCV_SHIFT            8

/* AUD_DSP_ESR_SO00 :: MASK_STATUS :: REFILL_RCH [07:07] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_REFILL_RCH_MASK          0x00000080
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_REFILL_RCH_SHIFT         7

/* AUD_DSP_ESR_SO00 :: MASK_STATUS :: MOD_CHG [06:06] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_MOD_CHG_MASK             0x00000040
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_MOD_CHG_SHIFT            6

/* AUD_DSP_ESR_SO00 :: MASK_STATUS :: SR_CHG [05:05] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_SR_CHG_MASK              0x00000020
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_SR_CHG_SHIFT             5

/* AUD_DSP_ESR_SO00 :: MASK_STATUS :: BR_CHG [04:04] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_BR_CHG_MASK              0x00000010
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_BR_CHG_SHIFT             4

/* AUD_DSP_ESR_SO00 :: MASK_STATUS :: CRC_ERR [03:03] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_CRC_ERR_MASK             0x00000008
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_CRC_ERR_SHIFT            3

/* AUD_DSP_ESR_SO00 :: MASK_STATUS :: UNLOCK [02:02] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_UNLOCK_MASK              0x00000004
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_UNLOCK_SHIFT             2

/* AUD_DSP_ESR_SO00 :: MASK_STATUS :: LOCK [01:01] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_LOCK_MASK                0x00000002
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_LOCK_SHIFT               1

/* AUD_DSP_ESR_SO00 :: MASK_STATUS :: SYNC_ERR [00:00] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_SYNC_ERR_MASK            0x00000001
#define BCHP_AUD_DSP_ESR_SO00_MASK_STATUS_SYNC_ERR_SHIFT           0

/***************************************************************************
 *MASK_SET - DSP Core Interrupt Mask Set Register
 ***************************************************************************/
/* AUD_DSP_ESR_SO00 :: MASK_SET :: TSM_LOG [31:31] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_TSM_LOG_MASK                0x80000000
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_TSM_LOG_SHIFT               31

/* AUD_DSP_ESR_SO00 :: MASK_SET :: RSVD_30 [30:30] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_RSVD_30_MASK                0x40000000
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_RSVD_30_SHIFT               30

/* AUD_DSP_ESR_SO00 :: MASK_SET :: RSVD_29 [29:29] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_RSVD_29_MASK                0x20000000
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_RSVD_29_SHIFT               29

/* AUD_DSP_ESR_SO00 :: MASK_SET :: FRAME_DECODE [28:28] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_FRAME_DECODE_MASK           0x10000000
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_FRAME_DECODE_SHIFT          28

/* AUD_DSP_ESR_SO00 :: MASK_SET :: FRAME_WINDOW [27:27] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_FRAME_WINDOW_MASK           0x08000000
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_FRAME_WINDOW_SHIFT          27

/* AUD_DSP_ESR_SO00 :: MASK_SET :: FRAME_REPEAT [26:26] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_FRAME_REPEAT_MASK           0x04000000
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_FRAME_REPEAT_SHIFT          26

/* AUD_DSP_ESR_SO00 :: MASK_SET :: FRAME_DROP [25:25] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_FRAME_DROP_MASK             0x02000000
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_FRAME_DROP_SHIFT            25

/* AUD_DSP_ESR_SO00 :: MASK_SET :: START_PTS_RCH [24:24] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_START_PTS_RCH_MASK          0x01000000
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_START_PTS_RCH_SHIFT         24

/* AUD_DSP_ESR_SO00 :: MASK_SET :: END_PTS_RCH [23:23] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_END_PTS_RCH_MASK            0x00800000
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_END_PTS_RCH_SHIFT           23

/* AUD_DSP_ESR_SO00 :: MASK_SET :: RSVD_22 [22:22] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_RSVD_22_MASK                0x00400000
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_RSVD_22_SHIFT               22

/* AUD_DSP_ESR_SO00 :: MASK_SET :: RSVD_21 [21:21] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_RSVD_21_MASK                0x00200000
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_RSVD_21_SHIFT               21

/* AUD_DSP_ESR_SO00 :: MASK_SET :: RSVD_20 [20:20] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_RSVD_20_MASK                0x00100000
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_RSVD_20_SHIFT               20

/* AUD_DSP_ESR_SO00 :: MASK_SET :: RSVD_19 [19:19] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_RSVD_19_MASK                0x00080000
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_RSVD_19_SHIFT               19

/* AUD_DSP_ESR_SO00 :: MASK_SET :: CDB_ITB_UNF [18:18] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_CDB_ITB_UNF_MASK            0x00040000
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_CDB_ITB_UNF_SHIFT           18

/* AUD_DSP_ESR_SO00 :: MASK_SET :: CDB_OV [17:17] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_CDB_OV_MASK                 0x00020000
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_CDB_OV_SHIFT                17

/* AUD_DSP_ESR_SO00 :: MASK_SET :: ITB_OV [16:16] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_ITB_OV_MASK                 0x00010000
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_ITB_OV_SHIFT                16

/* AUD_DSP_ESR_SO00 :: MASK_SET :: RSVD_15 [15:15] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_RSVD_15_MASK                0x00008000
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_RSVD_15_SHIFT               15

/* AUD_DSP_ESR_SO00 :: MASK_SET :: ENC_STOP_ACK [14:14] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_ENC_STOP_ACK_MASK           0x00004000
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_ENC_STOP_ACK_SHIFT          14

/* AUD_DSP_ESR_SO00 :: MASK_SET :: CDB_DATA_DUMPED [13:13] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_CDB_DATA_DUMPED_MASK        0x00002000
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_CDB_DATA_DUMPED_SHIFT       13

/* AUD_DSP_ESR_SO00 :: MASK_SET :: PCM_DATA_CONSUMED [12:12] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_PCM_DATA_CONSUMED_MASK      0x00001000
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_PCM_DATA_CONSUMED_SHIFT     12

/* AUD_DSP_ESR_SO00 :: MASK_SET :: PTS_DISCARD [11:11] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_PTS_DISCARD_MASK            0x00000800
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_PTS_DISCARD_SHIFT           11

/* AUD_DSP_ESR_SO00 :: MASK_SET :: PTS_LOWER [10:10] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_PTS_LOWER_MASK              0x00000400
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_PTS_LOWER_SHIFT             10

/* AUD_DSP_ESR_SO00 :: MASK_SET :: PTS_UPPER [09:09] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_PTS_UPPER_MASK              0x00000200
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_PTS_UPPER_SHIFT             9

/* AUD_DSP_ESR_SO00 :: MASK_SET :: PTS_RCV [08:08] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_PTS_RCV_MASK                0x00000100
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_PTS_RCV_SHIFT               8

/* AUD_DSP_ESR_SO00 :: MASK_SET :: REFILL_RCH [07:07] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_REFILL_RCH_MASK             0x00000080
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_REFILL_RCH_SHIFT            7

/* AUD_DSP_ESR_SO00 :: MASK_SET :: MOD_CHG [06:06] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_MOD_CHG_MASK                0x00000040
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_MOD_CHG_SHIFT               6

/* AUD_DSP_ESR_SO00 :: MASK_SET :: SR_CHG [05:05] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_SR_CHG_MASK                 0x00000020
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_SR_CHG_SHIFT                5

/* AUD_DSP_ESR_SO00 :: MASK_SET :: BR_CHG [04:04] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_BR_CHG_MASK                 0x00000010
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_BR_CHG_SHIFT                4

/* AUD_DSP_ESR_SO00 :: MASK_SET :: CRC_ERR [03:03] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_CRC_ERR_MASK                0x00000008
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_CRC_ERR_SHIFT               3

/* AUD_DSP_ESR_SO00 :: MASK_SET :: UNLOCK [02:02] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_UNLOCK_MASK                 0x00000004
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_UNLOCK_SHIFT                2

/* AUD_DSP_ESR_SO00 :: MASK_SET :: LOCK [01:01] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_LOCK_MASK                   0x00000002
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_LOCK_SHIFT                  1

/* AUD_DSP_ESR_SO00 :: MASK_SET :: SYNC_ERR [00:00] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_SYNC_ERR_MASK               0x00000001
#define BCHP_AUD_DSP_ESR_SO00_MASK_SET_SYNC_ERR_SHIFT              0

/***************************************************************************
 *MASK_CLEAR - DSP Core Interrupt Mask Clear Register
 ***************************************************************************/
/* AUD_DSP_ESR_SO00 :: MASK_CLEAR :: TSM_LOG [31:31] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_TSM_LOG_MASK              0x80000000
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_TSM_LOG_SHIFT             31

/* AUD_DSP_ESR_SO00 :: MASK_CLEAR :: RSVD_30 [30:30] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_RSVD_30_MASK              0x40000000
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_RSVD_30_SHIFT             30

/* AUD_DSP_ESR_SO00 :: MASK_CLEAR :: RSVD_29 [29:29] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_RSVD_29_MASK              0x20000000
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_RSVD_29_SHIFT             29

/* AUD_DSP_ESR_SO00 :: MASK_CLEAR :: FRAME_DECODE [28:28] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_FRAME_DECODE_MASK         0x10000000
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_FRAME_DECODE_SHIFT        28

/* AUD_DSP_ESR_SO00 :: MASK_CLEAR :: FRAME_WINDOW [27:27] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_FRAME_WINDOW_MASK         0x08000000
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_FRAME_WINDOW_SHIFT        27

/* AUD_DSP_ESR_SO00 :: MASK_CLEAR :: FRAME_REPEAT [26:26] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_FRAME_REPEAT_MASK         0x04000000
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_FRAME_REPEAT_SHIFT        26

/* AUD_DSP_ESR_SO00 :: MASK_CLEAR :: FRAME_DROP [25:25] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_FRAME_DROP_MASK           0x02000000
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_FRAME_DROP_SHIFT          25

/* AUD_DSP_ESR_SO00 :: MASK_CLEAR :: START_PTS_RCH [24:24] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_START_PTS_RCH_MASK        0x01000000
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_START_PTS_RCH_SHIFT       24

/* AUD_DSP_ESR_SO00 :: MASK_CLEAR :: END_PTS_RCH [23:23] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_END_PTS_RCH_MASK          0x00800000
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_END_PTS_RCH_SHIFT         23

/* AUD_DSP_ESR_SO00 :: MASK_CLEAR :: RSVD_22 [22:22] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_RSVD_22_MASK              0x00400000
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_RSVD_22_SHIFT             22

/* AUD_DSP_ESR_SO00 :: MASK_CLEAR :: RSVD_21 [21:21] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_RSVD_21_MASK              0x00200000
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_RSVD_21_SHIFT             21

/* AUD_DSP_ESR_SO00 :: MASK_CLEAR :: RSVD_20 [20:20] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_RSVD_20_MASK              0x00100000
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_RSVD_20_SHIFT             20

/* AUD_DSP_ESR_SO00 :: MASK_CLEAR :: RSVD_19 [19:19] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_RSVD_19_MASK              0x00080000
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_RSVD_19_SHIFT             19

/* AUD_DSP_ESR_SO00 :: MASK_CLEAR :: CDB_ITB_UNF [18:18] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_CDB_ITB_UNF_MASK          0x00040000
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_CDB_ITB_UNF_SHIFT         18

/* AUD_DSP_ESR_SO00 :: MASK_CLEAR :: CDB_OV [17:17] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_CDB_OV_MASK               0x00020000
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_CDB_OV_SHIFT              17

/* AUD_DSP_ESR_SO00 :: MASK_CLEAR :: ITB_OV [16:16] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_ITB_OV_MASK               0x00010000
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_ITB_OV_SHIFT              16

/* AUD_DSP_ESR_SO00 :: MASK_CLEAR :: RSVD_15 [15:15] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_RSVD_15_MASK              0x00008000
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_RSVD_15_SHIFT             15

/* AUD_DSP_ESR_SO00 :: MASK_CLEAR :: ENC_STOP_ACK [14:14] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_ENC_STOP_ACK_MASK         0x00004000
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_ENC_STOP_ACK_SHIFT        14

/* AUD_DSP_ESR_SO00 :: MASK_CLEAR :: CDB_DATA_DUMPED [13:13] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_CDB_DATA_DUMPED_MASK      0x00002000
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_CDB_DATA_DUMPED_SHIFT     13

/* AUD_DSP_ESR_SO00 :: MASK_CLEAR :: PCM_DATA_CONSUMED [12:12] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_PCM_DATA_CONSUMED_MASK    0x00001000
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_PCM_DATA_CONSUMED_SHIFT   12

/* AUD_DSP_ESR_SO00 :: MASK_CLEAR :: PTS_DISCARD [11:11] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_PTS_DISCARD_MASK          0x00000800
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_PTS_DISCARD_SHIFT         11

/* AUD_DSP_ESR_SO00 :: MASK_CLEAR :: PTS_LOWER [10:10] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_PTS_LOWER_MASK            0x00000400
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_PTS_LOWER_SHIFT           10

/* AUD_DSP_ESR_SO00 :: MASK_CLEAR :: PTS_UPPER [09:09] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_PTS_UPPER_MASK            0x00000200
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_PTS_UPPER_SHIFT           9

/* AUD_DSP_ESR_SO00 :: MASK_CLEAR :: PTS_RCV [08:08] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_PTS_RCV_MASK              0x00000100
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_PTS_RCV_SHIFT             8

/* AUD_DSP_ESR_SO00 :: MASK_CLEAR :: REFILL_RCH [07:07] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_REFILL_RCH_MASK           0x00000080
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_REFILL_RCH_SHIFT          7

/* AUD_DSP_ESR_SO00 :: MASK_CLEAR :: MOD_CHG [06:06] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_MOD_CHG_MASK              0x00000040
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_MOD_CHG_SHIFT             6

/* AUD_DSP_ESR_SO00 :: MASK_CLEAR :: SR_CHG [05:05] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_SR_CHG_MASK               0x00000020
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_SR_CHG_SHIFT              5

/* AUD_DSP_ESR_SO00 :: MASK_CLEAR :: BR_CHG [04:04] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_BR_CHG_MASK               0x00000010
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_BR_CHG_SHIFT              4

/* AUD_DSP_ESR_SO00 :: MASK_CLEAR :: CRC_ERR [03:03] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_CRC_ERR_MASK              0x00000008
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_CRC_ERR_SHIFT             3

/* AUD_DSP_ESR_SO00 :: MASK_CLEAR :: UNLOCK [02:02] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_UNLOCK_MASK               0x00000004
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_UNLOCK_SHIFT              2

/* AUD_DSP_ESR_SO00 :: MASK_CLEAR :: LOCK [01:01] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_LOCK_MASK                 0x00000002
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_LOCK_SHIFT                1

/* AUD_DSP_ESR_SO00 :: MASK_CLEAR :: SYNC_ERR [00:00] */
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_SYNC_ERR_MASK             0x00000001
#define BCHP_AUD_DSP_ESR_SO00_MASK_CLEAR_SYNC_ERR_SHIFT            0

#endif /* #ifndef BCHP_AUD_DSP_ESR_SO00_H__ */

/* End of File */
