// Seed: 2228149135
module module_0 (
    input tri0 id_0,
    input supply1 id_1
);
  wire id_3;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    input tri1 id_2,
    input tri id_3,
    output supply1 id_4,
    input supply1 id_5,
    output wand id_6,
    input uwire id_7,
    input uwire id_8,
    input uwire id_9
);
  wire id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  wire id_18;
  module_0(
      id_7, id_2
  );
endmodule
module module_0 (
    input tri1 id_0
    , id_5,
    output tri id_1
    , id_6,
    output tri0 id_2,
    output supply1 id_3
);
  module_2 id_7;
  logic [7:0] id_8;
  logic [7:0] id_9;
  module_0(
      id_0, id_0
  );
  wire id_10;
  id_11 :
  assert property (@(negedge 1) id_9[1/""])
  else $display(1, id_8[1'b0-1'b0], 1, id_6, 0 + id_7, 1'b0 - 1'd0, id_6);
endmodule
