Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto d0dadad0119041ad9bb9f6cd777eb239 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot m_10_tb_behav xil_defaultlib.m_10_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/headless/Desktop/m101/m101.srcs/sources_1/new/m_10.v" Line 23. Module m_10 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.m_10
Compiling module xil_defaultlib.m_10_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot m_10_tb_behav
