
*** Running vivado
    with args -log main_design_pynqrypt_encrypt_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_design_pynqrypt_encrypt_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source main_design_pynqrypt_encrypt_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: main_design_pynqrypt_encrypt_0_0
Command: synth_design -top main_design_pynqrypt_encrypt_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8088
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1973.348 ; gain = 371.770 ; free physical = 197 ; free virtual = 18040
Synthesis current peak Physical Memory [PSS] (MB): peak = 1402.979; parent = 1191.451; children = 211.527
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2977.688; parent = 1979.289; children = 998.398
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main_design_pynqrypt_encrypt_0_0' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ip/main_design_pynqrypt_encrypt_0_0/synth/main_design_pynqrypt_encrypt_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_pynqrypt_round_keys_V_RAM_AUTO_1R1W' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_pynqrypt_round_keys_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_pynqrypt_round_keys_V_RAM_AUTO_1R1W' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_pynqrypt_round_keys_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_aes_generate_round_keys' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_aes_generate_round_keys.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_aes_generate_round_keys_p_round_key_V_RAM_AUTO_1R1W' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_aes_generate_round_keys_p_round_key_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_aes_generate_round_keys_p_round_key_V_RAM_AUTO_1R1W' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_aes_generate_round_keys_p_round_key_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_crypto_aes_rconbkb' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_crypto_aes_rconbkb.v:7]
INFO: [Synth 8-3876] $readmem data file './pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_crypto_aes_rconbkb.dat' is read successfully [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_crypto_aes_rconbkb.v:28]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_crypto_aes_rconbkb' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_crypto_aes_rconbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_flow_control_loop_pipe_sequential_init' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_flow_control_loop_pipe_sequential_init' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_aes_generate_round_keys' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_aes_generate_round_keys.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_ctr_encrypt.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_dataflow_in_loop_loop_ctr_encrypt' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_dataflow_in_loop_loop_ctr_encrypt.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_entry_proc' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_entry_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_entry_proc' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_entry_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_assign_swap_endianness' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_assign_swap_endianness.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_assign_swap_endianness' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_assign_swap_endianness.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_compute_nonce' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_ctr_compute_nonce.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_compute_nonce' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_ctr_compute_nonce.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_aes_encrypt_block' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_aes_encrypt_block.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_sub_bytes' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_sub_bytes.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_sub_bytes' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_sub_bytes.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_aes_encrypt_block' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_aes_encrypt_block.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_xor_block' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_ctr_xor_block.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_xor_block' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_ctr_xor_block.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_assign_swap_endianness_1' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_assign_swap_endianness_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_assign_swap_endianness_1' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_assign_swap_endianness_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_fifo_w64_d5_S' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_fifo_w64_d5_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_fifo_w64_d5_S_ShiftReg' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_fifo_w64_d5_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_fifo_w64_d5_S_ShiftReg' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_fifo_w64_d5_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_fifo_w64_d5_S' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_fifo_w64_d5_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_fifo_w60_d4_S' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_fifo_w60_d4_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_fifo_w60_d4_S_ShiftReg' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_fifo_w60_d4_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_fifo_w60_d4_S_ShiftReg' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_fifo_w60_d4_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_fifo_w60_d4_S' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_fifo_w60_d4_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_fifo_w128_d3_S' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_fifo_w128_d3_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_fifo_w128_d3_S_ShiftReg' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_fifo_w128_d3_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_fifo_w128_d3_S_ShiftReg' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_fifo_w128_d3_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_fifo_w128_d3_S' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_fifo_w128_d3_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_fifo_w128_d2_S' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_fifo_w128_d2_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_fifo_w128_d2_S_ShiftReg' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_fifo_w128_d2_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_fifo_w128_d2_S_ShiftReg' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_fifo_w128_d2_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_fifo_w128_d2_S' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_fifo_w128_d2_S.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_dataflow_in_loop_loop_ctr_encrypt' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_dataflow_in_loop_loop_ctr_encrypt.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_ctr_encrypt.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_control_s_axi' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_control_s_axi.v:252]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_control_s_axi' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_store' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_srl' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_srl' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized0' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_mem' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_mem' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized0' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized1' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_srl__parameterized0' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_srl__parameterized0' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized1' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized2' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_srl__parameterized1' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_srl__parameterized1' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized2' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_store' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_load' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized3' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_mem__parameterized0' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_mem__parameterized0' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized3' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_load' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_write' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_reg_slice' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_reg_slice' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized4' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_srl__parameterized2' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_srl__parameterized2' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized4' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_throttle' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_reg_slice__parameterized0' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_reg_slice__parameterized0' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized5' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_srl__parameterized3' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_srl__parameterized3' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized5' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized6' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_srl__parameterized4' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_srl__parameterized4' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized6' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_throttle' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_reg_slice__parameterized1' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_reg_slice__parameterized1' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2216]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2219]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_write' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_read' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:1332]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_reg_slice__parameterized2' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_reg_slice__parameterized2' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:1708]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_read' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:1332]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt.v:10]
INFO: [Synth 8-6155] done synthesizing module 'main_design_pynqrypt_encrypt_0_0' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ip/main_design_pynqrypt_encrypt_0_0/synth/main_design_pynqrypt_encrypt_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/f0f7/hdl/verilog/pynqrypt_encrypt_control_s_axi.v:353]
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module pynqrypt_encrypt_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module pynqrypt_encrypt_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module pynqrypt_encrypt_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module pynqrypt_encrypt_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module pynqrypt_encrypt_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module pynqrypt_encrypt_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module pynqrypt_encrypt_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module pynqrypt_encrypt_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module pynqrypt_encrypt_gmem_m_axi_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module pynqrypt_encrypt_gmem_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_ARREADY in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RVALID in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[127] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[126] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[125] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[124] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[123] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[122] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[121] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[120] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[119] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[118] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[117] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[116] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[115] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[114] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[113] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[112] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[111] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[110] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[109] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[108] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[107] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[106] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[105] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[104] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[103] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[102] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[101] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[100] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[99] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[98] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[97] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[96] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[95] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[94] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[93] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[92] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[91] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[90] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[89] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[88] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[87] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[86] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[85] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[84] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[83] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[82] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[81] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[80] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[79] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[78] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[77] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[76] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[75] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[74] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[73] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[72] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[71] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[70] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[69] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[68] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[67] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[66] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[65] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[64] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[63] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[62] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[61] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[60] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[59] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[58] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[57] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[56] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[55] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[54] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[53] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[52] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[51] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[50] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[49] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[48] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[47] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[46] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[45] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[44] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[43] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[42] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[41] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[40] in module pynqrypt_encrypt_assign_swap_endianness_1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2098.254 ; gain = 496.676 ; free physical = 296 ; free virtual = 18078
Synthesis current peak Physical Memory [PSS] (MB): peak = 1402.979; parent = 1191.451; children = 211.527
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3096.656; parent = 2098.258; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2113.098 ; gain = 511.520 ; free physical = 297 ; free virtual = 18079
Synthesis current peak Physical Memory [PSS] (MB): peak = 1402.979; parent = 1191.451; children = 211.527
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3111.500; parent = 2113.102; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2113.098 ; gain = 511.520 ; free physical = 297 ; free virtual = 18079
Synthesis current peak Physical Memory [PSS] (MB): peak = 1402.979; parent = 1191.451; children = 211.527
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3111.500; parent = 2113.102; children = 998.398
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2113.098 ; gain = 0.000 ; free physical = 287 ; free virtual = 18070
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ip/main_design_pynqrypt_encrypt_0_0/constraints/pynqrypt_encrypt_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ip/main_design_pynqrypt_encrypt_0_0/constraints/pynqrypt_encrypt_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.runs/main_design_pynqrypt_encrypt_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.runs/main_design_pynqrypt_encrypt_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2277.848 ; gain = 0.000 ; free physical = 165 ; free virtual = 17960
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2277.848 ; gain = 0.000 ; free physical = 164 ; free virtual = 17959
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2277.848 ; gain = 676.270 ; free physical = 275 ; free virtual = 18071
Synthesis current peak Physical Memory [PSS] (MB): peak = 1438.812; parent = 1227.907; children = 211.527
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3244.234; parent = 2245.836; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2277.848 ; gain = 676.270 ; free physical = 275 ; free virtual = 18071
Synthesis current peak Physical Memory [PSS] (MB): peak = 1438.812; parent = 1227.907; children = 211.527
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3244.234; parent = 2245.836; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.runs/main_design_pynqrypt_encrypt_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2277.848 ; gain = 676.270 ; free physical = 275 ; free virtual = 18071
Synthesis current peak Physical Memory [PSS] (MB): peak = 1438.812; parent = 1227.907; children = 211.527
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3244.234; parent = 2245.836; children = 998.398
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'pynqrypt_encrypt_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'pynqrypt_encrypt_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pynqrypt_encrypt_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pynqrypt_encrypt_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pynqrypt_encrypt_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pynqrypt_encrypt_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "pynqrypt_encrypt_aes_generate_round_keys_p_round_key_V_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'pynqrypt_encrypt_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'pynqrypt_encrypt_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pynqrypt_encrypt_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pynqrypt_encrypt_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pynqrypt_encrypt_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pynqrypt_encrypt_gmem_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2277.848 ; gain = 676.270 ; free physical = 262 ; free virtual = 18078
Synthesis current peak Physical Memory [PSS] (MB): peak = 1438.812; parent = 1227.907; children = 211.527
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3244.234; parent = 2245.836; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 6     
	   2 Input   60 Bit       Adders := 1     
	   2 Input   52 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 6     
	   2 Input    5 Bit       Adders := 18    
	   2 Input    4 Bit       Adders := 21    
	   2 Input    3 Bit       Adders := 10    
	   2 Input    2 Bit       Adders := 6     
+---XORs : 
	   2 Input    128 Bit         XORs := 5     
	   2 Input     32 Bit         XORs := 4     
	   4 Input      8 Bit         XORs := 16    
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	              145 Bit    Registers := 1     
	              144 Bit    Registers := 1     
	              130 Bit    Registers := 1     
	              129 Bit    Registers := 2     
	              128 Bit    Registers := 19    
	               96 Bit    Registers := 7     
	               72 Bit    Registers := 3     
	               64 Bit    Registers := 12    
	               60 Bit    Registers := 3     
	               52 Bit    Registers := 2     
	               32 Bit    Registers := 27    
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 45    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 18    
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 126   
+---RAMs : 
	              32K Bit	(255 X 130 bit)          RAMs := 1     
	               2K Bit	(15 X 144 bit)          RAMs := 1     
	               1K Bit	(11 X 128 bit)          RAMs := 1     
	               1K Bit	(44 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  129 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 15    
	   2 Input   96 Bit        Muxes := 2     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 8     
	   2 Input   52 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 7     
	   2 Input   16 Bit        Muxes := 2     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 3     
	  10 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 11    
	  11 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	   8 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 16    
	   2 Input    5 Bit        Muxes := 19    
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 26    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 11    
	   3 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 68    
	   3 Input    2 Bit        Muxes := 16    
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 161   
	   3 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3971] The signal "inst/grp_aes_generate_round_keys_fu_108/p_round_key_V_U/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:01:28 . Memory (MB): peak = 2323.832 ; gain = 722.254 ; free physical = 378 ; free virtual = 17767
Synthesis current peak Physical Memory [PSS] (MB): peak = 1612.489; parent = 1401.909; children = 211.527
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3322.234; parent = 2323.836; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------------+------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object                                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst                    | pynqrypt_round_keys_V_U/ram_reg                            | 11 x 128(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|inst                    | grp_aes_generate_round_keys_fu_108/p_round_key_V_U/ram_reg | 44 x 32(READ_FIRST)    | W | R | 44 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|inst/i_5_0/gmem_m_axi_U | store_unit/buff_wdata/U_fifo_mem/mem_reg                   | 15 x 144(READ_FIRST)   | W |   | 15 x 144(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst/i_5_0/gmem_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg                    | 255 x 130(READ_FIRST)  | W |   | 255 x 130(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
+------------------------+------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:29 ; elapsed = 00:01:33 . Memory (MB): peak = 2323.832 ; gain = 722.254 ; free physical = 269 ; free virtual = 17665
Synthesis current peak Physical Memory [PSS] (MB): peak = 1612.489; parent = 1401.909; children = 211.527
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3322.234; parent = 2323.836; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (3104.0/oG.CP 60.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:49 ; elapsed = 00:01:53 . Memory (MB): peak = 2323.832 ; gain = 722.254 ; free physical = 220 ; free virtual = 17624
Synthesis current peak Physical Memory [PSS] (MB): peak = 1613.798; parent = 1406.404; children = 211.527
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3322.234; parent = 2323.836; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------------+------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object                                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst                    | pynqrypt_round_keys_V_U/ram_reg                            | 11 x 128(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|inst                    | grp_aes_generate_round_keys_fu_108/p_round_key_V_U/ram_reg | 44 x 32(READ_FIRST)    | W | R | 44 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|inst/i_5_0/gmem_m_axi_U | store_unit/buff_wdata/U_fifo_mem/mem_reg                   | 15 x 144(READ_FIRST)   | W |   | 15 x 144(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst/i_5_0/gmem_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg                    | 255 x 130(READ_FIRST)  | W |   | 255 x 130(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
+------------------------+------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/pynqrypt_round_keys_V_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/pynqrypt_round_keys_V_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/pynqrypt_round_keys_V_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/pynqrypt_round_keys_V_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_aes_generate_round_keys_fu_108/p_round_key_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_aes_generate_round_keys_fu_108/p_round_key_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:53 ; elapsed = 00:01:57 . Memory (MB): peak = 2323.832 ; gain = 722.254 ; free physical = 231 ; free virtual = 17636
Synthesis current peak Physical Memory [PSS] (MB): peak = 1613.798; parent = 1406.404; children = 211.527
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3322.234; parent = 2323.836; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:58 ; elapsed = 00:02:01 . Memory (MB): peak = 2323.832 ; gain = 722.254 ; free physical = 229 ; free virtual = 17633
Synthesis current peak Physical Memory [PSS] (MB): peak = 1613.798; parent = 1406.404; children = 211.527
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3322.234; parent = 2323.836; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:58 ; elapsed = 00:02:01 . Memory (MB): peak = 2323.832 ; gain = 722.254 ; free physical = 229 ; free virtual = 17633
Synthesis current peak Physical Memory [PSS] (MB): peak = 1613.798; parent = 1406.404; children = 211.527
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3322.234; parent = 2323.836; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:59 ; elapsed = 00:02:02 . Memory (MB): peak = 2323.832 ; gain = 722.254 ; free physical = 229 ; free virtual = 17633
Synthesis current peak Physical Memory [PSS] (MB): peak = 1613.798; parent = 1406.404; children = 211.527
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3322.234; parent = 2323.836; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:59 ; elapsed = 00:02:03 . Memory (MB): peak = 2323.832 ; gain = 722.254 ; free physical = 229 ; free virtual = 17633
Synthesis current peak Physical Memory [PSS] (MB): peak = 1613.798; parent = 1406.404; children = 211.527
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3322.234; parent = 2323.836; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:59 ; elapsed = 00:02:03 . Memory (MB): peak = 2323.832 ; gain = 722.254 ; free physical = 228 ; free virtual = 17632
Synthesis current peak Physical Memory [PSS] (MB): peak = 1613.798; parent = 1406.404; children = 211.527
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3322.234; parent = 2323.836; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:59 ; elapsed = 00:02:03 . Memory (MB): peak = 2323.832 ; gain = 722.254 ; free physical = 228 ; free virtual = 17632
Synthesis current peak Physical Memory [PSS] (MB): peak = 1613.798; parent = 1406.404; children = 211.527
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3322.234; parent = 2323.836; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[4] | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[3] | 60     | 60         | 60     | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[2] | 128    | 128        | 128    | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[3]     | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14]    | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[3]     | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14]    | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[14]    | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[14]    | 145    | 145        | 145    | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   197|
|2     |LUT1     |    90|
|3     |LUT2     |   414|
|4     |LUT3     |  1060|
|5     |LUT4     |   890|
|6     |LUT5     |   552|
|7     |LUT6     |  1962|
|8     |MUXF7    |   344|
|9     |MUXF8    |   136|
|10    |RAMB36E1 |     7|
|13    |SRL16E   |   587|
|14    |FDRE     |  5760|
|15    |FDSE     |    36|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:59 ; elapsed = 00:02:03 . Memory (MB): peak = 2323.832 ; gain = 722.254 ; free physical = 228 ; free virtual = 17632
Synthesis current peak Physical Memory [PSS] (MB): peak = 1613.798; parent = 1406.404; children = 211.527
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3322.234; parent = 2323.836; children = 998.398
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:54 ; elapsed = 00:01:59 . Memory (MB): peak = 2323.832 ; gain = 557.504 ; free physical = 280 ; free virtual = 17684
Synthesis Optimization Complete : Time (s): cpu = 00:01:59 ; elapsed = 00:02:03 . Memory (MB): peak = 2323.840 ; gain = 722.254 ; free physical = 280 ; free virtual = 17684
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2323.840 ; gain = 0.000 ; free physical = 367 ; free virtual = 17787
INFO: [Netlist 29-17] Analyzing 684 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2347.844 ; gain = 0.000 ; free physical = 319 ; free virtual = 17740
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 7dc4207e
INFO: [Common 17-83] Releasing license: Synthesis
164 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:08 ; elapsed = 00:02:10 . Memory (MB): peak = 2347.844 ; gain = 1015.742 ; free physical = 541 ; free virtual = 17962
INFO: [Common 17-1381] The checkpoint '/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.runs/main_design_pynqrypt_encrypt_0_0_synth_1/main_design_pynqrypt_encrypt_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP main_design_pynqrypt_encrypt_0_0, cache-ID = 5115dfa21d7c4d7b
INFO: [Coretcl 2-1174] Renamed 66 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.runs/main_design_pynqrypt_encrypt_0_0_synth_1/main_design_pynqrypt_encrypt_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_design_pynqrypt_encrypt_0_0_utilization_synth.rpt -pb main_design_pynqrypt_encrypt_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 10 14:08:47 2022...
