{
    "key": "MICRO_17",
    "conference": "International Symposium on Microarchitecture",
    "url": "https://www.microarch.org/micro50/",
    "organization": [
        "IEEE",
        "ACM"
    ],
    "country": "US",
    "postdate": "2017-10-16",
    "last_deadline": "2017-04-04",
    "review_days": 58,
    "mean_pages": 13.52,
    "submissions": 327,
    "min_reviews": 3,
    "total_reviews": 1590,
    "double_blind": true,
    "rebuttal": true,
    "open_access": false,
    "age": 50,
    "past_papers": 1523,
    "past_citations": 26320,
    "h5_index": 41,
    "h5_median": 63,
    "field": "Systems",
    "subfield": "Architecture",
    "diversity_effort": false,
    "notes": "The review model is nonstandard. Highly ranked papers are recommended to submit a revised version based on reviewer comments. The rest are invited to submit a rebuttal only. This way, the first group of papers gets a 'mini-revision' period, akin to journals but with a single shot, as explained here: https://www.microarch.org/micro48/files/reviewmodel.html. In addition to the PC, which got 14-18 reviews each, there's an ERC of about 100 members (up to 7 reviews each) and 28 external experts (1-2 reviews each). Some papers were assigned a shepherd (all of those appear in the program). Based on a script written for ISCA'17, 1285 extra conflicts were detected, beyond those declared. Two of the rebuttal-only papers (not revised) were accepted. The min_reviews number is computed from the author survey.",
    "pc_chairs": [
        "Joel Emer (NVIDIA, MIT)",
        "Daniel Sanchez (MIT)"
    ],
    "pc_members": [
        "Jung Ho Ahn (SNU)",
        "Alaa Alameldeen (Intel)",
        "Krste Asanoviç (Berkeley)",
        "Rajeev Balasubramonian (Utah)",
        "Brad Beckmann (AMD)",
        "Nathan Beckmann (CMU)",
        "Abhishek Bhattacharjee (Rutgers)",
        "Pradip Bose (IBM)",
        "Simone Campanoni (Northwestern)",
        "Ramon Canal (UPC)",
        "Trevor E. Carlson (NUS)",
        "Fred Chong (U. Chicago)",
        "Eric Chung (Microsoft)",
        "Lieven Eeckhout (Ghent University)",
        "Hadi Esmaeilzadeh (Georgia Tech)",
        "Babak Falsafi (EPFL)",
        "Michael Ferdman (SUNY Stony Brook)",
        "Christopher W. Fletcher (UIUC)",
        "Kim Hazelwood (Facebook)",
        "Kei Hiraki (University of Tokyo)",
        "James Hoe (CMU)",
        "Engin Ipek (U. Rochester)",
        "Natalie Enright Jerger (U. of Toronto)",
        "Daniel A. Jimenez (TAMU)",
        "Stefanos Kaxiras (Uppsala University)",
        "Samira Khan (U. Virginia)",
        "John Kim (KAIST)",
        "Christos Kozyrakis (Stanford)",
        "Alvy Lebeck (Duke)",
        "Benjamin C. Lee (Duke)",
        "Jae Lee (SNU)",
        "David Lo (Google)",
        "Brandon Lucia (CMU)",
        "Scott Mahlke (U. Michigan)",
        "Srilatha Manne (Cavium)",
        "Jason Mars (U. Michigan)",
        "Margaret Martonosi (Princeton)",
        "Pierre Michaud (INRIA)",
        "Onur Mutlu (ETH)",
        "Tony Nowatzki (UCLA)",
        "Michael Pellauer (Nvidia)",
        "Milos Prvulovic (Georgia Tech)",
        "Moinuddin Qureshi (Georgia Tech)",
        "Ravi Rajwar (Intel)",
        "Vijay Janapa Reddi (U. Texas-Austin)",
        "Minsoo Rhu (Nvidia)",
        "Jack Sampson (Penn State)",
        "Karthikeyan Sankaralingam (Wisconsin)",
        "Andre Seznec (INRIA)",
        "Timothy Sherwood (UCSB)",
        "Arrvindh Shriraman (Simon Fraser)",
        "Edward Suh (Cornell)",
        "Guangyu Sun (Peking U.)",
        "Vivienne Sze (MIT)",
        "Michael Taylor (UCSD)",
        "T. N. Vijaykumar (Purdue)",
        "Thomas F. Wenisch (University of Michigan)",
        "David A. Wood (U. Wisconsin-Madison)",
        "Carole-Jean Wu (Arizona State)",
        "Lisa Wu (Berkeley)",
        "Yuan Xie (UCSB)"
    ],
    "keynote_speakers": [
        "Krisztián Flautner (ARM)",
        "Doug Burger (Microsoft)"
    ],
    "session_chairs": [
        "Daniel A. Jimenez",
        "Krste Asanoviç",
        "Brad Beckmann (AMD)",
        "Samira Khan (Virginia)",
        "David A. Wood (Wisconsin)",
        "Christopher W. Fletcher (UIUC)",
        "Vivienne Sze (MIT)",
        "Alaa Alameldeen (Intel)",
        "Abhishek Bhattacharjee (Rutgers)",
        "Bobbie Manne (Cavium)",
        "Michael Pellauer (Nvidia)",
        "Nathan Beckmann (CMU)",
        "Hadi Esmaeilzadeh (Georgia Tech)",
        "Milos Prvulovic (Georgia Tech)",
        "Margaret Martonosi (Princeton)"
    ],
    "panelists": [
        "Rich Belgard",
        "Tom Conte",
        "Matthew Farrens",
        "Gearold Johnson",
        "Yale Patt",
        "Nick Tredennick"
    ],
    "papers": [
        {
            "key": "MICRO_17_001",
            "title": "Banshee: Bandwidth-Efficient DRAM Caching Via Software/Hardware Cooperation",
            "authors": [
                "Xiangyao Yu (MIT)",
                "Christopher J. Hughes (Intel)",
                "Nadathur Satish (Intel)",
                "Onur Mutlu (ETH)",
                "Srinivas Devadas (MIT)"
            ],
            "s2pid": "15aa9bdac48ab6c3b1c223a676240b3cbbd4c3d6",
            "words": 12647,
            "topics": [
                "Architecture",
                "OS"
            ]
        },
        {
            "key": "MICRO_17_002",
            "title": "UDP: A Programmable Accelerator for Extract-Transform-Load Workloads and More",
            "authors": [
                "Yuanwei Fang (University of Chicago)",
                "Chen Zou (University of Chicago)",
                "Aaron J. Elmore (University of Chicago)",
                "Andrew A. Chien (University of Chicago and Argonne National Laboratory)"
            ],
            "s2pid": "620eac63b314969fa88a0e3be1d3d682e5266f3d",
            "words": 10302,
            "topics": [
                "Architecture",
                "Data"
            ]
        },
        {
            "key": "MICRO_17_003",
            "title": "ConTutto - A Novel FPGA-based Prototyping Platform Enabling Innovation in the Memory Subsystem of a Server Class Processor",
            "authors": [
                "Bharat Sukhwani (IBM Research)",
                "Thomas Roewer (IBM Research)",
                "Charles L. Haymes (IBM Research)",
                "Kyu-Hyoun Kim (IBM Research)",
                "Adam J. McPadden (IBM)",
                "Daniel M. Dreps (IBM)",
                "Dean Sanner (IBM)",
                "Jan Van Lunteren (IBM Research)",
                "Sameh Asaad (IBM Research)"
            ],
            "s2pid": "b1a90d1ce4403aeaec632f38588ed7f8ee271813",
            "words": 10022,
            "topics": [
                "Architecture",
                "GPGPU"
            ],
            "content_tags": {
                "manual": [
                    "system",
                    "experiment",
                    "positive"
                ]
            }
        },
        {
            "key": "MICRO_17_004",
            "title": "UNFOLD: A Memory-Efficient Speech Recognizer Using On-The-Fly WFST Composition",
            "authors": [
                "Reza Yazdani (Universitat Politecnica de Catalunya)",
                "Jose Maria Arnau (Universitat Politecnica de Catalunya)",
                "Antonio Gonzalez (Universitat Politecnica de Catalunya)"
            ],
            "s2pid": "e3fc67dfcf8e194f452fd734e4dfd99a53f2afeb",
            "words": 11598,
            "topics": [
                "Architecture"
            ]
        },
        {
            "key": "MICRO_17_005",
            "title": "Detecting and Mitigating Data-Dependent DRAM Failures by Exploiting Current Memory Content",
            "authors": [
                "Samira Khan (University of Virginia)",
                "Chris Wilkerson (Intel)",
                "Zhe1 Wang (Intel)",
                "Alaa Alameldeen (Intel)",
                "Donghyuk Lee (NVIDIA)",
                "Onur Mutlu (ETH Zurich)"
            ],
            "s2pid": "1ebdf99bf03787a10d1c37bc9f93e89116e29bd6",
            "words": 14799,
            "topics": [
                "Architecture"
            ]
        },
        {
            "key": "MICRO_17_006",
            "title": "IDEAL: Image DEnoising AcceLerator",
            "authors": [
                "Mostafa Mahmoud (University of Toronto)",
                "Bojian Zheng (University of Toronto)",
                "Alberto Delmas Lascorz (University of Toronto)",
                "Felix Heide (Stanford University/Algolux)",
                "Jonathan Assouline (Algolux)",
                "Paul Boucher (Algolux)",
                "Emmanuel Onzon (Algolux)",
                "Andreas Moshovos (University of Toronto)"
            ],
            "s2pid": "ebf7cbcc225730f1d3314871f35dd6956d19e631",
            "words": 11638,
            "topics": [
                "Architecture",
                "GPGPU"
            ]
        },
        {
            "key": "MICRO_17_007",
            "title": "Fine-Grained DRAM: Energy Efficient DRAM for Extreme Bandwidth Systems",
            "authors": [
                "Mike O'Connor (NVIDIA / UT-Austin)",
                "Niladrish Chatterjee (NVIDIA)",
                "Donghyuk Lee (NVIDIA)",
                "John Wilson (NVIDIA)",
                "Aditya Agrawal (NVIDIA)",
                "Stephen Keckler (NVIDIA / UT-Austin)",
                "William Dally (NVIDIA / Stanford)"
            ],
            "s2pid": "6aeb1bc8306f0c079d24cded5c4eff7de5da46e8",
            "words": 13077,
            "topics": [
                "Architecture",
                "Energy"
            ]
        },
        {
            "key": "MICRO_17_008",
            "title": "Pipelining a Triggered Processing Element",
            "authors": [
                "Thomas J. Repetti (Columbia University)",
                "Joao Pedro Cerqueira (Columbia University)",
                "Martha A. Kim (Columbia University)",
                "Mingoo Seok (Columbia University)"
            ],
            "s2pid": "47340eab259689cfa2cae9bd207d5c8fbc425a78",
            "words": 11291,
            "topics": [
                "Architecture"
            ],
            "content_tags": {
                "manual": [
                    "system",
                    "open",
                    "positive",
                    "negative",
                    "simulation"
                ]
            },
            "artifact": {
                "badge": false,
                "evaluated": false,
                "linked": true,
                "url": "http://github.com/arcade-lab/tia-infrastructure",
                "last_accessed": "2021-05-17"
            }
        },
        {
            "key": "MICRO_17_009",
            "title": "Efficient Exception Handling Support for GPUs",
            "authors": [
                "Ivan Tanasic (Universitat Politecnica de Catalunya / Barcelona Supercomputing Center)",
                "Isaac Gelado (NVIDIA)",
                "Marc Jorda (Barcelona Supercomputing Center)",
                "Eduard Ayguade (Universitat Politecnica de Catalunya / Barcelona Supercomputing Center)",
                "Nacho Navarro (Universitat Politecnica de Catalunya / Barcelona Supercomputing Center)"
            ],
            "s2pid": "b41906610edba5cc559dd2820fdf3d6e31caba9e",
            "words": 12936,
            "topics": [
                "Architecture",
                "GPGPU"
            ]
        },
        {
            "key": "MICRO_17_010",
            "title": "Proteus: A Flexible and Fast Software Supported Hardware Logging approach for NVM",
            "authors": [
                "Seunghee Shin (North Carolina State University)",
                "Satish Kumar Tirukkovalluri (North Carolina State University)",
                "James Tuck (North Carolina State University)",
                "Yan Solihin (North Carolina State University)"
            ],
            "s2pid": "20f1081cf001f716037e20d9cff147f5ac50632a",
            "words": 12598,
            "topics": [
                "Architecture",
                "Storage"
            ]
        },
        {
            "key": "MICRO_17_011",
            "title": "Beyond the Socket: NUMA-Aware GPUs",
            "authors": [
                "Ugljesa Milic (Barcelona Supercomputing Center / Universitat Politecnica de Catalunya)",
                "Oreste Villa (Nvidia)",
                "Evgeny Bolotin (Nvidia)",
                "Akhil Arunkumar (Arizona State University)",
                "Eiman Ebrahimi (Nvidia)",
                "Aamer Jaleel (Nvidia)",
                "Alex Ramirez (Google)",
                "David Nellans (Nvidia)"
            ],
            "s2pid": "517a01774f760d08c73bd5de2a561c98fd5814dc",
            "words": 10319,
            "topics": [
                "Architecture",
                "GPGPU"
            ]
        },
        {
            "key": "MICRO_17_012",
            "title": "Efficient Support of Position Independence on Non-Volatile Memory",
            "authors": [
                "Guoyang Chen (Qualcomm)",
                "Lei Zhang (NCSU)",
                "Richa Budhiraja (Qualcomm)",
                "Xipeng Shen (NCSU)",
                "Youfeng Wu (Intel)"
            ],
            "s2pid": "911b73ae86d61d6919f16cc2f538a6548766bf64",
            "words": 12375,
            "topics": [
                "Architecture",
                "Storage"
            ]
        },
        {
            "key": "MICRO_17_013",
            "title": "Mosaic: A GPU Memory Manager with Application-Transparent Support for Multiple Page Sizes",
            "authors": [
                "Rachata Ausavarungnirun (Carnegie Mellon University)",
                "Joshua Landgraf (UT Austin)",
                "Vance Miller (UT Austin)",
                "Saugata Ghose (Carnegie Mellon University)",
                "Jayneel Gandhi (VMware Research Group)",
                "Christopher J. Rossbach (UT Austin and VMware Research Group)",
                "Onur Mutlu (ETH Zurich and Carnegie Mellon University)"
            ],
            "s2pid": "1171eecf13da9beb57b06a3c6e8a323e89b8e1ff",
            "words": 17251,
            "topics": [
                "Architecture",
                "GPGPU",
                "OS"
            ]
        },
        {
            "key": "MICRO_17_014",
            "title": "Incidental Computing on IoT Nonvolatile Processors",
            "authors": [
                "Kaisheng Ma (Penn State)",
                "Xueqing Li (Penn State)",
                "Jinyang1 Li (Tsinghua Univ.)",
                "Yongpan Liu (Tsinghua Univ.)",
                "Yuan Xie (UCSB)",
                "Jack Sampson (Penn State)",
                "Mahmut T. Kandemir (Penn State)",
                "Vijaykrishnan Narayanan (Penn State)"
            ],
            "s2pid": "6ab2c1fa831052a09eab22e799f0a065d13580dd",
            "words": 13332,
            "topics": [
                "Architecture"
            ]
        },
        {
            "key": "MICRO_17_015",
            "title": "RegLess: Just-in-Time Operand Staging for GPUs",
            "authors": [
                "John Kloosterman (University of Michigan)",
                "Jon Beaumont (University of Michigan)",
                "Davoud Anoushe Jamshidi (University of Michigan)",
                "Jonathan Bailey (University of Michigan)",
                "Trevor Mudge (University of Michigan)",
                "Scott Mahlke (University of Michigan)"
            ],
            "s2pid": "1574575034358cc08e96b4bd5f0145286490ea49",
            "words": 13497,
            "topics": [
                "Architecture",
                "GPGPU"
            ]
        },
        {
            "key": "MICRO_17_016",
            "title": "Summarizer: Trading Communication with Computing Near Storage",
            "authors": [
                "Gunjae Koo (University of Southern California)",
                "Kiran Kumar Matam (University of Southern California)",
                "Te I (North Carolina State University)",
                "H. V. Krishna Giri Narra (University of Southern California)",
                "Jing Li (University of California. San Diego)",
                "Hung-Wei Tseng (North Carolina State University)",
                "Steven Swanson (University of California. San Diego)",
                "Murali Annavaram (University of Southern California)"
            ],
            "s2pid": "0afb5d62cdde8056f6ba9ce6eed91c4cbc36c84e",
            "words": 12099,
            "topics": [
                "Architecture",
                "Storage",
                "Network"
            ]
        },
        {
            "key": "MICRO_17_017",
            "title": "SCRATCH: An End-to-end Application-aware Soft-GPGPU Architecture and Trimming Tool",
            "authors": [
                "Pedro Duarte (Instituto de Telecomunicacoes. University of Coimbra. Portugal)",
                "Pedro Tomas (INESC-ID. Instituto Superior Tecnico. Universidade de Lisboa. Portugal)",
                "Gabriel Falcao (Instituto de Telecomunicacoes. University of Coimbra. Portugal)"
            ],
            "s2pid": "322f5bca345b899b9c6d5cd138208dcaaeb48648",
            "words": 13005,
            "topics": [
                "Architecture",
                "GPGPU"
            ]
        },
        {
            "key": "MICRO_17_018",
            "title": "Memory Cocktail Therapy: A General Learning-Based Framework to Optimize Dynamic Tradeoffs in NVMs",
            "authors": [
                "Zhaoxia Deng (University of California. Santa Barbara)",
                "Lunkai Zhang (University of Chicago)",
                "Nikita Mishra (University of Chicago)",
                "Henry Hoffmann (University of Chicago)",
                "Fred Chong (University of Chicago)"
            ],
            "s2pid": "4e544e6db8a17252e0cd6da00401bba734ad64b8",
            "words": 12247,
            "topics": [
                "Storage",
                "Architecture"
            ]
        },
        {
            "key": "MICRO_17_019",
            "title": "A Many-core Architecture for In-Memory Data Processing",
            "authors": [
                "Sandeep R. Agrawal (Oracle Labs)",
                "Sam Idicula (Oracle Labs)",
                "Arun Raghavan (Oracle Labs)",
                "Evangelos Vlachos (Oracle Labs)",
                "Venkatraman Govindaraju (Oracle Labs)",
                "Venkatanathan Varadarajan (Oracle Labs)",
                "Cagri Balkesen (Oracle Labs)",
                "Georgios Giannikis (Oracle Labs)",
                "Charlie Roth (NXP)",
                "Nipun Agarwal (Oracle Labs)",
                "Eric Sedlar (Oracle Labs)"
            ],
            "s2pid": "34d7cbb53b5fa6d1885d0f7601b2eddd058d5b78",
            "words": 12024,
            "topics": [
                "Architecture",
                "Concurrency"
            ]
        },
        {
            "key": "MICRO_17_020",
            "title": "RHMD: Evasion-Resilient Hardware Malware Detectors",
            "authors": [
                "Khaled N. Khasawneh (University of California. Riverside)",
                "Nael Abu-Ghazaleh (University of California. Riverside)",
                "Dmitry Ponomarev (Binghamton University)",
                "Lei Yu (Binghamton University)"
            ],
            "s2pid": "6f5c0bf2582b7b72812535d72a0215dd3070b822",
            "words": 11734,
            "topics": [
                "Architecture",
                "Security"
            ]
        },
        {
            "key": "MICRO_17_021",
            "title": "Cache Automaton",
            "authors": [
                "Arun Subramaniyan (University of Michigan)",
                "Jingcheng Wang (University of Michigan)",
                "Ezhil R. M. Balasubramanian (University of Michigan)",
                "David Blaauw (University of Michigan)",
                "Dennis Sylvester (University of Michigan)",
                "Reetuparna Das (University of Michigan)"
            ],
            "s2pid": "b9cd558c4a8215a99c4fa8091140f3d412430e2c",
            "words": 12392,
            "topics": [
                "Architecture"
            ]
        },
        {
            "key": "MICRO_17_022",
            "title": "Software-based Gate-level Information Flow Security for IoT Systems",
            "authors": [
                "Hari Cherupalli (University of Minnesota)",
                "Henry Duwe (University of Illinois)",
                "Weidong Ye (University of Illinois)",
                "Rakesh Kumar (University of Illinois)",
                "John Sartori (University of Minnesota)"
            ],
            "s2pid": "43ef02647ad28e9b31572dd47cce39a965336776",
            "words": 13456,
            "topics": [
                "Architecture",
                "Security"
            ]
        },
        {
            "key": "MICRO_17_023",
            "title": "Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology",
            "authors": [
                "Vivek Seshadri (Microsoft Research India)",
                "Donghyuk Lee (NVIDIA Research)",
                "Thomas Mullins (Intel)",
                "Hasan Hassan (ETH Zurich)",
                "Amirali Boroumand (CMU)",
                "Jeremie S. Kim (ETH Zurich)",
                "Michael A. Kozuch (Intel)",
                "Onur Mutlu (ETH Zurich)",
                "Phillip Gibbons (CMU)",
                "Todd C. Mowry (CMU)"
            ],
            "s2pid": "00cc482570d739e7b733f45b6f8f1836b24056bd",
            "words": 14537,
            "topics": [
                "Architecture"
            ]
        },
        {
            "key": "MICRO_17_024",
            "title": "How secure is your cache against side-channel attacks?",
            "authors": [
                "Zecheng He (Princeton University)",
                "Ruby B. Lee (Princeton University)"
            ],
            "s2pid": "7e635fe196a1ee9154349d66685e9b07fd39dc43",
            "words": 10955,
            "topics": [
                "Architecture",
                "Security"
            ]
        },
        {
            "key": "MICRO_17_025",
            "title": "DRISA: A DRAM-based Reconfigurable In-Situ Accelerator",
            "authors": [
                "Shuangchen Li (University of California. Santa Barbara)",
                "Dimin Niu (Samsung)",
                "Krishna T. Malladi (Samsung)",
                "Hongzhong Zheng (Samsung)",
                "Bob Brennan (Samsung)",
                "Yuan Xie (University of California. Santa Barbara)"
            ],
            "s2pid": "c16c4fa113cd2c93f7557e05831039ed1436735a",
            "words": 14788,
            "topics": [
                "Architecture"
            ]
        },
        {
            "key": "MICRO_17_026",
            "title": "Constructing and Characterizing Covert Channels on GPGPUs",
            "authors": [
                "Hoda Naghibijouybari (University of California. Riverside)",
                "Khaled N. Khasawneh (University of California. Riverside)",
                "Nael Abu-Ghazaleh (University of California. Riverside)"
            ],
            "s2pid": "6eccccd95a962f391dd83410ae54cda311e742c8",
            "words": 12155,
            "topics": [
                "Architecture",
                "GPGPU",
                "Security"
            ]
        },
        {
            "key": "MICRO_17_027",
            "title": "PageForge: A Near-Memory Content-Aware Page-Merging Architecture",
            "authors": [
                "Dimitrios Skarlatos (University of Illinois at Urbana-Champaign)",
                "Nam Sung Kim (University of Illinois at Urbana-Champaign)",
                "Josep Torrellas (University of Illinois at Urbana-Champaign)"
            ],
            "s2pid": "9bce69cb320f770ba693ee0313514e49cc4ca1a0",
            "words": 12836,
            "topics": [
                "Architecture",
                "OS"
            ]
        },
        {
            "key": "MICRO_17_028",
            "title": "Scale-Out Acceleration for Machine Learning",
            "authors": [
                "Jongse Park (Georgia Institute of Technology)",
                "Hardik Sharma (Georgia Institute of Technology)",
                "Divya Mahajan (Georgia Institute of Technology)",
                "Joon Kyung Kim (Georgia Institute of Technology)",
                "Hadi Esmaeilzadeh (University of California, San Diego)"
            ],
            "s2pid": "dc613690d3704d374f6147d3eb1011a64b7f3e12",
            "words": 16233,
            "topics": [
                "Architecture",
                "Data"
            ]
        },
        {
            "key": "MICRO_17_029",
            "title": "Using Branch Predictors to Predict Brain Activity in Brain-Machine Implants",
            "authors": [
                "Abhishek Bhattacharjee (Rutgers University / Princeton University)"
            ],
            "s2pid": "994c742264337459411320aeb4b804aef89f59bc",
            "words": 14085,
            "topics": [
                "Architecture"
            ]
        },
        {
            "key": "MICRO_17_030",
            "title": "Bit-Pragmatic Deep Neural Network Computing",
            "authors": [
                "Jorge Albericio (NVIDIA)",
                "Patrick Judd (University of Toronto)",
                "Alberto Delmas (University of Toronto)",
                "Sayeh Sharify (University of Toronto)",
                "Gerard O'Leary (University of Toronto)",
                "Roman Genov (University of Toronto)",
                "Andreas Moshovos (University of Toronto)"
            ],
            "s2pid": "06479f0b9b71e8c0744ec7291ab0867ab9ec5059",
            "words": 11098,
            "topics": [
                "Architecture",
                "Data"
            ],
            "content_tags": {
                "manual": [
                    "system",
                    "simulation",
                    "positive",
                    "preliminary"
                ]
            }
        },
        {
            "key": "MICRO_17_031",
            "title": "Load Value Prediction via Path-based Address Prediction: Avoiding Mispredictions due to Conflicting Stores",
            "authors": [
                "Rami Sheikh (Qualcomm Technologies. Inc.)",
                "Harold W. Cain (Qualcomm Datacenter Technologies. Inc.)",
                "Raguram Damodaran (Qualcomm Technologies. Inc.)"
            ],
            "s2pid": "ad4f5c7bf59d630b3366aeaeda19e365999f8cf5",
            "words": 10588,
            "topics": [
                "Architecture"
            ]
        },
        {
            "key": "MICRO_17_032",
            "title": "CirCNN: Accelerating and Compressing Deep Neural Networks Using Block-Circulant Weight Matrices",
            "authors": [
                "Caiwen Ding (Syracuse University)",
                "Siyu Liao (City University of New York. City College)",
                "Yanzhi Wang (Syracuse University)",
                "Zhe Li (Syracuse University)",
                "Ning Liu (Syracuse University)",
                "Youwei Zhuo (University of Southern California)",
                "Chao Wang (University of Southern California)",
                "Xuehai Qian (University of Southern California)",
                "Yu Bai (California State University Fullerton)",
                "Geng Yuan (Syracuse University)",
                "Xiaolong Ma (Syracuse University)",
                "Yipeng Zhang (Syracuse University)",
                "Jian Tang (Syracuse University)",
                "Qinru Qiu (Syracuse University)",
                "Xue Lin (Northeastern University)",
                "Bo Yuan (City University of New York. City College)"
            ],
            "s2pid": "137c11e359096580b08fd4f80a5e80c784d7bcd4",
            "words": 12677,
            "topics": [
                "Architecture",
                "Data"
            ]
        },
        {
            "key": "MICRO_17_033",
            "title": "Multiperspective Reuse Prediction",
            "authors": [
                "Daniel A. Jimenez (tamu)",
                "Elvira Teran (tamu)"
            ],
            "s2pid": "f04671d1702dc404fa6c27d2ada5c70666a9abe0",
            "words": 9906,
            "topics": [
                "Architecture"
            ]
        },
        {
            "key": "MICRO_17_034",
            "title": "CSALT: Context Switch Aware Large TLB",
            "authors": [
                "Yashwant Marathe (The University of Texas at Austin)",
                "Nagendra Gulur (Texas Instruments)",
                "Jee Ho Ryoo (The University of Texas at Austin)",
                "Shuang1 Song (The University of Texas at Austin)",
                "Lizy K. John (The University of Texas at Austin)"
            ],
            "s2pid": "6f0c1898575d56d1c1073b1f2eb6cba5bc931005",
            "words": 11954,
            "topics": [
                "Architecture",
                "OS"
            ]
        },
        {
            "key": "MICRO_17_035",
            "title": "Harnessing Voltage Margins for Energy Efficiency in Multicore CPUs",
            "authors": [
                "George Papadimitriou (University of Athens)",
                "Manolis Kaliorakis (University of Athens)",
                "Athanasios Chatzidimitriou (University of Athens)",
                "Dimitris Gizopoulos (University of Athens)",
                "Peter Lawthers (AppliedMicro)",
                "Shidhartha Das (ARM)"
            ],
            "s2pid": "2fb5246ca54fa57bb42ded5c49581015d6f43f0e",
            "words": 12033,
            "topics": [
                "Architecture",
                "Energy"
            ]
        },
        {
            "key": "MICRO_17_036",
            "title": "RTLCheck: Verifying the Memory Consistency of RTL Designs",
            "authors": [
                "Yatin A. Manerkar (Princeton University)",
                "Daniel Lustig (NVIDIA)",
                "Margaret Martonosi (Princeton University)",
                "Michael Pellauer (NVIDIA)"
            ],
            "s2pid": "d4d5a5baab3c0418447566724a4fd16c96e53517",
            "words": 13652,
            "topics": [
                "Architecture"
            ],
            "artifact": {
                "badge": false,
                "evaluated": false,
                "linked": true,
                "url": "https://github.com/ymanerka/rtlcheck",
                "last_accessed": "2021-05-25"
            }
        },
        {
            "key": "MICRO_17_037",
            "title": "Race-To-Sleep + Content Caching + Display Caching: A Recipe for Energy-efficient Video Streaming on Handhelds",
            "authors": [
                "Haibo Zhang (Penn State)",
                "Prasanna Venkatesh Rengasamy (Penn State)",
                "Shulin Zhao (Penn State)",
                "Nachiappan Chidambaram Nachiappan (Penn State)",
                "Anand Sivasubramaniam (Penn State)",
                "Mahmut T. Kandemir (Penn State)",
                "Ravi Iyer (Intel)",
                "Chita R. Das (Penn State)"
            ],
            "s2pid": "884e104c13102e1353e85a6a91e41d3cff2c80f5",
            "words": 15100,
            "topics": [
                "Architecture",
                "Energy"
            ]
        },
        {
            "key": "MICRO_17_038",
            "title": "Architecting Hierarchical Coherence Protocols for Push-button Parametric Verification",
            "authors": [
                "Opeoluwa Matthews (Duke University)",
                "Daniel J. Sorin (Duke University)"
            ],
            "s2pid": "7269ad16f06579abc8f87206ffe1881d6b94c302",
            "words": 12158,
            "topics": [
                "Architecture"
            ]
        },
        {
            "key": "MICRO_17_039",
            "title": "BVF: Enabling Significant On-Chip Power Savings via Bit-Value-Favor for Throughput Processors",
            "authors": [
                "Ang Li (Pacific Northwest National Laboratory)",
                "Wenfeng Zhao (University of Minnesota)",
                "Shuaiwen Leon Song (Pacific Northwest National Laboratory)"
            ],
            "s2pid": "9ba97fe20d1042b080b3e2c515e4f9c0ccc6e9e0",
            "words": 15757,
            "topics": [
                "Architecture",
                "Energy"
            ]
        },
        {
            "key": "MICRO_17_040",
            "title": "PARSNIP: Performant Architecture for Race Safety with No Impact on Precision",
            "authors": [
                "Yuanfeng Peng (University of Pennsylvania)",
                "Benjamin P. Wood (Wellesley College)",
                "Joseph Devietti (University of Pennsylvania)"
            ],
            "s2pid": "5e870d5430c1287081f063fb510d7b4256b72bf4",
            "words": 12708,
            "topics": [
                "Architecture"
            ]
        },
        {
            "key": "MICRO_17_041",
            "title": "Xylem: Enhancing Vertical Thermal Conduction in 3D Processor-Memory Stacks",
            "authors": [
                "Aditya Agrawal (UIUC)",
                "Josep Torrellas (UIUC)",
                "Sachin Idgunji (Nvidia)"
            ],
            "s2pid": "5520e353c1b0fd5e282c9cb4e25b9ed268fd7538",
            "words": 13051,
            "topics": [
                "Architecture",
                "Energy"
            ]
        },
        {
            "key": "MICRO_17_042",
            "title": "Unleashing the Power of GPU for Physically-Based Rendering via Dynamic Ray Shuffling",
            "authors": [
                "Yashuai Lv (Astronautical Engineering University)",
                "Libo Huang (National University of Defense Technology)",
                "Li Shen (National University of Defense Technology)",
                "Zhiying Wang (National University of Defense Technology)"
            ],
            "s2pid": "6a7ab215f023bcad781b0d7098f54d22e5ee89a1",
            "words": 12482,
            "topics": [
                "Architecture",
                "GPGPU"
            ]
        },
        {
            "key": "MICRO_17_043",
            "title": "SchedTask: A Hardware-Assisted Task Scheduler",
            "authors": [
                "Prathmesh Kallurkar (IIT Delhi)",
                "Smruti R. Sarangi (IIT Delhi)"
            ],
            "s2pid": "01f42436042ddaa48998c87109cbe46cad6e7e52",
            "words": 11440,
            "topics": [
                "Architecture",
                "OS"
            ]
        },
        {
            "key": "MICRO_17_044",
            "title": "GPUpd: A Fast and Scalable Multi-GPU Architecture Using Cooperative Projection and Distribution",
            "authors": [
                "Youngsok Kim (Seoul National University)",
                "Jae-Eon Jo (POSTECH)",
                "Hanhwi Jang (POSTECH)",
                "Minsoo Rhu (POSTECH)",
                "Hanjun Kim (POSTECH)",
                "Jangwoo Kim (Seoul National University)"
            ],
            "s2pid": "84851b61293a4199c3f9164e21103b417aee49f7",
            "words": 13347,
            "topics": [
                "Architecture",
                "GPGPU"
            ]
        },
        {
            "key": "MICRO_17_045",
            "title": "Exploiting Heterogeneity for Tail Latency and Energy Efficiency",
            "authors": [
                "Md E. Haque (Rutgers University)",
                "Yuxiong He (Microsoft Research)",
                "Sameh Elnikety (Microsoft Research)",
                "Thu D. Nguyen (Rutgers University)",
                "Ricardo Bianchini (Microsoft Research)",
                "Kathryn S. McKinley (Google)"
            ],
            "s2pid": "163b1068e22a1e4588dc7429a893c19ece344ef5",
            "words": 12458,
            "topics": [
                "Architecture",
                "Energy"
            ]
        },
        {
            "key": "MICRO_17_046",
            "title": "VersaPipe: A Versatile Programming Framework for Pipelined Computing on GPU",
            "authors": [
                "Zhen Zheng (Tsinghua University)",
                "Chanyoung Oh (University of Seoul)",
                "Jidong Zhai (Tsinghua University)",
                "Xipeng Shen (North Carolina State University)",
                "Youngmin Yi (University of Seoul)",
                "Wenguang Chen (Tsinghua University)"
            ],
            "s2pid": "2aed1eef57c90b8776e586283847438443b599f8",
            "words": 12358,
            "topics": [
                "Architecture",
                "Compilers",
                "GPGPU"
            ],
            "artifact": {
                "badge": false,
                "evaluated": false,
                "linked": false,
                "url": "https://github.com/JamesTheZ/VersaPipe",
                "last_accessed": "2021-05-25"
            }
        },
        {
            "key": "MICRO_17_047",
            "title": "TMI: Thread Memory Isolation for False Sharing Repair",
            "authors": [
                "Christian DeLozier (University of Pennsylvania)",
                "Ariel Eizenberg (University of Pennsylvania)",
                "Shiliang Hu (Intel)",
                "Gilles Pokam (Intel)",
                "Joseph Devietti (University of Pennsylvania)"
            ],
            "s2pid": "924915ae02e621c10f257fb09a1dcc0202d9aad4",
            "words": 10768,
            "topics": [
                "Architecture",
                "Concurrency"
            ]
        },
        {
            "key": "MICRO_17_048",
            "title": "WIREFRAME: Supporting Data-dependent Parallelism through Dependency Graph Execution in GPUs",
            "authors": [
                "AmirAli Abdolrashidi (University of California Riverside)",
                "Devashree Tripathy (University of California Riverside)",
                "Mehmet Esat Belviranli (Oak Ridge National Laboratories)",
                "Daniel Wong (University of California Riverside)",
                "Laxmi Narayan Bhuyan (University of California Riverside)"
            ],
            "s2pid": "4d811c5cc0b805cd8b6ffe3a4e82bca9e1487e74",
            "words": 11838,
            "topics": [
                "Architecture",
                "Concurrency",
                "GPGPU"
            ]
        },
        {
            "key": "MICRO_17_049",
            "title": "Estimating and Understanding Architectural Risk",
            "authors": [
                "Weilong Cui (University of California. Santa Barbara)",
                "Timothy Sherwood (University of California. Santa Barbara)"
            ],
            "s2pid": "5942a6955880a7e575427683c7278c371ec2c5d4",
            "words": 11415,
            "topics": [
                "Architecture"
            ]
        },
        {
            "key": "MICRO_17_050",
            "title": "Hybrid Analog-Digital Solution of Nonlinear Partial Differential Equations",
            "authors": [
                "Yipeng Huang (Columbia University)",
                "Ning Guo (Columbia University)",
                "Mingoo Seok (Columbia University)",
                "Yannis Tsividis (Columbia University)",
                "Kyle Mandli (Columbia University)",
                "Simha Sethumadhavan (Columbia University)"
            ],
            "s2pid": "0e02aaad36501e7930d126512e8f4a5c1c50323a",
            "words": 11428,
            "topics": [
                "Architecture",
                "HPC"
            ]
        },
        {
            "key": "MICRO_17_051",
            "title": "Improving the Effectiveness of Searching for Isomorphic Chains in Superword Level Parallelism",
            "authors": [
                "Joonmoo Huh (North Carolina State University)",
                "James Tuck (North Carolina State University)"
            ],
            "s2pid": "acd2f5ba26a7e53db6c2a5f8575a8d3f3b356a6f",
            "words": 10128,
            "topics": [
                "Architecture",
                "Concurrency"
            ]
        },
        {
            "key": "MICRO_17_052",
            "title": "Taming the Instruction Bandwidth of Quantum Computers via Hardware-Managed Error Correction",
            "authors": [
                "Swamit S. Tannu (Georgia Tech)",
                "Zachary A. Myers (Stanford)",
                "Prashant J. Nair (Georgia Tech)",
                "Douglas M. Carmean (Microsoft)",
                "Moinuddin Qureshi (Georgia Tech)"
            ],
            "s2pid": "eedba2a20767747bb5fa74b8ec1c25c109a8f1b1",
            "words": 12429,
            "topics": [
                "Architecture"
            ]
        },
        {
            "key": "MICRO_17_053",
            "title": "Data Movement Aware Computation Partitioning",
            "authors": [
                "Xulong Tang (Penn State)",
                "Orhan Kislal (Penn State)",
                "Mahmut T. Kandemir (Penn State)",
                "Mustafa Karakoy (TOBB University)"
            ],
            "s2pid": "2d1b2392585b09297dd79a14ca3fb853133d64e3",
            "words": 15790,
            "topics": [
                "Architecture"
            ]
        },
        {
            "key": "MICRO_17_054",
            "title": "Optimized Surface Code Communication in Superconducting Quantum Computers",
            "authors": [
                "Ali Javadi-Abhari (Princeton University)",
                "Pranav Gokhale (University of Chicago)",
                "Adam Holmes (University of Chicago)",
                "Diana Franklin (University of Chicago)",
                "Kenneth R. Brown (Georgia Institute of Technology)",
                "Margaret Martonosi (Princeton University)",
                "Frederic T. Chong (University of Chicago)"
            ],
            "s2pid": "51240ae6d0823a6a0368f1ee62937f52924055b1",
            "words": 11314,
            "topics": [
                "Architecture",
                "Network"
            ]
        },
        {
            "key": "MICRO_17_055",
            "title": "Mirage Cores: The Illusion of Many Out-of-order Cores Using In-order Hardware",
            "authors": [
                "Shruti Padmanabha (University of Michigan)",
                "Andrew Lukefahr (University of Michigan)",
                "Reetuparna Das (University of Michigan)",
                "Scott Mahlke (University of Michigan)"
            ],
            "s2pid": "381416c19b636c9bbab6ec5ebb1c1fa1be6faeca",
            "words": 11595,
            "topics": [
                "Architecture",
                "Concurrency"
            ]
        },
        {
            "key": "MICRO_17_056",
            "title": "Architectural Tradeoffs for Biodegradable Computing",
            "authors": [
                "Ting-Jung Chang (Princeton University)",
                "Zhuozhi Yao (Princeton University)",
                "Paul J. Jackson (Princeton University)",
                "Barry P. Rand (Princeton University)",
                "David Wentzlaff (Princeton University)"
            ],
            "s2pid": "26b5be9d7327d095f5adff76134b0bbc914f56f2",
            "words": 10484,
            "topics": [
                "Architecture",
                "Energy"
            ]
        },
        {
            "key": "MICRO_17_057",
            "title": "Using Intra-Core Loop-Task Accelerators to Improve the Productivity and Performance of Task-Based Parallel Programs",
            "authors": [
                "Ji Kim (Cornell University)",
                "Shunning Jiang (Cornell University)",
                "Christopher Torng (Cornell University)",
                "Moyang Wang (Cornell University)",
                "Shreesha Srinath (Cornell University)",
                "Berkin Ilbeyi (Cornell University)",
                "Khalid Al-Hawaj (Cornell University)",
                "Christopher Batten (Cornell University)"
            ],
            "s2pid": "3fa62e121a18e6ad44bcce5f6e783f0dc4a0d52f",
            "words": 14769,
            "topics": [
                "Architecture",
                "Concurrency"
            ],
            "content_tags": {
                "manual": [
                    "experience",
                    "system",
                    "positive",
                    "simulation",
                    "experiment"
                ]
            }
        },
        {
            "key": "MICRO_17_058",
            "title": "Architectural Opportunities for Novel Dynamic EMI Shifting (DEMIS)",
            "authors": [
                "Daphne I. Gorman (UC Santa Cruz)",
                "Jose Renau (UC Santa Cruz)",
                "Matthew Guthaus (UC Santa Cruz)"
            ],
            "s2pid": "32aec3324ffa1d4bef7748e310471692064d11d0",
            "words": 10992,
            "topics": [
                "Architecture"
            ]
        },
        {
            "key": "MICRO_17_059",
            "title": "DeftNN: Addressing Bottlenecks for DNN Execution on GPUs via Synapse Vector Elimination and Near-compute Data Fission",
            "authors": [
                "Parker Hill (University of Michigan)",
                "Animesh Jain (University of Michigan)",
                "Mason Hill (University of Nevada, Las Vegas)",
                "Babak Zamirai (University of Michigan)",
                "Chang-Hong Hsu (University of Michigan)",
                "Michael Laurenzano (University of Michigan)",
                "Scott Mahlke (University of Michigan)",
                "Lingjia Tang (University of Michigan)",
                "Jason Mars (University of Michigan)"
            ],
            "s2pid": "93da61cac343fb2b4cbda7c4ed7a2f28cfaf1956",
            "words": 11665,
            "topics": [
                "Architecture",
                "Network",
                "GPGPU"
            ]
        },
        {
            "key": "MICRO_17_060",
            "title": "Hardware Supported Persistent Object Address Translation",
            "authors": [
                "Tiancong Wang (NC State University)",
                "Sakthikumaran Sambasivam (NC State University)",
                "Yan Solihin (NC State University)",
                "James Tuck (NC State University)"
            ],
            "s2pid": "c8d937e3abc6c78b0d7358a1231280904428d946",
            "words": 11444,
            "topics": [
                "Architecture"
            ]
        },
        {
            "key": "MICRO_17_061",
            "title": "An Experimental Microarchitecture for a Superconducting Quantum Processor",
            "authors": [
                "Xiang Fu (QuTech, Delft University of Technology, Computer Engineering Lab, Delft University of Technology)",
                "M. Adriaan Rol (QuTech, Delft University of Technology / Kavli Institute of Nanoscience, Delft University of Technology)",
                "C. C. Bultink (QuTech, Delft University of Technology / Kavli Institute of Nanoscience, Delft University of Technology)",
                "J. van Someren (QuTech, Delft University of Technology, Computer Engineering Lab, Delft University of Technology)",
                "Nader Khammassi (QuTech, Delft University of Technology, Computer Engineering Lab, Delft University of Technology)",
                "Imran Ashraf (QuTech, Delft University of Technology, Computer Engineering Lab, Delft University of Technology)",
                "R. F. L. Vermeulen (QuTech, Delft University of Technology / Kavli Institute of Nanoscience, Delft University of Technology)",
                "J. C. de Sterke (Topic Embedded Systems / QuTech, Delft University of Technology)",
                "W. J. Vlothuizen (Netherlands Organisation for Applied Scienti c Research (TNO) / QuTech, Delft University of Technology)",
                "R. N. Schouten (QuTech, Delft University of Technology / Kavli Institute of Nanoscience, Delft University of Technology)",
                "Carmen G. Almudever (QuTech, Delft University of Technology, Computer Engineering Lab, Delft University of Technology)",
                "Leonardo DiCarlo (QuTech, Delft University of Technology)",
                "Koen Bertels (QuTech, Delft University of Technology, Computer Engineering Lab, Delft University of Technology.)"
            ],
            "s2pid": "0c09107ebcab25a5410cb00fa3458f7344d77f3b",
            "words": 11267,
            "topics": [
                "Architecture"
            ],
            "award": true
        }
    ]
}
