

================================================================
== Vivado HLS Report for 'Loop_VConvH_proc'
================================================================
* Date:           Tue May 21 08:04:39 2019

* Version:        2019.2.0 (Build 2547110 on Sun May 19 23:20:49 MDT 2019)
* Project:        proj_2D_convolution_with_linebuffer
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     5.827|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    5|  2059825|    5|  2059825|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+---------+----------+-----------+-----------+-------------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  |     Trip    |          |
        |    Loop Name    | min |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-----------------+-----+---------+----------+-----------+-----------+-------------+----------+
        |- VConvH_VConvW  |    0|  2059820|        11|          1|          1| 0 ~ 2059811 |    yes   |
        +-----------------+-----+---------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    612|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     22|    1660|    490|    -|
|Memory           |       40|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    146|    -|
|Register         |        0|      -|    1924|    288|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       40|     22|    3584|   1536|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       14|     10|       3|      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+---------------------------------------+---------+-------+-----+----+-----+
    |                  Instance                 |                 Module                | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +-------------------------------------------+---------------------------------------+---------+-------+-----+----+-----+
    |filter11x11_strm_mul_10ns_32s_32_3_1_U32   |filter11x11_strm_mul_10ns_32s_32_3_1   |        0|      2|  166|  49|    0|
    |filter11x11_strm_mul_10ns_32s_32_3_1_U35   |filter11x11_strm_mul_10ns_32s_32_3_1   |        0|      2|  166|  49|    0|
    |filter11x11_strm_mul_10ns_32s_32_3_1_U38   |filter11x11_strm_mul_10ns_32s_32_3_1   |        0|      2|  166|  49|    0|
    |filter11x11_strm_mul_10ns_32s_32_3_1_U39   |filter11x11_strm_mul_10ns_32s_32_3_1   |        0|      2|  166|  49|    0|
    |filter11x11_strm_mul_11ns_32s_32_3_1_U33   |filter11x11_strm_mul_11ns_32s_32_3_1   |        0|      2|  166|  49|    0|
    |filter11x11_strm_mul_11ns_32s_32_3_1_U34   |filter11x11_strm_mul_11ns_32s_32_3_1   |        0|      2|  166|  49|    0|
    |filter11x11_strm_mul_11ns_32s_32_3_1_U37   |filter11x11_strm_mul_11ns_32s_32_3_1   |        0|      2|  166|  49|    0|
    |filter11x11_strm_mul_32ns_32ns_64_3_1_U30  |filter11x11_strm_mul_32ns_32ns_64_3_1  |        0|      4|  166|  49|    0|
    |filter11x11_strm_mul_8ns_32s_32_3_1_U31    |filter11x11_strm_mul_8ns_32s_32_3_1    |        0|      2|  166|  49|    0|
    |filter11x11_strm_mul_8ns_32s_32_3_1_U36    |filter11x11_strm_mul_8ns_32s_32_3_1    |        0|      2|  166|  49|    0|
    +-------------------------------------------+---------------------------------------+---------+-------+-----+----+-----+
    |Total                                      |                                       |        0|     22| 1660| 490|    0|
    +-------------------------------------------+---------------------------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |           Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |linebuf_0_U  |Loop_VConvH_proc_linebuf_0  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_1_U  |Loop_VConvH_proc_linebuf_0  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_2_U  |Loop_VConvH_proc_linebuf_0  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_3_U  |Loop_VConvH_proc_linebuf_0  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_4_U  |Loop_VConvH_proc_linebuf_0  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_5_U  |Loop_VConvH_proc_linebuf_0  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_6_U  |Loop_VConvH_proc_linebuf_0  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_7_U  |Loop_VConvH_proc_linebuf_0  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_8_U  |Loop_VConvH_proc_linebuf_0  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_9_U  |Loop_VConvH_proc_linebuf_0  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    +-------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                            |       40|  0|   0|    0| 19200|  320|    10|       614400|
    +-------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln185_1_fu_381_p2               |     +    |      0|  0|  13|           1|          11|
    |add_ln185_fu_367_p2                 |     +    |      0|  0|  71|          64|           1|
    |add_ln194_10_fu_542_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln194_1_fu_505_p2               |     +    |      0|  0|  32|          32|          32|
    |add_ln194_2_fu_511_p2               |     +    |      0|  0|  32|          32|          32|
    |add_ln194_3_fu_515_p2               |     +    |      0|  0|  32|          32|          32|
    |add_ln194_4_fu_547_p2               |     +    |      0|  0|  32|          32|          32|
    |add_ln194_5_fu_521_p2               |     +    |      0|  0|  39|          32|          32|
    |add_ln194_6_fu_538_p2               |     +    |      0|  0|  32|          32|          32|
    |add_ln194_7_fu_529_p2               |     +    |      0|  0|  32|          32|          32|
    |add_ln194_8_fu_525_p2               |     +    |      0|  0|  39|          32|          32|
    |add_ln194_9_fu_533_p2               |     +    |      0|  0|  32|          32|          32|
    |add_ln194_fu_499_p2                 |     +    |      0|  0|  32|          32|          32|
    |row_fu_415_p2                       |     +    |      0|  0|  13|          11|           1|
    |tmp_fu_551_p2                       |     +    |      0|  0|  32|          32|          32|
    |ap_block_pp0                        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage0_iter10  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter1    |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state6_pp0_iter1_stage0   |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state7_pp0_iter2_stage0   |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state8_pp0_iter3_stage0   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln185_fu_362_p2                |   icmp   |      0|  0|  29|          64|          64|
    |icmp_ln186_fu_357_p2                |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln198_1_fu_393_p2              |   icmp   |      0|  0|  13|          11|           4|
    |icmp_ln198_fu_387_p2                |   icmp   |      0|  0|  13|          11|           4|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                     |    or    |      0|  0|   2|           1|           1|
    |select_ln185_1_fu_399_p3            |  select  |      0|  0|   2|           1|           1|
    |select_ln185_2_fu_407_p3            |  select  |      0|  0|  11|           1|          11|
    |select_ln185_fu_373_p3              |  select  |      0|  0|  11|           1|          11|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 612|         592|         535|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  38|          7|    1|          7|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter10  |   9|          2|    1|          2|
    |col1_0_i_i_i_reg_319      |   9|          2|   11|         22|
    |hconv_V_blk_n             |   9|          2|    1|          2|
    |height_blk_n              |   9|          2|    1|          2|
    |height_out_blk_n          |   9|          2|    1|          2|
    |indvar_flatten_reg_308    |   9|          2|   64|        128|
    |row2_0_i_i_i_reg_330      |   9|          2|   11|         22|
    |vconv_V_blk_n             |   9|          2|    1|          2|
    |vconv_xlim_loc_blk_n      |   9|          2|    1|          2|
    |vconv_xlim_loc_out_blk_n  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 146|         31|   96|        197|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln194_10_reg_807                  |  32|   0|   32|          0|
    |add_ln194_1_reg_777                   |  30|   0|   32|          2|
    |add_ln194_3_reg_782                   |  32|   0|   32|          0|
    |add_ln194_5_reg_787                   |  32|   0|   32|          0|
    |add_ln194_5_reg_787_pp0_iter7_reg     |  32|   0|   32|          0|
    |add_ln194_8_reg_792                   |  32|   0|   32|          0|
    |add_ln194_9_reg_802                   |  32|   0|   32|          0|
    |ap_CS_fsm                             |   6|   0|    6|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9               |   1|   0|    1|          0|
    |bound_reg_577                         |  64|   0|   64|          0|
    |col1_0_i_i_i_reg_319                  |  11|   0|   11|          0|
    |height_read_reg_556                   |  32|   0|   32|          0|
    |icmp_ln185_reg_582                    |   1|   0|    1|          0|
    |indvar_flatten_reg_308                |  64|   0|   64|          0|
    |linebuf_0_addr_reg_617                |  11|   0|   11|          0|
    |linebuf_0_addr_reg_617_pp0_iter2_reg  |  11|   0|   11|          0|
    |linebuf_0_load_reg_731                |  32|   0|   32|          0|
    |linebuf_1_addr_reg_623                |  11|   0|   11|          0|
    |linebuf_1_addr_reg_623_pp0_iter2_reg  |  11|   0|   11|          0|
    |linebuf_1_load_reg_677                |  32|   0|   32|          0|
    |linebuf_2_addr_reg_629                |  11|   0|   11|          0|
    |linebuf_2_addr_reg_629_pp0_iter2_reg  |  11|   0|   11|          0|
    |linebuf_2_load_reg_683                |  32|   0|   32|          0|
    |linebuf_3_addr_reg_635                |  11|   0|   11|          0|
    |linebuf_3_addr_reg_635_pp0_iter2_reg  |  11|   0|   11|          0|
    |linebuf_3_load_reg_689                |  32|   0|   32|          0|
    |linebuf_4_addr_reg_641                |  11|   0|   11|          0|
    |linebuf_4_addr_reg_641_pp0_iter2_reg  |  11|   0|   11|          0|
    |linebuf_4_load_reg_695                |  32|   0|   32|          0|
    |linebuf_5_addr_reg_647                |  11|   0|   11|          0|
    |linebuf_5_addr_reg_647_pp0_iter2_reg  |  11|   0|   11|          0|
    |linebuf_5_load_reg_701                |  32|   0|   32|          0|
    |linebuf_6_addr_reg_653                |  11|   0|   11|          0|
    |linebuf_6_addr_reg_653_pp0_iter2_reg  |  11|   0|   11|          0|
    |linebuf_6_load_reg_707                |  32|   0|   32|          0|
    |linebuf_7_addr_reg_659                |  11|   0|   11|          0|
    |linebuf_7_addr_reg_659_pp0_iter2_reg  |  11|   0|   11|          0|
    |linebuf_7_load_reg_713                |  32|   0|   32|          0|
    |linebuf_8_addr_reg_665                |  11|   0|   11|          0|
    |linebuf_8_addr_reg_665_pp0_iter2_reg  |  11|   0|   11|          0|
    |linebuf_8_load_reg_719                |  32|   0|   32|          0|
    |linebuf_9_addr_reg_671                |  11|   0|   11|          0|
    |linebuf_9_load_reg_725                |  32|   0|   32|          0|
    |mul_ln194_1_reg_742                   |  32|   0|   32|          0|
    |mul_ln194_2_reg_797                   |  32|   0|   32|          0|
    |mul_ln194_3_reg_747                   |  32|   0|   32|          0|
    |mul_ln194_4_reg_752                   |  32|   0|   32|          0|
    |mul_ln194_5_reg_767                   |  32|   0|   32|          0|
    |mul_ln194_6_reg_772                   |  32|   0|   32|          0|
    |mul_ln194_7_reg_757                   |  32|   0|   32|          0|
    |mul_ln194_8_reg_762                   |  32|   0|   32|          0|
    |mul_ln194_reg_737                     |  32|   0|   32|          0|
    |row2_0_i_i_i_reg_330                  |  11|   0|   11|          0|
    |select_ln185_1_reg_596                |   1|   0|    1|          0|
    |select_ln185_reg_591                  |  11|   0|   11|          0|
    |tmp_1_reg_610                         |  32|   0|   32|          0|
    |tmp_reg_812                           |  32|   0|   32|          0|
    |vconv_xlim_loc_read_reg_561           |  32|   0|   32|          0|
    |add_ln194_1_reg_777                   |  64|  32|   32|          2|
    |add_ln194_3_reg_782                   |  64|  32|   32|          0|
    |icmp_ln185_reg_582                    |  64|  32|    1|          0|
    |linebuf_0_load_reg_731                |  64|  32|   32|          0|
    |linebuf_3_load_reg_689                |  64|  32|   32|          0|
    |linebuf_6_load_reg_707                |  64|  32|   32|          0|
    |linebuf_7_load_reg_713                |  64|  32|   32|          0|
    |select_ln185_1_reg_596                |  64|  32|    1|          0|
    |tmp_1_reg_610                         |  64|  32|   32|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |1924| 288| 1576|          4|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|ap_done                    | out |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|height_dout                |  in |   32|   ap_fifo  |       height       |    pointer   |
|height_empty_n             |  in |    1|   ap_fifo  |       height       |    pointer   |
|height_read                | out |    1|   ap_fifo  |       height       |    pointer   |
|vconv_xlim_loc_dout        |  in |   32|   ap_fifo  |   vconv_xlim_loc   |    pointer   |
|vconv_xlim_loc_empty_n     |  in |    1|   ap_fifo  |   vconv_xlim_loc   |    pointer   |
|vconv_xlim_loc_read        | out |    1|   ap_fifo  |   vconv_xlim_loc   |    pointer   |
|hconv_V_dout               |  in |   32|   ap_fifo  |       hconv_V      |    pointer   |
|hconv_V_empty_n            |  in |    1|   ap_fifo  |       hconv_V      |    pointer   |
|hconv_V_read               | out |    1|   ap_fifo  |       hconv_V      |    pointer   |
|vconv_V_din                | out |   32|   ap_fifo  |       vconv_V      |    pointer   |
|vconv_V_full_n             |  in |    1|   ap_fifo  |       vconv_V      |    pointer   |
|vconv_V_write              | out |    1|   ap_fifo  |       vconv_V      |    pointer   |
|height_out_din             | out |   32|   ap_fifo  |     height_out     |    pointer   |
|height_out_full_n          |  in |    1|   ap_fifo  |     height_out     |    pointer   |
|height_out_write           | out |    1|   ap_fifo  |     height_out     |    pointer   |
|vconv_xlim_loc_out_din     | out |   32|   ap_fifo  | vconv_xlim_loc_out |    pointer   |
|vconv_xlim_loc_out_full_n  |  in |    1|   ap_fifo  | vconv_xlim_loc_out |    pointer   |
|vconv_xlim_loc_out_write   | out |    1|   ap_fifo  | vconv_xlim_loc_out |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

