
5. Printing statistics.

=== $paramod$0c2a62030f46137134e51c2592cc1d7f7989d344\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:          20515
   Number of public wires:           9
   Number of public wire bits:    8211
   Number of memories:               1
   Number of memory bits:        16384
   Number of processes:              0
   Number of cells:                 12
     $dffe                        4096
     $mux                         4114

=== $paramod$cf1e2d664a85d4fb7297a3862e3915a85240b607\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:            379
   Number of public wires:           9
   Number of public wire bits:     159
   Number of memories:               1
   Number of memory bits:          448
   Number of processes:              0
   Number of cells:                 12
     $dffe                          64
     $mux                           94

=== LU ===

   Number of wires:                474
   Number of wire bits:          79864
   Number of public wires:         389
   Number of public wire bits:   70436
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                282
     $dff                        26959
     $dffe                          32
     $eq                           378
     $logic_not                      6
     $mux                        19572
     $pmux                          64
     $sdffe                         32

=== LUControl ===

   Number of wires:                520
   Number of wire bits:          13346
   Number of public wires:         214
   Number of public wire bits:   10698
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                503
     $add                          836
     $dff                         9623
     $dffe                          40
     $eq                           766
     $ge                            96
     $gt                             8
     $logic_and                     23
     $logic_not                     20
     $logic_or                      11
     $lt                            96
     $mux                         1017
     $ne                            21
     $not                            2
     $pmux                         263
     $reduce_and                     2
     $reduce_bool                   13
     $reduce_or                     69
     $sdff                         531
     $sdffe                        105
     $sub                          224

=== assemble ===

   Number of wires:                 16
   Number of wire bits:            257
   Number of public wires:          12
   Number of public wire bits:     163
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $mux                          156
     $xor                            1

=== div_24b ===

   Number of wires:                 75
   Number of wire bits:           2076
   Number of public wires:          28
   Number of public wire bits:    1247
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 94
     $le                           852
     $mux                         1105
     $sub                          805

=== exponent ===

   Number of wires:                 10
   Number of wire bits:            130
   Number of public wires:           5
   Number of public wire bits:      32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                           64
     $logic_not                      1
     $or                             1
     $reduce_or                      9
     $sub                           32

=== flag ===

   Number of wires:                 10
   Number of wire bits:             14
   Number of public wires:           7
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $and                            2
     $not                            1
     $or                             2

=== fpmul ===

   Number of wires:                 42
   Number of wire bits:            502
   Number of public wires:          41
   Number of public wire bits:     501
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $and                            1
     $dff                           32
     $or                             2

=== fpu_add ===

   Number of wires:                126
   Number of wire bits:           1419
   Number of public wires:          11
   Number of public wire bits:     243
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                148
     $add                           33
     $dff                           64
     $eq                           368
     $gt                             8
     $logic_and                      3
     $lt                            32
     $mux                          905
     $not                            2
     $pmux                          48
     $sub                          250

=== fpu_div ===

   Number of wires:                 62
   Number of wire bits:           1094
   Number of public wires:          12
   Number of public wire bits:     195
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 83
     $add                            8
     $dff                           64
     $ge                             8
     $mux                          721
     $sub                          208
     $xor                            1

=== mult_add ===

   Number of wires:                 10
   Number of wire bits:            262
   Number of public wires:          10
   Number of public wire bits:     262
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                           64

=== multiply_a ===

   Number of wires:                  4
   Number of wire bits:             97
   Number of public wires:           4
   Number of public wire bits:      97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $mul                           48

=== normalize ===

   Number of wires:                  7
   Number of wire bits:            148
   Number of public wires:           4
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $and                            1
     $mux                           96
     $xor                            1

=== prenorm ===

   Number of wires:                108
   Number of wire bits:           1792
   Number of public wires:          14
   Number of public wire bits:     210
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     $eq                           230
     $mux                         1520
     $pmux                          48
     $sub                           64

=== preprocess ===

   Number of wires:                 31
   Number of wire bits:            153
   Number of public wires:          23
   Number of public wire bits:     145
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $and                            8
     $logic_not                      4
     $or                             2
     $reduce_and                    16
     $reduce_or                     62
     $xor                            1

=== ram ===

   Number of wires:                 11
   Number of wire bits:          12562
   Number of public wires:          11
   Number of public wire bits:   12562
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $and                         2048
     $or                          2048

=== ram1 ===

   Number of wires:                 11
   Number of wire bits:          12562
   Number of public wires:          11
   Number of public wire bits:   12562
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $and                         2048
     $or                          2048

=== ram2 ===

   Number of wires:                 11
   Number of wire bits:          12562
   Number of public wires:          11
   Number of public wire bits:   12562
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $and                         2048
     $or                          2048

=== ram3 ===

   Number of wires:                 11
   Number of wire bits:          12562
   Number of public wires:          11
   Number of public wire bits:   12562
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $and                         2048
     $or                          2048

=== round ===

   Number of wires:                 45
   Number of wire bits:            327
   Number of public wires:          22
   Number of public wire bits:     211
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                           42
     $and                           10
     $logic_not                      1
     $mux                           64
     $not                            4
     $or                             9
     $reduce_and                     8
     $reduce_or                    153
     $xor                            1

=== shift ===

   Number of wires:                 47
   Number of wire bits:            472
   Number of public wires:          11
   Number of public wire bits:     374
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 42
     $and                            2
     $eq                           155
     $gt                            32
     $mux                          160
     $neg                           10
     $not                            1
     $or                             1
     $pmux                          96
     $reduce_or                     48

=== special ===

   Number of wires:                 24
   Number of wire bits:            206
   Number of public wires:          14
   Number of public wire bits:     136
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $and                            2
     $ge                            23
     $mux                          126
     $not                            1
     $or                             7

=== top_ram ===

   Number of wires:                  9
   Number of wire bits:            190
   Number of public wires:           9
   Number of public wire bits:     190
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $and                           32
     $or                            32

=== design hierarchy ===

   LU                                1
     LUControl                       0
     fpu_div                         0
       div_24b                       0
     mult_add                        0
       fpmul                         0
         assemble                    0
         exponent                    0
         flag                        0
         multiply_a                  0
         normalize                   0
         prenorm                     0
         preprocess                  0
         round                       0
         shift                       0
         special                     0
       fpu_add                       0
     ram                             0
       $paramod$0c2a62030f46137134e51c2592cc1d7f7989d344\dual_port_ram      0
     ram1                            0
       $paramod$0c2a62030f46137134e51c2592cc1d7f7989d344\dual_port_ram      0
     ram2                            0
       $paramod$0c2a62030f46137134e51c2592cc1d7f7989d344\dual_port_ram      0
     ram3                            0
       $paramod$0c2a62030f46137134e51c2592cc1d7f7989d344\dual_port_ram      0
     top_ram                         0
       $paramod$cf1e2d664a85d4fb7297a3862e3915a85240b607\dual_port_ram      0

   Number of wires:                474
   Number of wire bits:          79864
   Number of public wires:         389
   Number of public wire bits:   70436
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                282
     $dff                        26959
     $dffe                          32
     $eq                           378
     $logic_not                      6
     $mux                        19572
     $pmux                          64
     $sdffe                         32

