

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Wed Mar  6 22:43:44 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       Filter_1_pipeline_nf
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.964|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  548153|  548153|  548153|  548153|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop               |  548152|  548152|     49832|          -|          -|    11|    no    |
        | + Col_Loop              |   49830|   49830|      4530|          -|          -|    11|    no    |
        |  ++ Filter2_Loop        |    4528|    4528|       283|          -|          -|    16|    no    |
        |   +++ W_Row_Loop        |     276|     276|        92|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop      |      90|      90|        30|          -|          -|     3|    no    |
        |     +++++ Filter1_Loop  |      27|      27|         7|          4|          1|     6|    yes   |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    391|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     421|    962|    -|
|Memory           |        2|      -|      32|      8|    -|
|Multiplexer      |        -|      -|       -|    229|    -|
|Register         |        -|      -|     292|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      5|     745|   1590|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_fadd_32ns_32bkb_U1  |conv_fadd_32ns_32bkb  |        0|      2|  227|  403|    0|
    |conv_fcmp_32ns_32dEe_U3  |conv_fcmp_32ns_32dEe  |        0|      0|   66|  239|    0|
    |conv_fmul_32ns_32cud_U2  |conv_fmul_32ns_32cud  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  421|  962|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |       Module      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_bias_U     |conv_conv_bias     |        0|  32|   8|    0|    16|   32|     1|          512|
    |conv_weights_U  |conv_conv_weights  |        2|   0|   0|    0|   864|   32|     1|        27648|
    +----------------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                   |        2|  32|   8|    0|   880|   64|     2|        28160|
    +----------------+-------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln26_fu_435_p2       |     *    |      0|  0|  13|           4|           4|
    |add_ln26_1_fu_492_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln26_2_fu_461_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln26_3_fu_502_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln26_4_fu_547_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln26_5_fu_560_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_6_fu_570_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_fu_425_p2       |     +    |      0|  0|  13|           4|           4|
    |add_ln35_1_fu_373_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln35_fu_331_p2       |     +    |      0|  0|  15|           7|           7|
    |add_ln8_fu_297_p2        |     +    |      0|  0|  15|           7|           4|
    |c_fu_321_p2              |     +    |      0|  0|  13|           4|           1|
    |ch_fu_580_p2             |     +    |      0|  0|  12|           3|           1|
    |f_fu_355_p2              |     +    |      0|  0|  15|           5|           1|
    |r_fu_309_p2              |     +    |      0|  0|  13|           4|           1|
    |wc_fu_451_p2             |     +    |      0|  0|  10|           2|           1|
    |wr_fu_393_p2             |     +    |      0|  0|  10|           2|           1|
    |sub_ln26_1_fu_486_p2     |     -    |      0|  0|  15|           7|           7|
    |sub_ln26_2_fu_527_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_fu_415_p2       |     -    |      0|  0|  15|           5|           5|
    |and_ln34_fu_621_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_315_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln14_fu_349_p2      |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln18_fu_387_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln21_fu_445_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln24_fu_533_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln34_1_fu_609_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln34_fu_603_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_303_p2       |   icmp   |      0|  0|   9|           4|           4|
    |or_ln34_fu_615_p2        |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0              |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 391|         181|         168|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  85|         17|    1|         17|
    |ap_enable_reg_pp0_iter1        |  15|          3|    1|          3|
    |ap_phi_mux_ch_0_phi_fu_258_p4  |   9|          2|    3|          6|
    |c_0_reg_185                    |   9|          2|    4|          8|
    |ch_0_reg_254                   |   9|          2|    3|          6|
    |f_0_reg_197                    |   9|          2|    5|         10|
    |grp_fu_278_p0                  |  15|          3|   32|         96|
    |grp_fu_278_p1                  |  15|          3|   32|         96|
    |phi_mul_reg_173                |   9|          2|    7|         14|
    |r_0_reg_161                    |   9|          2|    4|          8|
    |w_sum_0_reg_219                |   9|          2|   32|         64|
    |w_sum_1_reg_231                |   9|          2|   32|         64|
    |w_sum_2_reg_266                |   9|          2|   32|         64|
    |wc_0_reg_243                   |   9|          2|    2|          4|
    |wr_0_reg_208                   |   9|          2|    2|          4|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 229|         48|  192|        464|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln8_reg_635                  |   7|   0|    7|          0|
    |ap_CS_fsm                        |  16|   0|   16|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |c_0_reg_185                      |   4|   0|    4|          0|
    |c_reg_651                        |   4|   0|    4|          0|
    |ch_0_reg_254                     |   3|   0|    3|          0|
    |ch_reg_755                       |   3|   0|    3|          0|
    |conv_out_addr_reg_679            |  11|   0|   11|          0|
    |f_0_reg_197                      |   5|   0|    5|          0|
    |f_reg_664                        |   5|   0|    5|          0|
    |icmp_ln24_reg_726                |   1|   0|    1|          0|
    |icmp_ln24_reg_726_pp0_iter1_reg  |   1|   0|    1|          0|
    |mul_ln26_reg_697                 |   8|   0|    8|          0|
    |phi_mul_reg_173                  |   7|   0|    7|          0|
    |r_0_reg_161                      |   4|   0|    4|          0|
    |r_reg_643                        |   4|   0|    4|          0|
    |sext_ln26_reg_692                |   6|   0|    6|          0|
    |sub_ln26_1_reg_716               |   6|   0|    7|          1|
    |sub_ln26_2_reg_721               |  10|   0|   11|          1|
    |tmp_1_reg_750                    |  32|   0|   32|          0|
    |w_sum_0_reg_219                  |  32|   0|   32|          0|
    |w_sum_1_reg_231                  |  32|   0|   32|          0|
    |w_sum_2_reg_266                  |  32|   0|   32|          0|
    |w_sum_reg_770                    |  32|   0|   32|          0|
    |wc_0_reg_243                     |   2|   0|    2|          0|
    |wc_reg_711                       |   2|   0|    2|          0|
    |wr_0_reg_208                     |   2|   0|    2|          0|
    |wr_reg_687                       |   2|   0|    2|          0|
    |zext_ln14_reg_656                |   7|   0|   12|          5|
    |zext_ln26_reg_669                |   5|   0|   64|         59|
    |zext_ln35_1_reg_674              |   5|   0|   11|          6|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 292|   0|  364|         72|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_done            | out |    1| ap_ctrl_hs |     conv     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |     conv     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |     conv     | return value |
|input_r_address0   | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|conv_out_address0  | out |   11|  ap_memory |   conv_out   |     array    |
|conv_out_ce0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0        | out |   32|  ap_memory |   conv_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

