[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2577479 heartbeat IPC: 3.88 cumulative IPC: 3.88 (Simulation time: 00 hr 04 min 12 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5128714 heartbeat IPC: 3.92 cumulative IPC: 3.9 (Simulation time: 00 hr 08 min 13 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 7679020 heartbeat IPC: 3.921 cumulative IPC: 3.907 (Simulation time: 00 hr 12 min 16 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 10187398 heartbeat IPC: 3.987 cumulative IPC: 3.926 (Simulation time: 00 hr 16 min 06 sec)
Warmup finished CPU 0 instructions: 50000001 cycles: 12690813 cumulative IPC: 3.94 (Simulation time: 00 hr 19 min 59 sec)
Warmup complete CPU 0 instructions: 50000001 cycles: 12690813 cumulative IPC: 3.94 (Simulation time: 00 hr 19 min 59 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 12690815 heartbeat IPC: 3.995 cumulative IPC: 5 (Simulation time: 00 hr 19 min 59 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 17214305 heartbeat IPC: 2.211 cumulative IPC: 2.211 (Simulation time: 00 hr 25 min 58 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 22172235 heartbeat IPC: 2.017 cumulative IPC: 2.109 (Simulation time: 00 hr 31 min 40 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 27162005 heartbeat IPC: 2.004 cumulative IPC: 2.073 (Simulation time: 00 hr 37 min 33 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 32191468 heartbeat IPC: 1.988 cumulative IPC: 2.051 (Simulation time: 00 hr 43 min 31 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 37216736 heartbeat IPC: 1.99 cumulative IPC: 2.039 (Simulation time: 00 hr 49 min 39 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 42238435 heartbeat IPC: 1.991 cumulative IPC: 2.031 (Simulation time: 00 hr 55 min 16 sec)
Heartbeat CPU 0 instructions: 120000024 cycles: 47268656 heartbeat IPC: 1.988 cumulative IPC: 2.024 (Simulation time: 01 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 130000028 cycles: 52293096 heartbeat IPC: 1.99 cumulative IPC: 2.02 (Simulation time: 01 hr 06 min 59 sec)
Heartbeat CPU 0 instructions: 140000031 cycles: 57323655 heartbeat IPC: 1.988 cumulative IPC: 2.016 (Simulation time: 01 hr 12 min 34 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 49650405 cumulative IPC: 2.014 (Simulation time: 01 hr 18 min 38 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 49650405 cumulative IPC: 2.014 (Simulation time: 01 hr 18 min 38 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ./traces/456.hmmer-88B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.014 instructions: 100000004 cycles: 49650405
CPU 0 Branch Prediction Accuracy: 99.39% MPKI: 0.27 Average ROB Occupancy at Mispredict: 105.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 4e-05
BRANCH_INDIRECT: 0.00048
BRANCH_CONDITIONAL: 0.2694
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 6e-05
BRANCH_RETURN: 2e-05

cpu0->cpu0_STLB TOTAL        ACCESS:       6806 HIT:       6801 MISS:          5 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:       6806 HIT:       6801 MISS:          5 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 627.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1312483 HIT:     826175 MISS:     486308 MSHR_MERGE:       1181
cpu0->cpu0_L2C LOAD         ACCESS:     137324 HIT:     132572 MISS:       4752 MSHR_MERGE:         15
cpu0->cpu0_L2C RFO          ACCESS:     266226 HIT:       7306 MISS:     258920 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     641976 HIT:     623613 MISS:      18363 MSHR_MERGE:       1166
cpu0->cpu0_L2C WRITE        ACCESS:     266947 HIT:      62683 MISS:     204264 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:         10 HIT:          1 MISS:          9 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     642051 ISSUED:     641976 USEFUL:        268 USELESS:        606
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.49 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   19787033 HIT:   19787025 MISS:          8 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   19787033 HIT:   19787025 MISS:          8 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 101.9 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   44782510 HIT:   42625901 MISS:    2156609 MSHR_MERGE:    1753057
cpu0->cpu0_L1D LOAD         ACCESS:   31884267 HIT:   31740674 MISS:     143593 MSHR_MERGE:       6277
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12898233 HIT:   10885227 MISS:    2013006 MSHR_MERGE:    1746780
cpu0->cpu0_L1D TRANSLATION  ACCESS:         10 HIT:          0 MISS:         10 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 51.26 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   18428261 HIT:   18428261 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   18428261 HIT:   18428261 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   42679190 HIT:   42667785 MISS:      11405 MSHR_MERGE:       4599
cpu0->cpu0_DTLB LOAD         ACCESS:   42679190 HIT:   42667785 MISS:      11405 MSHR_MERGE:       4599
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.471 cycles
cpu0->LLC TOTAL        ACCESS:     540198 HIT:     473987 MISS:      66211 MSHR_MERGE:        513
cpu0->LLC LOAD         ACCESS:       4737 HIT:       4360 MISS:        377 MSHR_MERGE:         35
cpu0->LLC RFO          ACCESS:     258920 HIT:     195059 MISS:      63861 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      17111 HIT:      15539 MISS:       1572 MSHR_MERGE:        478
cpu0->LLC WRITE        ACCESS:     259421 HIT:     259028 MISS:        393 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:          9 HIT:          1 MISS:          8 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 203.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         18
  ROW_BUFFER_MISS:      65287
  AVG DBUS CONGESTED CYCLE: 7.364
Channel 0 WQ ROW_BUFFER_HIT:       2136
  ROW_BUFFER_MISS:      62404
  FULL:          0
Channel 0 REFRESHES ISSUED:       4138
