Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Aug  7 02:31:01 2017
| Host         : ENB222-PC2 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k325t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   147 |
| Unused register locations in slices containing registers |   497 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             211 |          114 |
| No           | No                    | Yes                    |             535 |          167 |
| No           | Yes                   | No                     |              41 |           19 |
| Yes          | No                    | No                     |            9452 |         3256 |
| Yes          | No                    | Yes                    |             788 |          195 |
| Yes          | Yes                   | No                     |            1516 |          697 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+
|   Clock Signal   |                         Enable Signal                        |                      Set/Reset Signal                     | Slice Load Count | Bel Load Count |
+------------------+--------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+
|  reset_IBUF_BUFG |                                                              |                                                           |                2 |              2 |
|  Clock_IBUF_BUFG | proc1_e/pwrt_ent/t6_f03_out                                  |                                                           |                1 |              2 |
|  Clock_IBUF_BUFG | proc0_e/pwrt_ent/t6_f03_out                                  |                                                           |                1 |              2 |
|  Clock_IBUF_BUFG | interconnect/gfx_upres_arbiter/E[0]                          |                                                           |                1 |              3 |
|  Clock_IBUF_BUFG | interconnect/cache1_req_m/FSM_sequential_state[3]_i_1_n_0    |                                                           |                2 |              4 |
|  Clock_IBUF_BUFG | interconnect/cache0_req_m/FSM_sequential_state[3]_i_1__0_n_0 |                                                           |                2 |              4 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/uart_tx_unit/s_reg[3]_i_1__0_n_0       | reset_IBUF_BUFG                                           |                2 |              4 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/uart_rx_unit/s_reg[3]_i_1_n_0          | reset_IBUF_BUFG                                           |                1 |              4 |
|  Clock_IBUF_BUFG | interconnect/togfx_chan_p/st0                                |                                                           |                3 |              5 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/w_ptr_reg[4]_i_1__0_n_0   | reset_IBUF_BUFG                                           |                2 |              5 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/r_ptr_reg[4]_i_1__0_n_0   | reset_IBUF_BUFG                                           |                1 |              5 |
|  Clock_IBUF_BUFG | interconnect/touart_chan_p/st0                               |                                                           |                2 |              5 |
|  Clock_IBUF_BUFG | interconnect/toproc1_res_arbiter/E[0]                        | reset_IBUF_BUFG                                           |                5 |              5 |
|  Clock_IBUF_BUFG | interconnect/tousb_chan_p/st0                                |                                                           |                3 |              5 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_rx_unit/w_ptr_reg[4]_i_1_n_0      | reset_IBUF_BUFG                                           |                2 |              5 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_rx_unit/r_ptr_reg[4]_i_1_n_0      | reset_IBUF_BUFG                                           |                2 |              5 |
|  Clock_IBUF_BUFG | proc0_e/pwrt_ent/cpu_req_o[cmd][5]_i_1_n_0                   | reset_IBUF_BUFG                                           |                1 |              5 |
|  Clock_IBUF_BUFG | interconnect/toaudio_chan_p/st0                              |                                                           |                3 |              5 |
|  Clock_IBUF_BUFG | proc1_e/pwrt_ent/cpu_req_o[cmd][5]_i_1__0_n_0                | reset_IBUF_BUFG                                           |                1 |              7 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[9]_19           | reset_IBUF_BUFG                                           |                6 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[8]_18           | reset_IBUF_BUFG                                           |                5 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[7][7]_i_1_n_0   | reset_IBUF_BUFG                                           |                2 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[12]_27          | reset_IBUF_BUFG                                           |                2 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[6]_25           | reset_IBUF_BUFG                                           |                5 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[5]_28           | reset_IBUF_BUFG                                           |                2 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[4]_24           | reset_IBUF_BUFG                                           |                4 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[11]_2           | reset_IBUF_BUFG                                           |                3 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[3]_3            | reset_IBUF_BUFG                                           |                2 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[0]_16           | reset_IBUF_BUFG                                           |                1 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[10]_13          | reset_IBUF_BUFG                                           |                1 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[16]_15          | reset_IBUF_BUFG                                           |                3 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[31]_5           | reset_IBUF_BUFG                                           |                7 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[15]_4           | reset_IBUF_BUFG                                           |                1 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[14]_26          | reset_IBUF_BUFG                                           |                2 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[30]_9           | reset_IBUF_BUFG                                           |                6 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[2]_12           | reset_IBUF_BUFG                                           |                1 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[28]_6           | reset_IBUF_BUFG                                           |                2 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[27]_0           | reset_IBUF_BUFG                                           |                2 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[26]_8           | reset_IBUF_BUFG                                           |                2 |              8 |
|  Clock_IBUF_BUFG | proc1_e/cache_ent/bsf_re_reg_n_0                             | reset_IBUF_BUFG                                           |                6 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[13]_29          | reset_IBUF_BUFG                                           |                2 |              8 |
|  Clock_IBUF_BUFG | proc0_e/cache_ent/bsf_re_reg_n_0                             | reset_IBUF_BUFG                                           |                6 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[25]_11          | reset_IBUF_BUFG                                           |                1 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[29]_7           | reset_IBUF_BUFG                                           |                2 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/uart_tx_unit/b_reg[7]_i_1_n_0          | reset_IBUF_BUFG                                           |                2 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[24]_10          | reset_IBUF_BUFG                                           |                1 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[23][7]_i_1_n_0  | reset_IBUF_BUFG                                           |                2 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[22]_20          | reset_IBUF_BUFG                                           |                3 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[21]_21          | reset_IBUF_BUFG                                           |                1 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[20]_22          | reset_IBUF_BUFG                                           |                1 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[1]_17           | reset_IBUF_BUFG                                           |                1 |              8 |
|  Clock_IBUF_BUFG | power/pwr_res1_s_reg[cmd][0]                                 | power/pwr_res1_s_reg[cmd][7]                              |                1 |              8 |
|  Clock_IBUF_BUFG | power/pwr_res2_s_reg[cmd][0]                                 | power/pwr_res2_s_reg[cmd][7]                              |                1 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[19]_1           | reset_IBUF_BUFG                                           |                3 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[18]_14          | reset_IBUF_BUFG                                           |                3 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/E[0]                      |                                                           |                5 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[17]_23          | reset_IBUF_BUFG                                           |                2 |              8 |
|  Clock_IBUF_BUFG | proc1_e/cache_ent/bus_res_fifo/E[0]                          |                                                           |                2 |              9 |
|  Clock_IBUF_BUFG | proc0_e/cache_ent/bus_res_fifo/DataOut[val]_i_2_n_0          | proc0_e/cache_ent/bus_res_fifo/DataOut[val]_i_1_n_0       |                9 |              9 |
|  Clock_IBUF_BUFG | proc0_e/cache_ent/bus_res_fifo/E[0]                          |                                                           |                3 |              9 |
|  Clock_IBUF_BUFG | proc1_e/cache_ent/cpu_res_arbiter/p_0_out                    | reset_IBUF_BUFG                                           |                2 |              9 |
|  Clock_IBUF_BUFG | proc1_e/cache_ent/bus_res_fifo/DataOut[val]_i_2__0_n_0       | proc1_e/cache_ent/bus_res_fifo/DataOut[val]_i_1__0_n_0    |                9 |              9 |
|  Clock_IBUF_BUFG | interconnect/touart_chan_p/bus_res_c0_o_reg[val]0            | interconnect/touart_chan_p/bus_res_c0_o_reg[val]023_out   |                2 |              9 |
|  Clock_IBUF_BUFG | interconnect/touart_chan_p/bus_res_c1_o_reg[val]0            | interconnect/touart_chan_p/bus_res_c1_o_reg[val]020_out   |                2 |              9 |
|  Clock_IBUF_BUFG | interconnect/tousb_chan_p/bus_res_c0_o_reg[val]0             | interconnect/tousb_chan_p/bus_res_c0_o_reg[val]023_out    |                2 |              9 |
|  Clock_IBUF_BUFG | interconnect/tousb_chan_p/bus_res_c1_o_reg[val]0             | interconnect/tousb_chan_p/bus_res_c1_o_reg[val]020_out    |                2 |              9 |
|  Clock_IBUF_BUFG | interconnect/bus_res_mem_to_c0[cmd][7]_i_2_n_0               | interconnect/toproc0_res_arbiter/SR[0]                    |                3 |              9 |
|  Clock_IBUF_BUFG | interconnect/bus_res_mem_to_c1[cmd][7]_i_2_n_0               | interconnect/toproc1_res_arbiter/SR[0]                    |                2 |              9 |
|  Clock_IBUF_BUFG | interconnect/toaudio_chan_p/bus_res_c0_o_reg[val]0           | interconnect/toaudio_chan_p/bus_res_c0_o_reg[val]023_out  |                2 |              9 |
|  Clock_IBUF_BUFG | interconnect/toaudio_chan_p/bus_res_c1_o_reg[val]0           | interconnect/toaudio_chan_p/bus_res_c1_o_reg[val]020_out  |                2 |              9 |
|  Clock_IBUF_BUFG | interconnect/togfx_chan_p/bus_res_c0_o_reg[val]0             | interconnect/togfx_chan_p/bus_res_c0_o_reg[val]023_out    |                2 |              9 |
|  Clock_IBUF_BUFG | interconnect/togfx_chan_p/bus_res_c1_o_reg[val]0             | interconnect/togfx_chan_p/bus_res_c1_o_reg[val]020_out    |                2 |              9 |
|  Clock_IBUF_BUFG | proc0_e/cache_ent/cpu_res_arbiter/p_0_out                    | reset_IBUF_BUFG                                           |                2 |              9 |
|  Clock_IBUF_BUFG | interconnect/tomem_arbiter/mem_write1_reg[val]0              | interconnect/tomem_arbiter/mem_write1_reg[tag][7]         |                7 |             17 |
|  Clock_IBUF_BUFG | interconnect/tomem_arbiter/E[0]                              |                                                           |                5 |             17 |
|  Clock_IBUF_BUFG | interconnect/tomem_arbiter/dout[val]_i_1__4_n_0              | reset_IBUF_BUFG                                           |                6 |             17 |
|  Clock_IBUF_BUFG | interconnect/cache1_req_m/tomem_o[cmd][7]_i_2_n_0            | interconnect/cache1_req_m/tomem_o[cmd][7]_i_1_n_0         |                3 |             17 |
|  Clock_IBUF_BUFG | interconnect/togfx_chan_p/tep_gfx1_reg[cmd]0                 |                                                           |                4 |             17 |
|  Clock_IBUF_BUFG | interconnect/touart_chan_p/tep_gfx1_reg[cmd]0                |                                                           |                4 |             17 |
|  Clock_IBUF_BUFG | interconnect/tousb_chan_p/tep_gfx1_reg[cmd]0                 |                                                           |                5 |             17 |
|  Clock_IBUF_BUFG | interconnect/cache0_req_m/tomem_o[cmd][7]_i_2__0_n_0         | interconnect/cache0_req_m/tomem_o[cmd][7]_i_1__0_n_0      |                5 |             17 |
|  Clock_IBUF_BUFG | interconnect/toaudio_chan_p/tep_gfx1_reg[cmd]0               |                                                           |                4 |             17 |
|  Clock_IBUF_BUFG | uart_entity/write_data0                                      |                                                           |                6 |             24 |
|  Clock_IBUF_BUFG | interconnect/audio_write_p/lp[5]_i_2__2_n_0                  | interconnect/audio_write_p/lp[5]_i_1__2_n_0               |                7 |             27 |
|  Clock_IBUF_BUFG | interconnect/gfx_write_p/lp[5]_i_2__0_n_0                    | interconnect/gfx_write_p/lp[5]_i_1__0_n_0                 |                7 |             27 |
|  Clock_IBUF_BUFG | interconnect/lp[5]_i_2_n_0                                   | interconnect/lp[5]_i_1_n_0                                |                7 |             27 |
|  Clock_IBUF_BUFG | interconnect/uart_write_p/lp[5]_i_2__1_n_0                   | interconnect/uart_write_p/lp[5]_i_1__1_n_0                |                7 |             27 |
|  Clock_IBUF_BUFG | interconnect/usb_write_p/lp[5]_i_2__3_n_0                    | interconnect/usb_write_p/lp[5]_i_1__3_n_0                 |                7 |             27 |
|  Clock_IBUF_BUFG | proc1_e/pwrt_ent/t6_c0                                       | proc1_e/pwrt_ent/t6_f03_out                               |                8 |             31 |
|  Clock_IBUF_BUFG | proc0_e/pwrt_ent/t6_tc0                                      |                                                           |                8 |             31 |
|  Clock_IBUF_BUFG | proc0_e/rwt_ent/t7_tc[0]_i_1_n_0                             |                                                           |                8 |             31 |
|  Clock_IBUF_BUFG | proc0_e/rwt_ent/seqid0                                       |                                                           |                8 |             31 |
|  Clock_IBUF_BUFG | proc0_e/rwt_ent/t7_c0                                        | proc0_e/rwt_ent/t7_f04_out                                |                8 |             31 |
|  Clock_IBUF_BUFG | proc0_e/pwrt_ent/t6_c0                                       | proc0_e/pwrt_ent/t6_f03_out                               |                8 |             31 |
|  Clock_IBUF_BUFG | proc1_e/pwrt_ent/t6_tc0                                      |                                                           |                8 |             31 |
|  Clock_IBUF_BUFG | proc1_e/rwt_ent/seqid0                                       |                                                           |                8 |             31 |
|  Clock_IBUF_BUFG | proc1_e/rwt_ent/t7_c0                                        | proc1_e/rwt_ent/t7_f04_out                                |                8 |             31 |
|  Clock_IBUF_BUFG | proc1_e/rwt_ent/t7_tc[0]_i_1__0_n_0                          |                                                           |                8 |             31 |
|  Clock_IBUF_BUFG | mem/mem_ent/sel                                              |                                                           |                8 |             32 |
|  Clock_IBUF_BUFG | interconnect/gfx_write_p/wtrb_o0                             |                                                           |               11 |             32 |
|  Clock_IBUF_BUFG | interconnect/gfx_write_p/tep_gfx_reg[adr]0                   |                                                           |                8 |             32 |
|  Clock_IBUF_BUFG | interconnect/togfx_chan_p/per_write_o_reg[val]0              | interconnect/togfx_chan_p/i___3_n_0                       |                5 |             32 |
|  Clock_IBUF_BUFG | gfx_entity/lp[0]_i_1__1_n_0                                  |                                                           |                8 |             32 |
|  Clock_IBUF_BUFG | gfx_entity/lp[0]__0_i_2__1_n_0                               | gfx_entity/lp[0]__0_i_1__1_n_0                            |                8 |             32 |
|  Clock_IBUF_BUFG | mem/mem_ent/lp_reg[0]__0                                     | mem/lp[0]__0_i_1__2_n_0                                   |                8 |             32 |
|  Clock_IBUF_BUFG | usb_entity/lp[0]_i_1__0_n_0                                  |                                                           |                8 |             32 |
|  Clock_IBUF_BUFG | usb_entity/lp[0]__0_i_2__0_n_0                               | usb_entity/lp[0]__0_i_1__0_n_0                            |                8 |             32 |
|  Clock_IBUF_BUFG | audio_entity/lp[0]_i_1_n_0                                   |                                                           |                8 |             32 |
|  Clock_IBUF_BUFG | audio_entity/lp[0]__0_i_2_n_0                                | audio_entity/lp[0]__0_i_1_n_0                             |                8 |             32 |
|  Clock_IBUF_BUFG | proc0_e/cache_ent/bus_res_fifo/Memory_reg[0][val]_0          | power/pwr_req_reg[val]_1                                  |                7 |             33 |
|  Clock_IBUF_BUFG | proc0_e/cache_ent/bus_res_fifo/Memory_reg[0][val]_0          | power/pwr_req_reg[val]                                    |                6 |             33 |
|  Clock_IBUF_BUFG | proc0_e/cache_ent/bus_res_fifo/Memory_reg[0][val]_0          | power/pwr_req_reg[val]_0                                  |                7 |             33 |
|  Clock_IBUF_BUFG | proc0_e/cache_ent/bus_res_fifo/Memory_reg[0][val]_0          | power/pwr_req_reg[val]_2                                  |                6 |             33 |
|  Clock_IBUF_BUFG | proc0_e/rwt_ent/cpu_req_o[cmd][7]_i_1_n_0                    | reset_IBUF_BUFG                                           |                6 |             34 |
|  Clock_IBUF_BUFG | proc1_e/rwt_ent/cpu_req_o[cmd][7]_i_1__0_n_0                 | reset_IBUF_BUFG                                           |                6 |             35 |
|  Clock_IBUF_BUFG | interconnect/toproc0_res_arbiter/bsf_in_reg[cmd][1]_rep__1   |                                                           |                8 |             36 |
|  Clock_IBUF_BUFG | interconnect/toproc1_res_arbiter/bsf_in_reg[cmd][0]_rep__1   |                                                           |               13 |             36 |
|  Clock_IBUF_BUFG | proc0_e/cpu_req_arbiter/E[0]                                 |                                                           |                8 |             40 |
|  Clock_IBUF_BUFG | power/usb_req_o[val]_i_1_n_0                                 | reset_IBUF_BUFG                                           |                7 |             41 |
|  Clock_IBUF_BUFG | power/uart_req_o[val]_i_1_n_0                                | reset_IBUF_BUFG                                           |                7 |             41 |
|  Clock_IBUF_BUFG | power/gfx_req_o[cmd][7]_i_1_n_0                              | reset_IBUF_BUFG                                           |                7 |             41 |
|  Clock_IBUF_BUFG | power/audio_req_o[val]_i_1_n_0                               | reset_IBUF_BUFG                                           |                7 |             41 |
|  Clock_IBUF_BUFG | power/pwr_req_fifo/E[0]                                      |                                                           |               28 |             41 |
|  Clock_IBUF_BUFG | proc1_e/cpu_req_arbiter/E[0]                                 |                                                           |               15 |             41 |
|  Clock_IBUF_BUFG | proc0_e/cache_ent/bus_res_fifo/Memory_reg[0][val]_0          | power/res_o[cmd][7]_i_1_n_0                               |               15 |             41 |
|  Clock_IBUF_BUFG | proc0_e/cache_ent/bsf_we                                     | reset_IBUF_BUFG                                           |               16 |             44 |
|  Clock_IBUF_BUFG | interconnect/togfx_arbiter/dout[val]_i_1__3_n_0              | reset_IBUF_BUFG                                           |               14 |             49 |
|  Clock_IBUF_BUFG | interconnect/cache1_req_m/togfx_o[cmd][7]_i_2_n_0            | interconnect/cache1_req_m/togfx_o[cmd][7]_i_1_n_0         |                9 |             49 |
|  Clock_IBUF_BUFG | interconnect/cache0_req_m/togfx_o[cmd][7]_i_2__0_n_0         | interconnect/cache0_req_m/togfx_o[cmd][7]_i_1__0_n_0      |                8 |             49 |
|  Clock_IBUF_BUFG | proc1_e/cache_ent/bsf_we                                     | reset_IBUF_BUFG                                           |               20 |             50 |
|  Clock_IBUF_BUFG | interconnect/cache0_req_m/tmp_cache_req1[adr][30]_i_1__0_n_0 |                                                           |                8 |             51 |
|  Clock_IBUF_BUFG | interconnect/cache1_req_m/tmp_cache_req1[adr][30]_i_1_n_0    |                                                           |                9 |             51 |
|  Clock_IBUF_BUFG | interconnect/cache1_req_fifo/pwr_req_o_reg[dat][0]           | interconnect/cache1_req_m/pwr_req_o[cmd][7]_i_1_n_0       |               17 |             72 |
|  Clock_IBUF_BUFG | interconnect/cache0_req_fifo/pwr_req_o_reg[dat][0]           | interconnect/cache0_req_m/pwr_req_o[cmd][7]_i_1__0_n_0    |               17 |             72 |
|  Clock_IBUF_BUFG | interconnect/pwr_req_arbiter/in1_reg[cmd][7][0]              |                                                           |               24 |             73 |
|  Clock_IBUF_BUFG | power/pwr_req_fifo/Tail1                                     | power/pwr_req_fifo/DataOut[cmd][7]_i_1__1_n_0             |               73 |             73 |
|  Clock_IBUF_BUFG | proc0_e/cache_ent/cpu_req_fifo/E[0]                          | reset_IBUF_BUFG                                           |               14 |             81 |
|  Clock_IBUF_BUFG | proc0_e/cache_ent/cpu_req_fifo/Tail1                         | proc0_e/cache_ent/cpu_req_fifo/DataOut[cmd][7]_i_1_n_0    |               81 |             81 |
|  Clock_IBUF_BUFG | proc1_e/cache_ent/cpu_req_fifo/Tail1                         | proc1_e/cache_ent/cpu_req_fifo/DataOut[cmd][7]_i_1__0_n_0 |               81 |             81 |
|  Clock_IBUF_BUFG | interconnect/cache1_req_fifo/Tail1                           | interconnect/cache1_req_fifo/i_/DataOut[val]_i_1_n_0      |               81 |             81 |
|  Clock_IBUF_BUFG | proc0_e/cache_ent/tofifo_o_reg[val][0]                       |                                                           |               22 |             81 |
|  Clock_IBUF_BUFG | proc1_e/cache_ent/tofifo_o_reg[val][0]                       |                                                           |               21 |             81 |
|  Clock_IBUF_BUFG | proc1_e/cache_ent/cpu_req_fifo/E[0]                          | reset_IBUF_BUFG                                           |               17 |             81 |
|  Clock_IBUF_BUFG | interconnect/cache0_req_fifo/Tail1                           | interconnect/cache0_req_fifo/i_/DataOut[val]_i_1_n_0      |               81 |             81 |
|  Clock_IBUF_BUFG |                                                              |                                                           |              112 |            209 |
|  Clock_IBUF_BUFG |                                                              | reset_IBUF_BUFG                                           |              186 |            576 |
|  Clock_IBUF_BUFG | proc0_e/cache_ent/bus_res_fifo/Memory_reg[0][val]_0          |                                                           |             2945 |           8373 |
+------------------+--------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     3 |
| 3      |                     1 |
| 4      |                     4 |
| 5      |                    10 |
| 7      |                     1 |
| 8      |                    38 |
| 9      |                    16 |
| 16+    |                    74 |
+--------+-----------------------+


