Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Wed Feb 26 18:14:36 2020
| Host         : Qlala-Blade running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_IP_wrapper_control_sets_placed.rpt
| Design       : design_IP_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1922 |
|    Minimum number of control sets                        |  1922 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  5776 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1922 |
| >= 0 to < 4        |   158 |
| >= 4 to < 6        |   218 |
| >= 6 to < 8        |   231 |
| >= 8 to < 10       |   185 |
| >= 10 to < 12      |   109 |
| >= 12 to < 14      |    67 |
| >= 14 to < 16      |     9 |
| >= 16              |   945 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6831 |         1333 |
| No           | No                    | Yes                    |            1400 |          425 |
| No           | Yes                   | No                     |            3400 |          778 |
| Yes          | No                    | No                     |           35575 |         7949 |
| Yes          | No                    | Yes                    |            1000 |          167 |
| Yes          | Yes                   | No                     |            8130 |         1859 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal               |                                                                                                                                  Enable Signal                                                                                                                                 |                                                                                                                    Set/Reset Signal                                                                                                                    | Slice Load Count | Bel Load Count |
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                             |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                            |                1 |              1 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                             | design_IP_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                                       |                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                             | design_IP_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                             | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                             |                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                         |                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                            |                1 |              1 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                             | design_IP_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                   | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[185]_i_1_n_0                                                                                                               |                1 |              1 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                         |                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                             | design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                             |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                             |                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                             |                1 |              1 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                                       |                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                               | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[63]_i_1_n_0                                                                                                                      |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                        |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                        |                2 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                             |                                                                                                                                                                                                                                                        |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                        |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp/q[1]_i_1_n_8                                                                                                                                                                               | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                        |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp/wrreq24_out                                                                                                                                                                                |                                                                                                                                                                                                                                                        |                1 |              2 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                        |                1 |              2 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                        |                1 |              2 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                        |                2 |              2 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wrreq24_out                                                                                                                                                           |                                                                                                                                                                                                                                                        |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                        |                2 |              2 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                               |                                                                                                                                                                                                                                                        |                1 |              2 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp/q[1]_i_1_n_8                                                                                                                                                                         | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                1 |              2 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                        |                2 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                        |                2 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                       |                2 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                        |                2 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                        |                2 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/reset                                                                                                                                        |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                        |                1 |              2 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp/q[1]_i_1_n_8                                                                                                                                                                         | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                1 |              2 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp/wrreq24_out                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_resp/q[1]_i_1_n_3                                                                                                                                                                                               | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                        |                1 |              2 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_resp/wrreq24_out                                                                                                                                                                                                |                                                                                                                                                                                                                                                        |                1 |              2 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/fifo_resp/q[1]_i_1_n_0                                                                                                                                                                                             | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                           |                1 |              2 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                                                                                                                     | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/wreq_handling_reg[0]                                                                                                                                                             |                1 |              2 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/fifo_resp/wrreq24_out                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                     | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.ar_split_state_reg_1                                                                                                     |                2 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                                     | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_rd_b.doutb_reg_reg[106]_0                                                                                                          |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                     |                                                                                                                                                                                                                                                        |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                    |                                                                                                                                                                                                                                                        |                1 |              3 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                                       | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                              |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[18].srl_nx1/shift_qual                                                                                                                                            |                                                                                                                                                                                                                                                        |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                            |                                                                                                                                                                                                                                                        |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                2 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.splitter_aw_si/s_ready_i_reg                                                                                                                                                   | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                   |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                                         | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.splitter_aw_si/s_ready_i_reg                                                                                                                                                   | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                   |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/s_ready_i_reg                                                                                                                                                   | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                   |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                                         | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/s_ready_i_reg                                                                                                                                                   | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[5]_i_1__0_n_0                                                                                                                                            |                                                                                                                                                                                                                                                        |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/load_s1                                                                                                                                     |                                                                                                                                                                                                                                                        |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                   | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                   |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                                         |                                                                                                                                                                                                                                                        |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[5]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                        |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/p_0_out                                                                                                                                     | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/load_s1                                                                                                                                     |                                                                                                                                                                                                                                                        |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                   | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                   |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                                         |                                                                                                                                                                                                                                                        |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[3]_i_1_n_0                                                                                                                                        | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                 |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                                                                                    | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                 |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1027]_i_1__0_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                        |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                   |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg[3]_i_1_n_0                                                                                  |                                                                                                                                                                                                                                                        |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                                                | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                               |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[3].srl_nx1/shift                                                                                          |                                                                                                                                                                                                                                                        |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg[3]_i_1__0_n_0                                                                               |                                                                                                                                                                                                                                                        |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                                                                             | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                               |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[3].srl_nx1/shift                                                                                          |                                                                                                                                                                                                                                                        |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                   | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                        |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[5]_0                                                                                                                                                                 | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[2]_0                                                                                                                                                                 | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[6]_0                                                                                                                                                                 | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[7]_0                                                                                                                                                                 | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/full_n_tmp_reg_1                                                                                                                                                                      | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[4]_0                                                                                                                                                                 | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[0]_0                                                                                                                                                                 | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__1_n_8                                                                                                                                                                    | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[3]_0                                                                                                                                                                 | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[9]_1                                                                                                                                                                 | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[8]_0                                                                                                                                                                 | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[1]_0                                                                                                                                                                 | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                                                      | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                           |                3 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                                              | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[3]_i_1_n_0                                                                                                                                              | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/fifo_rctl/full_n_tmp_reg_1                                                                                                                                                                                           | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                           |                2 |              4 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__0_n_0                                                                                                                                                                                       | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                           |                2 |              4 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/fifo_resp/push                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                1 |              4 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_INPUT_r_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.sect_handling_reg_3                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_0                                                                                                                                                                                            | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                           |                1 |              4 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_INPUT_r_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_8                                                                                                                                                                        | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                2 |              4 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                                        |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                                                     | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                 |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                                                     | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                 |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                                            | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                 |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                            | design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                       |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                          | design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |                2 |              4 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                     | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                 |                1 |              4 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__0_n_8                                                                                                                                                                   | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                     | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                 |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       |                                                                                                                                                                                                                                                                                | design_IP_i/rst_Multiply_block/U0/EXT_LPF/lpf_int                                                                                                                                                                                                      |                2 |              4 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                        |                2 |              4 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                                        |                1 |              4 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp/push                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                       |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                            |                                                                                                                                                                                                                                                        |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                   |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                     |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                                        |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                 |                1 |              4 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                            |                                                                                                                                                                                                                                                        |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                     |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                    |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                                        |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/add_ln31_1_reg_70810                                                                                                                                                                                                                           | design_IP_i/multiply_block_0/U0/select_ln31_reg_7002                                                                                                                                                                                                   |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/add_ln31_1_reg_70810                                                                                                                                                                                                                           | design_IP_i/multiply_block_0/U0/select_ln31_20_reg_7040                                                                                                                                                                                                |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                              |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/ap_NS_fsm140_out                                                                                                                                                                                                                                       | design_IP_i/kmeans_0/U0/it_0_reg_476                                                                                                                                                                                                                   |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp/push                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__0_n_8                                                                                                                                                                         | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                        |                1 |              4 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/fifo_rctl/full_n_tmp_reg_1                                                                                                                                                                       | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/add_ln31_1_reg_70810                                                                                                                                                                                                                        | design_IP_i/multiply_block_64_0/U0/select_ln31_reg_7002                                                                                                                                                                                                |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/E[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                2 |              4 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_8                                                                                                                                                                        | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/add_ln31_1_reg_70810                                                                                                                                                                                                                        | design_IP_i/multiply_block_64_0/U0/select_ln31_20_reg_7040                                                                                                                                                                                             |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_resp/push                                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                      | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                        |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__0_n_3                                                                                                                                                                                         | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                        |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_8                                                                                                                                                                              | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                        |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                                                        | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                        |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.sect_handling_reg_3                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                        |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_3                                                                                                                                                                                              | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                        |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/fifo_rctl/full_n_tmp_reg_1                                                                                                                                                                                             | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                        |                1 |              4 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                                        |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__1_n_8                                                                                                                                                                          | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                        |                1 |              4 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/full_n_tmp_reg_1                                                                                                                                                                      | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__1_n_8                                                                                                                                                                    | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/full_n_tmp_reg_1                                                                                                                                                                            | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                        |                3 |              4 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                                                                                  |                                                                                                                                                                                                                                                        |                1 |              4 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WVALID_Dummy_reg[0]                                                                                                                                     | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_2[0]                                                                                                                                                | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                        |                2 |              4 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__0_n_8                                                                                                                                                                   | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                                         | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                   |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.splitter_aw_si/s_ready_i_reg                                                                                                                                                   | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                                         | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                   |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_write.splitter_aw_si/s_ready_i_reg                                                                                                                                                   | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                                         | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.splitter_aw_si/s_ready_i_reg                                                                                                                                                   | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                                         | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                   |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.splitter_aw_si/s_ready_i_reg                                                                                                                                                   | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                                         | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                   |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                                         | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.splitter_aw_si/s_ready_i_reg                                                                                                                                                   | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                                         | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                   |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.splitter_aw_si/s_ready_i_reg                                                                                                                                                   | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                   |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                                         | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[s_ready_i]_2[0]                                                                                                                                                                              | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                 |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                     | design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                     | design_IP_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                1 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_22[0]                                                                                                                                                        | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[290][0]                                                                                                                                |                1 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  |                                                                                                                                                                                                                                                                                | design_IP_i/rst_pearson/U0/EXT_LPF/lpf_int                                                                                                                                                                                                             |                2 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                     | design_IP_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                1 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk |                                                                                                                                                                                                                                                                                | design_IP_i/rst_mul_32/U0/EXT_LPF/lpf_int                                                                                                                                                                                                              |                1 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/icmp_ln49_6_reg_5416_reg[0][0]                                                                                                                                               | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[98][0]                                                                                                                                 |                2 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                   | design_IP_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                     | design_IP_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                      | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1__0_n_0                                                                                                            |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                 | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                1 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state69                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                1 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/ap_enable_reg_pp0_iter1_i_1__0_n_0                                                                                                                                                                                                 | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                           |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[4][0]                                                                                                                          | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                        |                2 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_6[0]                                                                                                                                                         | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[106][0]                                                                                                                                |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_tmp_i_1__2_n_3                                                                                                                                                                      | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                        |                2 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                   | design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                   | design_IP_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/empty_14_reg_13420                                                                                                                                                                                                                          | design_IP_i/multiply_block_32_0/U0/empty_14_reg_1342                                                                                                                                                                                                   |                1 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/icmp_ln49_17_reg_5636_reg[0][0]                                                                                                                                              | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[186][0]                                                                                                                                |                1 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/empty_10_reg_13190                                                                                                                                                                                                                          | design_IP_i/multiply_block_32_0/U0/empty_10_reg_1319                                                                                                                                                                                                   |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                                           | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                 |                2 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/empty_6_reg_12960                                                                                                                                                                                                                           | design_IP_i/multiply_block_32_0/U0/empty_6_reg_1296                                                                                                                                                                                                    |                1 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_tmp_i_1__2_n_0                                                                                                                                                                    | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                           |                2 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/state_reg[0]_rep_0                                                                                                                                                                                          | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                           |                1 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                     | design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk |                                                                                                                                                                                                                                                                                | design_IP_i/rst_mul_64/U0/EXT_LPF/lpf_int                                                                                                                                                                                                              |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                     | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/icmp_ln49_29_reg_5876_reg[0][0]                                                                                                                                              | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[274]_0[0]                                                                                                                              |                2 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/icmp_ln49_25_reg_5796_reg[0][0]                                                                                                                                              | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/icmp_ln49_24_reg_5776_reg[0][0]                                                                                                                      |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                   | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_tmp_i_1__6_n_8                                                                                                                                                | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                2 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/icmp_ln49_20_reg_5696_reg[0][0]                                                                                                                                              | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[210][0]                                                                                                                                |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                   | design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                1 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_12[0]                                                                                                                                                        | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[162][0]                                                                                                                                |                1 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_10[0]                                                                                                                                                        | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[146][0]                                                                                                                                |                1 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_7[0]                                                                                                                                                         | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[114][0]                                                                                                                                |                2 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_17[0]                                                                                                                                                        | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[234][0]                                                                                                                                |                2 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_8[0]                                                                                                                                                         | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[122][0]                                                                                                                                |                2 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_20[0]                                                                                                                                                        | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[266][0]                                                                                                                                |                1 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_18[0]                                                                                                                                                        | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[242][0]                                                                                                                                |                2 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_15[0]                                                                                                                                                        | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[218][0]                                                                                                                                |                1 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_14[0]                                                                                                                                                        | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[178][0]                                                                                                                                |                1 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_11[0]                                                                                                                                                        | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[154][0]                                                                                                                                |                1 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_1[0]                                                                                                                                                         | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[58][0]                                                                                                                                 |                2 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                   | design_IP_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                1 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/icmp_ln49_19_reg_5676_reg[0][0]                                                                                                                                              | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[202][0]                                                                                                                                |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                   | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                 |                1 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/icmp_ln49_18_reg_5656_reg[0][0]                                                                                                                                              | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[194][0]                                                                                                                                |                3 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_1/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                        |                1 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_1/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                        |                1 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/icmp_ln49_10_reg_5496_reg[0][0]                                                                                                                                              | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[130][0]                                                                                                                                |                1 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_9[0]                                                                                                                                                         | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[138][0]                                                                                                                                |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                                         |                                                                                                                                                                                                                                                        |                2 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_5[0]                                                                                                                                                         | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[90][0]                                                                                                                                 |                1 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_16[0]                                                                                                                                                        | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[226][0]                                                                                                                                |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                          |                1 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_19[0]                                                                                                                                                        | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[258][0]                                                                                                                                |                1 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_13[0]                                                                                                                                                        | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[170][0]                                                                                                                                |                1 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_3[0]                                                                                                                                                         | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[74][0]                                                                                                                                 |                1 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_21[0]                                                                                                                                                        | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[274][0]                                                                                                                                |                1 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_2[0]                                                                                                                                                         | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[66][0]                                                                                                                                 |                2 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_4[0]                                                                                                                                                         | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[82][0]                                                                                                                                 |                1 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/E[0]                                                                                                                                                                         | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[298][0]                                                                                                                                |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                       | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                                                                 |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                   | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                     | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                     | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                   | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                1 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_tmp_i_1__1_n_8                                                                                                                                                | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                        |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                 |                                                                                                                                                                                                                                                        |                2 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[45][0]                                                                                                                                                                | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[42][0]                                                                                                                                           |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                        |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_tmp_i_1__6_n_8                                                                                                                                                      | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                        |                2 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_CONTROL_BUS_s_axi_U/waddr                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                   | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                 |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                                           | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                 |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                        |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                     | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                                                               |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                   | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1_n_0                                                                                                               |                2 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                   | design_IP_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                        |                2 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                     | design_IP_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                     | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                               |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                           | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                         | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                       | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                 |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                           | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                  |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                             | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                  |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/rst_kmeans/U0/EXT_LPF/lpf_int                                                                                                                                                                                                              |                2 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                   | design_IP_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                     | design_IP_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              5 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                  | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                 |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[45][0]                                                                                                                                                                | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[42][0]                                                                                                                                           |                2 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_CONTROL_BUS_s_axi_U/waddr                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                2 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/pearson_fdiv_32ns_32ns_32_16_1_U2/ce_r                                                                                                                                                                                             | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/pearson_fdiv_32ns_32ns_32_16_1_U2/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/p_1_in12_out                                                                           |                2 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/rst_mul_64/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                       | design_IP_i/rst_mul_64/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                        |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp/wrreq24_out                                                                                                                                                                          | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp/SR[0]                                                                                                                                                        |                3 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/E[0]                                                                                                                                                                         | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/SR[0]                                                                                                                                                |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_11[0]                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[218][0]                                                                                                                                |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_24[0]                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[114][0]                                                                                                                                |                2 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_10[0]                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[226][0]                                                                                                                                |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_15[0]                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[186][0]                                                                                                                                |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_16[0]                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[178][0]                                                                                                                                |                3 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_21[0]                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[138][0]                                                                                                                                |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_18[0]                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[162][0]                                                                                                                                |                2 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_22[0]                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[130][0]                                                                                                                                |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_28[0]                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[82][0]                                                                                                                                 |                2 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_12[0]                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[210][0]                                                                                                                                |                2 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_8[0]                                                                                                                                                  | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[242][0]                                                                                                                                |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_0[0]                                                                                                                                                  | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[450][0]                                                                                                                                |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_14[0]                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[194][0]                                                                                                                                |                2 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_15[0]                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[530][0]                                                                                                                                |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_16[0]                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[386][0]                                                                                                                                |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_18[0]                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[378][0]                                                                                                                                |                2 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_1[0]                                                                                                                                                         | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[554][0]                                                                                                                                |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_2[0]                                                                                                                                                  | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[442][0]                                                                                                                                |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_21[0]                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[362][0]                                                                                                                                |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_17[0]                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[170][0]                                                                                                                                |                2 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_19[0]                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[546][0]                                                                                                                                |                2 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_23[0]                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[122][0]                                                                                                                                |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_14[0]                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[394][0]                                                                                                                                |                2 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_7[0]                                                                                                                                                  | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[250][0]                                                                                                                                |                2 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_29[0]                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[74][0]                                                                                                                                 |                2 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_20[0]                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[370][0]                                                                                                                                |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep_0[0]                                                                                                                                                     | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[466][0]                                                                                                                                |                2 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_19[0]                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[154][0]                                                                                                                                |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_26[0]                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[98][0]                                                                                                                                 |                2 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_3[0]                                                                                                                                                  | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[282][0]                                                                                                                                |                2 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_4[0]                                                                                                                                                  | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[274][0]                                                                                                                                |                2 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_1[0]                                                                                                                                                  | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[474][0]                                                                                                                                |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_2[0]                                                                                                                                                  | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[290][0]                                                                                                                                |                2 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_20[0]                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[146][0]                                                                                                                                |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_0[0]                                                                                                                                                  | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[306][0]                                                                                                                                |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep_1[0]                                                                                                                                                     | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[66][0]                                                                                                                                 |                2 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_13[0]                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[202][0]                                                                                                                                |                2 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep_2[0]                                                                                                                                                     | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[58][0]                                                                                                                                 |                2 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_27[0]                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[90][0]                                                                                                                                 |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_1[0]                                                                                                                                                  | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[298][0]                                                                                                                                |                2 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_5[0]                                                                                                                                                  | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[266][0]                                                                                                                                |                2 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_6[0]                                                                                                                                                  | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[258][0]                                                                                                                                |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_9[0]                                                                                                                                                  | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[234][0]                                                                                                                                |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_11[0]                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[514][0]                                                                                                                                |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_25[0]                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[106][0]                                                                                                                                |                2 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_10[0]                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[410][0]                                                                                                                                |                3 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_12[0]                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[402][0]                                                                                                                                |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_13[0]                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[522][0]                                                                                                                                |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_6[0]                                                                                                                                                  | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[426][0]                                                                                                                                |                2 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_7[0]                                                                                                                                                  | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[498][0]                                                                                                                                |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_25[0]                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[330][0]                                                                                                                                |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_24[0]                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[338][0]                                                                                                                                |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_8[0]                                                                                                                                                  | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[418][0]                                                                                                                                |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_3[0]                                                                                                                                                  | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[482][0]                                                                                                                                |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_26[0]                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[322][0]                                                                                                                                |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_4[0]                                                                                                                                                  | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[434][0]                                                                                                                                |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_9[0]                                                                                                                                                  | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[506][0]                                                                                                                                |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_22[0]                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[354][0]                                                                                                                                |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_5[0]                                                                                                                                                  | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[490][0]                                                                                                                                |                2 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_23[0]                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[346][0]                                                                                                                                |                2 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_27[0]                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[314][0]                                                                                                                                |                2 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_17[0]                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[538][0]                                                                                                                                |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_1/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                        |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/fifo_resp/wrreq24_out                                                                                                                                                                                              | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/fifo_resp/ap_rst_n_0[0]                                                                                                                                                                    |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_INPUT_r_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                                                                                | design_IP_i/multiply_block_64_0/U0/multiply_block_64_INPUT_r_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                          |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/rst_mul_32/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                       | design_IP_i/rst_mul_32/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                        |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                        |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_17[0]                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[170][0]                                                                                                                                      |                3 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_27[0]                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[90][0]                                                                                                                                       |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_25[0]                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[106][0]                                                                                                                                      |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_18[0]                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[378][0]                                                                                                                                      |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_22[0]                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[354][0]                                                                                                                                      |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_7[0]                                                                                                                                                        | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[250][0]                                                                                                                                      |                3 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_16[0]                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[386][0]                                                                                                                                      |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_20[0]                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[146][0]                                                                                                                                      |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_26[0]                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[322][0]                                                                                                                                      |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_23[0]                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[346][0]                                                                                                                                      |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_24[0]                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[338][0]                                                                                                                                      |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_17[0]                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[538][0]                                                                                                                                      |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_27[0]                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[314][0]                                                                                                                                      |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_22[0]                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[130][0]                                                                                                                                      |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/and_ln31_1_reg_47850                                                                                                                                                                                                                        | design_IP_i/multiply_block_32_0/U0/select_ln31_20_reg_4818                                                                                                                                                                                             |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/and_ln31_1_reg_47850                                                                                                                                                                                                                        | design_IP_i/multiply_block_32_0/U0/select_ln31_reg_4764[5]_i_1_n_8                                                                                                                                                                                     |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_14[0]                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[394][0]                                                                                                                                      |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_0[0]                                                                                                                                                        | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[450][0]                                                                                                                                      |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_6[0]                                                                                                                                                        | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[258][0]                                                                                                                                      |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_3[0]                                                                                                                                                        | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[482][0]                                                                                                                                      |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_2[0]                                                                                                                                                        | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[442][0]                                                                                                                                      |                2 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/rst_pearson/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                      | design_IP_i/rst_pearson/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                       |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_12[0]                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[402][0]                                                                                                                                      |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                  | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                         |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state13                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_11[0]                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[514][0]                                                                                                                                      |                2 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state2                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_1[0]                                                                                                                                                        | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[474][0]                                                                                                                                      |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_1[0]                                                                                                                                                               | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[554][0]                                                                                                                                      |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep_0[0]                                                                                                                                                           | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[466][0]                                                                                                                                      |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_16[0]                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[178][0]                                                                                                                                      |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                        |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_15[0]                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[186][0]                                                                                                                                      |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wrreq24_out                                                                                                                                                           | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_3[0]                                                                                                                        |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                        |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                        |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                        |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                        |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                               |                3 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                        |                2 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state69                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                3 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                        |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/empty_10_reg_21210                                                                                                                                                                                                                          | design_IP_i/multiply_block_64_0/U0/empty_10_reg_2121                                                                                                                                                                                                   |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_14[0]                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[194][0]                                                                                                                                      |                2 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fdiv_32ns_32ns_32_16_1_U17/ce_r                                                                                                                                                                                          | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fdiv_32ns_32ns_32_16_1_U17/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/p_1_in12_out                                                                        |                2 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/empty_14_reg_21440                                                                                                                                                                                                                          | design_IP_i/multiply_block_64_0/U0/empty_14_reg_2144                                                                                                                                                                                                   |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/empty_6_reg_20980                                                                                                                                                                                                                           | design_IP_i/multiply_block_64_0/U0/empty_6_reg_2098                                                                                                                                                                                                    |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_11[0]                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[218][0]                                                                                                                                      |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep_2[0]                                                                                                                                                           | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[58][0]                                                                                                                                       |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep_1[0]                                                                                                                                                           | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[66][0]                                                                                                                                       |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_13[0]                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[202][0]                                                                                                                                      |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_12[0]                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[210][0]                                                                                                                                      |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/rst_Multiply_block/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                               | design_IP_i/rst_Multiply_block/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_1/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                        |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                             | design_IP_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                              |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/empty_6_reg_20980                                                                                                                                                                                                                              | design_IP_i/multiply_block_0/U0/empty_6_reg_2098                                                                                                                                                                                                       |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/empty_14_reg_21440                                                                                                                                                                                                                             | design_IP_i/multiply_block_0/U0/empty_14_reg_2144                                                                                                                                                                                                      |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_1/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                        |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/empty_10_reg_21210                                                                                                                                                                                                                             | design_IP_i/multiply_block_0/U0/empty_10_reg_2121                                                                                                                                                                                                      |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state69                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/E[0]                                                                                                                                                                               | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/SR[0]                                                                                                                                                      |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                   | design_IP_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                    |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp/wrreq24_out                                                                                                                                                                                | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp/SR[0]                                                                                                                                                              |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_10[0]                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[226][0]                                                                                                                                      |                2 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_fdiv_32ns_32ns_32_16_1_U27/ce_r                                                                                                                                                                                                               | design_IP_i/pearson_0/U0/pearson_fdiv_32ns_32ns_32_16_1_U27/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/p_1_in12_out                                                                                             |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_1[0]                                                                                                                                                        | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[298][0]                                                                                                                                      |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_0[0]                                                                                                                                                        | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[306][0]                                                                                                                                      |                2 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/fifo_rctl/full_n_tmp_reg_6[0]                                                                                                                                                                                        | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                                              |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | design_IP_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[45][0]                                                                                                                                                                      | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[42][0]                                                                                                                                                 |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state24                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_NS_fsm1172_out                                                                                                                                                                                                                           | design_IP_i/multiply_block_32_0/U0/ap_NS_fsm1176_out                                                                                                                                                                                                   |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                                                                                      | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                                |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_NS_fsm1175_out                                                                                                                                                                                                                           | design_IP_i/multiply_block_32_0/U0/ap_NS_fsm1179_out                                                                                                                                                                                                   |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_CONTROL_BUS_s_axi_U/waddr                                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |                2 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_NS_fsm1178_out                                                                                                                                                                                                                           | design_IP_i/multiply_block_32_0/U0/multiply_block_32_CONTROL_BUS_s_axi_U/SR[0]                                                                                                                                                                         |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/state_reg[0]_rep__1_0                                                                                                                                                                                       | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                           |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                        |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                        |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                        | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                               |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_24[0]                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[114][0]                                                                                                                                      |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_4[0]                                                                                                                                                        | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[274][0]                                                                                                                                      |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_7[0]                                                                                                                                                        | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[498][0]                                                                                                                                      |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                        |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_25[0]                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[330][0]                                                                                                                                      |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_18[0]                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[162][0]                                                                                                                                      |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_20[0]                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[370][0]                                                                                                                                      |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_8[0]                                                                                                                                                        | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[418][0]                                                                                                                                      |                3 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_6[0]                                                                                                                                                        | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[426][0]                                                                                                                                      |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_5[0]                                                                                                                                                        | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[490][0]                                                                                                                                      |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_15[0]                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[530][0]                                                                                                                                      |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                        |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_10[0]                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[410][0]                                                                                                                                      |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_5[0]                                                                                                                                                        | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[266][0]                                                                                                                                      |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/select_ln32_5_reg_50630                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_8[0]                                                                                                                                                        | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[242][0]                                                                                                                                      |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_2[0]                                                                                                                                                        | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[290][0]                                                                                                                                      |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_3[0]                                                                                                                                                        | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[282][0]                                                                                                                                      |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_26[0]                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[98][0]                                                                                                                                       |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_23[0]                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[122][0]                                                                                                                                      |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/rst_kmeans/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                       | design_IP_i/rst_kmeans/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                        |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_19[0]                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[154][0]                                                                                                                                      |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_29[0]                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[74][0]                                                                                                                                       |                1 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/fifo_rctl/full_n_tmp_reg_6[0]                                                                                                                                                                    | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                          |                2 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/pearson_fdiv_32ns_32ns_32_16_1_U10/ce_r                                                                                                                                                                                          | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/pearson_fdiv_32ns_32ns_32_16_1_U10/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/p_1_in12_out                                                                        |                3 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/ap_CS_fsm_state61                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/ap_CS_fsm_state44                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_resp/wrreq24_out                                                                                                                                                                                                | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_resp/ap_rst_n_0[0]                                                                                                                                                                      |                2 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_CONTROL_BUS_s_axi_U/waddr                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/fifo_rctl/full_n_tmp_reg_6[0]                                                                                                                                                                                          | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                                                |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_21[0]                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[362][0]                                                                                                                                      |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_13[0]                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[522][0]                                                                                                                                      |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_CONTROL_BUS_s_axi_U/waddr                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_9[0]                                                                                                                                                        | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[506][0]                                                                                                                                      |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_19[0]                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[546][0]                                                                                                                                      |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__1_4[0]                                                                                                                                                        | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[434][0]                                                                                                                                      |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_9[0]                                                                                                                                                        | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[234][0]                                                                                                                                      |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_28[0]                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[82][0]                                                                                                                                       |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_rep__0_21[0]                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[138][0]                                                                                                                                      |                2 |              6 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_1/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                        |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                  | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                1 |              7 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                     | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                1 |              7 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_NS_fsm1231_out                                                                                                                                                                                                                           | design_IP_i/multiply_block_64_0/U0/ap_NS_fsm1235_out                                                                                                                                                                                                   |                2 |              7 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/pearson_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/ce_r_reg                                                                                           | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/pearson_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/p_1_in12_out                                                               |                3 |              7 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                     | design_IP_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              7 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state2                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |                2 |              7 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U26/pearson_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/ce_r_reg                                                                                                                | design_IP_i/pearson_0/U0/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U26/pearson_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/p_1_in12_out                                                                                    |                2 |              7 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_NS_fsm1234_out                                                                                                                                                                                                                           | design_IP_i/multiply_block_64_0/U0/ap_NS_fsm1238_out                                                                                                                                                                                                   |                2 |              7 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                     | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              7 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U9/pearson_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/ce_r_reg                                                                                            | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U9/pearson_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/p_1_in12_out                                                                |                3 |              7 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_NS_fsm1237_out                                                                                                                                                                                                                           | design_IP_i/multiply_block_64_0/U0/multiply_block_64_CONTROL_BUS_s_axi_U/SR[0]                                                                                                                                                                         |                2 |              7 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                     | design_IP_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              7 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/add_ln32_1_reg_49500                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |                2 |              7 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                  | design_IP_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              7 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                     | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                3 |              7 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state24                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                2 |              7 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk |                                                                                                                                                                                                                                                                                | design_IP_i/multiply_block_32_0/U0/multiply_block_32_fmul_32ns_32ns_32_4_max_dsp_1_U4/multiply_block_32_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/p_1_in12_out                                                         |                2 |              7 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk |                                                                                                                                                                                                                                                                                | design_IP_i/multiply_block_32_0/U0/multiply_block_32_fmul_32ns_32ns_32_4_max_dsp_1_U3/multiply_block_32_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/p_1_in12_out                                                         |                2 |              7 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                     | design_IP_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                1 |              7 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                     | design_IP_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              7 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                     | design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              7 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                     | design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              7 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/kmeans_0/U0/kmeans_fdiv_32ns_32ns_32_16_1_U3/kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op[0]                                                                                                                        |                1 |              7 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state13                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                2 |              7 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                  | design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              7 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/zext_ln45_reg_17221                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                2 |              7 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/select_ln32_21_reg_5100[6]_i_2_n_8                                                                                                                                                                                                          | design_IP_i/multiply_block_32_0/U0/select_ln32_21_reg_5100[6]_i_1_n_8                                                                                                                                                                                  |                2 |              7 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_NS_fsm1234_out                                                                                                                                                                                                                              | design_IP_i/multiply_block_0/U0/ap_NS_fsm1238_out                                                                                                                                                                                                      |                1 |              7 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                  | design_IP_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                3 |              7 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/select_ln32_5_reg_50630                                                                                                                                                                                                                     | design_IP_i/multiply_block_32_0/U0/select_ln32_5_reg_5063[7]_i_1_n_8                                                                                                                                                                                   |                2 |              7 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_NS_fsm1231_out                                                                                                                                                                                                                              | design_IP_i/multiply_block_0/U0/ap_NS_fsm1235_out                                                                                                                                                                                                      |                1 |              7 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                  | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              7 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state2                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |                1 |              7 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state13                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                2 |              7 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                     | design_IP_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                3 |              7 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state24                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                1 |              7 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_NS_fsm1237_out                                                                                                                                                                                                                              | design_IP_i/multiply_block_0/U0/multiply_block_CONTROL_BUS_s_axi_U/SR[0]                                                                                                                                                                               |                1 |              7 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/SR[0]                                                                                                                                         |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WVALID_Dummy_reg[0]                                                                                                                                     | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                 |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                        |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                        |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                        | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                            |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                      | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/state_reg[0]_2[0]                                                                                                                                                                                             | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/SR[0]                                                                                                                                                                                 |                1 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/state_reg[0]_3[0]                                                                                                                                                                                             | design_IP_i/kmeans_0/U0/ap_CS_fsm_state18                                                                                                                                                                                                              |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/cluster_U/kmeans_X_ram_U/WEBWE[0]                                                                                                                                                                                                                      | design_IP_i/kmeans_0/U0/ap_NS_fsm144_out                                                                                                                                                                                                               |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                                                        | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                                       |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.WVALID_Dummy_reg_1[0]                                                                                                                                                                                  | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                        |                2 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                         | design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                3 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                        | design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                3 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/ap_CS_fsm_state42                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/ap_CS_fsm_state62                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/ap_CS_fsm_state68                                                                                                                                                                                                                                      | design_IP_i/kmeans_0/U0/j_1_reg_546                                                                                                                                                                                                                    |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                4 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                         | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk |                                                                                                                                                                                                                                                                                | design_IP_i/multiply_block_64_0/U0/multiply_block_64_fmul_32ns_32ns_32_4_max_dsp_1_U3/multiply_block_64_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                        |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                4 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk |                                                                                                                                                                                                                                                                                | design_IP_i/multiply_block_64_0/U0/multiply_block_64_fmul_32ns_32ns_32_4_max_dsp_1_U4/multiply_block_64_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                        |                4 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                        | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                             |                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       |                                                                                                                                                                                                                                                                                | design_IP_i/multiply_block_0/U0/multiply_block_fmul_32ns_32ns_32_4_max_dsp_1_U3/multiply_block_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                                 |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       |                                                                                                                                                                                                                                                                                | design_IP_i/multiply_block_0/U0/multiply_block_fmul_32ns_32ns_32_4_max_dsp_1_U4/multiply_block_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                                 |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                      | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/SR[0]                                                                                                                                               |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.WVALID_Dummy_reg_1[0]                                                                                                                                                                  | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                        |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ii_reg_73220                                                                                                                                                                                                                                   | design_IP_i/multiply_block_0/U0/select_ln32_21_reg_7327                                                                                                                                                                                                |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                         | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                        | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ii_reg_73220                                                                                                                                                                                                                                | design_IP_i/multiply_block_64_0/U0/select_ln32_21_reg_7327                                                                                                                                                                                             |                1 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                1 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                1 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                3 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                         | design_IP_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                3 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                3 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.WVALID_Dummy_reg_1[0]                                                                                                                                                            | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                2 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                        | design_IP_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                3 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/ce_r                                                                                                                                                                                         | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/STATE_DELAY/i_pipe/SR[0]                                                                   |                1 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                                                      | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                                     |                2 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.WVALID_Dummy_reg_1[0]                                                                                                                                                                                | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                           |                3 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                1 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                1 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                             |                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                         | design_IP_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                        | design_IP_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                3 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                3 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                3 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                        | design_IP_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                2 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                  |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter0_reg[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                 | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                3 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.WVALID_Dummy_reg_1[0]                                                                                                                                                            | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                            | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                 |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[19]                                                                                                                                                                                            | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                           |                4 |              9 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                               | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                3 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                                           | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                 |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                     | design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |                2 |              9 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[8]_0[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                3 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[16]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |                4 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                               | design_IP_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                3 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                4 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |             10 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_2                                                                                                                                                                                          | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                           |                4 |             10 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                4 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/fifo_rdata/full_n_i_1__1_n_3                                                                                                                                                                                           | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                        |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                4 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                5 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                      | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot[9]_i_1_n_0                                                                                                                                       |                2 |             10 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_INPUT_r_m_axi_U/bus_read/fifo_rdata/empty_n                                                                                                                                                                               | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                4 |             10 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_read/fifo_rdata/empty_n                                                                                                                                                                                                  | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                           |                3 |             10 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/empty_n                                                                                                                                                                                                 | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                           |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                4 |             10 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/reg_18501                                                                                                                                                                                                                                   | design_IP_i/multiply_block_32_0/U0/select_ln31_44_reg_5165                                                                                                                                                                                             |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                6 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_resp/last_sect_buf                                                                                                                                                                                              | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_resp/ap_rst_n_1[0]                                                                                                                                                                      |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/empty_n                                                                                                                                                                                                   | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                        |                4 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_read/fifo_rdata/empty_n                                                                                                                                                                                                    | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                        |                3 |             10 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/fifo_rctl/p_23_in                                                                                                                                                                                | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                  |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                5 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                4 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/fifo_resp/p_32_in                                                                                                                                                                                                  | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/fifo_resp/ap_rst_n_1[0]                                                                                                                                                                    |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                5 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |             10 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/fifo_rdata/full_n_i_1__0_n_8                                                                                                                                                                     | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                4 |             10 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/fifo_rdata/full_n_i_1__1_n_0                                                                                                                                                                                         | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                           |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                4 |             10 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                4 |             10 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/fifo_rctl/p_23_in                                                                                                                                                                                                    | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                      |                2 |             10 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                4 |             10 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[9]_i_1__0_n_0                                                                                                                                    |                2 |             10 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_INPUT_r_m_axi_U/bus_read/fifo_rctl/p_23_in                                                                                                                                                                                | design_IP_i/multiply_block_64_0/U0/multiply_block_64_INPUT_r_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                  |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.s_ready_i[9]_i_1_n_0                                                                                                                                       |                2 |             10 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                4 |             10 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                3 |             10 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/p_23_in                                                                                                                                                                               | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                                                                                 |                2 |             10 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                5 |             10 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                4 |             10 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rdata/full_n_i_1__1_n_8                                                                                                                                                                    | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                3 |             10 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/add_ln31_1_reg_49550                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                3 |             10 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/and_ln31_1_reg_47850                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |                2 |             10 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp/last_sect_buf                                                                                                                                                                        | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp/ap_rst_n_0[0]                                                                                                                                                |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                  |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/fifo_rctl/p_23_in                                                                                                                                                                                                      | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                        |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/empty_n                                                                                                                                                                             | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                5 |             10 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_0                                                                                                                                                   | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/p_23_in                                                                                                                                                                                     | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                       |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/fifo_rdata/full_n_i_1__1_n_8                                                                                                                                                                          | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                        |                3 |             10 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_6[0]                                                                                                                                                | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_1[0]                                                                                                                        |                3 |             10 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                4 |             10 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                4 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |             10 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/p_23_in                                                                                                                                                                               | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                 |                2 |             10 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/empty_n                                                                                                                                                                             | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                4 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                4 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/fifo_rdata/empty_n                                                                                                                                                                                     | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                        |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/empty_n                                                                                                                                                                                   | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                        |                4 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp/last_sect_buf                                                                                                                                                                              | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp/ap_rst_n_0[0]                                                                                                                                                      |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                5 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                4 |             10 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                3 |             10 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_read/fifo_rdata/full_n_i_1__1_n_8                                                                                                                                                                    | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                4 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/fifo_rctl/p_23_in                                                                                                                                                                                      | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                        |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                      | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[9]_i_1__0_n_0                                                                                                                                    |                3 |             11 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/add_ln30_reg_47270                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                3 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                3 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                      | design_IP_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                    |                2 |             12 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                      | design_IP_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                    |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                       | design_IP_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                     |                3 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                       | design_IP_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                     |                3 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                       | design_IP_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                     |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                                        |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                        |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                3 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                3 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                      |                                                                                                                                                                                                                                                        |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                        |                3 |             12 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                3 |             12 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/p_145_in                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                3 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/p_145_in                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |                4 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/reg_30331                                                                                                                                                                                                                                      | design_IP_i/multiply_block_0/U0/select_ln31_44_reg_7392                                                                                                                                                                                                |                3 |             12 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/reg_30331                                                                                                                                                                                                                                   | design_IP_i/multiply_block_64_0/U0/select_ln31_44_reg_7392                                                                                                                                                                                             |                2 |             12 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                            |                                                                                                                                                                                                                                                        |                4 |             13 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                              |                2 |             13 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                          |                                                                                                                                                                                                                                                        |                4 |             13 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                             |                                                                                                                                                                                                                                                        |                2 |             14 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                        |                3 |             14 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                        |                3 |             14 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/select_ln30_reg_70860                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |                4 |             14 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/select_ln30_reg_70860                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                2 |             14 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                        |                2 |             14 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awid_d                                                                                                                                                |                                                                                                                                                                                                                                                        |                4 |             15 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/add_ln30_reg_69670                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                4 |             15 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/add_ln30_reg_69670                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                4 |             15 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                              |                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                    | design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |                3 |             16 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                      | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                4 |             16 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                |                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                      | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                5 |             16 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/mC_addr_6_reg_50241                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                5 |             17 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                        |                5 |             17 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arid_d                                                                                                                                                |                                                                                                                                                                                                                                                        |                4 |             17 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/select_ln31_21_reg_4842[5]_i_1_n_8                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                4 |             17 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                     |                                                                                                                                                                                                                                                        |                5 |             17 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                             |                                                                                                                                                                                                                                                        |                5 |             18 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                             |                                                                                                                                                                                                                                                        |                5 |             18 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_pp0_stage2                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |                2 |             18 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                             |                                                                                                                                                                                                                                                        |                5 |             18 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                             |                                                                                                                                                                                                                                                        |                5 |             18 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                             |                                                                                                                                                                                                                                                        |                5 |             18 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/mC_addr_6_reg_72511                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                3 |             18 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                           |                                                                                                                                                                                                                                                        |                6 |             18 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                             |                                                                                                                                                                                                                                                        |                6 |             18 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                             |                                                                                                                                                                                                                                                        |                6 |             18 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                           |                                                                                                                                                                                                                                                        |                5 |             18 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                           |                                                                                                                                                                                                                                                        |                5 |             18 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                           |                                                                                                                                                                                                                                                        |                5 |             18 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                           |                                                                                                                                                                                                                                                        |                5 |             18 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                             |                                                                                                                                                                                                                                                        |                5 |             18 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/mC_addr_6_reg_72511                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |                3 |             18 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                             | design_IP_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                6 |             19 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                             | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                7 |             19 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                               | design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                6 |             19 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                               | design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                7 |             19 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                             | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                6 |             19 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                             | design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                6 |             19 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                               | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                6 |             19 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                               | design_IP_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                7 |             19 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                               | design_IP_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                6 |             19 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/indvar_flatten229_reg_13531                                                                                                                                                                                                                 | design_IP_i/multiply_block_32_0/U0/ap_NS_fsm1173_out                                                                                                                                                                                                   |                4 |             19 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                               | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                6 |             19 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                             | design_IP_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                6 |             19 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                               | design_IP_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                6 |             19 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                               | design_IP_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                6 |             19 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg_0[0]                                                                                                                                                                | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                3 |             20 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_1/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                            |                4 |             20 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_1/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                            |                4 |             20 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/fifo_rreq/invalid_len_event_reg[0]                                                                                                                                                                     | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                        |                4 |             20 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/fifo_resp/wreq_handling_reg_0[0]                                                                                                                                                                                   | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                           |                3 |             20 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                            |                4 |             20 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/empty_n_tmp_reg_0[0]                                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                3 |             20 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_pp0_stage2                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |                2 |             20 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/empty_n_tmp_reg_1[0]                                                                                                                                                                                       | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                        |                3 |             20 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                   | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                3 |             20 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                         | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                        |                4 |             20 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_1/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                            |                4 |             20 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg_0[0]                                                                                                                                                                      | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                        |                3 |             20 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                            |                4 |             20 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_1/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                            |                3 |             20 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                       | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                           |                3 |             20 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_pp0_stage2                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                2 |             20 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/empty_n_tmp_reg_0[0]                                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                        |                4 |             20 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                                  | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                3 |             20 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_INPUT_r_m_axi_U/bus_read/fifo_rreq/invalid_len_event_reg[0]                                                                                                                                                               | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                3 |             20 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_1/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                            |                4 |             20 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg_0[0]                                                                                                                                                                | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                3 |             20 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                            |                3 |             20 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                            |                3 |             20 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_1/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                            |                4 |             20 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                       |                                                                                                                                                                                                                                                        |                6 |             21 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                        |                6 |             21 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_6[0]                                                                                                                                                | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                3 |             21 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk |                                                                                                                                                                                                                                                                                | design_IP_i/multiply_block_32_0/U0/multiply_block_32_fmul_32ns_32ns_32_4_max_dsp_1_U4/multiply_block_32_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]_0                                        |                6 |             22 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk |                                                                                                                                                                                                                                                                                | design_IP_i/multiply_block_64_0/U0/multiply_block_64_fmul_32ns_32ns_32_4_max_dsp_1_U3/multiply_block_64_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                          |                6 |             22 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U26/ce_r                                                                                                                                                                                                        | design_IP_i/pearson_0/U0/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U26/pearson_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                                          |                8 |             22 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_fdiv_32ns_32ns_32_16_1_U27/ce_r                                                                                                                                                                                                               | design_IP_i/pearson_0/U0/pearson_fdiv_32ns_32ns_32_16_1_U27/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][0]_1                                                                |                7 |             22 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fdiv_32ns_32ns_32_16_1_U17/ce_r                                                                                                                                                                                          | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fdiv_32ns_32ns_32_16_1_U17/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][0]_1                                           |                7 |             22 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/ce_r                                                                                                                                                                                         | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/pearson_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][1]_0                                 |                6 |             22 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/pearson_fdiv_32ns_32ns_32_16_1_U2/ce_r                                                                                                                                                                                             | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/pearson_fdiv_32ns_32ns_32_16_1_U2/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][0]_1                                              |                7 |             22 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       |                                                                                                                                                                                                                                                                                | design_IP_i/multiply_block_0/U0/multiply_block_fmul_32ns_32ns_32_4_max_dsp_1_U4/multiply_block_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                   |                7 |             22 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       |                                                                                                                                                                                                                                                                                | design_IP_i/multiply_block_0/U0/multiply_block_fmul_32ns_32ns_32_4_max_dsp_1_U3/multiply_block_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                   |                6 |             22 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_faddfsub_32ns_32ns_32_5_full_dsp_1_U15/aclken                                                                                                                                                                            | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/pearson_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                     |                8 |             22 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/kmeans_0/U0/kmeans_fdiv_32ns_32ns_32_16_1_U3/kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op[1]                                                                                                                        |                7 |             22 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/pearson_fdiv_32ns_32ns_32_16_1_U10/ce_r                                                                                                                                                                                          | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/pearson_fdiv_32ns_32ns_32_16_1_U10/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][0]_1                                           |                7 |             22 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/pearson_fadd_32ns_32ns_32_5_full_dsp_1_U8/aclken                                                                                                                                                                                 | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U9/pearson_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                      |                6 |             22 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk |                                                                                                                                                                                                                                                                                | design_IP_i/multiply_block_32_0/U0/multiply_block_32_fmul_32ns_32ns_32_4_max_dsp_1_U3/multiply_block_32_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]_0                                        |                6 |             22 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                 | design_IP_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                              |                6 |             22 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk |                                                                                                                                                                                                                                                                                | design_IP_i/multiply_block_64_0/U0/multiply_block_64_fmul_32ns_32ns_32_4_max_dsp_1_U4/multiply_block_64_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                          |                6 |             22 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |                6 |             24 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/kmeans_0/U0/kmeans_sitofp_32ns_32_6_1_U4/kmeans_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                                                  |                8 |             25 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |               10 |             29 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                9 |             29 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/add_ln40_reg_71590                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                6 |             29 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |               11 |             29 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                9 |             29 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                9 |             29 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/add_ln40_reg_71590                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                6 |             29 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                        |                6 |             30 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                                     |                                                                                                                                                                                                                                                        |               10 |             30 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_INPUT_r_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |                8 |             30 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/fifo_rctl/p_23_in                                                                                                                                                                                | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                6 |             30 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                7 |             30 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                  | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                4 |             30 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_INPUT_r_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |                4 |             30 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/p_23_in                                                                                                                                                                               | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                5 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_CONTROL_BUS_s_axi_U/ar_hs                                                                                                                                                                                                                       | design_IP_i/kmeans_0/U0/kmeans_CONTROL_BUS_s_axi_U/rdata_data[31]_i_1_n_3                                                                                                                                                                              |                9 |             30 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |                6 |             30 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |               10 |             30 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                7 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/fifo_rctl/p_23_in                                                                                                                                                                                                      | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                        |                5 |             30 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                9 |             30 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                8 |             30 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                6 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/add_ln31_1_reg_70810                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                7 |             30 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/fifo_rctl/p_23_in                                                                                                                                                                                                    | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                           |                6 |             30 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                  | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                5 |             30 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                8 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/fifo_rctl/full_n_tmp_reg_6[0]                                                                                                                                                                                          | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                        |                5 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                        | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                        |                5 |             30 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_2[0]                                                                                                                                                | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                9 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |                5 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |                8 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/p_23_in                                                                                                                                                                                     | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                        |                7 |             30 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_INPUT_r_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                                                                                | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                4 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |                9 |             30 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/fifo_rctl/full_n_tmp_reg_6[0]                                                                                                                                                                                        | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                           |                4 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |                8 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                                                                                      | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                        |                5 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/fifo_rctl/p_23_in                                                                                                                                                                                      | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                        |                5 |             30 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk |                                                                                                                                                                                                                                                                                | design_IP_i/multiply_block_32_0/U0/ap_NS_fsm1173_out                                                                                                                                                                                                   |                7 |             30 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_INPUT_r_m_axi_U/bus_read/fifo_rctl/p_23_in                                                                                                                                                                                | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                5 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                                       | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                        |                4 |             30 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/fifo_rctl/full_n_tmp_reg_6[0]                                                                                                                                                                    | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                4 |             30 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                     |                                                                                                                                                                                                                                                        |               10 |             30 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/add_ln31_1_reg_70810                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |                9 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2[29]_i_1__0_n_3                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |                6 |             30 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/p_23_in                                                                                                                                                                               | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                6 |             30 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                                                                                                                     | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                           |                6 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                8 |             30 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_pp0_stage0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |                7 |             31 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_3872                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |               10 |             31 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_3682                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |               10 |             31 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/tmp_5_s_reg_1139[31]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                8 |             31 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |                5 |             31 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |                5 |             31 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                5 |             31 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/push                                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |                5 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |                5 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |                5 |             31 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_4000                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                5 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_resp/last_sect_buf                                                                                                                                                                                              | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                        |                6 |             31 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/tmp_5_17_reg_1190[31]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                7 |             31 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_4[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |                7 |             31 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_1[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |               10 |             31 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_3870                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                5 |             31 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_4001                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                7 |             31 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/ap_CS_fsm[39]_i_1_n_0                                                                                                                                                                                                            | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                           |                6 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                5 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp/last_sect_buf                                                                                                                                                                              | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                        |                6 |             31 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/tmp_5_14_reg_1175[31]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                6 |             31 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/tmp_5_16_reg_1185[31]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                7 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_fcmp_32ns_32ns_1_2_1_U8/kmeans_ap_fcmp_0_no_dsp_32_u/distance_reg_1795_reg[25]                                                                                                                                                                  | design_IP_i/kmeans_0/U0/belonging_cluster_in_reg_498                                                                                                                                                                                                   |               12 |             31 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_3742                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                8 |             31 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_INPUT_r_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                5 |             31 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/tmp_5_15_reg_1180[31]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                7 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/ap_CS_fsm_state73                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                7 |             31 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp0_iter1_reg_rep__1[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                        |                7 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/ap_CS_fsm_state95                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                7 |             31 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/tmp_5_18_reg_11950                                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |                7 |             31 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_3810                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                7 |             31 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/tmp_5_3_reg_1064[31]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                7 |             31 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_3741                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                9 |             31 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_3680                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                7 |             31 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_3812                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                9 |             31 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp/last_sect_buf                                                                                                                                                                        | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                8 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/ap_CS_fsm_state58                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                6 |             31 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_3681                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                7 |             31 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_rep_3[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |                9 |             31 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_1190                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                7 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_860                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               10 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/add_ln40_reg_49220                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_1140                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                7 |             32 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                    |                                                                                                                                                                                                                                                        |                5 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_685                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                5 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/somme_19_reg_2260                                                                                                                                                                                                                |                                                                                                                                                                                                                                                        |                9 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_740                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_687                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_1090                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                4 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_922                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                7 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_920                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               10 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_748                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               10 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/ce34                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                5 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/ce2                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/ce4                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/ce39                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                7 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/pearson_fdiv_32ns_32ns_32_16_1_U10/ap_CS_fsm_reg[4][0]                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                5 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/pearson_fdiv_32ns_32ns_32_16_1_U10/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                      |                                                                                                                                                                                                                                                        |                5 |             32 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                               |                                                                                                                                                                                                                                                        |                9 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/pearson_fdiv_32ns_32ns_32_16_1_U10/ce8_out                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |               10 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/pearson_fadd_32ns_32ns_32_5_full_dsp_1_U8/ce38                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                5 |             32 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                        |                7 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/ap_CS_fsm_reg[588][0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/ap_CS_fsm_reg[733][0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_4060                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |               11 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |                9 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/icmp_ln25_reg_1507_reg[0][0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_4180                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                8 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/icmp_ln26_reg_1521_reg[0][0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |                8 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_0[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |               11 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/trunc_ln27_reg_1568_reg[1]_1[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                        |                9 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/trunc_ln28_reg_1625_reg[1][0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                8 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/trunc_ln28_reg_1625_reg[0][0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                9 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/trunc_ln27_reg_1568_reg[1][0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                7 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/trunc_ln27_reg_1568_reg[1]_0[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                        |                9 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/trunc_ln28_reg_1625_reg[1]_0[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                        |                9 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/trunc_ln28_reg_1625_reg[1]_1[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                        |                9 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/trunc_ln27_reg_1568_reg[0][0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                9 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |                7 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |               10 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                5 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_CONTROL_BUS_s_axi_U/p_0_in11_out                                                                                                                                                                                                                |                                                                                                                                                                                                                                                        |                5 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_CONTROL_BUS_s_axi_U/p_0_in13_out                                                                                                                                                                                                                |                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_CONTROL_BUS_s_axi_U/p_0_in15_out                                                                                                                                                                                                                |                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_CONTROL_BUS_s_axi_U/p_0_in19_out                                                                                                                                                                                                                |                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_CONTROL_BUS_s_axi_U/p_0_in17_out                                                                                                                                                                                                                |                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/somme_19_reg_12000                                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |                8 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_4330                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_4230                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/empty_n_tmp_i_1__1_n_3                                                                                                                                                                                     | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/icmp_ln75_reg_1942_reg[0][0]                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                8 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |                5 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_4130                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                7 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_4280                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/X_prot_3_19_reg_593[31]_i_2_n_3                                                                                                                                                                                                                        | design_IP_i/kmeans_0/U0/ap_NS_fsm139_out                                                                                                                                                                                                               |                7 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_CONTROL_BUS_s_axi_U/p_0_in11_out                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                5 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_CONTROL_BUS_s_axi_U/p_0_in15_out                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                5 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_CONTROL_BUS_s_axi_U/p_0_in13_out                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                5 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_CONTROL_BUS_s_axi_U/ar_hs                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                8 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/Y_prot_3_19_reg_604[31]_i_2_n_3                                                                                                                                                                                                                        | design_IP_i/kmeans_0/U0/ap_NS_fsm1                                                                                                                                                                                                                     |                8 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/Y_prot_3_2_fu_254[31]_i_1_n_3                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/Y_prot_3_7_fu_246[31]_i_1_n_3                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                5 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/fifo_rreq/empty_n_tmp_i_1_n_8                                                                                                                                                                    | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                6 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/Y_prot_3_6_fu_242[31]_i_1_n_3                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                8 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                   | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                7 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[21]                                                                                                                                                                       |                                                                                                                                                                                                                                                        |                4 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                5 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                9 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/rs_rdata/state_reg[0]_0                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                4 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/Y_prot_3_8_fu_250[31]_i_1_n_3                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_3740                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                7 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rdata/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                8 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rreq/empty_n_tmp_i_1__2_n_8                                                                                                                                                                | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                6 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/taille_assign_reg_557                                                                                                                                                                                                                                  | design_IP_i/kmeans_0/U0/j_1_reg_546                                                                                                                                                                                                                    |                8 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                  | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                7 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/rs_rdata/D[1]                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               10 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                |                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                |                                                                                                                                                                                                                                                        |               10 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_3930                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                5 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/ap_CS_fsm_state269                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               10 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/ap_CS_fsm_state129                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               10 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/ap_CS_fsm_state730                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               13 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WVALID_Dummy_reg[0]                                                                                                                                     |                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/ap_CS_fsm_state570                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               11 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                5 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                |                                                                                                                                                                                                                                                        |               10 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                |                                                                                                                                                                                                                                                        |                8 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[292][0]                                                                                                                                                                  |                                                                                                                                                                                                                                                        |                5 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/ap_CS_fsm_state411                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                8 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/state_reg[0]_rep_2[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |                5 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |                7 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                9 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |                9 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                8 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rdata/ap_NS_fsm[1]                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |                8 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rdata/ap_NS_fsm[3]                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |                8 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/ce108_out                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                9 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fdiv_32ns_32ns_32_16_1_U17/ce67_out                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                9 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |                5 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/rs_rdata/ap_NS_fsm[1]                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                9 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/fifo_rreq/empty_n_tmp_i_1__1_n_8                                                                                                                                                                      | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                        | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                        |                7 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                9 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                9 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                8 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_CONTROL_BUS_s_axi_U/p_0_in13_out                                                                                                                                                                                                |                                                                                                                                                                                                                                                        |                5 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_CONTROL_BUS_s_axi_U/p_0_in11_out                                                                                                                                                                                                |                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_CONTROL_BUS_s_axi_U/p_0_in15_out                                                                                                                                                                                                |                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_INPUT_r_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                9 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_INPUT_r_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_INPUT_r_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_INPUT_r_m_axi_U/bus_read/rs_rdata/ap_NS_fsm[3]                                                                                                                                                                            |                                                                                                                                                                                                                                                        |                7 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_INPUT_r_m_axi_U/bus_read/rs_rdata/ap_NS_fsm[1]                                                                                                                                                                            |                                                                                                                                                                                                                                                        |                8 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_CONTROL_BUS_s_axi_U/ar_hs                                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |               10 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/fifo_rctl/invalid_len_event_reg[0]                                                                                                                                                                     | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_read/fifo_rreq/empty_n_tmp_i_1__1_n_8                                                                                                                                                                | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                6 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                         | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                        |                8 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                  | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                5 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_CONTROL_BUS_s_axi_U/p_0_in11_out                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                5 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_CONTROL_BUS_s_axi_U/ar_hs                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                9 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_CONTROL_BUS_s_axi_U/p_0_in13_out                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_CONTROL_BUS_s_axi_U/p_0_in15_out                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                5 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                8 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_INPUT_r_m_axi_U/bus_read/fifo_rctl/invalid_len_event_reg[0]                                                                                                                                                               | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                6 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                8 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_INPUT_r_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                   | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                5 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                9 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_0[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                |                                                                                                                                                                                                                                                        |                8 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                8 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                |                                                                                                                                                                                                                                                        |                8 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_read/rs_rdata/ap_NS_fsm[1]                                                                                                                                                                           |                                                                                                                                                                                                                                                        |               13 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                |                                                                                                                                                                                                                                                        |                9 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                |                                                                                                                                                                                                                                                        |                8 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_0[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                        |                7 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                5 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/fifo_resp/wreq_handling_reg                                                                                                                                                                                        | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                           |                6 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/fifo_resp/p_32_in                                                                                                                                                                                                  | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                           |                6 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                7 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/grp_ecartType_fu_100_ap_start_reg_reg[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[18][0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |               10 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                7 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                8 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[19]                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |                8 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_CONTROL_BUS_s_axi_U/p_0_in13_out                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                5 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_CONTROL_BUS_s_axi_U/ar_hs                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                9 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/reg_3670                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                8 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/reg_3570                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                7 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/somme_18_reg_10170                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                8 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/reg_3470                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                9 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/reg_3620                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                9 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/somme_19_reg_10220                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                7 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/reg_3520                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/reg_3420                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |               10 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/pearson_fdiv_32ns_32ns_32_16_1_U2/ce58_out                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                5 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_747                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/mat_addr_read_38_reg_2060                                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |               10 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_980                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_800                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               10 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_74889_out                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_109249_out                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                5 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_1040                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                9 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_746                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                7 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_861                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                5 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/tmp_17_reg_2160                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_688                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_680                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               11 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_686                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_684                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                7 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_CONTROL_BUS_s_axi_U/p_0_in11_out                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                5 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/reg_1096                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/tmp_18_reg_2210                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_read/fifo_rdata/pop                                                                                                                                                                                  | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                6 |             33 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/fifo_rdata/pop                                                                                                                                                                                   | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                5 |             33 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rdata/pop                                                                                                                                                                                  | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                5 |             33 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/fifo_rdata/pop                                                                                                                                                                                        | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                        |                7 |             33 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp/wreq_handling_reg[0]                                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                        |                6 |             33 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg                                                                                                                                                     | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                6 |             33 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/fifo_rdata/pop                                                                                                                                                                                                       | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                           |                6 |             33 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |                6 |             33 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/fifo_rreq/empty_n_tmp_i_1_n_3                                                                                                                                                                                          | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                        |                6 |             33 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/fifo_rdata/pop                                                                                                                                                                                                         | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                        |                7 |             33 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp/wreq_handling_reg[0]                                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                6 |             33 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                        |                6 |             34 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wrreq24_out                                                                                                                                                           | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                6 |             34 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                        |                6 |             34 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                        |                8 |             34 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                        |                7 |             34 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp/wrreq24_out                                                                                                                                                                                | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                        |                5 |             34 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_1/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                        |                6 |             34 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_1/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                        |                9 |             34 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                        |                8 |             34 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/fifo_resp/wrreq24_out                                                                                                                                                                                              | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                           |                6 |             34 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/fifo_rreq/empty_n_tmp_i_1_n_0                                                                                                                                                                                        | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                           |                7 |             34 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                        |                6 |             34 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_1/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                        |                9 |             34 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                             |                                                                                                                                                                                                                                                        |                9 |             34 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp/wrreq24_out                                                                                                                                                                          | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                7 |             34 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_resp/wrreq24_out                                                                                                                                                                                                | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                        |                5 |             34 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                        |                6 |             34 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state277                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               10 |             35 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state285                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             35 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state109                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             35 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state77                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |               10 |             35 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state85                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                9 |             35 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state293                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             35 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state301                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               10 |             35 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state93                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                9 |             35 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state269                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               10 |             35 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state317                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             35 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state253                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               11 |             35 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state117                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             35 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state101                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             35 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state173                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             35 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state157                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             35 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state133                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               10 |             35 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state141                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             35 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state125                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             35 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state149                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             35 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state197                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             35 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state205                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               11 |             35 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |                6 |             35 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state165                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             35 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state229                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             35 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                                         | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                        |                5 |             35 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state221                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             35 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state181                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             35 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state213                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               10 |             35 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state237                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               10 |             35 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state189                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             35 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state309                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             35 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state245                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             35 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state261                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               10 |             35 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state429                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state397                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state437                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state301                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state277                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state293                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               11 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state269                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state261                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state325                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state317                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state253                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state357                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state349                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state333                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state309                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state285                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_1/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                     |                                                                                                                                                                                                                                                        |                8 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state245                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state341                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state237                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state181                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               11 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state197                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_1/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                     |                                                                                                                                                                                                                                                        |                6 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state141                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state149                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state133                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state229                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state189                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state221                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state213                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state173                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_1/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                     |                                                                                                                                                                                                                                                        |                8 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state205                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state165                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state157                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state317                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                     |                                                                                                                                                                                                                                                        |                6 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state229                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                             |                                                                                                                                                                                                                                                        |                5 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state453                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state381                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state389                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                                     | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                           |                5 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state549                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state341                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state349                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state77                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state445                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state517                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state405                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state413                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                                       | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                           |                8 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state413                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state461                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state437                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state397                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state373                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state421                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state365                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               11 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state485                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state573                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                             |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state429                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state453                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state477                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state461                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state373                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state501                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                             |                                                                                                                                                                                                                                                        |               12 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state389                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state477                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state469                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state493                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state445                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state565                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state525                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state541                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state573                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state517                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state357                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state533                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state557                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                     |                                                                                                                                                                                                                                                        |               11 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state549                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state509                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state485                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state381                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state77                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state365                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state421                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state101                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state213                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state125                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state141                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state173                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state181                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state93                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state189                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state85                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state117                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state109                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state221                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state133                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state157                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state165                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state197                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               11 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state205                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state149                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state405                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state285                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               11 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state237                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state309                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state117                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state101                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state109                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state125                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state469                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state293                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state269                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state325                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state333                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state245                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                             |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state261                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state253                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state277                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state301                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state565                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state557                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state501                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state525                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state541                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state509                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state493                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               11 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state93                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state85                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                9 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state533                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               10 |             36 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                             |                                                                                                                                                                                                                                                        |                6 |             36 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |               11 |             38 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |               12 |             38 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                            |                                                                                                                                                                                                                                                        |                9 |             38 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_pp0_stage1                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |                3 |             38 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                                        |               11 |             38 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                            |                                                                                                                                                                                                                                                        |               10 |             38 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                                        |                8 |             38 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                            |                                                                                                                                                                                                                                                        |                9 |             38 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |               11 |             38 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                            |                                                                                                                                                                                                                                                        |                6 |             38 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |               11 |             38 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                          |                9 |             38 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                            |                                                                                                                                                                                                                                                        |               11 |             38 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                            |                                                                                                                                                                                                                                                        |                7 |             38 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                                        |                7 |             38 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                                        |                7 |             38 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                            |                                                                                                                                                                                                                                                        |                7 |             38 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                            |                                                                                                                                                                                                                                                        |                9 |             38 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                                        |               11 |             38 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/s_ready_t_reg                                                                                                                                                                                                                    | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                           |                6 |             39 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                 | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                6 |             40 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                6 |             40 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_pp0_stage1                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                4 |             40 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_pp0_stage1                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |                4 |             40 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                        |                7 |             40 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                                       | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                        |                7 |             40 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_read/fifo_rdata/push                                                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                9 |             41 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rdata/push                                                                                                                                                                                 | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                7 |             41 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                9 |             41 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                8 |             41 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_INPUT_r_m_axi_U/bus_read/fifo_rdata/push                                                                                                                                                                                  | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                7 |             41 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_INPUT_r_m_axi_U/bus_read/fifo_rdata/pop                                                                                                                                                                                   | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                6 |             41 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/fifo_rdata/pop                                                                                                                                                                                         | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                        |                7 |             41 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/fifo_rdata/push                                                                                                                                                                                        | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                        |                7 |             41 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/fifo_rdata/push                                                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                        |               10 |             41 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/fifo_rdata/push                                                                                                                                                                                                        | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                        |               13 |             41 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                      | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                        |               10 |             41 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/fifo_rdata/push                                                                                                                                                                                                      | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                           |                9 |             41 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/WEBWE[0]                                                                                                                                                                                                | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                           |                9 |             41 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                                      | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                        |                6 |             41 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/fifo_rdata/push                                                                                                                                                                                  | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                7 |             41 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                 |               11 |             43 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                        |                9 |             44 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                        |                9 |             44 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                  |                                                                                                                                                                                                                                                        |                7 |             44 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                    |                                                                                                                                                                                                                                                        |                7 |             44 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_pp0_stage0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |               11 |             45 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_pp0_stage0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |               11 |             45 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state14                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                9 |             45 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state25                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |               11 |             45 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_state3                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |               10 |             45 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                             |                                                                                                                                                                                                                                                        |                6 |             45 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                        |                9 |             45 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                        |                7 |             47 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                        |                7 |             47 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state14                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |               11 |             48 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state3                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |               11 |             48 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_state25                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |               11 |             48 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state3                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |               13 |             48 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state25                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               11 |             48 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state14                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               12 |             48 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U26/ce_r                                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |               10 |             48 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                        |                7 |             49 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                        |               10 |             49 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                7 |             49 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                8 |             49 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/s_ready_t_reg                                                                                                                                                                                                                    | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                           |               10 |             52 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/indvar_flatten229_reg_21551                                                                                                                                                                                                                 | design_IP_i/multiply_block_64_0/U0/ap_NS_fsm1232_out                                                                                                                                                                                                   |               11 |             52 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/indvar_flatten229_reg_21551                                                                                                                                                                                                                    | design_IP_i/multiply_block_0/U0/ap_NS_fsm1232_out                                                                                                                                                                                                      |               10 |             52 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/s_ready_t_reg                                                                                                                                                                                                                      | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                           |               11 |             52 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                        |                7 |             53 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                   |                                                                                                                                                                                                                                                        |               10 |             54 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                 |               15 |             54 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                        |                8 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                        |               16 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                        |               15 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                        |               19 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                        |               13 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                        |                9 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                        |               11 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                        |               12 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                        |               12 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                        |                9 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                        |               17 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                        |                9 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                        |                9 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                        |                8 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                        |               11 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                        |               11 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                        |                9 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                        |                9 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                        |                8 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                        |               17 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                        |               10 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                        |               11 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                        |                9 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                        |                8 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                        |               10 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                        |               14 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                        |               10 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                        |               11 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                        |               13 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                        |               13 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                        |               11 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                        |               11 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                        |               11 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                        |                9 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                        |               10 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                        |               11 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                        |               12 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                        |               10 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                        |               11 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                        |               13 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                                     |                                                                                                                                                                                                                                                        |               16 |             58 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |                8 |             59 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                        |               10 |             59 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |                8 |             59 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                8 |             59 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_CONTROL_BUS_s_axi_U/E[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |               12 |             60 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                                     |                                                                                                                                                                                                                                                        |               16 |             60 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                9 |             61 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                         | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |               17 |             61 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                         | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |               17 |             61 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                8 |             61 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                9 |             61 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               10 |             61 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/mat_addr_8_reg_8450                                                                                                                                                                                                                |                                                                                                                                                                                                                                                        |               15 |             62 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/ap_CS_fsm_state49                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |               15 |             62 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |               12 |             62 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                              | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |               12 |             62 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                             | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |                9 |             62 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/mat_addr_1_read_reg_8620                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |               11 |             62 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                                   | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                        |               13 |             62 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/mat_addr_10_reg_8670                                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |               15 |             62 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/mat_addr_11_reg_8780                                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |               16 |             62 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/mat_addr_12_reg_8890                                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |               14 |             62 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_INPUT_r_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg                                                                                                                                                                      | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |               10 |             62 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg                                                                                                                                                                            | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                        |               10 |             62 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                             | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |               10 |             62 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/tmp_5_11_reg_1149[31]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               15 |             62 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/ap_CS_fsm_state56                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |               14 |             63 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/somme_2_reg_1165[31]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |               17 |             63 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_pp0_stage4                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |               18 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/ap_CS_fsm_pp0_stage5                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |               18 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/indvar_flatten229_reg_13531                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |               16 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/tmp_1_2_1_reg_74770                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |               13 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/reg_18501                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               16 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/reg_1876                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               10 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/reg_18701                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               19 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/reg_18020                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               11 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/reg_18021                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               18 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/reg_18500                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               10 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/reg_18600                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               11 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/reg_18820                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               12 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/reg_18821                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               18 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/reg_18940                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               12 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_pp0_stage5                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |               11 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/tmp_2_3_reg_52400                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |               16 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/tmp_0_2_reg_52000                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |               16 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/tmp_1_2_1_reg_52500                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |               13 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/tmp_1_2_2_reg_74970                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |               17 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/tmp_1_2_2_reg_52700                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |               14 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/tmp_1_0_2_reg_52600                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |               13 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/tmp_3_3_reg_7472[31]_i_1_n_8                                                                                                                                                                                                                |                                                                                                                                                                                                                                                        |               11 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/tmp_1_2_1_reg_74770                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |               13 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/tmp_0_2_reg_74270                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |               13 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/tmp_1_0_2_reg_74870                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |               15 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/reg_30651                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               13 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/reg_29531                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               18 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/ap_NS_fsm[38]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               18 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/reg_30330                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               13 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/somme_assign_reg_569                                                                                                                                                                                                                                   | design_IP_i/kmeans_0/U0/somme_assign_reg_569[31]_i_1_n_3                                                                                                                                                                                               |               17 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/ap_CS_fsm_state51                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |               20 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/reg_30770                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               17 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/reg_30531                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               16 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/reg_30331                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               16 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/reg_29530                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               12 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/reg_3048[31]_i_1_n_8                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |               12 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/indvar_flatten229_reg_21551                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               15 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/reg_29530                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |               21 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/reg_29531                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |               15 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/reg_30330                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |               19 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/reg_3048[31]_i_1_n_8                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |               19 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/reg_30331                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |               16 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/reg_30531                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |               16 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/reg_3059                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |               11 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/reg_30770                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |               14 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/reg_30651                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |               14 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/reg_30650                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |               14 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/tmp_3_3_reg_7472[31]_i_1_n_8                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               11 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/tmp_0_2_reg_74270                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               14 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/tmp_1_0_2_reg_74870                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |               11 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/tmp_1_2_2_reg_74970                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |               11 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/pearson_fadd_32ns_32ns_32_5_full_dsp_1_U1/ce                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |               20 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/reg_30650                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               17 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/reg_3059                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               10 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_pp0_stage4                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |               12 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ap_CS_fsm_pp0_stage5                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |               12 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/indvar_flatten229_reg_21551                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |               15 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/mat_addr_11_read_reg_9720                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                4 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/mat_addr_10_read_reg_9670                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                4 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[736][0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |               14 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/ap_CS_fsm_reg[586][0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |               27 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/ap_CS_fsm_reg[583][0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |               10 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_pp0_stage4                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |               12 |             64 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/rdreq33_out                                                                                                                                                                                              | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                           |               12 |             65 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                                                    | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                        |               10 |             65 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_resp/rdreq33_out                                                                                                                                                                                                | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                        |               11 |             66 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                                                                                               | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_1_n_0                                                                                                                                                       |               19 |             66 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                                                  | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                           |                9 |             66 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                        |               15 |             67 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                        |               16 |             67 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                        |               11 |             67 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                        |               16 |             67 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                                       |                                                                                                                                                                                                                                                        |               11 |             67 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                         |                                                                                                                                                                                                                                                        |               13 |             67 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                                       |                                                                                                                                                                                                                                                        |               10 |             67 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                         |                                                                                                                                                                                                                                                        |               10 |             67 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                        |               11 |             67 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                        |               12 |             67 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                        |               14 |             67 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                                       |                                                                                                                                                                                                                                                        |               12 |             67 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                         |                                                                                                                                                                                                                                                        |               11 |             67 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                         |                                                                                                                                                                                                                                                        |               12 |             67 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                                       |                                                                                                                                                                                                                                                        |               10 |             67 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                                       |                                                                                                                                                                                                                                                        |               14 |             67 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                        |               13 |             67 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                        |               13 |             67 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                        |               13 |             67 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |                9 |             67 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                                       |                                                                                                                                                                                                                                                        |               12 |             67 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                        |               12 |             67 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                         |                                                                                                                                                                                                                                                        |               15 |             67 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                         |                                                                                                                                                                                                                                                        |               12 |             67 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                         |                                                                                                                                                                                                                                                        |               14 |             67 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp/rdreq33_out                                                                                                                                                                                | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                        |               10 |             67 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                        |               14 |             67 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                        |               14 |             67 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/rdreq33_out                                                                                                                                                           | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |               10 |             67 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                        |               13 |             67 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                                       |                                                                                                                                                                                                                                                        |               12 |             67 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                        |               12 |             67 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                         |                                                                                                                                                                                                                                                        |               11 |             67 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                                       |                                                                                                                                                                                                                                                        |               13 |             67 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                        |               12 |             67 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                        |               12 |             67 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/fifo_resp/rdreq33_out                                                                                                                                                                          | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |               13 |             67 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | design_IP_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |               14 |             68 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | design_IP_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |               16 |             70 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                        |               11 |             71 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                        |               12 |             71 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               23 |             71 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                        |               12 |             73 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                        |               14 |             73 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                        |               16 |             73 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                        |               17 |             73 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                        |               13 |             73 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               12 |             73 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                        |               12 |             73 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                        |               13 |             73 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                        |               13 |             73 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                        |               15 |             73 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | design_IP_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |               13 |             73 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                        |               14 |             73 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                        |               13 |             73 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                        |               13 |             73 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                        |               15 |             73 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                        |               11 |             73 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                        |               11 |             73 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                        |               12 |             73 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |               11 |             73 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                        |               12 |             73 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                        |               14 |             73 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                        |               14 |             73 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                        |               15 |             73 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                        |               11 |             73 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                        |               13 |             73 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | design_IP_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                |               15 |             78 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                        |               11 |             88 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                        |               11 |             88 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                        |               11 |             88 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                        |               11 |             88 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                        |               11 |             88 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                        |               11 |             88 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                        |               11 |             88 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                        |               11 |             88 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                        |               11 |             88 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                        |               11 |             88 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                        |               11 |             88 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                        |               11 |             88 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                        |               11 |             88 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                        |               11 |             88 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                        |               11 |             88 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                        |               11 |             88 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                        |               11 |             88 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                        |               11 |             88 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                        |               11 |             88 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                        |               11 |             88 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/multiply_block_CONTROL_BUS_s_axi_U/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |               16 |             90 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/multiply_block_64_CONTROL_BUS_s_axi_U/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |               18 |             90 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/multiply_block_32_CONTROL_BUS_s_axi_U/ap_NS_fsm1180_out                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |               16 |             90 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/mat_addr_20_reg_8690                                                                                                                                                                         |                                                                                                                                                                                                                                                        |               17 |             92 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/mat_addr_24_reg_893[29]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |               21 |             93 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_faddfsub_32ns_32ns_32_5_full_dsp_1_U15/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               19 |             93 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/mat_addr_23_reg_887[29]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |               25 |             93 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/mat_addr_26_reg_905[29]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |               24 |             93 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/mat_addr_21_reg_8750                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               22 |             93 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/mat_addr_22_reg_8810                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               21 |             93 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/mat_addr_17_read_reg_10020                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |               12 |             94 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/mat_addr_15_read_reg_9920                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               13 |             94 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/mat_addr_19_read_reg_10120                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |               13 |             94 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/mat_addr_14_read_reg_9870                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               12 |             94 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/mat_addr_16_read_reg_9970                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               12 |             94 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/mat_addr_18_read_reg_10070                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |               12 |             94 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/mat_addr_13_reg_9000                                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |               20 |             94 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/mat_addr_14_reg_9110                                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |               22 |             94 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/mat_addr_15_reg_9220                                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |               20 |             94 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/mat_addr_16_reg_9330                                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |               23 |             94 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                        |               12 |             96 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                        |               12 |             96 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                                                                        |               12 |             96 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                                        |               12 |             96 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                        |               12 |             96 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/reg_296325                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |               21 |             96 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/reg_296325                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |               22 |             96 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                        |               12 |             96 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                        |               12 |             96 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/mC_load_33_reg_5048[31]_i_1_n_8                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               17 |             96 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                        |               12 |             96 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                        |               12 |             96 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                        |               12 |             96 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                        |               13 |            104 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                        |               13 |            104 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                        |               13 |            104 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                                        |               13 |            104 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       | design_IP_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                                                                        |               13 |            104 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                        |               13 |            104 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                        |               13 |            104 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                        |               13 |            104 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                        |               13 |            104 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                        |               13 |            104 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                        |               13 |            104 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                        |               13 |            104 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |               34 |            104 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/ap_CS_fsm_state8                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |               20 |            120 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[16]                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |               20 |            124 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[14]                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |               18 |            124 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[10][0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |               24 |            124 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/mat_addr_25_reg_899[29]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |               17 |            124 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[12][0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |               20 |            124 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[8][0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               23 |            124 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[15]                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |               17 |            124 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[11][0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |               23 |            124 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[13]                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |               17 |            124 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/mat_addr_13_read_reg_9820                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               12 |            124 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_CONTROL_BUS_s_axi_U/add_ln39_reg_7700                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |               17 |            125 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/pearson_fadd_32ns_32ns_32_5_full_dsp_1_U8/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               41 |            128 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[24][0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               31 |            128 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/tmp_0_3_reg_52200                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |               25 |            128 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/ii_reg_73220                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                        |               26 |            128 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[32][0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               26 |            128 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/X_prot_3_9_fu_234                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |               19 |            128 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/ii_reg_73220                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               33 |            128 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk | design_IP_i/multiply_block_64_0/U0/tmp_0_3_reg_74470                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |               27 |            128 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       | design_IP_i/multiply_block_0/U0/tmp_0_3_reg_74470                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               25 |            128 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/ap_CS_fsm_state90                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |               18 |            131 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk | design_IP_i/multiply_block_32_0/U0/select_ln32_21_reg_5100[6]_i_2_n_8                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               25 |            131 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_fsub_32ns_32ns_32_5_full_dsp_1_U25/ce_r                                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |               43 |            141 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/pearson_fadd_32ns_32ns_32_5_full_dsp_1_U1/ce_r                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |               29 |            141 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    | design_IP_i/kmeans_0/U0/kmeans_CONTROL_BUS_s_axi_U/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |               23 |            150 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/mat_addr_17_reg_9440                                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |               31 |            153 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/E[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |               36 |            153 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_faddfsub_32ns_32ns_32_5_full_dsp_1_U15/ce                                                                                                                                                                                |                                                                                                                                                                                                                                                        |               44 |            161 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               43 |            188 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/pearson_fadd_32ns_32ns_32_5_full_dsp_1_U8/aclken                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |               41 |            189 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                        |               43 |            197 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_faddfsub_32ns_32ns_32_5_full_dsp_1_U15/aclken                                                                                                                                                                            |                                                                                                                                                                                                                                                        |               64 |            325 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/ce_r                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |               81 |            353 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                        |               74 |            364 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk |                                                                                                                                                                                                                                                                                | design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |               82 |            417 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/pearson_fdiv_32ns_32ns_32_16_1_U10/ce_r                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |              114 |            423 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fdiv_32ns_32ns_32_16_1_U17/ce_r                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |              109 |            423 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/grp_moyenne_fu_111/pearson_fdiv_32ns_32ns_32_16_1_U2/ce_r                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |              113 |            423 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk |                                                                                                                                                                                                                                                                                | design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                  |               96 |            463 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       |                                                                                                                                                                                                                                                                                | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                        |              107 |            463 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  | design_IP_i/pearson_0/U0/pearson_fdiv_32ns_32ns_32_16_1_U27/ce_r                                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |              114 |            699 |
|  design_IP_i/clk_wiz_1/inst/HLS_pear_clk  |                                                                                                                                                                                                                                                                                | design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                           |              128 |            711 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul32_clk |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                        |              175 |            841 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK       |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                        |              211 |           1008 |
|  design_IP_i/clk_wiz_1/inst/HLS_mul64_clk |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                        |              212 |           1011 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk       |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                        |              263 |           1733 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK    |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                        |              405 |           2054 |
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


