Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/carljohnsen/Xilinx/Vivado/2017.1/bin/unwrapped/lnx64.o/xelab -wto 825f0cc4bdc143e4aefce7de4874d11a --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot design_1_wrapper_func_synth xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.design_1_SingleCycleMIPS_export_...
Compiling module xil_defaultlib.design_1_SingleCycleMIPS_export_...
Compiling module unisims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.design_1_SingleCycleMIPS_export_...
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.design_1_SingleCycleMIPS_export_...
Compiling module xil_defaultlib.design_1_SingleCycleMIPS_export_...
Compiling module xil_defaultlib.design_1_SingleCycleMIPS_export_...
Compiling module xil_defaultlib.design_1_SingleCycleMIPS_export_...
Compiling module xil_defaultlib.design_1_SingleCycleMIPS_export_...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_design_1_cl...
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.design_1_proc_sys_reset_0_0__cdc...
Compiling module xil_defaultlib.design_1_proc_sys_reset_0_0__cdc...
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.design_1_proc_sys_reset_0_0__lpf
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module xil_defaultlib.design_1_proc_sys_reset_0_0__upc...
Compiling module xil_defaultlib.design_1_proc_sys_reset_0_0__seq...
Compiling module xil_defaultlib.design_1_proc_sys_reset_0_0__pro...
Compiling module xil_defaultlib.design_1_proc_sys_reset_0_0
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_func_synth
