read -sv run_verilog_mid/adder_32b_10_71_07a3528b392670dc0049895b6b4ed283.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_71_07a3528b392670dc0049895b6b4ed283_yosys.v
