// Master clock frequency - in MHz
MASTERCLOCKFREQUENCY 200

NODE MEMORY Memory0
SET Memory0 byteDataSize 4
SET Memory0 clockDivider 1

NODE BUS Bus0
SET Bus0 byteDataSize 4
SET Bus0 pipelineSize 1
SET Bus0 arbitration 0
SET Bus0 clockDivider 5

NODE CPU CPU1
SET CPU1 nbOfCores 1
SET CPU1 byteDataSize 4
SET CPU1 pipelineSize 5
SET CPU1 goIdleTime 10
SET CPU1 maxConsecutiveIdleCycles 10
SET CPU1 taskSwitchingTime 20
SET CPU1 branchingPredictionPenalty 2
SET CPU1 cacheMiss 5
SET CPU1 schedulingPolicy 0
SET CPU1 sliceTime 10000
SET CPU1 execiTime 1
SET CPU1 execcTime 1
SET CPU1 clockDivider 2

NODE HWA HWA0
SET HWA0 byteDataSize 4
SET HWA0 execiTime 1
SET HWA0 execcTime 1
SET HWA0 clockDivider 1

NODE FPGA FPGA0
SET FPGA0 capacity 100
SET FPGA0 byteDataSize 4
SET FPGA0 mappingPenalty 0
SET FPGA0 goIdleTime 10
SET FPGA0 maxConsecutiveIdleCycles 10
SET FPGA0 reconfigurationTime 50
SET FPGA0 execiTime 1
SET FPGA0 execcTime 1
SET FPGA0 clockDivider 1

NODE LINK link_HWA0_to_Bus0
SET link_HWA0_to_Bus0 node HWA0
SET link_HWA0_to_Bus0 bus Bus0
SET link_HWA0_to_Bus0 priority 0
NODE LINK link_Memory0_to_Bus0
SET link_Memory0_to_Bus0 node Memory0
SET link_Memory0_to_Bus0 bus Bus0
SET link_Memory0_to_Bus0 priority 0
NODE LINK link_CPU1_to_Bus0
SET link_CPU1_to_Bus0 node CPU1
SET link_CPU1_to_Bus0 bus Bus0
SET link_CPU1_to_Bus0 priority 0
NODE LINK link_FPGA0_to_Bus0
SET link_FPGA0_to_Bus0 node FPGA0
SET link_FPGA0_to_Bus0 bus Bus0
SET link_FPGA0_to_Bus0 priority 0
