Running: /media/andr/D/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/andr/lnx/bytes_bytes_sch_tb_isim_beh.exe -prj /home/andr/lnx/bytes_bytes_sch_tb_beh.prj work.bytes_bytes_sch_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/andr/lnx/shLf2.vf" into library work
Analyzing Verilog file "/home/andr/lnx/sobelXY.vf" into library work
Analyzing Verilog file "/home/andr/lnx/sobelSumABS.vf" into library work
Analyzing Verilog file "/home/andr/lnx/mux1_3.vf" into library work
Analyzing Verilog file "/home/andr/lnx/sobel.vf" into library work
Analyzing Verilog file "/home/andr/lnx/muxs8_3.vf" into library work
Analyzing Verilog file "/home/andr/lnx/bytes.vf" into library work
Analyzing Verilog file "/home/andr/lnx/yyyy.v" into library work
Analyzing Verilog file "/media/andr/D/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 37544 KB
Fuse CPU Usage: 1920 ms
Compiling module VCC
Compiling module AND4
Compiling module AND4B1
Compiling module AND4B2
Compiling module AND4B3
Compiling module D3_8E_MXILINX_bytes
Compiling module INV
Compiling module FDCE
Compiling module FD8CE_MXILINX_bytes
Compiling module OR3
Compiling module FDC
Compiling module AND2
Compiling module AND3
Compiling module AND3B1
Compiling module AND3B2
Compiling module D2_4E_MXILINX_bytes
Compiling module XOR2
Compiling module FTCE_MXILINX_bytes
Compiling module CB2CE_MXILINX_bytes
Compiling module INV4_MXILINX_bytes
Compiling module CB4CE_MXILINX_bytes
Compiling module FDP_1
Compiling module GND
Compiling module NOR2
Compiling module FDCE_1
Compiling module BUF
Compiling module shLf2_MUSER_bytes
Compiling module FMAP
Compiling module MUXCY_L
Compiling module MUXCY
Compiling module XORCY
Compiling module MUXCY_D
Compiling module ADD8_MXILINX_bytes
Compiling module INV8_MXILINX_bytes
Compiling module ADD4_MXILINX_bytes
Compiling module OR2
Compiling module sobelXY_MUSER_bytes
Compiling module sobelSumABS_MUSER_bytes
Compiling module sobel_MUSER_bytes
Compiling module mux1_3_MUSER_bytes
Compiling module muxs8_3_MUSER_bytes
Compiling module bytes
Compiling module bytes_bytes_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 30 sub-compilation(s) to finish...
Compiled 44 Verilog Units
Built simulation executable /home/andr/lnx/bytes_bytes_sch_tb_isim_beh.exe
Fuse Memory Usage: 80580 KB
Fuse CPU Usage: 2050 ms
GCC CPU Usage: 2560 ms
