module tbsr;
reg [3:0]S;
reg rst,clk,mode;
wire out;
piso dut(.S(S),.rst(rst),.clk(clk),.mode(mode),.out(out));
initial 
begin
clk=1'b0;
forever #5 clk=~clk;
end
initial 
begin
rst=1'b0;
#2;
mode=1'b1;
S=4'b0000;
#10;
S=4'b1011;
#10;
mode=1'b0;
#40;
mode=1'b1;
#10;
S=4'b0101;
#10;
mode=1'b0;
#40;

end
endmodule
