<dec f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='376' type='llvm::LaneBitmask llvm::ScheduleDAGInstrs::getLaneMaskForMO(const llvm::MachineOperand &amp; MO) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='374'>/// Returns a mask for which lanes get read/written by the given (register)
    /// machine operand.</doc>
<def f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='362' ll='374' type='llvm::LaneBitmask llvm::ScheduleDAGInstrs::getLaneMaskForMO(const llvm::MachineOperand &amp; MO) const'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='391' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='497' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegUseDepsEPNS_5SUnitEj'/>
