eagle_s20
13 203 109 30462 1000000106 4519 0
-13.269 0.065 PVS464_Top eagle_s20 EQFP176 Detail 11 2
clock: GCLKIN
13 106 106 2
Setup check
23 3
Endpoint: _al_u2266|RSTController/SYSRST_reg_placeOpt_4
23 18.078000 1 1
Timing path: _al_u2266|RSTController/SYSRST_reg.clk->_al_u2266|RSTController/SYSRST_reg_placeOpt_4
_al_u2266|RSTController/SYSRST_reg.clk
_al_u2266|RSTController/SYSRST_reg_placeOpt_4
25 18.078000 23.314000 5.236000 1 1
srst _al_u2266|RSTController/SYSRST_reg_placeOpt_4.c[0]


Endpoint: _al_u2266|RSTController/SYSRST_reg_placeOpt_11
51 18.092000 1 1
Timing path: _al_u2266|RSTController/SYSRST_reg.clk->_al_u2266|RSTController/SYSRST_reg_placeOpt_11
_al_u2266|RSTController/SYSRST_reg.clk
_al_u2266|RSTController/SYSRST_reg_placeOpt_11
53 18.092000 23.719000 5.627000 1 1
srst _al_u2266|RSTController/SYSRST_reg_placeOpt_11.a[0]


Endpoint: _al_u2266|RSTController/SYSRST_reg_placeOpt_23
79 18.210000 1 1
Timing path: _al_u2266|RSTController/SYSRST_reg.clk->_al_u2266|RSTController/SYSRST_reg_placeOpt_23
_al_u2266|RSTController/SYSRST_reg.clk
_al_u2266|RSTController/SYSRST_reg_placeOpt_23
81 18.210000 23.688000 5.478000 1 1
srst _al_u2266|RSTController/SYSRST_reg_placeOpt_23.a[0]



Hold check
107 3
Endpoint: _al_u2266|RSTController/SYSRST_reg_placeOpt_19
109 0.065000 1 1
Timing path: _al_u2266|RSTController/SYSRST_reg.clk->_al_u2266|RSTController/SYSRST_reg_placeOpt_19
_al_u2266|RSTController/SYSRST_reg.clk
_al_u2266|RSTController/SYSRST_reg_placeOpt_19
111 0.065000 4.769000 4.834000 1 1
srst _al_u2266|RSTController/SYSRST_reg_placeOpt_19.c[0]


Endpoint: _al_u2266|RSTController/SYSRST_reg_placeOpt_37
137 0.431000 1 1
Timing path: _al_u2266|RSTController/SYSRST_reg.clk->_al_u2266|RSTController/SYSRST_reg_placeOpt_37
_al_u2266|RSTController/SYSRST_reg.clk
_al_u2266|RSTController/SYSRST_reg_placeOpt_37
139 0.431000 4.769000 5.200000 1 1
srst _al_u2266|RSTController/SYSRST_reg_placeOpt_37.b[0]


Endpoint: _al_u2266|RSTController/SYSRST_reg_placeOpt_43
165 0.489000 1 1
Timing path: _al_u2266|RSTController/SYSRST_reg.clk->_al_u2266|RSTController/SYSRST_reg_placeOpt_43
_al_u2266|RSTController/SYSRST_reg.clk
_al_u2266|RSTController/SYSRST_reg_placeOpt_43
167 0.489000 3.946000 4.435000 1 1
srst _al_u2266|RSTController/SYSRST_reg_placeOpt_43.e[0]




clock: mainclk
193 1000000000 30356 2
Setup check
203 3
Endpoint: CPU1/ins_fetch/reg2_b44
203 -13.269000 357430159 3
Timing path: CPU1/_al_u2998|ins_dec/amo_reg.clk->CPU1/ins_fetch/reg2_b44
CPU1/_al_u2998|ins_dec/amo_reg.clk
CPU1/ins_fetch/reg2_b44
205 -13.269000 11.943000 25.212000 18 18
CPU1/amo CPU1/_al_u4626|_al_u3300.a[1]
CPU1/_al_u4626_o CPU1/_al_u4628|_al_u4760.d[1]
CPU1/_al_u4628_o CPU1/_al_u4630|biu/D_biu_cell/TLB/TLB_entry0/reg2_b20_placeOpt_5.d[1]
CPU1/biu/D_biu_cell/TLB/TLB_entry0/n8_lutinv_placeOpt_5 CPU1/_al_u5003|biu/D_biu_cell/TLB/TLB_entry3/reg2_b25.b[1]
CPU1/_al_u5003_o CPU1/biu/D_biu_cell/L1/cache_entry3/reg1_b37.c[1]
CPU1/biu/D_pa[37] CPU1/_al_u7502|biu/D_biu_cell/L1/cache_entry1/reg1_b37.b[1]
CPU1/biu/D_biu_cell/L1/eq2/xor_i0[26]_i1[26]_o_lutinv CPU1/_al_u7505.d[1]
CPU1/_al_u7505_o CPU1/_al_u7523|biu/D_biu_cell/L1/cache_entry2/reg1_b61.c[1]
CPU1/_al_u7523_o CPU1/_al_u7550|_al_u7542.b[1]
CPU1/_al_u7550_o CPU1/_al_u8175.d[1]
CPU1/_al_u8175_o CPU1/biu/I_biu_cell/L1/cache_entry3/reg1_b22.c[1]
CPU1/biu/I_pa[22] CPU1/_al_u9662|biu/L1_bus_unit/reg2_b22.a[1]
CPU1/_al_u9662_o CPU1/_al_u10130|biu/I_biu_cell/L1/cache_entry1/reg1_b57.d[0]
CPU1/_al_u9917_o CPU1/_al_u9694|biu/I_biu_cell/L1/cache_entry2/reg1_b21.d[0]
CPU1/_al_u9919_o CPU1/_al_u9921|biu/I_biu_cell/L1/cache_entry0/reg1_b48.e[1]
CPU1/_al_u9921_o CPU1/_al_u9926.c[1]
CPU1/_al_u9926_o CPU1/_al_u10047|_al_u9947_placeOpt_2.a[1]
CPU1/_al_u10047_o_placeOpt_2 CPU1/ins_fetch/reg2_b44.d[1]

Timing path: CPU1/_al_u2998|ins_dec/amo_reg.clk->CPU1/ins_fetch/reg2_b44
CPU1/_al_u2998|ins_dec/amo_reg.clk
CPU1/ins_fetch/reg2_b44
265 -13.269000 11.943000 25.212000 18 18
CPU1/amo CPU1/_al_u4626|_al_u3300.a[1]
CPU1/_al_u4626_o CPU1/_al_u4628|_al_u4760.d[1]
CPU1/_al_u4628_o CPU1/_al_u4630|biu/D_biu_cell/TLB/TLB_entry0/reg2_b20_placeOpt_5.d[1]
CPU1/biu/D_biu_cell/TLB/TLB_entry0/n8_lutinv_placeOpt_5 CPU1/_al_u5003|biu/D_biu_cell/TLB/TLB_entry3/reg2_b25.b[1]
CPU1/_al_u5003_o CPU1/biu/D_biu_cell/L1/cache_entry3/reg1_b37.c[1]
CPU1/biu/D_pa[37] CPU1/_al_u7502|biu/D_biu_cell/L1/cache_entry1/reg1_b37.b[1]
CPU1/biu/D_biu_cell/L1/eq2/xor_i0[26]_i1[26]_o_lutinv CPU1/_al_u7505.d[1]
CPU1/_al_u7505_o CPU1/_al_u7523|biu/D_biu_cell/L1/cache_entry2/reg1_b61.c[1]
CPU1/_al_u7523_o CPU1/_al_u7550|_al_u7542.b[1]
CPU1/_al_u7550_o CPU1/_al_u8175.d[1]
CPU1/_al_u8175_o CPU1/biu/I_biu_cell/L1/cache_entry3/reg1_b22.c[1]
CPU1/biu/I_pa[22] CPU1/_al_u9662|biu/L1_bus_unit/reg2_b22.a[1]
CPU1/_al_u9662_o CPU1/_al_u10130|biu/I_biu_cell/L1/cache_entry1/reg1_b57.d[0]
CPU1/_al_u9917_o CPU1/_al_u9694|biu/I_biu_cell/L1/cache_entry2/reg1_b21.d[0]
CPU1/_al_u9919_o CPU1/_al_u9921|biu/I_biu_cell/L1/cache_entry0/reg1_b48.e[1]
CPU1/_al_u9921_o CPU1/_al_u9926.c[0]
CPU1/_al_u9926_o CPU1/_al_u10047|_al_u9947_placeOpt_2.a[1]
CPU1/_al_u10047_o_placeOpt_2 CPU1/ins_fetch/reg2_b44.d[1]

Timing path: CPU1/_al_u2998|ins_dec/amo_reg.clk->CPU1/ins_fetch/reg2_b44
CPU1/_al_u2998|ins_dec/amo_reg.clk
CPU1/ins_fetch/reg2_b44
325 -13.269000 11.943000 25.212000 18 18
CPU1/amo CPU1/_al_u4626|_al_u3300.a[1]
CPU1/_al_u4626_o CPU1/_al_u4628|_al_u4760.d[1]
CPU1/_al_u4628_o CPU1/_al_u4630|biu/D_biu_cell/TLB/TLB_entry0/reg2_b20_placeOpt_5.d[1]
CPU1/biu/D_biu_cell/TLB/TLB_entry0/n8_lutinv_placeOpt_5 CPU1/_al_u5003|biu/D_biu_cell/TLB/TLB_entry3/reg2_b25.b[1]
CPU1/_al_u5003_o CPU1/biu/D_biu_cell/L1/cache_entry3/reg1_b37.c[1]
CPU1/biu/D_pa[37] CPU1/_al_u7502|biu/D_biu_cell/L1/cache_entry1/reg1_b37.b[1]
CPU1/biu/D_biu_cell/L1/eq2/xor_i0[26]_i1[26]_o_lutinv CPU1/_al_u7505.d[1]
CPU1/_al_u7505_o CPU1/_al_u7523|biu/D_biu_cell/L1/cache_entry2/reg1_b61.c[1]
CPU1/_al_u7523_o CPU1/_al_u7550|_al_u7542.b[1]
CPU1/_al_u7550_o CPU1/_al_u8175.d[1]
CPU1/_al_u8175_o CPU1/biu/I_biu_cell/L1/cache_entry3/reg1_b22.c[1]
CPU1/biu/I_pa[22] CPU1/_al_u9662|biu/L1_bus_unit/reg2_b22.a[1]
CPU1/_al_u9662_o CPU1/_al_u10130|biu/I_biu_cell/L1/cache_entry1/reg1_b57.d[0]
CPU1/_al_u9917_o CPU1/_al_u9694|biu/I_biu_cell/L1/cache_entry2/reg1_b21.d[0]
CPU1/_al_u9919_o CPU1/_al_u9921|biu/I_biu_cell/L1/cache_entry0/reg1_b48.e[1]
CPU1/_al_u9921_o CPU1/_al_u9926.c[1]
CPU1/_al_u9926_o CPU1/_al_u10047|_al_u9947_placeOpt_2.a[1]
CPU1/_al_u10047_o_placeOpt_2 CPU1/ins_fetch/reg2_b44.d[0]


Endpoint: CPU1/biu/I_biu_cell/TLB/TLB_entry1/reg4_b10|biu/I_biu_cell/TLB/TLB_entry1/reg4_b8
385 -13.001000 179179239 3
Timing path: CPU1/_al_u2998|ins_dec/amo_reg.clk->CPU1/biu/I_biu_cell/TLB/TLB_entry1/reg4_b10|biu/I_biu_cell/TLB/TLB_entry1/reg4_b8
CPU1/_al_u2998|ins_dec/amo_reg.clk
CPU1/biu/I_biu_cell/TLB/TLB_entry1/reg4_b10|biu/I_biu_cell/TLB/TLB_entry1/reg4_b8
387 -13.001000 11.943000 24.944000 18 18
CPU1/amo CPU1/_al_u4626|_al_u3300.a[1]
CPU1/_al_u4626_o CPU1/_al_u4628|_al_u4760.d[1]
CPU1/_al_u4628_o CPU1/_al_u4703|_al_u4775.e[1]
CPU1/_al_u4703_o CPU1/_al_u5134|biu/D_biu_cell/TLB/TLB_entry2/reg2_b11.a[1]
CPU1/biu/D_biu_cell/TLB/n28[11] CPU1/_al_u5136|biu/D_biu_cell/L1/cache_entry3/reg1_b23.b[0]
CPU1/biu/D_pa[23] CPU1/_al_u7506|biu/D_biu_cell/L1/cache_entry1/reg1_b21.c[0]
CPU1/_al_u7965_o CPU1/_al_u7967|biu/D_biu_cell/L1/cache_entry1/reg1_b26.c[1]
CPU1/_al_u7967_o CPU1/_al_u7975.b[1]
CPU1/_al_u7975_o CPU1/_al_u8021|_al_u8080.b[1]
CPU1/_al_u8021_o CPU1/_al_u8021|_al_u8080_placeOpt_4.d[0]
CPU1/_al_u8080_o_placeOpt_4 CPU1/_al_u8424|biu/I_biu_cell/TLB/TLB_entry3/reg2_b22.d[1]
CPU1/_al_u8424_o CPU1/biu/I_biu_cell/L1/cache_entry3/reg1_b34|biu/I_biu_cell/L1/cache_entry3/reg1_b59.d[1]
CPU1/biu/I_pa[34] CPU1/biu/I_biu_cell/L1/cache_entry1/reg1_b34|biu/I_biu_cell/L1/cache_entry1/reg1_b47.c[1]
CPU1/_al_u9707_o CPU1/_al_u9726|biu/I_biu_cell/L1/cache_entry1/reg1_b30.c[1]
CPU1/_al_u9726_o CPU1/_al_u9779|_al_u9763.c[1]
CPU1/_al_u9779_o CPU1/_al_u10047|_al_u9947_placeOpt_3.a[1]
CPU1/_al_u10047_o_placeOpt_3 CPU1/_al_u10347|biu/I_biu_cell/TLB/TLB_entry3/reg1_b11.c[1]
CPU1/biu/I_biu_cell/TLB/TLB_entry1/n4[0]_en CPU1/biu/I_biu_cell/TLB/TLB_entry1/reg4_b10|biu/I_biu_cell/TLB/TLB_entry1/reg4_b8.ce

Timing path: CPU1/_al_u2998|ins_dec/amo_reg.clk->CPU1/biu/I_biu_cell/TLB/TLB_entry1/reg4_b10|biu/I_biu_cell/TLB/TLB_entry1/reg4_b8
CPU1/_al_u2998|ins_dec/amo_reg.clk
CPU1/biu/I_biu_cell/TLB/TLB_entry1/reg4_b10|biu/I_biu_cell/TLB/TLB_entry1/reg4_b8
447 -13.001000 11.943000 24.944000 18 18
CPU1/amo CPU1/_al_u4626|_al_u3300.a[1]
CPU1/_al_u4626_o CPU1/_al_u4628|_al_u4760.d[1]
CPU1/_al_u4628_o CPU1/_al_u4703|_al_u4775.e[1]
CPU1/_al_u4703_o CPU1/_al_u5134|biu/D_biu_cell/TLB/TLB_entry2/reg2_b11.a[1]
CPU1/biu/D_biu_cell/TLB/n28[11] CPU1/_al_u5136|biu/D_biu_cell/L1/cache_entry3/reg1_b23.b[0]
CPU1/biu/D_pa[23] CPU1/_al_u7506|biu/D_biu_cell/L1/cache_entry1/reg1_b21.c[0]
CPU1/_al_u7965_o CPU1/_al_u7967|biu/D_biu_cell/L1/cache_entry1/reg1_b26.c[1]
CPU1/_al_u7967_o CPU1/_al_u7975.b[0]
CPU1/_al_u7975_o CPU1/_al_u8021|_al_u8080.b[1]
CPU1/_al_u8021_o CPU1/_al_u8021|_al_u8080_placeOpt_4.d[0]
CPU1/_al_u8080_o_placeOpt_4 CPU1/_al_u8424|biu/I_biu_cell/TLB/TLB_entry3/reg2_b22.d[1]
CPU1/_al_u8424_o CPU1/biu/I_biu_cell/L1/cache_entry3/reg1_b34|biu/I_biu_cell/L1/cache_entry3/reg1_b59.d[1]
CPU1/biu/I_pa[34] CPU1/biu/I_biu_cell/L1/cache_entry1/reg1_b34|biu/I_biu_cell/L1/cache_entry1/reg1_b47.c[1]
CPU1/_al_u9707_o CPU1/_al_u9726|biu/I_biu_cell/L1/cache_entry1/reg1_b30.c[1]
CPU1/_al_u9726_o CPU1/_al_u9779|_al_u9763.c[1]
CPU1/_al_u9779_o CPU1/_al_u10047|_al_u9947_placeOpt_3.a[1]
CPU1/_al_u10047_o_placeOpt_3 CPU1/_al_u10347|biu/I_biu_cell/TLB/TLB_entry3/reg1_b11.c[1]
CPU1/biu/I_biu_cell/TLB/TLB_entry1/n4[0]_en CPU1/biu/I_biu_cell/TLB/TLB_entry1/reg4_b10|biu/I_biu_cell/TLB/TLB_entry1/reg4_b8.ce

Timing path: CPU1/biu/I_biu_cell/L1/l1/cacheblk0/ram_memcell0_1024x8_sub_000000_000.clka->CPU1/biu/I_biu_cell/TLB/TLB_entry1/reg4_b10|biu/I_biu_cell/TLB/TLB_entry1/reg4_b8
CPU1/biu/I_biu_cell/L1/l1/cacheblk0/ram_memcell0_1024x8_sub_000000_000.clka
CPU1/biu/I_biu_cell/TLB/TLB_entry1/reg4_b10|biu/I_biu_cell/TLB/TLB_entry1/reg4_b8
507 -12.899000 11.943000 24.842000 19 19
CPU1/biu/I_biu_cell/L1/dout[1] CPU1/ins_fetch/reg1_b0|ins_fetch/reg1_b1.c[0]
CPU1/ins_fetch/ins_shift[1] CPU1/_al_u2715|_al_u2702.c[0]
CPU1/_al_u2702_o CPU1/_al_u2715|_al_u2702.a[1]
CPU1/_al_u2715_o CPU1/_al_u2911|_al_u6490.c[1]
CPU1/ins_dec/n59_lutinv CPU1/_al_u8110|_al_u2916.c[1]
CPU1/pip_ctrl/n31 CPU1/_al_u8113|_al_u8134.d[1]
CPU1/_al_u8113_o CPU1/_al_u2555|exu/gpr_write_reg.d[0]
CPU1/pip_ctrl/id_ex_war_lutinv CPU1/_al_u8124|ins_fetch/reg0_b14.c[0]
CPU1/_al_u8126_o CPU1/biu/I_biu_cell/TLB/TLB_entry2/reg2_b2|biu/I_biu_cell/TLB/TLB_entry2/reg2_b33.b[1]
CPU1/_al_u8349_o CPU1/biu/I_biu_cell/TLB/TLB_entry1/reg2_b33|biu/I_biu_cell/TLB/TLB_entry1/reg2_b6.e[1]
CPU1/_al_u8363_o CPU1/biu/I_biu_cell/TLB/TLB_entry0/reg2_b2|biu/I_biu_cell/TLB/TLB_entry0/reg2_b33.c[0]
CPU1/_al_u8366_o CPU1/biu/I_biu_cell/L1/cache_entry3/reg1_b45|biu/I_biu_cell/L1/cache_entry3/reg1_b52.c[1]
CPU1/biu/I_pa[45] CPU1/_al_u10007|biu/L1_bus_unit/reg2_b45.a[1]
CPU1/_al_u10007_o CPU1/_al_u10011|biu/I_biu_cell/L1/cache_entry2/reg1_b44.c[0]
CPU1/_al_u10010_o CPU1/_al_u10045|biu/I_biu_cell/L1/cache_entry0/reg1_b40.a[1]
CPU1/_al_u10045_o CPU1/_al_u10046.b[1]
CPU1/_al_u10046_o CPU1/_al_u10047|_al_u9947_placeOpt_3.c[1]
CPU1/_al_u10047_o_placeOpt_3 CPU1/_al_u10347|biu/I_biu_cell/TLB/TLB_entry3/reg1_b11.c[1]
CPU1/biu/I_biu_cell/TLB/TLB_entry1/n4[0]_en CPU1/biu/I_biu_cell/TLB/TLB_entry1/reg4_b10|biu/I_biu_cell/TLB/TLB_entry1/reg4_b8.ce


Endpoint: CPU1/ins_fetch/reg2_b43
569 -12.979000 357429831 3
Timing path: CPU1/_al_u2998|ins_dec/amo_reg.clk->CPU1/ins_fetch/reg2_b43
CPU1/_al_u2998|ins_dec/amo_reg.clk
CPU1/ins_fetch/reg2_b43
571 -12.979000 11.943000 24.922000 18 18
CPU1/amo CPU1/_al_u4626|_al_u3300.a[1]
CPU1/_al_u4626_o CPU1/_al_u4628|_al_u4760.d[1]
CPU1/_al_u4628_o CPU1/_al_u4630|biu/D_biu_cell/TLB/TLB_entry0/reg2_b20_placeOpt_5.d[1]
CPU1/biu/D_biu_cell/TLB/TLB_entry0/n8_lutinv_placeOpt_5 CPU1/_al_u5003|biu/D_biu_cell/TLB/TLB_entry3/reg2_b25.b[1]
CPU1/_al_u5003_o CPU1/biu/D_biu_cell/L1/cache_entry3/reg1_b37.c[1]
CPU1/biu/D_pa[37] CPU1/_al_u7502|biu/D_biu_cell/L1/cache_entry1/reg1_b37.b[1]
CPU1/biu/D_biu_cell/L1/eq2/xor_i0[26]_i1[26]_o_lutinv CPU1/_al_u7505.d[1]
CPU1/_al_u7505_o CPU1/_al_u7523|biu/D_biu_cell/L1/cache_entry2/reg1_b61.c[1]
CPU1/_al_u7523_o CPU1/_al_u7550|_al_u7542.b[1]
CPU1/_al_u7550_o CPU1/_al_u8175.d[1]
CPU1/_al_u8175_o CPU1/biu/I_biu_cell/L1/cache_entry3/reg1_b22.c[1]
CPU1/biu/I_pa[22] CPU1/_al_u9662|biu/L1_bus_unit/reg2_b22.a[1]
CPU1/_al_u9662_o CPU1/_al_u10130|biu/I_biu_cell/L1/cache_entry1/reg1_b57.d[0]
CPU1/_al_u9917_o CPU1/_al_u9694|biu/I_biu_cell/L1/cache_entry2/reg1_b21.d[0]
CPU1/_al_u9919_o CPU1/_al_u9921|biu/I_biu_cell/L1/cache_entry0/reg1_b48.e[1]
CPU1/_al_u9921_o CPU1/_al_u9926.c[1]
CPU1/_al_u9926_o CPU1/_al_u10047|_al_u9947_placeOpt_2.a[1]
CPU1/_al_u10047_o_placeOpt_2 CPU1/ins_fetch/reg2_b43.d[1]

Timing path: CPU1/_al_u2998|ins_dec/amo_reg.clk->CPU1/ins_fetch/reg2_b43
CPU1/_al_u2998|ins_dec/amo_reg.clk
CPU1/ins_fetch/reg2_b43
631 -12.979000 11.943000 24.922000 18 18
CPU1/amo CPU1/_al_u4626|_al_u3300.a[1]
CPU1/_al_u4626_o CPU1/_al_u4628|_al_u4760.d[1]
CPU1/_al_u4628_o CPU1/_al_u4630|biu/D_biu_cell/TLB/TLB_entry0/reg2_b20_placeOpt_5.d[1]
CPU1/biu/D_biu_cell/TLB/TLB_entry0/n8_lutinv_placeOpt_5 CPU1/_al_u5003|biu/D_biu_cell/TLB/TLB_entry3/reg2_b25.b[1]
CPU1/_al_u5003_o CPU1/biu/D_biu_cell/L1/cache_entry3/reg1_b37.c[1]
CPU1/biu/D_pa[37] CPU1/_al_u7502|biu/D_biu_cell/L1/cache_entry1/reg1_b37.b[1]
CPU1/biu/D_biu_cell/L1/eq2/xor_i0[26]_i1[26]_o_lutinv CPU1/_al_u7505.d[1]
CPU1/_al_u7505_o CPU1/_al_u7523|biu/D_biu_cell/L1/cache_entry2/reg1_b61.c[1]
CPU1/_al_u7523_o CPU1/_al_u7550|_al_u7542.b[1]
CPU1/_al_u7550_o CPU1/_al_u8175.d[1]
CPU1/_al_u8175_o CPU1/biu/I_biu_cell/L1/cache_entry3/reg1_b22.c[1]
CPU1/biu/I_pa[22] CPU1/_al_u9662|biu/L1_bus_unit/reg2_b22.a[1]
CPU1/_al_u9662_o CPU1/_al_u10130|biu/I_biu_cell/L1/cache_entry1/reg1_b57.d[0]
CPU1/_al_u9917_o CPU1/_al_u9694|biu/I_biu_cell/L1/cache_entry2/reg1_b21.d[0]
CPU1/_al_u9919_o CPU1/_al_u9921|biu/I_biu_cell/L1/cache_entry0/reg1_b48.e[1]
CPU1/_al_u9921_o CPU1/_al_u9926.c[0]
CPU1/_al_u9926_o CPU1/_al_u10047|_al_u9947_placeOpt_2.a[1]
CPU1/_al_u10047_o_placeOpt_2 CPU1/ins_fetch/reg2_b43.d[1]

Timing path: CPU1/_al_u2998|ins_dec/amo_reg.clk->CPU1/ins_fetch/reg2_b43
CPU1/_al_u2998|ins_dec/amo_reg.clk
CPU1/ins_fetch/reg2_b43
691 -12.979000 11.943000 24.922000 18 18
CPU1/amo CPU1/_al_u4626|_al_u3300.a[1]
CPU1/_al_u4626_o CPU1/_al_u4628|_al_u4760.d[1]
CPU1/_al_u4628_o CPU1/_al_u4630|biu/D_biu_cell/TLB/TLB_entry0/reg2_b20_placeOpt_5.d[1]
CPU1/biu/D_biu_cell/TLB/TLB_entry0/n8_lutinv_placeOpt_5 CPU1/_al_u5003|biu/D_biu_cell/TLB/TLB_entry3/reg2_b25.b[1]
CPU1/_al_u5003_o CPU1/biu/D_biu_cell/L1/cache_entry3/reg1_b37.c[1]
CPU1/biu/D_pa[37] CPU1/_al_u7502|biu/D_biu_cell/L1/cache_entry1/reg1_b37.b[1]
CPU1/biu/D_biu_cell/L1/eq2/xor_i0[26]_i1[26]_o_lutinv CPU1/_al_u7505.d[1]
CPU1/_al_u7505_o CPU1/_al_u7523|biu/D_biu_cell/L1/cache_entry2/reg1_b61.c[1]
CPU1/_al_u7523_o CPU1/_al_u7550|_al_u7542.b[1]
CPU1/_al_u7550_o CPU1/_al_u8175.d[1]
CPU1/_al_u8175_o CPU1/biu/I_biu_cell/L1/cache_entry3/reg1_b22.c[1]
CPU1/biu/I_pa[22] CPU1/_al_u9662|biu/L1_bus_unit/reg2_b22.a[1]
CPU1/_al_u9662_o CPU1/_al_u10130|biu/I_biu_cell/L1/cache_entry1/reg1_b57.d[0]
CPU1/_al_u9917_o CPU1/_al_u9694|biu/I_biu_cell/L1/cache_entry2/reg1_b21.d[0]
CPU1/_al_u9919_o CPU1/_al_u9921|biu/I_biu_cell/L1/cache_entry0/reg1_b48.e[1]
CPU1/_al_u9921_o CPU1/_al_u9926.c[1]
CPU1/_al_u9926_o CPU1/_al_u10047|_al_u9947_placeOpt_2.a[1]
CPU1/_al_u10047_o_placeOpt_2 CPU1/ins_fetch/reg2_b43.d[0]



Hold check
751 3
Endpoint: APB1/APBSPI/spi_master_top/rfifo/al_ram_mem_c1_l
753 0.170000 7 3
Timing path: APB1/APBSPI/spi_master_top/reg6_b3.clk->APB1/APBSPI/spi_master_top/rfifo/al_ram_mem_c1_l
APB1/APBSPI/spi_master_top/reg6_b3.clk
APB1/APBSPI/spi_master_top/rfifo/al_ram_mem_c1_l
755 0.170000 2.187000 2.357000 1 1
APB1/APBSPI/spi_master_top/treg[3] APB1/APBSPI/spi_master_top/rfifo/al_ram_mem_c1_l.a[1]

Timing path: APB1/APBSPI/spi_master_top/reg6_b6.clk->APB1/APBSPI/spi_master_top/rfifo/al_ram_mem_c1_l
APB1/APBSPI/spi_master_top/reg6_b6.clk
APB1/APBSPI/spi_master_top/rfifo/al_ram_mem_c1_l
781 0.170000 2.187000 2.357000 1 1
APB1/APBSPI/spi_master_top/treg[6] APB1/APBSPI/spi_master_top/rfifo/al_ram_mem_c1_l.d[1]

Timing path: APB1/APBSPI/spi_master_top/reg6_b4.clk->APB1/APBSPI/spi_master_top/rfifo/al_ram_mem_c1_l
APB1/APBSPI/spi_master_top/reg6_b4.clk
APB1/APBSPI/spi_master_top/rfifo/al_ram_mem_c1_l
807 0.294000 2.187000 2.481000 1 1
APB1/APBSPI/spi_master_top/treg[4] APB1/APBSPI/spi_master_top/rfifo/al_ram_mem_c1_l.b[1]


Endpoint: APB1/APBUART1/WB_UART/regs/transmitter/fifo_tx/tfifo/al_ram_ram_c0_l
833 0.213000 9 3
Timing path: _al_u1578|APB1/APBUART1/WB_UART/regs/tf_push_reg.clk->APB1/APBUART1/WB_UART/regs/transmitter/fifo_tx/tfifo/al_ram_ram_c0_l
_al_u1578|APB1/APBUART1/WB_UART/regs/tf_push_reg.clk
APB1/APBUART1/WB_UART/regs/transmitter/fifo_tx/tfifo/al_ram_ram_c0_l
835 0.213000 2.187000 2.400000 1 1
APB1/APBUART1/WB_UART/regs/tf_push APB1/APBUART1/WB_UART/regs/transmitter/fifo_tx/tfifo/al_ram_ram_c0_l.e[0]

Timing path: APB1/APBUART1/WB_UART/regs/transmitter/fifo_tx/reg2_b0|APB1/APBUART1/WB_UART/regs/transmitter/fifo_tx/reg2_b1.clk->APB1/APBUART1/WB_UART/regs/transmitter/fifo_tx/tfifo/al_ram_ram_c0_l
APB1/APBUART1/WB_UART/regs/transmitter/fifo_tx/reg2_b0|APB1/APBUART1/WB_UART/regs/transmitter/fifo_tx/reg2_b1.clk
APB1/APBUART1/WB_UART/regs/transmitter/fifo_tx/tfifo/al_ram_ram_c0_l
861 0.316000 2.187000 2.503000 1 1
APB1/APBUART1/WB_UART/regs/transmitter/fifo_tx/top[0] APB1/APBUART1/WB_UART/regs/transmitter/fifo_tx/tfifo/al_ram_ram_c0_l.a[0]

Timing path: APB1/APBUART1/WB_UART/regs/transmitter/fifo_tx/reg2_b0|APB1/APBUART1/WB_UART/regs/transmitter/fifo_tx/reg2_b1.clk->APB1/APBUART1/WB_UART/regs/transmitter/fifo_tx/tfifo/al_ram_ram_c0_l
APB1/APBUART1/WB_UART/regs/transmitter/fifo_tx/reg2_b0|APB1/APBUART1/WB_UART/regs/transmitter/fifo_tx/reg2_b1.clk
APB1/APBUART1/WB_UART/regs/transmitter/fifo_tx/tfifo/al_ram_ram_c0_l
887 0.437000 2.187000 2.624000 1 1
APB1/APBUART1/WB_UART/regs/transmitter/fifo_tx/top[1] APB1/APBUART1/WB_UART/regs/transmitter/fifo_tx/tfifo/al_ram_ram_c0_l.b[0]


Endpoint: APB1/APBUART2/WB_UART/regs/transmitter/fifo_tx/tfifo/al_ram_ram_c1_l
913 0.266000 9 3
Timing path: _al_u1017|APB1/APBUART2/WB_UART/regs/tf_push_reg.clk->APB1/APBUART2/WB_UART/regs/transmitter/fifo_tx/tfifo/al_ram_ram_c1_l
_al_u1017|APB1/APBUART2/WB_UART/regs/tf_push_reg.clk
APB1/APBUART2/WB_UART/regs/transmitter/fifo_tx/tfifo/al_ram_ram_c1_l
915 0.201000 2.080000 2.281000 1 1
APB1/APBUART2/WB_UART/regs/tf_push APB1/APBUART2/WB_UART/regs/transmitter/fifo_tx/tfifo/al_ram_ram_c1_l.e[0]

Timing path: APB1/APBUART2/WB_UART/regs/transmitter/fifo_tx/reg2_b0|APB1/APBUART2/WB_UART/regs/transmitter/fifo_tx/reg2_b3.clk->APB1/APBUART2/WB_UART/regs/transmitter/fifo_tx/tfifo/al_ram_ram_c1_l
APB1/APBUART2/WB_UART/regs/transmitter/fifo_tx/reg2_b0|APB1/APBUART2/WB_UART/regs/transmitter/fifo_tx/reg2_b3.clk
APB1/APBUART2/WB_UART/regs/transmitter/fifo_tx/tfifo/al_ram_ram_c1_l
941 0.266000 2.080000 2.346000 1 1
APB1/APBUART2/WB_UART/regs/transmitter/fifo_tx/top[0] APB1/APBUART2/WB_UART/regs/transmitter/fifo_tx/tfifo/al_ram_ram_c1_l.a[0]

Timing path: APB1/APBUART2/WB_UART/regs/transmitter/fifo_tx/reg2_b1|APB1/APBUART2/WB_UART/regs/transmitter/fifo_tx/reg2_b2.clk->APB1/APBUART2/WB_UART/regs/transmitter/fifo_tx/tfifo/al_ram_ram_c1_l
APB1/APBUART2/WB_UART/regs/transmitter/fifo_tx/reg2_b1|APB1/APBUART2/WB_UART/regs/transmitter/fifo_tx/reg2_b2.clk
APB1/APBUART2/WB_UART/regs/transmitter/fifo_tx/tfifo/al_ram_ram_c1_l
967 0.277000 2.080000 2.357000 1 1
APB1/APBUART2/WB_UART/regs/transmitter/fifo_tx/top[2] APB1/APBUART2/WB_UART/regs/transmitter/fifo_tx/tfifo/al_ram_ram_c1_l.c[0]





Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  mainclk (100.000MHz)                          23.269ns      42.976MHz        0.399ns      4669   -21079.623ns
	  GCLKIN (50.000MHz)                             1.922ns     520.291MHz        1.692ns        54        0.000ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path
Warning: there are 2 clock nets without clock constraints.
	APB1/APB_BRIDGE1/n36
	APB1/APB_BRIDGE1/n38

