// Seed: 3267754997
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout supply1 id_1;
  wire  id_5;
  logic id_6;
  wire  id_7;
  assign id_1 = -1;
  logic id_8;
endmodule
module module_1 #(
    parameter id_2 = 32'd59,
    parameter id_4 = 32'd63
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_7,
      id_1
  );
  inout wire id_5;
  output wire _id_4;
  output wire id_3;
  inout wire _id_2;
  inout wire id_1;
  logic [id_2 : id_4] id_8;
  ;
  localparam id_9 = 1;
  id_10 :
  assert property (@(negedge id_8[1]) id_1)
  else $clog2(26);
  ;
endmodule
