// Seed: 212406239
module module_0;
  wire [-1 : -1  -  1 'd0] id_1;
endmodule
module module_1 (
    output tri1 id_0,
    output wand id_1,
    input uwire id_2,
    input supply1 id_3,
    input tri id_4,
    output uwire id_5,
    input tri0 id_6,
    output supply0 id_7[1 'b0 : 1]
    , id_23,
    output wand id_8,
    input uwire id_9,
    input tri id_10,
    input tri1 id_11
    , id_24,
    input wand id_12,
    input supply1 id_13
    , id_25,
    input tri0 id_14,
    output tri1 id_15,
    output wor id_16,
    input tri0 id_17,
    output wand id_18,
    input wire id_19,
    input supply0 id_20,
    output uwire id_21
);
  logic id_26;
  and primCall (
      id_0,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_17,
      id_19,
      id_2,
      id_20,
      id_23,
      id_24,
      id_25,
      id_26,
      id_3,
      id_4,
      id_6,
      id_9
  );
  module_0 modCall_1 ();
  wire [1 : 1] id_27;
endmodule
