# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_handin.srcs/sources_1/imports/vhdl/conv2d.vhd" \

# Do not sort compile order
nosort
