\hypertarget{group___a_d_c___direct__memory__access__mode__for__multi__mode}{}\section{A\+D\+C\+\_\+\+Direct\+\_\+memory\+\_\+access\+\_\+mode\+\_\+for\+\_\+multi\+\_\+mode}
\label{group___a_d_c___direct__memory__access__mode__for__multi__mode}\index{A\+D\+C\+\_\+\+Direct\+\_\+memory\+\_\+access\+\_\+mode\+\_\+for\+\_\+multi\+\_\+mode@{A\+D\+C\+\_\+\+Direct\+\_\+memory\+\_\+access\+\_\+mode\+\_\+for\+\_\+multi\+\_\+mode}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries A\+D\+C\+\_\+\+D\+M\+A\+Access\+Mode\+\_\+\+Disabled}~((uint32\+\_\+t)0x00000000)     /$\ast$ D\+M\+A mode disabled $\ast$/\hypertarget{group___a_d_c___direct__memory__access__mode__for__multi__mode_ga454e557ea6e3c54d913cfa6cfbd10d8d}{}\label{group___a_d_c___direct__memory__access__mode__for__multi__mode_ga454e557ea6e3c54d913cfa6cfbd10d8d}

\item 
\#define {\bfseries A\+D\+C\+\_\+\+D\+M\+A\+Access\+Mode\+\_\+1}~((uint32\+\_\+t)0x00004000)     /$\ast$ D\+M\+A mode 1 enabled (2 / 3 half-\/words one by one -\/ 1 then 2 then 3)$\ast$/\hypertarget{group___a_d_c___direct__memory__access__mode__for__multi__mode_gaa926422d2fe55fad4aef43a447a1db4e}{}\label{group___a_d_c___direct__memory__access__mode__for__multi__mode_gaa926422d2fe55fad4aef43a447a1db4e}

\item 
\#define {\bfseries A\+D\+C\+\_\+\+D\+M\+A\+Access\+Mode\+\_\+2}~((uint32\+\_\+t)0x00008000)     /$\ast$ D\+M\+A mode 2 enabled (2 / 3 half-\/words by pairs -\/ 2\&1 then 1\&3 then 3\&2)$\ast$/\hypertarget{group___a_d_c___direct__memory__access__mode__for__multi__mode_ga8033fd7a73a066bdd42ebd3885d54b71}{}\label{group___a_d_c___direct__memory__access__mode__for__multi__mode_ga8033fd7a73a066bdd42ebd3885d54b71}

\item 
\#define {\bfseries A\+D\+C\+\_\+\+D\+M\+A\+Access\+Mode\+\_\+3}~((uint32\+\_\+t)0x0000\+C000)     /$\ast$ D\+M\+A mode 3 enabled (2 / 3 bytes by pairs -\/ 2\&1 then 1\&3 then 3\&2) $\ast$/\hypertarget{group___a_d_c___direct__memory__access__mode__for__multi__mode_ga88e1a38c09ba9e91a70756a46f3a4870}{}\label{group___a_d_c___direct__memory__access__mode__for__multi__mode_ga88e1a38c09ba9e91a70756a46f3a4870}

\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+D\+M\+A\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+M\+O\+DE}(M\+O\+DE)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{A\+D\+C\+\_\+\+Direct\+\_\+memory\+\_\+access\+\_\+mode\+\_\+for\+\_\+multi\+\_\+mode@{A\+D\+C\+\_\+\+Direct\+\_\+memory\+\_\+access\+\_\+mode\+\_\+for\+\_\+multi\+\_\+mode}!I\+S\+\_\+\+A\+D\+C\+\_\+\+D\+M\+A\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+M\+O\+DE@{I\+S\+\_\+\+A\+D\+C\+\_\+\+D\+M\+A\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+M\+O\+DE}}
\index{I\+S\+\_\+\+A\+D\+C\+\_\+\+D\+M\+A\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+M\+O\+DE@{I\+S\+\_\+\+A\+D\+C\+\_\+\+D\+M\+A\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+M\+O\+DE}!A\+D\+C\+\_\+\+Direct\+\_\+memory\+\_\+access\+\_\+mode\+\_\+for\+\_\+multi\+\_\+mode@{A\+D\+C\+\_\+\+Direct\+\_\+memory\+\_\+access\+\_\+mode\+\_\+for\+\_\+multi\+\_\+mode}}
\subsubsection[{\texorpdfstring{I\+S\+\_\+\+A\+D\+C\+\_\+\+D\+M\+A\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+M\+O\+DE}{IS_ADC_DMA_ACCESS_MODE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+S\+\_\+\+A\+D\+C\+\_\+\+D\+M\+A\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+M\+O\+DE(
\begin{DoxyParamCaption}
\item[{}]{M\+O\+DE}
\end{DoxyParamCaption}
)}\hypertarget{group___a_d_c___direct__memory__access__mode__for__multi__mode_gacc017b6a9b3ae942307fa95242cc4aa1}{}\label{group___a_d_c___direct__memory__access__mode__for__multi__mode_gacc017b6a9b3ae942307fa95242cc4aa1}
{\bfseries Value\+:}
\begin{DoxyCode}
(((MODE) == ADC\_DMAAccessMode\_Disabled) || \(\backslash\)
                                      ((MODE) == ADC\_DMAAccessMode\_1) || \(\backslash\)
                                      ((MODE) == ADC\_DMAAccessMode\_2) || \(\backslash\)
                                      ((MODE) == ADC\_DMAAccessMode\_3))
\end{DoxyCode}
