朱晓雷信息与电子工程学院电子科学与技术集成电路设计个人简介:教育及工作经历：2013年~，浙江大学电气工程学院超大规模集成电路设计研究所，讲师，求是青年学者，硕导；2012年，日本庆应义塾大学电气与电子工程系，博士；2007年~2012年，日本富士通研究所(川崎本社) Network SOC Department，科研；2003年~2006年，北京清华大学微电子学研究所，科研、教学；2003年，浙江大学信息与电子工程学系，硕士；2000年，浙江大学信息与电子工程学系，本科。 硕士期间从事低功耗多值逻辑电路、神经网络硬件实现方面的研究，近年来主要从事CMOS模拟、数模混合信号集成电路设计方面的研究工作，如低功耗小尺寸SAR ADC 模/数转换器、三维堆叠芯片相关技术、类脑计算芯片设计等研究。在相关领域已发表论文10余篇，EI收录11篇，SCI收录4篇，专利1项。主持、参与多项国家自然科学基金、863计划、973子课题等项目。 专利成果:1. 一种基于双轨编码四相握手协议的异步仲裁器 发明专利 中国(一般) 201710317810.3  1/42. 用于三维叠层芯片的磁耦合谐振无线供电系统及其控制方法 发明专利 中国(一般) 201510210135.5  1/43. 逐次逼近型模数转换器及其基于误码检测的数字校正方法 发明专利 中国(一般) 201510173136.7 14-12月 -17 1/64. 一种数模混合神经网络芯片体系结构 发明专利 中国(一般) 201610326280.4  16-1月 -18 1/5教学与课程:本科生《超大规模集成电路设计导论》春学期硕士生《集成电路设计基础》秋冬学期研究与成果:1.       Z. Ying C. Luo X. Zhu "A Scalable Hardware Architecture for Multi-Layer Spiking Neural Networks" in IEEE 12th International Conference on ASIC (ASICON 2017) Guiyang Oct. 2017.2.       L. Chen Z. Ying C. Luo and X. Zhu "A Four-Phase Dual-Rail Protocol based Asynchronous Arbiter for Neuromorphic Networks" in 2017 9th International Conference on Intelligent Human-Machine Systems and Cybernetics (IHMSC 2017) Hangzhou Sep. 2017.3.       C. Luo Z. Ying X. Zhu and L. Chen "A Mixed-Signal Spiking Neuromorphic Architecture for Scalable Neural Network" in 2017 9th International Conference on Intelligent Human-Machine Systems and Cybernetics (IHMSC 2017) Hangzhou Sep. 2017.4.       D. Ma J. Shen Z. Gu M. Zhang X. Zhu X. Xu Q. Xu Y. Shen G. Pan "Darwin: a neuromorphic hardware co-processor based on Spiking Neural Networks" Journal of Systems Architecture 2017.5.       J. Shen D. Ma Z. Gu M. Zhang X. Zhu X. Xu Q. Xu Y. Shen G. Pan "Darwin: a neuromorphic hardware co-processor based on Spiking Neural Networks" SCIENCE CHINA Information Sciences 59(2): 1-5 (2016).6.       W. Wang R. Huang G. Sun and X. Zhu "A Digital Background Calibration Technique for Split DAC Based SAR ADC by Using Redundant Cycle" in 28th IEEE International System-on-Chip Conference (SOCC) Beijing Sep. 2015.7.       W. Mao L. Sun J. Xu J. Wu and X. Zhu "Analysis and Design of High Performance Wireless Power Delivery Using On-chip Octagonal Inductor in 65-nm CMOS" in 28th IEEE International System-on-Chip Conference (SOCC) Beijing Sep. 2015.8.       R. Huang L. Shao W. Wang G. Sun and X. Zhu "An Error Codes Detection Based Background Calibration for Split SAR ADC" in 2015 IEEE Electron Devices and Solid-state Circuits Conference (EDSSC) Singapore Jun. 2015.9.       L. Sun J. Xu W. Mao S. Zou P. Lv and X. Zhu "1GHz Wireless Power Delivery Using 0.2x0.2mm2 On-chip Inductor for 3-D Stacked Chips" in 2015 IEEE Electron Devices and Solid-state Circuits Conference (EDSSC) Singapore Jun. 2015.10.   G. Sun Y. Zhang L. He and X. Zhu. “A Threshold Control Technique for CMOS Comparator Design” in 2014 IEEE Electron Devices and Solid-state Circuits Conference (EDSSC) Chendu Jun. 2014.11.   X. Xue X. Zhu Q. Shi and L. He “A 12-Bit 400-Ms/s Current-steering DAC with Deglitching Technique” Journal of Circuits Systems and Computers vol. 23 no.1 1450004-1-13 Jan. 2014.12.   X. Zhu Y. Chen S. Tsukamoto T. Kuroda " A 9-bit 100MS/s Tri-level Charge Redistribution SAR ADC with Asymmetric CDAC Array" in 2012 International Symposium on VLSI Design Automation and Test (2012 VLSI-DAT) Hsinchu Taiwan Apr. 2012.13.   X. Zhu Y. Chen S. Tsukamoto and T. Kuroda "A 9-bit 100MS/s SAR ADC with Digitally Assisted Background Calibration" IEICE Transactions on Electronics vol E95-C no.6 pp.1026 -1034 Jun. 2012.14.   X. Zhu Y. Chen M. Kibune Y. Tomita T. Hamada H. Tamura S. Tsukamoto and T. Kuroda "A Dynamic Offset Control Technique for Comparator Design in Scaled CMOS Technology" IEICE Transactions on Fundamental of Electronics Communications and Computer Sciences vol. E93-A no.12 pp. 2456-2462 Dec. 2010.15.   Y. Chen X. Zhu H. Tamura M. Kibune Y. Tomita T. Hamada M. Yoshioka K. Ishikawa T. Takayama J. Ogawa S. Tsukamoto and T. Kuroda "Split Capacitor DAC Mismatch Calibration in Successive Approximation ADC" in IEEE Custom Integrated Circuits Conference (CICC) Dig. Tech. Paper pp. 279-282 San Jose USA sep. 2009.16.   X. Zhu S. Tsukamoto and T. Kuroda "A 1 GHz CMOS Comparator with Dynamic Offset Control Technique" in 14th Asia and South Pacific Design Automation Conference (ASP-DAC) pp.103-104 Yokohama Japan Jan. 2009.17.   X. Zhu Y. Chen M. Kibune Y. Tomita T. Hamada H. Tamura S. Tsukamoto and T. Kuroda "A dynamic offset control technique for comparator design in scaled CMOS technology" in IEEE Custom Integrated Circuits Conference (CICC) Dig. Tech. Papers pp.495-498 San Jose USA Sep. 2008.18.   Baoyong Chi Xiaolei Zhu Ziqiang Wang Zhihua Wang “Quadrature Oscillator with Negative-Resistance Compensated Transformer Couple” Proceedings of Asian Solid-State Circuits Conference (A-SSCC 2005).19.   Chi Baoyong Zhu Xiaolei Wang Ziqiang and Wang Zhihua “Low Phase Noise Quadrature Oscillators Using New Injection Locked Technique” Chinese Journal of Semiconductors，2005 26(9): 49-54.20.   Chi Baoyong Zhu Xiaolei Huang Shuilong Wang Zhihua "1GHz Monolithic Fractional-N Frequency Synthesizer with a 3-b Third-Order Delta-Sigma Modulator" ACTA ELECTRONICA SINICA Vol.33 No.8 2005 pp.1492-1496. Language: Chinese.21.   Xiaolei Zhu Jizhong Shen Baoyong Chi and Zhihua Wang. Circuit implementation of Multi-Thresholded Neuron (MTN) using BiCMOS Technology. Proceedings of 2005 International Joint Conference of Neural Networks. July 31st 2005 Montréal Canada. pp.627-632.22.   Yao Mao-qun Zhu Xiao-Lei Shen Ji-Zhong. Circuits design of Multi-thresholded neuron and its application in multi-valued logic.  Chinese Journal of Computers v28 n2 February 2005 pp.281-288. Language: Chinese.23.   Baoyong Chi Xiaolei Zhu Shuilong Huang Zhihua Wang. 1GHz Monolithic High Spectrum Purity Fractional-N Frequency Synthesizer with a 3-b Third-Order Delta-Sigma Modulator. Proceedings of the 7th International Conference on Solid-State and Integrated Circuits Technology Volume II pp.1504-1507. Beijing China. Oct 2004.24.   Zhu Xiao-Lei Shen Ji-Zhong. Multi-thresholded neuron and its application in multi-valued logic. Journal of Zhejiang University (Engineering Science Edition) v38 n5 May 2004 pp.571-576. Language: Chinese.25.   Zhu Xiao-Lei Shen Ji-Zhong. Design of low-voltage low-power ternary TTL circuits based on the technique of low threshold voltage.  Journal of Zhejiang University (Engineering Science Edition) v 36 n6 November 2002 pp.655-658. Language: Chinese.教学工作:《CMOS集成电路设计基础》，三年级本科生（秋冬学期）。《超大规模集成电路设计导论》，三年级本科生（春学期）。工作研究项目:研究项目（主持）：1. 中央高校自主创新项目青年专项基金，“基于功耗优化和面积优化的SAR型ADC设计研究”，20万，2013.3~3015.32. 国家自然科学基金，“适用于无线传感器网络SOC的低功耗低成本SAR型A/D转换器设计研究”，25万， 2014.1~2016.123. 国网智能电网研究院， “智能电网片上系统周边IP研发”，5.6万， 2015.3-2016.34. “智能家居系统应用开发”，企业横向，10万，2017.6-2019.65. “基于电感耦合的电力线取能技术研发”，企业横向， 6万，2017.11-2018.116. “脉冲神经网络类脑芯片的开发支撑平台及应用” 军工(国防科技创新特区) 200万 2017.8-2019.5