Analysis & Synthesis report for skeleton
Tue Apr 16 20:37:19 2019
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Source assignments for vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated
 15. Source assignments for vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated
 16. Source assignments for processor_imem:my_imem|altsyncram:altsyncram_component|altsyncram_omb1:auto_generated
 17. Source assignments for dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated
 18. Parameter Settings for User Entity Instance: pll:div|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: vga_controller:vga_ins|video_sync_generator:LTM_ins
 21. Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: processor_imem:my_imem|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: dmem:my_dmem|altsyncram:altsyncram_component
 25. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|calcCord:trs|lpm_divide:Mod0
 26. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|calcCord:trs|lpm_divide:Div0
 27. altpll Parameter Settings by Entity Instance
 28. altsyncram Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "processor_processor:my_processor|z_pmux_3:w_mux"
 30. Port Connectivity Checks: "processor_processor:my_processor|z_reg_32:mw_dt_reg"
 31. Port Connectivity Checks: "processor_processor:my_processor|z_reg_32:mw_o_reg"
 32. Port Connectivity Checks: "processor_processor:my_processor|z_reg_27:mw_ctrl_reg"
 33. Port Connectivity Checks: "processor_processor:my_processor|z_reg_32:mw_op_reg"
 34. Port Connectivity Checks: "processor_processor:my_processor|z_reg_12:mw_pc_reg"
 35. Port Connectivity Checks: "processor_processor:my_processor|z_reg_32:xm_b_reg"
 36. Port Connectivity Checks: "processor_processor:my_processor|z_reg_32:xm_o_reg"
 37. Port Connectivity Checks: "processor_processor:my_processor|z_reg_27:xm_ctrl_reg"
 38. Port Connectivity Checks: "processor_processor:my_processor|z_reg_32:xm_op_reg"
 39. Port Connectivity Checks: "processor_processor:my_processor|z_reg_12:xm_pc_reg"
 40. Port Connectivity Checks: "processor_processor:my_processor|z_adder_select_4x8:z_add_im_pc"
 41. Port Connectivity Checks: "processor_processor:my_processor|z_dflipflop:div_error"
 42. Port Connectivity Checks: "processor_processor:my_processor|z_dflipflop:dffe"
 43. Port Connectivity Checks: "processor_processor:my_processor|z_reg_32:div_res"
 44. Port Connectivity Checks: "processor_processor:my_processor|z_dflipflop:shiftreg_1"
 45. Port Connectivity Checks: "processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:dffe"
 46. Port Connectivity Checks: "processor_processor:my_processor|z_shiftreg_32:ddelay"
 47. Port Connectivity Checks: "processor_processor:my_processor|x_div:my_div|z_reg_64:regs"
 48. Port Connectivity Checks: "processor_processor:my_processor|x_div:my_div|z_dflipflop:shiftreg_1"
 49. Port Connectivity Checks: "processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1"
 50. Port Connectivity Checks: "processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0"
 51. Port Connectivity Checks: "processor_processor:my_processor|x_div:my_div|x_negator:n0|x_div_subtractor:neg|x_adder_cl_8x1:loop2[3].my_cla_adder1"
 52. Port Connectivity Checks: "processor_processor:my_processor|x_div:my_div|x_negator:n0|x_div_subtractor:neg|x_adder_cl_8x1:loop2[3].my_cla_adder0"
 53. Port Connectivity Checks: "processor_processor:my_processor|x_div:my_div|x_negator:n0|x_div_subtractor:neg|x_adder_cl_8x1:loop2[2].my_cla_adder1"
 54. Port Connectivity Checks: "processor_processor:my_processor|x_div:my_div|x_negator:n0|x_div_subtractor:neg|x_adder_cl_8x1:loop2[2].my_cla_adder0"
 55. Port Connectivity Checks: "processor_processor:my_processor|x_div:my_div|x_negator:n0|x_div_subtractor:neg|x_adder_cl_8x1:loop2[1].my_cla_adder1"
 56. Port Connectivity Checks: "processor_processor:my_processor|x_div:my_div|x_negator:n0|x_div_subtractor:neg|x_adder_cl_8x1:loop2[1].my_cla_adder0"
 57. Port Connectivity Checks: "processor_processor:my_processor|x_div:my_div|x_negator:n0|x_div_subtractor:neg|x_adder_cl_8x1:my_cla_adder0"
 58. Port Connectivity Checks: "processor_processor:my_processor|x_div:my_div|x_negator:n0|x_div_subtractor:neg"
 59. Port Connectivity Checks: "processor_processor:my_processor|x_div:my_div"
 60. Port Connectivity Checks: "processor_processor:my_processor|x_mult_shiftreg:mdelay|z_dflipflop:dffe2"
 61. Port Connectivity Checks: "processor_processor:my_processor|x_mult_shiftreg:mdelay|z_dflipflop:dffe"
 62. Port Connectivity Checks: "processor_processor:my_processor|x_mult_shiftreg:mdelay"
 63. Port Connectivity Checks: "processor_processor:my_processor|x_mult:my_mult|z_adder_select_4x8:my_adder2"
 64. Port Connectivity Checks: "processor_processor:my_processor|x_mult:my_mult|z_adder_select_4x8:my_adder1"
 65. Port Connectivity Checks: "processor_processor:my_processor|x_mult:my_mult|z_adder_select_4x8:my_adder"
 66. Port Connectivity Checks: "processor_processor:my_processor|x_mult:my_mult|adder_full:fa0"
 67. Port Connectivity Checks: "processor_processor:my_processor|z_reg_32:op_B_hold"
 68. Port Connectivity Checks: "processor_processor:my_processor|z_reg_32:op_A_hold"
 69. Port Connectivity Checks: "processor_processor:my_processor|x_alu:my_alu|z_mux_8:op_select"
 70. Port Connectivity Checks: "processor_processor:my_processor|x_alu:my_alu|x_adder_select_4x8:adder|x_adder_cl_8x1:loop1[3].my_cla_adder1"
 71. Port Connectivity Checks: "processor_processor:my_processor|x_alu:my_alu|x_adder_select_4x8:adder|x_adder_cl_8x1:loop1[3].my_cla_adder0"
 72. Port Connectivity Checks: "processor_processor:my_processor|x_alu:my_alu|x_adder_select_4x8:adder|x_adder_cl_8x1:loop1[2].my_cla_adder1"
 73. Port Connectivity Checks: "processor_processor:my_processor|x_alu:my_alu|x_adder_select_4x8:adder|x_adder_cl_8x1:loop1[2].my_cla_adder0"
 74. Port Connectivity Checks: "processor_processor:my_processor|x_alu:my_alu|x_adder_select_4x8:adder|x_adder_cl_8x1:loop1[1].my_cla_adder1"
 75. Port Connectivity Checks: "processor_processor:my_processor|x_alu:my_alu|x_adder_select_4x8:adder|x_adder_cl_8x1:loop1[1].my_cla_adder0"
 76. Port Connectivity Checks: "processor_processor:my_processor|x_alu:my_alu"
 77. Port Connectivity Checks: "processor_processor:my_processor|z_pmux_3:x_b_mux"
 78. Port Connectivity Checks: "processor_processor:my_processor|z_pmux_3:x_a_mux"
 79. Port Connectivity Checks: "processor_processor:my_processor|z_reg_32:dx_b_reg"
 80. Port Connectivity Checks: "processor_processor:my_processor|z_reg_32:dx_a_reg"
 81. Port Connectivity Checks: "processor_processor:my_processor|z_reg_27:dx_ctrl_reg"
 82. Port Connectivity Checks: "processor_processor:my_processor|z_reg_32:dx_op_reg"
 83. Port Connectivity Checks: "processor_processor:my_processor|z_reg_12:dx_pc_hold"
 84. Port Connectivity Checks: "processor_processor:my_processor|z_reg_12:dx_pc_reg"
 85. Port Connectivity Checks: "processor_processor:my_processor|z_pmux_3:d_mux"
 86. Port Connectivity Checks: "processor_processor:my_processor|z_reg_32:fd_inst_reg"
 87. Port Connectivity Checks: "processor_processor:my_processor|z_reg_12:fd_pc_reg"
 88. Port Connectivity Checks: "processor_processor:my_processor|z_adder_select_4x8:pc_adder|z_adder_cl_8x1:loop1[3].my_cla_adder1"
 89. Port Connectivity Checks: "processor_processor:my_processor|z_adder_select_4x8:pc_adder|z_adder_cl_8x1:loop1[3].my_cla_adder0"
 90. Port Connectivity Checks: "processor_processor:my_processor|z_adder_select_4x8:pc_adder|z_adder_cl_8x1:loop1[2].my_cla_adder1"
 91. Port Connectivity Checks: "processor_processor:my_processor|z_adder_select_4x8:pc_adder|z_adder_cl_8x1:loop1[2].my_cla_adder0"
 92. Port Connectivity Checks: "processor_processor:my_processor|z_adder_select_4x8:pc_adder|z_adder_cl_8x1:loop1[1].my_cla_adder1"
 93. Port Connectivity Checks: "processor_processor:my_processor|z_adder_select_4x8:pc_adder|z_adder_cl_8x1:loop1[1].my_cla_adder0"
 94. Port Connectivity Checks: "processor_processor:my_processor|z_adder_select_4x8:pc_adder"
 95. Port Connectivity Checks: "processor_processor:my_processor|z_reg_12:pc_reg"
 96. Port Connectivity Checks: "processor_processor:my_processor|z_equals_5:st1"
 97. Port Connectivity Checks: "processor_processor:my_processor|z_pmux_3:bp_mux2"
 98. Port Connectivity Checks: "processor_processor:my_processor|z_pmux_3:bp_mux1"
 99. Port Connectivity Checks: "processor_processor:my_processor"
100. Port Connectivity Checks: "regfile:my_regfile|d_reg_32:register0"
101. Port Connectivity Checks: "regfile:my_regfile|z_decoder_32:decoder0|z_decoder_2:d0"
102. Port Connectivity Checks: "regfile:my_regfile|z_decoder_32:decoder0"
103. Port Connectivity Checks: "regfile:my_regfile"
104. Port Connectivity Checks: "processor_imem:my_imem"
105. Port Connectivity Checks: "vga_controller:vga_ins|img_index:img_index_inst"
106. Port Connectivity Checks: "vga_controller:vga_ins|img_data:img_data_inst"
107. Port Connectivity Checks: "vga_controller:vga_ins|color_object:color_ball"
108. Port Connectivity Checks: "vga_controller:vga_ins|color_object:color_paddleR"
109. Port Connectivity Checks: "vga_controller:vga_ins|color_object:color_paddleL"
110. Port Connectivity Checks: "vga_controller:vga_ins"
111. Port Connectivity Checks: "VGA_Audio_PLL:p1"
112. Port Connectivity Checks: "lcd:mylcd"
113. Post-Synthesis Netlist Statistics for Top Partition
114. Elapsed Time Per Partition
115. Analysis & Synthesis Messages
116. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr 16 20:37:18 2019       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; skeleton                                    ;
; Top-level Entity Name              ; skeleton                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 786                                         ;
;     Total combinational functions  ; 759                                         ;
;     Dedicated logic registers      ; 135                                         ;
; Total registers                    ; 135                                         ;
; Total pins                         ; 43                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,288                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; skeleton           ; skeleton           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                       ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                         ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------+---------+
; processor/processor_imem.v       ; yes             ; User Wizard-Generated File             ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/processor_imem.v      ;         ;
; processor/z_sign_extend_17_32.v  ; yes             ; User Verilog HDL File                  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_sign_extend_17_32.v ;         ;
; processor/z_shiftreg_32.v        ; yes             ; User Verilog HDL File                  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_shiftreg_32.v       ;         ;
; processor/z_reg_64.v             ; yes             ; User Verilog HDL File                  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_reg_64.v            ;         ;
; processor/z_reg_32.v             ; yes             ; User Verilog HDL File                  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_reg_32.v            ;         ;
; processor/z_reg_27.v             ; yes             ; User Verilog HDL File                  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_reg_27.v            ;         ;
; processor/z_reg_12.v             ; yes             ; User Verilog HDL File                  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_reg_12.v            ;         ;
; processor/z_pmux_3.v             ; yes             ; User Verilog HDL File                  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_pmux_3.v            ;         ;
; processor/z_neq0_32.v            ; yes             ; User Verilog HDL File                  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_neq0_32.v           ;         ;
; processor/z_mux_8.v              ; yes             ; User Verilog HDL File                  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_mux_8.v             ;         ;
; processor/z_mux_4.v              ; yes             ; User Verilog HDL File                  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_mux_4.v             ;         ;
; processor/z_equals_5.v           ; yes             ; User Verilog HDL File                  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_equals_5.v          ;         ;
; processor/z_dflipflop.v          ; yes             ; User Verilog HDL File                  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_dflipflop.v         ;         ;
; processor/z_decoder_32.v         ; yes             ; User Verilog HDL File                  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_decoder_32.v        ;         ;
; processor/z_decoder_16.v         ; yes             ; User Verilog HDL File                  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_decoder_16.v        ;         ;
; processor/z_decoder_4.v          ; yes             ; User Verilog HDL File                  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_decoder_4.v         ;         ;
; processor/z_decoder_2.v          ; yes             ; User Verilog HDL File                  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_decoder_2.v         ;         ;
; processor/z_adder_select_4x8.v   ; yes             ; User Verilog HDL File                  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_adder_select_4x8.v  ;         ;
; processor/z_adder_cl_8x1.v       ; yes             ; User Verilog HDL File                  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_adder_cl_8x1.v      ;         ;
; processor/x_rshift.v             ; yes             ; User Verilog HDL File                  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/x_rshift.v            ;         ;
; processor/x_negator.v            ; yes             ; User Verilog HDL File                  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/x_negator.v           ;         ;
; processor/x_mult_shiftreg.v      ; yes             ; User Verilog HDL File                  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/x_mult_shiftreg.v     ;         ;
; processor/x_mult.v               ; yes             ; User Verilog HDL File                  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/x_mult.v              ;         ;
; processor/x_lshift.v             ; yes             ; User Verilog HDL File                  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/x_lshift.v            ;         ;
; processor/x_div_subtractor.v     ; yes             ; User Verilog HDL File                  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/x_div_subtractor.v    ;         ;
; processor/x_div_partial.v        ; yes             ; User Verilog HDL File                  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/x_div_partial.v       ;         ;
; processor/x_div_lshift.v         ; yes             ; User Verilog HDL File                  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/x_div_lshift.v        ;         ;
; processor/x_div.v                ; yes             ; User Verilog HDL File                  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/x_div.v               ;         ;
; processor/x_comparator.v         ; yes             ; User Verilog HDL File                  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/x_comparator.v        ;         ;
; processor/x_alu.v                ; yes             ; User Verilog HDL File                  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/x_alu.v               ;         ;
; processor/x_adder_select_4x8.v   ; yes             ; User Verilog HDL File                  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/x_adder_select_4x8.v  ;         ;
; processor/x_adder_cl_8x1.v       ; yes             ; User Verilog HDL File                  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/x_adder_cl_8x1.v      ;         ;
; processor/regfile.v              ; yes             ; User Verilog HDL File                  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/regfile.v             ;         ;
; processor/processor.v            ; yes             ; User Verilog HDL File                  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/processor.v           ;         ;
; processor/d_reg_32.v             ; yes             ; User Verilog HDL File                  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/d_reg_32.v            ;         ;
; processor/d_dffe_ref.v           ; yes             ; User Verilog HDL File                  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/d_dffe_ref.v          ;         ;
; processor/adder_half.v           ; yes             ; User Verilog HDL File                  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/adder_half.v          ;         ;
; processor/adder_full.v           ; yes             ; User Verilog HDL File                  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/adder_full.v          ;         ;
; dmem.mif                         ; yes             ; User Memory Initialization File        ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/dmem.mif                        ;         ;
; VGA_Audio_PLL.v                  ; yes             ; User Wizard-Generated File             ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/VGA_Audio_PLL.v                 ;         ;
; Reset_Delay.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/Reset_Delay.v                   ;         ;
; skeleton.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v                      ;         ;
; pll.v                            ; yes             ; User Wizard-Generated File             ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/pll.v                           ;         ;
; lcd.sv                           ; yes             ; User SystemVerilog HDL File            ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/lcd.sv                          ;         ;
; dmem.v                           ; yes             ; User Wizard-Generated File             ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/dmem.v                          ;         ;
; vga_controller.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/vga_controller.v                ;         ;
; video_sync_generator.v           ; yes             ; User Verilog HDL File                  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/video_sync_generator.v          ;         ;
; img_index.v                      ; yes             ; User Wizard-Generated File             ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/img_index.v                     ;         ;
; img_data.v                       ; yes             ; User Wizard-Generated File             ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/img_data.v                      ;         ;
; lab7_img_data.mif                ; yes             ; User Memory Initialization File        ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/lab7_img_data.mif               ;         ;
; lab7_img_index.mif               ; yes             ; User Memory Initialization File        ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/lab7_img_index.mif              ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf                                       ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                                   ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc                                  ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc                                ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/pll_altpll.v                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                                   ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                            ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                      ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                   ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                                    ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                                       ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                                       ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                                     ;         ;
; db/altsyncram_ekc1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf          ;         ;
; db/decode_aaa.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/decode_aaa.tdf               ;         ;
; db/mux_1pb.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/mux_1pb.tdf                  ;         ;
; db/altsyncram_pjc1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_pjc1.tdf          ;         ;
; db/altsyncram_omb1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_omb1.tdf          ;         ;
; processor/test.mif               ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/test.mif              ;         ;
; db/altsyncram_8vc1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_8vc1.tdf          ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_divide.tdf                                   ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/abs_divider.inc                                  ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sign_div_unsign.inc                              ;         ;
; db/lpm_divide_lcm.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/lpm_divide_lcm.tdf           ;         ;
; db/sign_div_unsign_anh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/sign_div_unsign_anh.tdf      ;         ;
; db/alt_u_div_8af.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/alt_u_div_8af.tdf            ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/add_sub_7pc.tdf              ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/add_sub_8pc.tdf              ;         ;
; db/lpm_divide_ikm.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/lpm_divide_ikm.tdf           ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                  ;
+---------------------------------------------+------------------------------------------------+
; Resource                                    ; Usage                                          ;
+---------------------------------------------+------------------------------------------------+
; Estimated Total logic elements              ; 786                                            ;
;                                             ;                                                ;
; Total combinational functions               ; 759                                            ;
; Logic element usage by number of LUT inputs ;                                                ;
;     -- 4 input functions                    ; 172                                            ;
;     -- 3 input functions                    ; 128                                            ;
;     -- <=2 input functions                  ; 459                                            ;
;                                             ;                                                ;
; Logic elements by mode                      ;                                                ;
;     -- normal mode                          ; 528                                            ;
;     -- arithmetic mode                      ; 231                                            ;
;                                             ;                                                ;
; Total registers                             ; 135                                            ;
;     -- Dedicated logic registers            ; 135                                            ;
;     -- I/O registers                        ; 0                                              ;
;                                             ;                                                ;
; I/O pins                                    ; 43                                             ;
; Total memory bits                           ; 8288                                           ;
;                                             ;                                                ;
; Embedded Multiplier 9-bit elements          ; 0                                              ;
;                                             ;                                                ;
; Total PLLs                                  ; 2                                              ;
;     -- PLLs                                 ; 2                                              ;
;                                             ;                                                ;
; Maximum fan-out node                        ; VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 118                                            ;
; Total fan-out                               ; 2450                                           ;
; Average fan-out                             ; 2.43                                           ;
+---------------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                           ; Entity Name          ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |skeleton                                    ; 759 (0)           ; 135 (0)      ; 8288        ; 0            ; 0       ; 0         ; 43   ; 0            ; |skeleton                                                                                                                                     ; skeleton             ; work         ;
;    |Reset_Delay:r0|                          ; 27 (27)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|Reset_Delay:r0                                                                                                                      ; Reset_Delay          ; work         ;
;    |VGA_Audio_PLL:p1|                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|VGA_Audio_PLL:p1                                                                                                                    ; VGA_Audio_PLL        ; work         ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|VGA_Audio_PLL:p1|altpll:altpll_component                                                                                            ; altpll               ; work         ;
;    |pll:div|                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|pll:div                                                                                                                             ; pll                  ; work         ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|pll:div|altpll:altpll_component                                                                                                     ; altpll               ; work         ;
;          |pll_altpll:auto_generated|         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|pll:div|altpll:altpll_component|pll_altpll:auto_generated                                                                           ; pll_altpll           ; work         ;
;    |vga_controller:vga_ins|                  ; 732 (109)         ; 114 (90)     ; 8288        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins                                                                                                              ; vga_controller       ; work         ;
;       |calcCord:trs|                         ; 511 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|calcCord:trs                                                                                                 ; calcCord             ; work         ;
;          |lpm_divide:Div0|                   ; 220 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|calcCord:trs|lpm_divide:Div0                                                                                 ; lpm_divide           ; work         ;
;             |lpm_divide_ikm:auto_generated|  ; 220 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|calcCord:trs|lpm_divide:Div0|lpm_divide_ikm:auto_generated                                                   ; lpm_divide_ikm       ; work         ;
;                |sign_div_unsign_anh:divider| ; 220 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|calcCord:trs|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider                       ; sign_div_unsign_anh  ; work         ;
;                   |alt_u_div_8af:divider|    ; 220 (220)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|calcCord:trs|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider ; alt_u_div_8af        ; work         ;
;          |lpm_divide:Mod0|                   ; 291 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|calcCord:trs|lpm_divide:Mod0                                                                                 ; lpm_divide           ; work         ;
;             |lpm_divide_lcm:auto_generated|  ; 291 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|calcCord:trs|lpm_divide:Mod0|lpm_divide_lcm:auto_generated                                                   ; lpm_divide_lcm       ; work         ;
;                |sign_div_unsign_anh:divider| ; 291 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|calcCord:trs|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider                       ; sign_div_unsign_anh  ; work         ;
;                   |alt_u_div_8af:divider|    ; 291 (291)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|calcCord:trs|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider ; alt_u_div_8af        ; work         ;
;       |color_object:color_ball|              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|color_object:color_ball                                                                                      ; color_object         ; work         ;
;       |color_object:color_paddleL|           ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|color_object:color_paddleL                                                                                   ; color_object         ; work         ;
;       |color_object:color_paddleR|           ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|color_object:color_paddleR                                                                                   ; color_object         ; work         ;
;       |img_data:img_data_inst|               ; 2 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:img_data_inst                                                                                       ; img_data             ; work         ;
;          |altsyncram:altsyncram_component|   ; 2 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component                                                       ; altsyncram           ; work         ;
;             |altsyncram_ekc1:auto_generated| ; 2 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated                        ; altsyncram_ekc1      ; work         ;
;                |decode_aaa:rden_decode|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|decode_aaa:rden_decode ; decode_aaa           ; work         ;
;       |img_index:img_index_inst|             ; 0 (0)             ; 0 (0)        ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_index:img_index_inst                                                                                     ; img_index            ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component                                                     ; altsyncram           ; work         ;
;             |altsyncram_pjc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated                      ; altsyncram_pjc1      ; work         ;
;       |video_sync_generator:LTM_ins|         ; 44 (44)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins                                                                                 ; video_sync_generator ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+--------------------+
; Name                                                                                                                      ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                ;
+---------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+--------------------+
; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ALTSYNCRAM   ; M9K  ; ROM  ; 307200       ; 8            ; --           ; --           ; 2457600 ; lab7_img_data.mif  ;
; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ALTSYNCRAM ; M9K  ; ROM  ; 256          ; 24           ; --           ; --           ; 6144    ; lab7_img_index.mif ;
+---------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+--------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                    ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |skeleton|pll:div      ; pll.v           ;
; Altera ; RAM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |skeleton|dmem:my_dmem ; dmem.v          ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                                                                                    ; Reason for Removal                          ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[31].dffe|q                                                                ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[30].dffe|q                                                                ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[29].dffe|q                                                                ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[28].dffe|q                                                                ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[27].dffe|q                                                                ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[26].dffe|q                                                                ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[25].dffe|q                                                                ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[24].dffe|q                                                                ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[23].dffe|q                                                                ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[22].dffe|q                                                                ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[21].dffe|q                                                                ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[20].dffe|q                                                                ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[19].dffe|q                                                                ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[18].dffe|q                                                                ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[17].dffe|q                                                                ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[16].dffe|q                                                                ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[15].dffe|q                                                                ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[14].dffe|q                                                                ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[13].dffe|q                                                                ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[12].dffe|q                                                                ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[11].dffe|q                                                                ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[10].dffe|q                                                                ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[9].dffe|q                                                                 ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[8].dffe|q                                                                 ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[7].dffe|q                                                                 ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[6].dffe|q                                                                 ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[5].dffe|q                                                                 ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[4].dffe|q                                                                 ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[3].dffe|q                                                                 ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[2].dffe|q                                                                 ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[1].dffe|q                                                                 ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[0].dffe|q                                                                 ; Stuck at GND due to stuck port clock_enable ;
; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|address_reg_a[0..5] ; Stuck at GND due to stuck port clock        ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[0].dffe|q                                          ; Stuck at GND due to stuck port data_in      ;
; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[31].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[30].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[29].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[28].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[27].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[26].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[25].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[24].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[23].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[22].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[21].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[20].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[19].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[18].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[17].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[16].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[15].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[14].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[13].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[12].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[11].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[10].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[9].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[8].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[7].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[6].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[5].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[4].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[3].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[2].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[1].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[0].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[31].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[30].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[29].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[28].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[27].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[26].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[25].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[24].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[23].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[22].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[21].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[20].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[19].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[18].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[17].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[16].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[15].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[14].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[13].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[12].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[11].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[10].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[9].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[8].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[7].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[6].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[5].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[4].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[3].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[2].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[1].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[0].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[26].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[25].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[24].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[22].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[8].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[5].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[0].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:mw_pc_reg|z_dflipflop:loop1[11].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:mw_pc_reg|z_dflipflop:loop1[10].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:mw_pc_reg|z_dflipflop:loop1[9].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:mw_pc_reg|z_dflipflop:loop1[8].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:mw_pc_reg|z_dflipflop:loop1[7].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:mw_pc_reg|z_dflipflop:loop1[6].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:mw_pc_reg|z_dflipflop:loop1[5].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:mw_pc_reg|z_dflipflop:loop1[4].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:mw_pc_reg|z_dflipflop:loop1[3].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:mw_pc_reg|z_dflipflop:loop1[2].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:mw_pc_reg|z_dflipflop:loop1[1].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:mw_pc_reg|z_dflipflop:loop1[0].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[31].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[30].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[29].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[28].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[27].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[26].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[25].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[24].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[23].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[22].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[21].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[20].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[19].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[18].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[17].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[16].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[15].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[14].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[13].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[12].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[11].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[10].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[9].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[8].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[7].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[6].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[5].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[4].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[3].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[2].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[1].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[0].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[31].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[30].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[29].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[28].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[27].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[26].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[25].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[24].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[23].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[22].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[21].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[20].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[19].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[18].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[17].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[16].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[15].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[14].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[13].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[12].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[11].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[10].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[9].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[8].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[7].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[6].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[5].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[4].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[3].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[2].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[1].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[0].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_27:xm_ctrl_reg|z_dflipflop:loop1[26].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_27:xm_ctrl_reg|z_dflipflop:loop1[25].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_27:xm_ctrl_reg|z_dflipflop:loop1[24].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_27:xm_ctrl_reg|z_dflipflop:loop1[23].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_27:xm_ctrl_reg|z_dflipflop:loop1[22].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[21].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[8].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[7].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[5].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[3].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[0].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[11].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[10].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[9].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[8].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[7].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[6].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[5].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[4].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[3].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[2].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[1].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[0].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_dflipflop:div_error|q                                                                         ; Lost fanout                                 ;
; processor_processor:my_processor|z_dflipflop:dffe|q                                                                              ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[31].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[30].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[29].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[28].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[27].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[26].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[25].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[24].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[23].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[22].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[21].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[20].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[19].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[18].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[17].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[16].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[15].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[14].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[13].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[12].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[11].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[10].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[9].dffe|q                                                    ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[8].dffe|q                                                    ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[7].dffe|q                                                    ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[6].dffe|q                                                    ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[5].dffe|q                                                    ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[4].dffe|q                                                    ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[3].dffe|q                                                    ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[2].dffe|q                                                    ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[1].dffe|q                                                    ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[0].dffe|q                                                    ; Lost fanout                                 ;
; processor_processor:my_processor|z_dflipflop:shiftreg_1|q                                                                        ; Lost fanout                                 ;
; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[32].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[31].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[30].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[29].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[28].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[27].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[26].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[25].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[24].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[23].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[22].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[21].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[20].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[19].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[18].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[17].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[16].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[15].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[14].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[13].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[12].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[11].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[10].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[9].dffe|q                                                ; Lost fanout                                 ;
; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[8].dffe|q                                                ; Lost fanout                                 ;
; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[7].dffe|q                                                ; Lost fanout                                 ;
; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[6].dffe|q                                                ; Lost fanout                                 ;
; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[5].dffe|q                                                ; Lost fanout                                 ;
; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[4].dffe|q                                                ; Lost fanout                                 ;
; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[3].dffe|q                                                ; Lost fanout                                 ;
; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[2].dffe|q                                                ; Lost fanout                                 ;
; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[1].dffe|q                                                ; Lost fanout                                 ;
; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:dffe|q                                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[63].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[62].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[61].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[60].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[59].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[58].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[57].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[56].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[55].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[54].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[53].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[52].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[51].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[50].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[49].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[48].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[47].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[46].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[45].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[44].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[43].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[42].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[41].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[40].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[39].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[38].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[37].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[36].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[35].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[34].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[33].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[32].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[31].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[30].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[29].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[28].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[27].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[26].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[25].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[24].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[23].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[22].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[21].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[20].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[19].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[18].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[17].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[16].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[15].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[14].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[13].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[12].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[11].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[10].dffe|q                                         ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[9].dffe|q                                          ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[8].dffe|q                                          ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[7].dffe|q                                          ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[6].dffe|q                                          ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[5].dffe|q                                          ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[4].dffe|q                                          ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[3].dffe|q                                          ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[2].dffe|q                                          ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[1].dffe|q                                          ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_dflipflop:shiftreg_1|q                                                           ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[31].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[30].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[29].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[28].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[27].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[26].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[25].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[24].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[23].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[22].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[21].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[20].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[19].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[18].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[17].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[16].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[15].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[14].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[13].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[12].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[11].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[10].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[9].dffe|q                                     ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[8].dffe|q                                     ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[7].dffe|q                                     ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[6].dffe|q                                     ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[5].dffe|q                                     ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[4].dffe|q                                     ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[3].dffe|q                                     ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[2].dffe|q                                     ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[1].dffe|q                                     ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[0].dffe|q                                     ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[31].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[30].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[29].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[28].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[27].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[26].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[25].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[24].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[23].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[22].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[21].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[20].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[19].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[18].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[17].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[16].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[15].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[14].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[13].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[12].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[11].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[10].dffe|q                                    ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[9].dffe|q                                     ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[8].dffe|q                                     ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[7].dffe|q                                     ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[6].dffe|q                                     ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[5].dffe|q                                     ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[4].dffe|q                                     ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[3].dffe|q                                     ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[2].dffe|q                                     ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[1].dffe|q                                     ; Lost fanout                                 ;
; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[0].dffe|q                                     ; Lost fanout                                 ;
; processor_processor:my_processor|x_mult_shiftreg:mdelay|z_dflipflop:dffe2|q                                                      ; Lost fanout                                 ;
; processor_processor:my_processor|x_mult_shiftreg:mdelay|z_dflipflop:dffe|q                                                       ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_B_hold|z_dflipflop:loop1[31].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_B_hold|z_dflipflop:loop1[30].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_B_hold|z_dflipflop:loop1[29].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_B_hold|z_dflipflop:loop1[28].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_B_hold|z_dflipflop:loop1[27].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_B_hold|z_dflipflop:loop1[26].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_B_hold|z_dflipflop:loop1[25].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_B_hold|z_dflipflop:loop1[24].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_B_hold|z_dflipflop:loop1[23].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_B_hold|z_dflipflop:loop1[22].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_B_hold|z_dflipflop:loop1[21].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_B_hold|z_dflipflop:loop1[20].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_B_hold|z_dflipflop:loop1[19].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_B_hold|z_dflipflop:loop1[18].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_B_hold|z_dflipflop:loop1[17].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_B_hold|z_dflipflop:loop1[16].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_B_hold|z_dflipflop:loop1[15].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_B_hold|z_dflipflop:loop1[14].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_B_hold|z_dflipflop:loop1[13].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_B_hold|z_dflipflop:loop1[12].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_B_hold|z_dflipflop:loop1[11].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_B_hold|z_dflipflop:loop1[10].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_B_hold|z_dflipflop:loop1[9].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_B_hold|z_dflipflop:loop1[8].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_B_hold|z_dflipflop:loop1[7].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_B_hold|z_dflipflop:loop1[6].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_B_hold|z_dflipflop:loop1[5].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_B_hold|z_dflipflop:loop1[4].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_B_hold|z_dflipflop:loop1[3].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_B_hold|z_dflipflop:loop1[2].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_B_hold|z_dflipflop:loop1[1].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_B_hold|z_dflipflop:loop1[0].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[31].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[30].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[29].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[28].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[27].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[26].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[25].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[24].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[23].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[22].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[21].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[20].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[19].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[18].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[17].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[16].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[15].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[14].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[13].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[12].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[11].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[10].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[9].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[8].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[7].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[6].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[5].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[4].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[3].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[2].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[1].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[0].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[31].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[30].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[29].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[28].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[27].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[26].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[25].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[24].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[23].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[22].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[21].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[20].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[19].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[18].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[17].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[16].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[15].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[14].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[13].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[12].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[11].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[10].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[9].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[8].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[7].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[6].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[5].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[4].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[3].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[2].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[1].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[0].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[31].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[30].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[29].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[28].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[27].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[26].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[25].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[24].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[23].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[22].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[21].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[20].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[19].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[18].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[17].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[16].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[15].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[14].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[13].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[12].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[11].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[10].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[9].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[8].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[7].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[6].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[5].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[4].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[3].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[2].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[1].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[0].dffe|q                                                   ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[26].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[25].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[24].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[23].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[22].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[21].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[20].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[19].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[18].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[17].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[16].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[15].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[14].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[13].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[12].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[11].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[10].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[9].dffe|q                                                ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[8].dffe|q                                                ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[7].dffe|q                                                ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[6].dffe|q                                                ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[5].dffe|q                                                ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[4].dffe|q                                                ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[3].dffe|q                                                ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[2].dffe|q                                                ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[1].dffe|q                                                ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[0].dffe|q                                                ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[22].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[21].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[8].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[7].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[6].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[5].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[3].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[2].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[0].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:dx_pc_hold|z_dflipflop:loop1[11].dffe|q                                                ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:dx_pc_hold|z_dflipflop:loop1[10].dffe|q                                                ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:dx_pc_hold|z_dflipflop:loop1[9].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:dx_pc_hold|z_dflipflop:loop1[8].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:dx_pc_hold|z_dflipflop:loop1[7].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:dx_pc_hold|z_dflipflop:loop1[6].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:dx_pc_hold|z_dflipflop:loop1[5].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:dx_pc_hold|z_dflipflop:loop1[4].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:dx_pc_hold|z_dflipflop:loop1[3].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:dx_pc_hold|z_dflipflop:loop1[2].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:dx_pc_hold|z_dflipflop:loop1[1].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:dx_pc_hold|z_dflipflop:loop1[0].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[11].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[10].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[9].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[8].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[7].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[6].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[5].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[4].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[3].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[2].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[1].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[0].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[31].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[30].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[29].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[28].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[27].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[26].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[25].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[24].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[23].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[22].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[21].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[20].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[19].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[18].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[17].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[16].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[15].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[14].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[13].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[12].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[11].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[10].dffe|q                                               ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[9].dffe|q                                                ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[8].dffe|q                                                ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[7].dffe|q                                                ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[6].dffe|q                                                ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[5].dffe|q                                                ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[4].dffe|q                                                ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[3].dffe|q                                                ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[2].dffe|q                                                ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[1].dffe|q                                                ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[0].dffe|q                                                ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[11].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[10].dffe|q                                                 ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[9].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[8].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[7].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[6].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[5].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[4].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[3].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[2].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[1].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[0].dffe|q                                                  ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q                                                    ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[10].dffe|q                                                    ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[9].dffe|q                                                     ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[8].dffe|q                                                     ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[7].dffe|q                                                     ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[6].dffe|q                                                     ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[5].dffe|q                                                     ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[4].dffe|q                                                     ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[3].dffe|q                                                     ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[2].dffe|q                                                     ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[1].dffe|q                                                     ; Lost fanout                                 ;
; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[0].dffe|q                                                     ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[31].myReg|d_dffe_ref:loop1[31].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[31].myReg|d_dffe_ref:loop1[30].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[31].myReg|d_dffe_ref:loop1[29].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[31].myReg|d_dffe_ref:loop1[28].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[31].myReg|d_dffe_ref:loop1[27].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[31].myReg|d_dffe_ref:loop1[26].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[31].myReg|d_dffe_ref:loop1[25].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[31].myReg|d_dffe_ref:loop1[24].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[31].myReg|d_dffe_ref:loop1[23].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[31].myReg|d_dffe_ref:loop1[22].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[31].myReg|d_dffe_ref:loop1[21].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[31].myReg|d_dffe_ref:loop1[20].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[31].myReg|d_dffe_ref:loop1[19].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[31].myReg|d_dffe_ref:loop1[18].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[31].myReg|d_dffe_ref:loop1[17].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[31].myReg|d_dffe_ref:loop1[16].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[31].myReg|d_dffe_ref:loop1[15].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[31].myReg|d_dffe_ref:loop1[14].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[31].myReg|d_dffe_ref:loop1[13].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[31].myReg|d_dffe_ref:loop1[12].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[31].myReg|d_dffe_ref:loop1[11].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[31].myReg|d_dffe_ref:loop1[10].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[31].myReg|d_dffe_ref:loop1[9].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[31].myReg|d_dffe_ref:loop1[8].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[31].myReg|d_dffe_ref:loop1[7].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[31].myReg|d_dffe_ref:loop1[6].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[31].myReg|d_dffe_ref:loop1[5].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[31].myReg|d_dffe_ref:loop1[4].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[31].myReg|d_dffe_ref:loop1[3].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[31].myReg|d_dffe_ref:loop1[2].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[31].myReg|d_dffe_ref:loop1[1].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[31].myReg|d_dffe_ref:loop1[0].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[30].myReg|d_dffe_ref:loop1[31].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[30].myReg|d_dffe_ref:loop1[30].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[30].myReg|d_dffe_ref:loop1[29].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[30].myReg|d_dffe_ref:loop1[28].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[30].myReg|d_dffe_ref:loop1[27].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[30].myReg|d_dffe_ref:loop1[26].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[30].myReg|d_dffe_ref:loop1[25].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[30].myReg|d_dffe_ref:loop1[24].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[30].myReg|d_dffe_ref:loop1[23].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[30].myReg|d_dffe_ref:loop1[22].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[30].myReg|d_dffe_ref:loop1[21].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[30].myReg|d_dffe_ref:loop1[20].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[30].myReg|d_dffe_ref:loop1[19].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[30].myReg|d_dffe_ref:loop1[18].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[30].myReg|d_dffe_ref:loop1[17].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[30].myReg|d_dffe_ref:loop1[16].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[30].myReg|d_dffe_ref:loop1[15].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[30].myReg|d_dffe_ref:loop1[14].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[30].myReg|d_dffe_ref:loop1[13].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[30].myReg|d_dffe_ref:loop1[12].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[30].myReg|d_dffe_ref:loop1[11].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[30].myReg|d_dffe_ref:loop1[10].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[30].myReg|d_dffe_ref:loop1[9].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[30].myReg|d_dffe_ref:loop1[8].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[30].myReg|d_dffe_ref:loop1[7].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[30].myReg|d_dffe_ref:loop1[6].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[30].myReg|d_dffe_ref:loop1[5].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[30].myReg|d_dffe_ref:loop1[4].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[30].myReg|d_dffe_ref:loop1[3].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[30].myReg|d_dffe_ref:loop1[2].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[30].myReg|d_dffe_ref:loop1[1].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[30].myReg|d_dffe_ref:loop1[0].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[29].myReg|d_dffe_ref:loop1[31].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[29].myReg|d_dffe_ref:loop1[30].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[29].myReg|d_dffe_ref:loop1[29].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[29].myReg|d_dffe_ref:loop1[28].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[29].myReg|d_dffe_ref:loop1[27].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[29].myReg|d_dffe_ref:loop1[26].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[29].myReg|d_dffe_ref:loop1[25].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[29].myReg|d_dffe_ref:loop1[24].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[29].myReg|d_dffe_ref:loop1[23].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[29].myReg|d_dffe_ref:loop1[22].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[29].myReg|d_dffe_ref:loop1[21].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[29].myReg|d_dffe_ref:loop1[20].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[29].myReg|d_dffe_ref:loop1[19].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[29].myReg|d_dffe_ref:loop1[18].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[29].myReg|d_dffe_ref:loop1[17].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[29].myReg|d_dffe_ref:loop1[16].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[29].myReg|d_dffe_ref:loop1[15].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[29].myReg|d_dffe_ref:loop1[14].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[29].myReg|d_dffe_ref:loop1[13].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[29].myReg|d_dffe_ref:loop1[12].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[29].myReg|d_dffe_ref:loop1[11].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[29].myReg|d_dffe_ref:loop1[10].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[29].myReg|d_dffe_ref:loop1[9].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[29].myReg|d_dffe_ref:loop1[8].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[29].myReg|d_dffe_ref:loop1[7].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[29].myReg|d_dffe_ref:loop1[6].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[29].myReg|d_dffe_ref:loop1[5].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[29].myReg|d_dffe_ref:loop1[4].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[29].myReg|d_dffe_ref:loop1[3].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[29].myReg|d_dffe_ref:loop1[2].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[29].myReg|d_dffe_ref:loop1[1].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[29].myReg|d_dffe_ref:loop1[0].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[28].myReg|d_dffe_ref:loop1[31].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[28].myReg|d_dffe_ref:loop1[30].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[28].myReg|d_dffe_ref:loop1[29].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[28].myReg|d_dffe_ref:loop1[28].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[28].myReg|d_dffe_ref:loop1[27].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[28].myReg|d_dffe_ref:loop1[26].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[28].myReg|d_dffe_ref:loop1[25].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[28].myReg|d_dffe_ref:loop1[24].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[28].myReg|d_dffe_ref:loop1[23].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[28].myReg|d_dffe_ref:loop1[22].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[28].myReg|d_dffe_ref:loop1[21].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[28].myReg|d_dffe_ref:loop1[20].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[28].myReg|d_dffe_ref:loop1[19].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[28].myReg|d_dffe_ref:loop1[18].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[28].myReg|d_dffe_ref:loop1[17].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[28].myReg|d_dffe_ref:loop1[16].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[28].myReg|d_dffe_ref:loop1[15].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[28].myReg|d_dffe_ref:loop1[14].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[28].myReg|d_dffe_ref:loop1[13].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[28].myReg|d_dffe_ref:loop1[12].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[28].myReg|d_dffe_ref:loop1[11].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[28].myReg|d_dffe_ref:loop1[10].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[28].myReg|d_dffe_ref:loop1[9].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[28].myReg|d_dffe_ref:loop1[8].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[28].myReg|d_dffe_ref:loop1[7].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[28].myReg|d_dffe_ref:loop1[6].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[28].myReg|d_dffe_ref:loop1[5].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[28].myReg|d_dffe_ref:loop1[4].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[28].myReg|d_dffe_ref:loop1[3].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[28].myReg|d_dffe_ref:loop1[2].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[28].myReg|d_dffe_ref:loop1[1].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[28].myReg|d_dffe_ref:loop1[0].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[27].myReg|d_dffe_ref:loop1[31].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[27].myReg|d_dffe_ref:loop1[30].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[27].myReg|d_dffe_ref:loop1[29].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[27].myReg|d_dffe_ref:loop1[28].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[27].myReg|d_dffe_ref:loop1[27].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[27].myReg|d_dffe_ref:loop1[26].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[27].myReg|d_dffe_ref:loop1[25].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[27].myReg|d_dffe_ref:loop1[24].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[27].myReg|d_dffe_ref:loop1[23].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[27].myReg|d_dffe_ref:loop1[22].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[27].myReg|d_dffe_ref:loop1[21].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[27].myReg|d_dffe_ref:loop1[20].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[27].myReg|d_dffe_ref:loop1[19].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[27].myReg|d_dffe_ref:loop1[18].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[27].myReg|d_dffe_ref:loop1[17].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[27].myReg|d_dffe_ref:loop1[16].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[27].myReg|d_dffe_ref:loop1[15].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[27].myReg|d_dffe_ref:loop1[14].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[27].myReg|d_dffe_ref:loop1[13].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[27].myReg|d_dffe_ref:loop1[12].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[27].myReg|d_dffe_ref:loop1[11].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[27].myReg|d_dffe_ref:loop1[10].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[27].myReg|d_dffe_ref:loop1[9].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[27].myReg|d_dffe_ref:loop1[8].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[27].myReg|d_dffe_ref:loop1[7].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[27].myReg|d_dffe_ref:loop1[6].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[27].myReg|d_dffe_ref:loop1[5].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[27].myReg|d_dffe_ref:loop1[4].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[27].myReg|d_dffe_ref:loop1[3].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[27].myReg|d_dffe_ref:loop1[2].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[27].myReg|d_dffe_ref:loop1[1].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[27].myReg|d_dffe_ref:loop1[0].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[26].myReg|d_dffe_ref:loop1[31].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[26].myReg|d_dffe_ref:loop1[30].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[26].myReg|d_dffe_ref:loop1[29].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[26].myReg|d_dffe_ref:loop1[28].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[26].myReg|d_dffe_ref:loop1[27].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[26].myReg|d_dffe_ref:loop1[26].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[26].myReg|d_dffe_ref:loop1[25].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[26].myReg|d_dffe_ref:loop1[24].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[26].myReg|d_dffe_ref:loop1[23].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[26].myReg|d_dffe_ref:loop1[22].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[26].myReg|d_dffe_ref:loop1[21].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[26].myReg|d_dffe_ref:loop1[20].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[26].myReg|d_dffe_ref:loop1[19].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[26].myReg|d_dffe_ref:loop1[18].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[26].myReg|d_dffe_ref:loop1[17].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[26].myReg|d_dffe_ref:loop1[16].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[26].myReg|d_dffe_ref:loop1[15].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[26].myReg|d_dffe_ref:loop1[14].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[26].myReg|d_dffe_ref:loop1[13].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[26].myReg|d_dffe_ref:loop1[12].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[26].myReg|d_dffe_ref:loop1[11].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[26].myReg|d_dffe_ref:loop1[10].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[26].myReg|d_dffe_ref:loop1[9].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[26].myReg|d_dffe_ref:loop1[8].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[26].myReg|d_dffe_ref:loop1[7].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[26].myReg|d_dffe_ref:loop1[6].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[26].myReg|d_dffe_ref:loop1[5].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[26].myReg|d_dffe_ref:loop1[4].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[26].myReg|d_dffe_ref:loop1[3].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[26].myReg|d_dffe_ref:loop1[2].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[26].myReg|d_dffe_ref:loop1[1].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[26].myReg|d_dffe_ref:loop1[0].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[25].myReg|d_dffe_ref:loop1[31].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[25].myReg|d_dffe_ref:loop1[30].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[25].myReg|d_dffe_ref:loop1[29].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[25].myReg|d_dffe_ref:loop1[28].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[25].myReg|d_dffe_ref:loop1[27].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[25].myReg|d_dffe_ref:loop1[26].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[25].myReg|d_dffe_ref:loop1[25].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[25].myReg|d_dffe_ref:loop1[24].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[25].myReg|d_dffe_ref:loop1[23].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[25].myReg|d_dffe_ref:loop1[22].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[25].myReg|d_dffe_ref:loop1[21].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[25].myReg|d_dffe_ref:loop1[20].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[25].myReg|d_dffe_ref:loop1[19].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[25].myReg|d_dffe_ref:loop1[18].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[25].myReg|d_dffe_ref:loop1[17].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[25].myReg|d_dffe_ref:loop1[16].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[25].myReg|d_dffe_ref:loop1[15].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[25].myReg|d_dffe_ref:loop1[14].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[25].myReg|d_dffe_ref:loop1[13].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[25].myReg|d_dffe_ref:loop1[12].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[25].myReg|d_dffe_ref:loop1[11].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[25].myReg|d_dffe_ref:loop1[10].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[25].myReg|d_dffe_ref:loop1[9].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[25].myReg|d_dffe_ref:loop1[8].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[25].myReg|d_dffe_ref:loop1[7].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[25].myReg|d_dffe_ref:loop1[6].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[25].myReg|d_dffe_ref:loop1[5].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[25].myReg|d_dffe_ref:loop1[4].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[25].myReg|d_dffe_ref:loop1[3].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[25].myReg|d_dffe_ref:loop1[2].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[25].myReg|d_dffe_ref:loop1[1].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[25].myReg|d_dffe_ref:loop1[0].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[24].myReg|d_dffe_ref:loop1[31].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[24].myReg|d_dffe_ref:loop1[30].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[24].myReg|d_dffe_ref:loop1[29].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[24].myReg|d_dffe_ref:loop1[28].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[24].myReg|d_dffe_ref:loop1[27].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[24].myReg|d_dffe_ref:loop1[26].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[24].myReg|d_dffe_ref:loop1[25].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[24].myReg|d_dffe_ref:loop1[24].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[24].myReg|d_dffe_ref:loop1[23].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[24].myReg|d_dffe_ref:loop1[22].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[24].myReg|d_dffe_ref:loop1[21].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[24].myReg|d_dffe_ref:loop1[20].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[24].myReg|d_dffe_ref:loop1[19].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[24].myReg|d_dffe_ref:loop1[18].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[24].myReg|d_dffe_ref:loop1[17].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[24].myReg|d_dffe_ref:loop1[16].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[24].myReg|d_dffe_ref:loop1[15].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[24].myReg|d_dffe_ref:loop1[14].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[24].myReg|d_dffe_ref:loop1[13].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[24].myReg|d_dffe_ref:loop1[12].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[24].myReg|d_dffe_ref:loop1[11].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[24].myReg|d_dffe_ref:loop1[10].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[24].myReg|d_dffe_ref:loop1[9].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[24].myReg|d_dffe_ref:loop1[8].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[24].myReg|d_dffe_ref:loop1[7].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[24].myReg|d_dffe_ref:loop1[6].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[24].myReg|d_dffe_ref:loop1[5].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[24].myReg|d_dffe_ref:loop1[4].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[24].myReg|d_dffe_ref:loop1[3].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[24].myReg|d_dffe_ref:loop1[2].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[24].myReg|d_dffe_ref:loop1[1].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[24].myReg|d_dffe_ref:loop1[0].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[23].myReg|d_dffe_ref:loop1[31].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[23].myReg|d_dffe_ref:loop1[30].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[23].myReg|d_dffe_ref:loop1[29].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[23].myReg|d_dffe_ref:loop1[28].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[23].myReg|d_dffe_ref:loop1[27].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[23].myReg|d_dffe_ref:loop1[26].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[23].myReg|d_dffe_ref:loop1[25].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[23].myReg|d_dffe_ref:loop1[24].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[23].myReg|d_dffe_ref:loop1[23].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[23].myReg|d_dffe_ref:loop1[22].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[23].myReg|d_dffe_ref:loop1[21].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[23].myReg|d_dffe_ref:loop1[20].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[23].myReg|d_dffe_ref:loop1[19].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[23].myReg|d_dffe_ref:loop1[18].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[23].myReg|d_dffe_ref:loop1[17].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[23].myReg|d_dffe_ref:loop1[16].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[23].myReg|d_dffe_ref:loop1[15].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[23].myReg|d_dffe_ref:loop1[14].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[23].myReg|d_dffe_ref:loop1[13].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[23].myReg|d_dffe_ref:loop1[12].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[23].myReg|d_dffe_ref:loop1[11].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[23].myReg|d_dffe_ref:loop1[10].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[23].myReg|d_dffe_ref:loop1[9].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[23].myReg|d_dffe_ref:loop1[8].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[23].myReg|d_dffe_ref:loop1[7].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[23].myReg|d_dffe_ref:loop1[6].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[23].myReg|d_dffe_ref:loop1[5].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[23].myReg|d_dffe_ref:loop1[4].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[23].myReg|d_dffe_ref:loop1[3].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[23].myReg|d_dffe_ref:loop1[2].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[23].myReg|d_dffe_ref:loop1[1].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[23].myReg|d_dffe_ref:loop1[0].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[22].myReg|d_dffe_ref:loop1[31].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[22].myReg|d_dffe_ref:loop1[30].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[22].myReg|d_dffe_ref:loop1[29].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[22].myReg|d_dffe_ref:loop1[28].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[22].myReg|d_dffe_ref:loop1[27].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[22].myReg|d_dffe_ref:loop1[26].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[22].myReg|d_dffe_ref:loop1[25].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[22].myReg|d_dffe_ref:loop1[24].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[22].myReg|d_dffe_ref:loop1[23].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[22].myReg|d_dffe_ref:loop1[22].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[22].myReg|d_dffe_ref:loop1[21].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[22].myReg|d_dffe_ref:loop1[20].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[22].myReg|d_dffe_ref:loop1[19].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[22].myReg|d_dffe_ref:loop1[18].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[22].myReg|d_dffe_ref:loop1[17].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[22].myReg|d_dffe_ref:loop1[16].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[22].myReg|d_dffe_ref:loop1[15].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[22].myReg|d_dffe_ref:loop1[14].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[22].myReg|d_dffe_ref:loop1[13].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[22].myReg|d_dffe_ref:loop1[12].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[22].myReg|d_dffe_ref:loop1[11].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[22].myReg|d_dffe_ref:loop1[10].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[22].myReg|d_dffe_ref:loop1[9].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[22].myReg|d_dffe_ref:loop1[8].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[22].myReg|d_dffe_ref:loop1[7].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[22].myReg|d_dffe_ref:loop1[6].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[22].myReg|d_dffe_ref:loop1[5].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[22].myReg|d_dffe_ref:loop1[4].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[22].myReg|d_dffe_ref:loop1[3].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[22].myReg|d_dffe_ref:loop1[2].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[22].myReg|d_dffe_ref:loop1[1].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[22].myReg|d_dffe_ref:loop1[0].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[21].myReg|d_dffe_ref:loop1[31].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[21].myReg|d_dffe_ref:loop1[30].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[21].myReg|d_dffe_ref:loop1[29].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[21].myReg|d_dffe_ref:loop1[28].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[21].myReg|d_dffe_ref:loop1[27].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[21].myReg|d_dffe_ref:loop1[26].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[21].myReg|d_dffe_ref:loop1[25].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[21].myReg|d_dffe_ref:loop1[24].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[21].myReg|d_dffe_ref:loop1[23].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[21].myReg|d_dffe_ref:loop1[22].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[21].myReg|d_dffe_ref:loop1[21].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[21].myReg|d_dffe_ref:loop1[20].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[21].myReg|d_dffe_ref:loop1[19].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[21].myReg|d_dffe_ref:loop1[18].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[21].myReg|d_dffe_ref:loop1[17].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[21].myReg|d_dffe_ref:loop1[16].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[21].myReg|d_dffe_ref:loop1[15].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[21].myReg|d_dffe_ref:loop1[14].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[21].myReg|d_dffe_ref:loop1[13].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[21].myReg|d_dffe_ref:loop1[12].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[21].myReg|d_dffe_ref:loop1[11].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[21].myReg|d_dffe_ref:loop1[10].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[21].myReg|d_dffe_ref:loop1[9].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[21].myReg|d_dffe_ref:loop1[8].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[21].myReg|d_dffe_ref:loop1[7].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[21].myReg|d_dffe_ref:loop1[6].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[21].myReg|d_dffe_ref:loop1[5].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[21].myReg|d_dffe_ref:loop1[4].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[21].myReg|d_dffe_ref:loop1[3].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[21].myReg|d_dffe_ref:loop1[2].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[21].myReg|d_dffe_ref:loop1[1].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[21].myReg|d_dffe_ref:loop1[0].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[20].myReg|d_dffe_ref:loop1[31].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[20].myReg|d_dffe_ref:loop1[30].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[20].myReg|d_dffe_ref:loop1[29].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[20].myReg|d_dffe_ref:loop1[28].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[20].myReg|d_dffe_ref:loop1[27].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[20].myReg|d_dffe_ref:loop1[26].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[20].myReg|d_dffe_ref:loop1[25].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[20].myReg|d_dffe_ref:loop1[24].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[20].myReg|d_dffe_ref:loop1[23].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[20].myReg|d_dffe_ref:loop1[22].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[20].myReg|d_dffe_ref:loop1[21].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[20].myReg|d_dffe_ref:loop1[20].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[20].myReg|d_dffe_ref:loop1[19].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[20].myReg|d_dffe_ref:loop1[18].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[20].myReg|d_dffe_ref:loop1[17].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[20].myReg|d_dffe_ref:loop1[16].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[20].myReg|d_dffe_ref:loop1[15].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[20].myReg|d_dffe_ref:loop1[14].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[20].myReg|d_dffe_ref:loop1[13].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[20].myReg|d_dffe_ref:loop1[12].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[20].myReg|d_dffe_ref:loop1[11].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[20].myReg|d_dffe_ref:loop1[10].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[20].myReg|d_dffe_ref:loop1[9].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[20].myReg|d_dffe_ref:loop1[8].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[20].myReg|d_dffe_ref:loop1[7].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[20].myReg|d_dffe_ref:loop1[6].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[20].myReg|d_dffe_ref:loop1[5].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[20].myReg|d_dffe_ref:loop1[4].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[20].myReg|d_dffe_ref:loop1[3].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[20].myReg|d_dffe_ref:loop1[2].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[20].myReg|d_dffe_ref:loop1[1].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[20].myReg|d_dffe_ref:loop1[0].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[19].myReg|d_dffe_ref:loop1[31].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[19].myReg|d_dffe_ref:loop1[30].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[19].myReg|d_dffe_ref:loop1[29].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[19].myReg|d_dffe_ref:loop1[28].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[19].myReg|d_dffe_ref:loop1[27].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[19].myReg|d_dffe_ref:loop1[26].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[19].myReg|d_dffe_ref:loop1[25].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[19].myReg|d_dffe_ref:loop1[24].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[19].myReg|d_dffe_ref:loop1[23].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[19].myReg|d_dffe_ref:loop1[22].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[19].myReg|d_dffe_ref:loop1[21].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[19].myReg|d_dffe_ref:loop1[20].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[19].myReg|d_dffe_ref:loop1[19].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[19].myReg|d_dffe_ref:loop1[18].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[19].myReg|d_dffe_ref:loop1[17].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[19].myReg|d_dffe_ref:loop1[16].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[19].myReg|d_dffe_ref:loop1[15].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[19].myReg|d_dffe_ref:loop1[14].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[19].myReg|d_dffe_ref:loop1[13].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[19].myReg|d_dffe_ref:loop1[12].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[19].myReg|d_dffe_ref:loop1[11].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[19].myReg|d_dffe_ref:loop1[10].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[19].myReg|d_dffe_ref:loop1[9].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[19].myReg|d_dffe_ref:loop1[8].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[19].myReg|d_dffe_ref:loop1[7].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[19].myReg|d_dffe_ref:loop1[6].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[19].myReg|d_dffe_ref:loop1[5].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[19].myReg|d_dffe_ref:loop1[4].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[19].myReg|d_dffe_ref:loop1[3].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[19].myReg|d_dffe_ref:loop1[2].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[19].myReg|d_dffe_ref:loop1[1].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[19].myReg|d_dffe_ref:loop1[0].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[18].myReg|d_dffe_ref:loop1[31].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[18].myReg|d_dffe_ref:loop1[30].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[18].myReg|d_dffe_ref:loop1[29].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[18].myReg|d_dffe_ref:loop1[28].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[18].myReg|d_dffe_ref:loop1[27].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[18].myReg|d_dffe_ref:loop1[26].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[18].myReg|d_dffe_ref:loop1[25].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[18].myReg|d_dffe_ref:loop1[24].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[18].myReg|d_dffe_ref:loop1[23].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[18].myReg|d_dffe_ref:loop1[22].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[18].myReg|d_dffe_ref:loop1[21].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[18].myReg|d_dffe_ref:loop1[20].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[18].myReg|d_dffe_ref:loop1[19].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[18].myReg|d_dffe_ref:loop1[18].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[18].myReg|d_dffe_ref:loop1[17].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[18].myReg|d_dffe_ref:loop1[16].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[18].myReg|d_dffe_ref:loop1[15].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[18].myReg|d_dffe_ref:loop1[14].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[18].myReg|d_dffe_ref:loop1[13].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[18].myReg|d_dffe_ref:loop1[12].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[18].myReg|d_dffe_ref:loop1[11].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[18].myReg|d_dffe_ref:loop1[10].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[18].myReg|d_dffe_ref:loop1[9].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[18].myReg|d_dffe_ref:loop1[8].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[18].myReg|d_dffe_ref:loop1[7].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[18].myReg|d_dffe_ref:loop1[6].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[18].myReg|d_dffe_ref:loop1[5].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[18].myReg|d_dffe_ref:loop1[4].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[18].myReg|d_dffe_ref:loop1[3].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[18].myReg|d_dffe_ref:loop1[2].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[18].myReg|d_dffe_ref:loop1[1].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[18].myReg|d_dffe_ref:loop1[0].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[17].myReg|d_dffe_ref:loop1[31].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[17].myReg|d_dffe_ref:loop1[30].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[17].myReg|d_dffe_ref:loop1[29].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[17].myReg|d_dffe_ref:loop1[28].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[17].myReg|d_dffe_ref:loop1[27].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[17].myReg|d_dffe_ref:loop1[26].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[17].myReg|d_dffe_ref:loop1[25].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[17].myReg|d_dffe_ref:loop1[24].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[17].myReg|d_dffe_ref:loop1[23].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[17].myReg|d_dffe_ref:loop1[22].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[17].myReg|d_dffe_ref:loop1[21].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[17].myReg|d_dffe_ref:loop1[20].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[17].myReg|d_dffe_ref:loop1[19].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[17].myReg|d_dffe_ref:loop1[18].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[17].myReg|d_dffe_ref:loop1[17].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[17].myReg|d_dffe_ref:loop1[16].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[17].myReg|d_dffe_ref:loop1[15].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[17].myReg|d_dffe_ref:loop1[14].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[17].myReg|d_dffe_ref:loop1[13].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[17].myReg|d_dffe_ref:loop1[12].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[17].myReg|d_dffe_ref:loop1[11].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[17].myReg|d_dffe_ref:loop1[10].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[17].myReg|d_dffe_ref:loop1[9].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[17].myReg|d_dffe_ref:loop1[8].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[17].myReg|d_dffe_ref:loop1[7].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[17].myReg|d_dffe_ref:loop1[6].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[17].myReg|d_dffe_ref:loop1[5].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[17].myReg|d_dffe_ref:loop1[4].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[17].myReg|d_dffe_ref:loop1[3].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[17].myReg|d_dffe_ref:loop1[2].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[17].myReg|d_dffe_ref:loop1[1].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[17].myReg|d_dffe_ref:loop1[0].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[16].myReg|d_dffe_ref:loop1[31].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[16].myReg|d_dffe_ref:loop1[30].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[16].myReg|d_dffe_ref:loop1[29].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[16].myReg|d_dffe_ref:loop1[28].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[16].myReg|d_dffe_ref:loop1[27].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[16].myReg|d_dffe_ref:loop1[26].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[16].myReg|d_dffe_ref:loop1[25].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[16].myReg|d_dffe_ref:loop1[24].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[16].myReg|d_dffe_ref:loop1[23].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[16].myReg|d_dffe_ref:loop1[22].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[16].myReg|d_dffe_ref:loop1[21].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[16].myReg|d_dffe_ref:loop1[20].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[16].myReg|d_dffe_ref:loop1[19].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[16].myReg|d_dffe_ref:loop1[18].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[16].myReg|d_dffe_ref:loop1[17].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[16].myReg|d_dffe_ref:loop1[16].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[16].myReg|d_dffe_ref:loop1[15].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[16].myReg|d_dffe_ref:loop1[14].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[16].myReg|d_dffe_ref:loop1[13].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[16].myReg|d_dffe_ref:loop1[12].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[16].myReg|d_dffe_ref:loop1[11].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[16].myReg|d_dffe_ref:loop1[10].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[16].myReg|d_dffe_ref:loop1[9].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[16].myReg|d_dffe_ref:loop1[8].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[16].myReg|d_dffe_ref:loop1[7].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[16].myReg|d_dffe_ref:loop1[6].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[16].myReg|d_dffe_ref:loop1[5].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[16].myReg|d_dffe_ref:loop1[4].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[16].myReg|d_dffe_ref:loop1[3].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[16].myReg|d_dffe_ref:loop1[2].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[16].myReg|d_dffe_ref:loop1[1].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[16].myReg|d_dffe_ref:loop1[0].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[15].myReg|d_dffe_ref:loop1[31].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[15].myReg|d_dffe_ref:loop1[30].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[15].myReg|d_dffe_ref:loop1[29].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[15].myReg|d_dffe_ref:loop1[28].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[15].myReg|d_dffe_ref:loop1[27].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[15].myReg|d_dffe_ref:loop1[26].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[15].myReg|d_dffe_ref:loop1[25].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[15].myReg|d_dffe_ref:loop1[24].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[15].myReg|d_dffe_ref:loop1[23].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[15].myReg|d_dffe_ref:loop1[22].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[15].myReg|d_dffe_ref:loop1[21].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[15].myReg|d_dffe_ref:loop1[20].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[15].myReg|d_dffe_ref:loop1[19].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[15].myReg|d_dffe_ref:loop1[18].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[15].myReg|d_dffe_ref:loop1[17].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[15].myReg|d_dffe_ref:loop1[16].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[15].myReg|d_dffe_ref:loop1[15].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[15].myReg|d_dffe_ref:loop1[14].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[15].myReg|d_dffe_ref:loop1[13].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[15].myReg|d_dffe_ref:loop1[12].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[15].myReg|d_dffe_ref:loop1[11].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[15].myReg|d_dffe_ref:loop1[10].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[15].myReg|d_dffe_ref:loop1[9].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[15].myReg|d_dffe_ref:loop1[8].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[15].myReg|d_dffe_ref:loop1[7].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[15].myReg|d_dffe_ref:loop1[6].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[15].myReg|d_dffe_ref:loop1[5].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[15].myReg|d_dffe_ref:loop1[4].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[15].myReg|d_dffe_ref:loop1[3].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[15].myReg|d_dffe_ref:loop1[2].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[15].myReg|d_dffe_ref:loop1[1].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[15].myReg|d_dffe_ref:loop1[0].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[14].myReg|d_dffe_ref:loop1[31].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[14].myReg|d_dffe_ref:loop1[30].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[14].myReg|d_dffe_ref:loop1[29].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[14].myReg|d_dffe_ref:loop1[28].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[14].myReg|d_dffe_ref:loop1[27].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[14].myReg|d_dffe_ref:loop1[26].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[14].myReg|d_dffe_ref:loop1[25].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[14].myReg|d_dffe_ref:loop1[24].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[14].myReg|d_dffe_ref:loop1[23].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[14].myReg|d_dffe_ref:loop1[22].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[14].myReg|d_dffe_ref:loop1[21].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[14].myReg|d_dffe_ref:loop1[20].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[14].myReg|d_dffe_ref:loop1[19].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[14].myReg|d_dffe_ref:loop1[18].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[14].myReg|d_dffe_ref:loop1[17].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[14].myReg|d_dffe_ref:loop1[16].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[14].myReg|d_dffe_ref:loop1[15].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[14].myReg|d_dffe_ref:loop1[14].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[14].myReg|d_dffe_ref:loop1[13].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[14].myReg|d_dffe_ref:loop1[12].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[14].myReg|d_dffe_ref:loop1[11].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[14].myReg|d_dffe_ref:loop1[10].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[14].myReg|d_dffe_ref:loop1[9].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[14].myReg|d_dffe_ref:loop1[8].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[14].myReg|d_dffe_ref:loop1[7].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[14].myReg|d_dffe_ref:loop1[6].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[14].myReg|d_dffe_ref:loop1[5].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[14].myReg|d_dffe_ref:loop1[4].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[14].myReg|d_dffe_ref:loop1[3].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[14].myReg|d_dffe_ref:loop1[2].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[14].myReg|d_dffe_ref:loop1[1].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[14].myReg|d_dffe_ref:loop1[0].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[13].myReg|d_dffe_ref:loop1[31].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[13].myReg|d_dffe_ref:loop1[30].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[13].myReg|d_dffe_ref:loop1[29].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[13].myReg|d_dffe_ref:loop1[28].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[13].myReg|d_dffe_ref:loop1[27].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[13].myReg|d_dffe_ref:loop1[26].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[13].myReg|d_dffe_ref:loop1[25].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[13].myReg|d_dffe_ref:loop1[24].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[13].myReg|d_dffe_ref:loop1[23].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[13].myReg|d_dffe_ref:loop1[22].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[13].myReg|d_dffe_ref:loop1[21].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[13].myReg|d_dffe_ref:loop1[20].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[13].myReg|d_dffe_ref:loop1[19].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[13].myReg|d_dffe_ref:loop1[18].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[13].myReg|d_dffe_ref:loop1[17].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[13].myReg|d_dffe_ref:loop1[16].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[13].myReg|d_dffe_ref:loop1[15].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[13].myReg|d_dffe_ref:loop1[14].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[13].myReg|d_dffe_ref:loop1[13].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[13].myReg|d_dffe_ref:loop1[12].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[13].myReg|d_dffe_ref:loop1[11].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[13].myReg|d_dffe_ref:loop1[10].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[13].myReg|d_dffe_ref:loop1[9].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[13].myReg|d_dffe_ref:loop1[8].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[13].myReg|d_dffe_ref:loop1[7].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[13].myReg|d_dffe_ref:loop1[6].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[13].myReg|d_dffe_ref:loop1[5].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[13].myReg|d_dffe_ref:loop1[4].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[13].myReg|d_dffe_ref:loop1[3].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[13].myReg|d_dffe_ref:loop1[2].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[13].myReg|d_dffe_ref:loop1[1].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[13].myReg|d_dffe_ref:loop1[0].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[12].myReg|d_dffe_ref:loop1[31].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[12].myReg|d_dffe_ref:loop1[30].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[12].myReg|d_dffe_ref:loop1[29].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[12].myReg|d_dffe_ref:loop1[28].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[12].myReg|d_dffe_ref:loop1[27].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[12].myReg|d_dffe_ref:loop1[26].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[12].myReg|d_dffe_ref:loop1[25].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[12].myReg|d_dffe_ref:loop1[24].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[12].myReg|d_dffe_ref:loop1[23].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[12].myReg|d_dffe_ref:loop1[22].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[12].myReg|d_dffe_ref:loop1[21].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[12].myReg|d_dffe_ref:loop1[20].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[12].myReg|d_dffe_ref:loop1[19].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[12].myReg|d_dffe_ref:loop1[18].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[12].myReg|d_dffe_ref:loop1[17].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[12].myReg|d_dffe_ref:loop1[16].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[12].myReg|d_dffe_ref:loop1[15].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[12].myReg|d_dffe_ref:loop1[14].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[12].myReg|d_dffe_ref:loop1[13].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[12].myReg|d_dffe_ref:loop1[12].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[12].myReg|d_dffe_ref:loop1[11].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[12].myReg|d_dffe_ref:loop1[10].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[12].myReg|d_dffe_ref:loop1[9].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[12].myReg|d_dffe_ref:loop1[8].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[12].myReg|d_dffe_ref:loop1[7].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[12].myReg|d_dffe_ref:loop1[6].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[12].myReg|d_dffe_ref:loop1[5].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[12].myReg|d_dffe_ref:loop1[4].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[12].myReg|d_dffe_ref:loop1[3].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[12].myReg|d_dffe_ref:loop1[2].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[12].myReg|d_dffe_ref:loop1[1].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[12].myReg|d_dffe_ref:loop1[0].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[11].myReg|d_dffe_ref:loop1[31].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[11].myReg|d_dffe_ref:loop1[30].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[11].myReg|d_dffe_ref:loop1[29].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[11].myReg|d_dffe_ref:loop1[28].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[11].myReg|d_dffe_ref:loop1[27].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[11].myReg|d_dffe_ref:loop1[26].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[11].myReg|d_dffe_ref:loop1[25].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[11].myReg|d_dffe_ref:loop1[24].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[11].myReg|d_dffe_ref:loop1[23].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[11].myReg|d_dffe_ref:loop1[22].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[11].myReg|d_dffe_ref:loop1[21].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[11].myReg|d_dffe_ref:loop1[20].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[11].myReg|d_dffe_ref:loop1[19].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[11].myReg|d_dffe_ref:loop1[18].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[11].myReg|d_dffe_ref:loop1[17].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[11].myReg|d_dffe_ref:loop1[16].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[11].myReg|d_dffe_ref:loop1[15].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[11].myReg|d_dffe_ref:loop1[14].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[11].myReg|d_dffe_ref:loop1[13].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[11].myReg|d_dffe_ref:loop1[12].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[11].myReg|d_dffe_ref:loop1[11].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[11].myReg|d_dffe_ref:loop1[10].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[11].myReg|d_dffe_ref:loop1[9].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[11].myReg|d_dffe_ref:loop1[8].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[11].myReg|d_dffe_ref:loop1[7].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[11].myReg|d_dffe_ref:loop1[6].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[11].myReg|d_dffe_ref:loop1[5].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[11].myReg|d_dffe_ref:loop1[4].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[11].myReg|d_dffe_ref:loop1[3].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[11].myReg|d_dffe_ref:loop1[2].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[11].myReg|d_dffe_ref:loop1[1].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[11].myReg|d_dffe_ref:loop1[0].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[10].myReg|d_dffe_ref:loop1[31].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[10].myReg|d_dffe_ref:loop1[30].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[10].myReg|d_dffe_ref:loop1[29].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[10].myReg|d_dffe_ref:loop1[28].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[10].myReg|d_dffe_ref:loop1[27].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[10].myReg|d_dffe_ref:loop1[26].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[10].myReg|d_dffe_ref:loop1[25].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[10].myReg|d_dffe_ref:loop1[24].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[10].myReg|d_dffe_ref:loop1[23].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[10].myReg|d_dffe_ref:loop1[22].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[10].myReg|d_dffe_ref:loop1[21].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[10].myReg|d_dffe_ref:loop1[20].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[10].myReg|d_dffe_ref:loop1[19].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[10].myReg|d_dffe_ref:loop1[18].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[10].myReg|d_dffe_ref:loop1[17].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[10].myReg|d_dffe_ref:loop1[16].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[10].myReg|d_dffe_ref:loop1[15].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[10].myReg|d_dffe_ref:loop1[14].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[10].myReg|d_dffe_ref:loop1[13].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[10].myReg|d_dffe_ref:loop1[12].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[10].myReg|d_dffe_ref:loop1[11].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[10].myReg|d_dffe_ref:loop1[10].dffe|q                                                          ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[10].myReg|d_dffe_ref:loop1[9].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[10].myReg|d_dffe_ref:loop1[8].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[10].myReg|d_dffe_ref:loop1[7].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[10].myReg|d_dffe_ref:loop1[6].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[10].myReg|d_dffe_ref:loop1[5].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[10].myReg|d_dffe_ref:loop1[4].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[10].myReg|d_dffe_ref:loop1[3].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[10].myReg|d_dffe_ref:loop1[2].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[10].myReg|d_dffe_ref:loop1[1].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[10].myReg|d_dffe_ref:loop1[0].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[9].myReg|d_dffe_ref:loop1[31].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[9].myReg|d_dffe_ref:loop1[30].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[9].myReg|d_dffe_ref:loop1[29].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[9].myReg|d_dffe_ref:loop1[28].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[9].myReg|d_dffe_ref:loop1[27].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[9].myReg|d_dffe_ref:loop1[26].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[9].myReg|d_dffe_ref:loop1[25].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[9].myReg|d_dffe_ref:loop1[24].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[9].myReg|d_dffe_ref:loop1[23].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[9].myReg|d_dffe_ref:loop1[22].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[9].myReg|d_dffe_ref:loop1[21].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[9].myReg|d_dffe_ref:loop1[20].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[9].myReg|d_dffe_ref:loop1[19].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[9].myReg|d_dffe_ref:loop1[18].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[9].myReg|d_dffe_ref:loop1[17].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[9].myReg|d_dffe_ref:loop1[16].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[9].myReg|d_dffe_ref:loop1[15].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[9].myReg|d_dffe_ref:loop1[14].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[9].myReg|d_dffe_ref:loop1[13].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[9].myReg|d_dffe_ref:loop1[12].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[9].myReg|d_dffe_ref:loop1[11].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[9].myReg|d_dffe_ref:loop1[10].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[9].myReg|d_dffe_ref:loop1[9].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[9].myReg|d_dffe_ref:loop1[8].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[9].myReg|d_dffe_ref:loop1[7].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[9].myReg|d_dffe_ref:loop1[6].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[9].myReg|d_dffe_ref:loop1[5].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[9].myReg|d_dffe_ref:loop1[4].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[9].myReg|d_dffe_ref:loop1[3].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[9].myReg|d_dffe_ref:loop1[2].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[9].myReg|d_dffe_ref:loop1[1].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[9].myReg|d_dffe_ref:loop1[0].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[8].myReg|d_dffe_ref:loop1[31].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[8].myReg|d_dffe_ref:loop1[30].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[8].myReg|d_dffe_ref:loop1[29].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[8].myReg|d_dffe_ref:loop1[28].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[8].myReg|d_dffe_ref:loop1[27].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[8].myReg|d_dffe_ref:loop1[26].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[8].myReg|d_dffe_ref:loop1[25].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[8].myReg|d_dffe_ref:loop1[24].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[8].myReg|d_dffe_ref:loop1[23].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[8].myReg|d_dffe_ref:loop1[22].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[8].myReg|d_dffe_ref:loop1[21].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[8].myReg|d_dffe_ref:loop1[20].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[8].myReg|d_dffe_ref:loop1[19].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[8].myReg|d_dffe_ref:loop1[18].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[8].myReg|d_dffe_ref:loop1[17].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[8].myReg|d_dffe_ref:loop1[16].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[8].myReg|d_dffe_ref:loop1[15].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[8].myReg|d_dffe_ref:loop1[14].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[8].myReg|d_dffe_ref:loop1[13].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[8].myReg|d_dffe_ref:loop1[12].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[8].myReg|d_dffe_ref:loop1[11].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[8].myReg|d_dffe_ref:loop1[10].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[8].myReg|d_dffe_ref:loop1[9].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[8].myReg|d_dffe_ref:loop1[8].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[8].myReg|d_dffe_ref:loop1[7].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[8].myReg|d_dffe_ref:loop1[6].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[8].myReg|d_dffe_ref:loop1[5].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[8].myReg|d_dffe_ref:loop1[4].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[8].myReg|d_dffe_ref:loop1[3].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[8].myReg|d_dffe_ref:loop1[2].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[8].myReg|d_dffe_ref:loop1[1].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[8].myReg|d_dffe_ref:loop1[0].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[31].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[30].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[29].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[28].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[27].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[26].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[25].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[24].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[23].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[22].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[21].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[20].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[19].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[18].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[17].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[16].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[15].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[14].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[13].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[12].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[11].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[10].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[9].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[8].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[7].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[6].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[5].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[4].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[3].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[2].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[1].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[0].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[31].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[30].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[29].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[28].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[27].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[26].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[25].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[24].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[23].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[22].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[21].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[20].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[19].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[18].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[17].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[16].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[15].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[14].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[13].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[12].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[11].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[10].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[9].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[8].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[7].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[6].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[5].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[4].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[3].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[2].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[1].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[0].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[31].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[30].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[29].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[28].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[27].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[26].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[25].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[24].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[23].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[22].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[21].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[20].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[19].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[18].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[17].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[16].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[15].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[14].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[13].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[12].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[11].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[10].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[9].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[8].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[7].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[6].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[5].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[4].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[3].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[2].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[1].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[0].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[31].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[30].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[29].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[28].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[27].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[26].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[25].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[24].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[23].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[22].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[21].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[20].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[19].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[18].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[17].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[16].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[15].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[14].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[13].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[12].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[11].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[10].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[9].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[8].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[7].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[6].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[5].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[4].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[3].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[2].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[1].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[0].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[31].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[30].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[29].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[28].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[27].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[26].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[25].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[24].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[23].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[22].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[21].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[20].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[19].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[18].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[17].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[16].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[15].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[14].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[13].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[12].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[11].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[10].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[9].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[8].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[7].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[6].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[5].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[4].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[3].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[2].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[1].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[0].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[31].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[30].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[29].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[28].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[27].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[26].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[25].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[24].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[23].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[22].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[21].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[20].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[19].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[18].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[17].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[16].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[15].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[14].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[13].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[12].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[11].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[10].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[9].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[8].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[7].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[6].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[5].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[4].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[3].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[2].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[1].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[0].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[31].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[30].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[29].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[28].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[27].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[26].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[25].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[24].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[23].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[22].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[21].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[20].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[19].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[18].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[17].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[16].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[15].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[14].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[13].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[12].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[11].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[10].dffe|q                                                           ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[9].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[8].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[7].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[6].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[5].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[4].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[3].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[2].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[1].dffe|q                                                            ; Lost fanout                                 ;
; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[0].dffe|q                                                            ; Lost fanout                                 ;
; vga_controller:vga_ins|pL_ypos[0]                                                                                                ; Stuck at GND due to stuck port data_in      ;
; vga_controller:vga_ins|pR_ypos[0]                                                                                                ; Stuck at GND due to stuck port data_in      ;
; Total Number of Removed Registers = 1648                                                                                         ;                                             ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------+
; Register name                                                                           ; Reason for Removal             ; Registers Removed due to This Register                                                         ;
+-----------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------+
; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[0].dffe|q ; Stuck at GND                   ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[32].dffe|q,            ;
;                                                                                         ; due to stuck port data_in      ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[31].dffe|q,            ;
;                                                                                         ;                                ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[30].dffe|q,            ;
;                                                                                         ;                                ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[29].dffe|q,            ;
;                                                                                         ;                                ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[28].dffe|q,            ;
;                                                                                         ;                                ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[27].dffe|q,            ;
;                                                                                         ;                                ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[26].dffe|q,            ;
;                                                                                         ;                                ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[25].dffe|q,            ;
;                                                                                         ;                                ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[24].dffe|q,            ;
;                                                                                         ;                                ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[23].dffe|q,            ;
;                                                                                         ;                                ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[22].dffe|q,            ;
;                                                                                         ;                                ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[21].dffe|q,            ;
;                                                                                         ;                                ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[20].dffe|q,            ;
;                                                                                         ;                                ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[19].dffe|q,            ;
;                                                                                         ;                                ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[18].dffe|q,            ;
;                                                                                         ;                                ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[17].dffe|q,            ;
;                                                                                         ;                                ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[16].dffe|q,            ;
;                                                                                         ;                                ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[15].dffe|q,            ;
;                                                                                         ;                                ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[14].dffe|q,            ;
;                                                                                         ;                                ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[13].dffe|q,            ;
;                                                                                         ;                                ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[12].dffe|q,            ;
;                                                                                         ;                                ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[11].dffe|q,            ;
;                                                                                         ;                                ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[10].dffe|q,            ;
;                                                                                         ;                                ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[9].dffe|q,             ;
;                                                                                         ;                                ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[8].dffe|q,             ;
;                                                                                         ;                                ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[7].dffe|q,             ;
;                                                                                         ;                                ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[6].dffe|q,             ;
;                                                                                         ;                                ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[5].dffe|q,             ;
;                                                                                         ;                                ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[4].dffe|q,             ;
;                                                                                         ;                                ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[3].dffe|q,             ;
;                                                                                         ;                                ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[2].dffe|q,             ;
;                                                                                         ;                                ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[1].dffe|q,             ;
;                                                                                         ;                                ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:dffe|q,                      ;
;                                                                                         ;                                ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[63].dffe|q,      ;
;                                                                                         ;                                ; processor_processor:my_processor|x_div:my_div|z_dflipflop:shiftreg_1|q,                        ;
;                                                                                         ;                                ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[31].dffe|q, ;
;                                                                                         ;                                ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[0].dffe|q,  ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[0].dffe|q                 ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[31].dffe|q                       ; Stuck at GND                   ; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[31].dffe|q,              ;
;                                                                                         ; due to stuck port clock_enable ; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[31].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[8].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[31].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[30].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[8].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[7].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[3].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[27].dffe|q,            ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[23].dffe|q,            ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[22].dffe|q,            ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[19].dffe|q,            ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[18].dffe|q,            ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[17].dffe|q,            ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[13].dffe|q,            ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[12].dffe|q,            ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[31].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[31].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[31].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[31].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[31].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[31].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[31].dffe|q                         ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[11].dffe|q                       ; Stuck at GND                   ; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[11].dffe|q,              ;
;                                                                                         ; due to stuck port clock_enable ; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[11].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:mw_pc_reg|z_dflipflop:loop1[11].dffe|q,              ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[10].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[11].dffe|q,              ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[11].dffe|q,              ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[11].dffe|q,            ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[11].dffe|q,              ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q,                 ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[10].dffe|q,                 ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[9].dffe|q,                  ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[8].dffe|q,                  ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[3].dffe|q,                  ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[2].dffe|q,                  ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[1].dffe|q,                  ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[0].dffe|q,                  ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[11].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[11].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[11].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[11].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[11].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[11].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[11].dffe|q                         ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[7].dffe|q                        ; Stuck at GND                   ; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[7].dffe|q,               ;
;                                                                                         ; due to stuck port clock_enable ; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[7].dffe|q,                ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:mw_pc_reg|z_dflipflop:loop1[7].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[6].dffe|q,                ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[7].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[7].dffe|q,             ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[7].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[7].dffe|q,             ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[7].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[7].dffe|q,                  ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[4].dffe|q,                  ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[7].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[7].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[7].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[7].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[7].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[7].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[7].dffe|q                          ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[5].dffe|q                        ; Stuck at GND                   ; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[5].dffe|q,               ;
;                                                                                         ; due to stuck port clock_enable ; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[5].dffe|q,                ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:mw_pc_reg|z_dflipflop:loop1[5].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[4].dffe|q,                ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[5].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[5].dffe|q,             ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[5].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[5].dffe|q,             ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[5].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[5].dffe|q,                  ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[5].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[5].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[5].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[5].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[5].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[5].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[5].dffe|q                          ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[6].dffe|q                        ; Stuck at GND                   ; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[6].dffe|q,               ;
;                                                                                         ; due to stuck port clock_enable ; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[6].dffe|q,                ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:mw_pc_reg|z_dflipflop:loop1[6].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[5].dffe|q,                ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[6].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[6].dffe|q,             ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[6].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[6].dffe|q,             ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[6].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[6].dffe|q,                  ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[6].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[6].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[6].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[6].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[6].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[6].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[6].dffe|q                          ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[4].dffe|q                        ; Stuck at GND                   ; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[4].dffe|q,               ;
;                                                                                         ; due to stuck port clock_enable ; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[4].dffe|q,                ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:mw_pc_reg|z_dflipflop:loop1[4].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[3].dffe|q,                ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[4].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[4].dffe|q,             ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[4].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[4].dffe|q,             ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[4].dffe|q,               ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[4].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[4].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[4].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[4].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[4].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[4].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[4].dffe|q                          ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[3].dffe|q                        ; Stuck at GND                   ; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[3].dffe|q,               ;
;                                                                                         ; due to stuck port clock_enable ; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[3].dffe|q,                ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:mw_pc_reg|z_dflipflop:loop1[3].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[2].dffe|q,                ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[3].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[3].dffe|q,             ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[3].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[3].dffe|q,             ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[3].dffe|q,               ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[3].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[3].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[3].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[3].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[3].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[3].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[3].dffe|q                          ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[2].dffe|q                        ; Stuck at GND                   ; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[2].dffe|q,               ;
;                                                                                         ; due to stuck port clock_enable ; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[2].dffe|q,                ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:mw_pc_reg|z_dflipflop:loop1[2].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[1].dffe|q,                ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[2].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[2].dffe|q,             ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[2].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[2].dffe|q,             ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[2].dffe|q,               ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[2].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[2].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[2].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[2].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[2].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[2].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[2].dffe|q                          ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[1].dffe|q                        ; Stuck at GND                   ; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[1].dffe|q,               ;
;                                                                                         ; due to stuck port clock_enable ; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[1].dffe|q,                ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:mw_pc_reg|z_dflipflop:loop1[1].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[0].dffe|q,                ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[1].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[1].dffe|q,             ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[1].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[1].dffe|q,             ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[1].dffe|q,               ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[1].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[1].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[1].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[1].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[1].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[1].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[1].dffe|q                          ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[0].dffe|q                        ; Stuck at GND                   ; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[0].dffe|q,               ;
;                                                                                         ; due to stuck port clock_enable ; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[0].dffe|q,                ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:mw_pc_reg|z_dflipflop:loop1[0].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[0].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[0].dffe|q,             ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[0].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[0].dffe|q,             ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[0].dffe|q,               ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[0].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[0].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[0].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[0].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[0].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[0].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[0].dffe|q                          ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[10].dffe|q                       ; Stuck at GND                   ; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[10].dffe|q,              ;
;                                                                                         ; due to stuck port clock_enable ; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[10].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:mw_pc_reg|z_dflipflop:loop1[10].dffe|q,              ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[9].dffe|q,                ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[10].dffe|q,              ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[10].dffe|q,              ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[10].dffe|q,            ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[10].dffe|q,              ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[10].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[10].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[10].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[10].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[10].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[10].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[10].dffe|q                         ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[9].dffe|q                        ; Stuck at GND                   ; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[9].dffe|q,               ;
;                                                                                         ; due to stuck port clock_enable ; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[9].dffe|q,                ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:mw_pc_reg|z_dflipflop:loop1[9].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[8].dffe|q,                ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[9].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[9].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[9].dffe|q,             ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[9].dffe|q,               ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[9].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[9].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[9].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[9].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[9].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[9].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[9].dffe|q                          ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[8].dffe|q                        ; Stuck at GND                   ; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[8].dffe|q,               ;
;                                                                                         ; due to stuck port clock_enable ; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[8].dffe|q,                ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:mw_pc_reg|z_dflipflop:loop1[8].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[8].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[8].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[8].dffe|q,             ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[8].dffe|q,               ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[8].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[8].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[8].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[8].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[8].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[8].dffe|q,                         ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[8].dffe|q                          ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[15].dffe|q                       ; Stuck at GND                   ; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[15].dffe|q,              ;
;                                                                                         ; due to stuck port clock_enable ; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[15].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[15].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[14].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[7].dffe|q,                ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[15].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[15].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[15].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[15].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[15].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[15].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[15].dffe|q                         ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[23].dffe|q                       ; Stuck at GND                   ; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[23].dffe|q,              ;
;                                                                                         ; due to stuck port clock_enable ; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[23].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[23].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[22].dffe|q,               ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[23].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[23].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[23].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[23].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[23].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[23].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[23].dffe|q                         ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[30].dffe|q                       ; Stuck at GND                   ; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[30].dffe|q,              ;
;                                                                                         ; due to stuck port clock_enable ; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[30].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[29].dffe|q,               ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[30].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[30].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[30].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[30].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[30].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[30].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[30].dffe|q                         ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[29].dffe|q                       ; Stuck at GND                   ; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[29].dffe|q,              ;
;                                                                                         ; due to stuck port clock_enable ; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[29].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[28].dffe|q,               ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[29].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[29].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[29].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[29].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[29].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[29].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[29].dffe|q                         ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[28].dffe|q                       ; Stuck at GND                   ; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[28].dffe|q,              ;
;                                                                                         ; due to stuck port clock_enable ; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[28].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[27].dffe|q,               ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[28].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[28].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[28].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[28].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[28].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[28].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[28].dffe|q                         ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[27].dffe|q                       ; Stuck at GND                   ; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[27].dffe|q,              ;
;                                                                                         ; due to stuck port clock_enable ; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[27].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[26].dffe|q,               ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[27].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[27].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[27].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[27].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[27].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[27].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[27].dffe|q                         ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[26].dffe|q                       ; Stuck at GND                   ; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[26].dffe|q,              ;
;                                                                                         ; due to stuck port clock_enable ; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[26].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[25].dffe|q,               ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[26].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[26].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[26].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[26].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[26].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[26].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[26].dffe|q                         ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[25].dffe|q                       ; Stuck at GND                   ; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[25].dffe|q,              ;
;                                                                                         ; due to stuck port clock_enable ; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[25].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[24].dffe|q,               ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[25].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[25].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[25].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[25].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[25].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[25].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[25].dffe|q                         ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[17].dffe|q                       ; Stuck at GND                   ; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[17].dffe|q,              ;
;                                                                                         ; due to stuck port clock_enable ; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[17].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[16].dffe|q,               ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[17].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[17].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[17].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[17].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[17].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[17].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[17].dffe|q                         ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[22].dffe|q                       ; Stuck at GND                   ; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[22].dffe|q,              ;
;                                                                                         ; due to stuck port clock_enable ; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[22].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[21].dffe|q,               ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[22].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[22].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[22].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[22].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[22].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[22].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[22].dffe|q                         ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[21].dffe|q                       ; Stuck at GND                   ; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[21].dffe|q,              ;
;                                                                                         ; due to stuck port clock_enable ; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[21].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[20].dffe|q,               ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[21].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[21].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[21].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[21].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[21].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[21].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[21].dffe|q                         ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[20].dffe|q                       ; Stuck at GND                   ; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[20].dffe|q,              ;
;                                                                                         ; due to stuck port clock_enable ; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[20].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[19].dffe|q,               ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[20].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[20].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[20].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[20].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[20].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[20].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[20].dffe|q                         ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[19].dffe|q                       ; Stuck at GND                   ; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[19].dffe|q,              ;
;                                                                                         ; due to stuck port clock_enable ; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[19].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[18].dffe|q,               ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[19].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[19].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[19].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[19].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[19].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[19].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[19].dffe|q                         ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[18].dffe|q                       ; Stuck at GND                   ; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[18].dffe|q,              ;
;                                                                                         ; due to stuck port clock_enable ; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[18].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[17].dffe|q,               ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[18].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[18].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[18].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[18].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[18].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[18].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[18].dffe|q                         ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[14].dffe|q                       ; Stuck at GND                   ; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[14].dffe|q,              ;
;                                                                                         ; due to stuck port clock_enable ; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[14].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[13].dffe|q,               ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[14].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[14].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[14].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[14].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[14].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[14].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[14].dffe|q                         ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[13].dffe|q                       ; Stuck at GND                   ; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[13].dffe|q,              ;
;                                                                                         ; due to stuck port clock_enable ; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[13].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[12].dffe|q,               ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[13].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[13].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[13].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[13].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[13].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[13].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[13].dffe|q                         ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[12].dffe|q                       ; Stuck at GND                   ; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[12].dffe|q,              ;
;                                                                                         ; due to stuck port clock_enable ; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[12].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:xm_o_reg|z_dflipflop:loop1[11].dffe|q,               ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[12].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[12].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[12].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[12].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[12].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[12].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[12].dffe|q                         ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[24].dffe|q                       ; Stuck at GND                   ; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[24].dffe|q,              ;
;                                                                                         ; due to stuck port clock_enable ; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[24].dffe|q,               ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[24].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[24].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[24].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[24].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[24].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[24].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[24].dffe|q                         ;
; regfile:my_regfile|d_reg_32:register0|d_dffe_ref:loop1[16].dffe|q                       ; Stuck at GND                   ; processor_processor:my_processor|z_reg_32:mw_dt_reg|z_dflipflop:loop1[16].dffe|q,              ;
;                                                                                         ; due to stuck port clock_enable ; processor_processor:my_processor|z_reg_32:mw_o_reg|z_dflipflop:loop1[16].dffe|q,               ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[7].myReg|d_dffe_ref:loop1[16].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[6].myReg|d_dffe_ref:loop1[16].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[5].myReg|d_dffe_ref:loop1[16].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[4].myReg|d_dffe_ref:loop1[16].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[3].myReg|d_dffe_ref:loop1[16].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[2].myReg|d_dffe_ref:loop1[16].dffe|q,                        ;
;                                                                                         ;                                ; regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[16].dffe|q                         ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[19].dffe|q          ; Lost Fanouts                   ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[19].dffe|q,      ;
;                                                                                         ;                                ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[19].dffe|q  ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[31].dffe|q          ; Lost Fanouts                   ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[31].dffe|q,      ;
;                                                                                         ;                                ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[31].dffe|q  ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[30].dffe|q          ; Lost Fanouts                   ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[30].dffe|q,      ;
;                                                                                         ;                                ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[30].dffe|q  ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[29].dffe|q          ; Lost Fanouts                   ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[29].dffe|q,      ;
;                                                                                         ;                                ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[29].dffe|q  ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[28].dffe|q          ; Lost Fanouts                   ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[28].dffe|q,      ;
;                                                                                         ;                                ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[28].dffe|q  ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[27].dffe|q          ; Lost Fanouts                   ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[27].dffe|q,      ;
;                                                                                         ;                                ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[27].dffe|q  ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[26].dffe|q          ; Lost Fanouts                   ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[26].dffe|q,      ;
;                                                                                         ;                                ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[26].dffe|q  ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[25].dffe|q          ; Lost Fanouts                   ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[25].dffe|q,      ;
;                                                                                         ;                                ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[25].dffe|q  ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[24].dffe|q          ; Lost Fanouts                   ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[24].dffe|q,      ;
;                                                                                         ;                                ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[24].dffe|q  ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[23].dffe|q          ; Lost Fanouts                   ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[23].dffe|q,      ;
;                                                                                         ;                                ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[23].dffe|q  ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[22].dffe|q          ; Lost Fanouts                   ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[22].dffe|q,      ;
;                                                                                         ;                                ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[22].dffe|q  ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[21].dffe|q          ; Lost Fanouts                   ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[21].dffe|q,      ;
;                                                                                         ;                                ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[21].dffe|q  ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[20].dffe|q          ; Lost Fanouts                   ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[20].dffe|q,      ;
;                                                                                         ;                                ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[20].dffe|q  ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[18].dffe|q          ; Lost Fanouts                   ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[18].dffe|q,      ;
;                                                                                         ;                                ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[18].dffe|q  ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[17].dffe|q          ; Lost Fanouts                   ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[17].dffe|q,      ;
;                                                                                         ;                                ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[17].dffe|q  ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[16].dffe|q          ; Lost Fanouts                   ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[16].dffe|q,      ;
;                                                                                         ;                                ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[16].dffe|q  ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[15].dffe|q          ; Lost Fanouts                   ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[15].dffe|q,      ;
;                                                                                         ;                                ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[15].dffe|q  ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[14].dffe|q          ; Lost Fanouts                   ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[14].dffe|q,      ;
;                                                                                         ;                                ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[14].dffe|q  ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[13].dffe|q          ; Lost Fanouts                   ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[13].dffe|q,      ;
;                                                                                         ;                                ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[13].dffe|q  ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[12].dffe|q          ; Lost Fanouts                   ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[12].dffe|q,      ;
;                                                                                         ;                                ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[12].dffe|q  ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[11].dffe|q          ; Lost Fanouts                   ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[11].dffe|q,      ;
;                                                                                         ;                                ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[11].dffe|q  ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[10].dffe|q          ; Lost Fanouts                   ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[10].dffe|q,      ;
;                                                                                         ;                                ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[10].dffe|q  ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[9].dffe|q           ; Lost Fanouts                   ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[9].dffe|q,       ;
;                                                                                         ;                                ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[9].dffe|q   ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[8].dffe|q           ; Lost Fanouts                   ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[8].dffe|q,       ;
;                                                                                         ;                                ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[8].dffe|q   ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[7].dffe|q           ; Lost Fanouts                   ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[7].dffe|q,       ;
;                                                                                         ;                                ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[7].dffe|q   ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[6].dffe|q           ; Lost Fanouts                   ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[6].dffe|q,       ;
;                                                                                         ;                                ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[6].dffe|q   ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[5].dffe|q           ; Lost Fanouts                   ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[5].dffe|q,       ;
;                                                                                         ;                                ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[5].dffe|q   ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[4].dffe|q           ; Lost Fanouts                   ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[4].dffe|q,       ;
;                                                                                         ;                                ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[4].dffe|q   ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[3].dffe|q           ; Lost Fanouts                   ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[3].dffe|q,       ;
;                                                                                         ;                                ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[3].dffe|q   ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[2].dffe|q           ; Lost Fanouts                   ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[2].dffe|q,       ;
;                                                                                         ;                                ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[2].dffe|q   ;
; processor_processor:my_processor|z_reg_32:div_res|z_dflipflop:loop1[1].dffe|q           ; Lost Fanouts                   ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[1].dffe|q,       ;
;                                                                                         ;                                ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[1].dffe|q   ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[31].dffe|q        ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[31].dffe|q,               ;
;                                                                                         ;                                ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[20].dffe|q             ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[7].dffe|q          ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[7].dffe|q                 ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[6].dffe|q          ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[6].dffe|q                 ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[5].dffe|q          ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[5].dffe|q                 ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[21].dffe|q         ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[21].dffe|q                ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[3].dffe|q          ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[3].dffe|q                 ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[2].dffe|q          ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[2].dffe|q                 ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[1].dffe|q          ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[1].dffe|q                 ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[0].dffe|q          ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[0].dffe|q                 ;
; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[26].dffe|q      ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_27:xm_ctrl_reg|z_dflipflop:loop1[26].dffe|q             ;
; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[25].dffe|q      ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_27:xm_ctrl_reg|z_dflipflop:loop1[25].dffe|q             ;
; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[24].dffe|q      ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_27:xm_ctrl_reg|z_dflipflop:loop1[24].dffe|q             ;
; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q      ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_27:xm_ctrl_reg|z_dflipflop:loop1[23].dffe|q             ;
; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[22].dffe|q      ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_27:xm_ctrl_reg|z_dflipflop:loop1[22].dffe|q             ;
; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q        ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[21].dffe|q               ;
; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[5].dffe|q         ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[5].dffe|q                ;
; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[0].dffe|q         ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[0].dffe|q                ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[31].dffe|q         ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[31].dffe|q                ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[30].dffe|q         ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[30].dffe|q                ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[29].dffe|q         ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[29].dffe|q                ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[28].dffe|q         ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[28].dffe|q                ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[4].dffe|q          ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[4].dffe|q                 ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[27].dffe|q         ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[27].dffe|q                ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[26].dffe|q         ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[26].dffe|q                ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[25].dffe|q         ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[25].dffe|q                ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[24].dffe|q         ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[24].dffe|q                ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[23].dffe|q         ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[23].dffe|q                ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[22].dffe|q         ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[22].dffe|q                ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[20].dffe|q         ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[20].dffe|q                ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[19].dffe|q         ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[19].dffe|q                ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[18].dffe|q         ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[18].dffe|q                ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[17].dffe|q         ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[17].dffe|q                ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[16].dffe|q         ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[16].dffe|q                ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[15].dffe|q         ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[15].dffe|q                ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[14].dffe|q         ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[14].dffe|q                ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[13].dffe|q         ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[13].dffe|q                ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[12].dffe|q         ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[12].dffe|q                ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[11].dffe|q         ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[11].dffe|q                ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[10].dffe|q         ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[10].dffe|q                ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[9].dffe|q          ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[9].dffe|q                 ;
; processor_processor:my_processor|x_mult_shiftreg:mdelay|z_dflipflop:dffe2|q             ; Lost Fanouts                   ; processor_processor:my_processor|x_mult_shiftreg:mdelay|z_dflipflop:dffe|q                     ;
; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[8].dffe|q          ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_b_reg|z_dflipflop:loop1[8].dffe|q                 ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[30].dffe|q        ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[30].dffe|q                ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[29].dffe|q        ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[29].dffe|q                ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[28].dffe|q        ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[28].dffe|q                ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[27].dffe|q        ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[27].dffe|q                ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[26].dffe|q        ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[26].dffe|q                ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[25].dffe|q        ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[25].dffe|q                ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[24].dffe|q        ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[24].dffe|q                ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[23].dffe|q        ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[23].dffe|q                ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[22].dffe|q        ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[22].dffe|q                ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[21].dffe|q        ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[21].dffe|q                ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[20].dffe|q        ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[20].dffe|q                ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[19].dffe|q        ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[19].dffe|q                ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[18].dffe|q        ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[18].dffe|q                ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[17].dffe|q        ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[17].dffe|q                ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[16].dffe|q        ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[16].dffe|q                ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[15].dffe|q        ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[15].dffe|q                ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[14].dffe|q        ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[14].dffe|q                ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[13].dffe|q        ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[13].dffe|q                ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[12].dffe|q        ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[12].dffe|q                ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[11].dffe|q        ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[11].dffe|q                ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[10].dffe|q        ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[10].dffe|q                ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[9].dffe|q         ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[9].dffe|q                 ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[8].dffe|q         ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[8].dffe|q                 ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[7].dffe|q         ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[7].dffe|q                 ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[6].dffe|q         ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[6].dffe|q                 ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[5].dffe|q         ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[5].dffe|q                 ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[4].dffe|q         ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[4].dffe|q                 ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[3].dffe|q         ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[3].dffe|q                 ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[2].dffe|q         ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[2].dffe|q                 ;
; processor_processor:my_processor|z_reg_32:op_A_hold|z_dflipflop:loop1[1].dffe|q         ; Lost Fanouts                   ; processor_processor:my_processor|z_reg_32:dx_a_reg|z_dflipflop:loop1[1].dffe|q                 ;
+-----------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 135   ;
; Number of registers using Synchronous Clear  ; 19    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 40    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 29    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; vga_controller:vga_ins|pL_ypos[2]      ; 2       ;
; vga_controller:vga_ins|pL_ypos[5]      ; 2       ;
; vga_controller:vga_ins|pL_ypos[6]      ; 2       ;
; vga_controller:vga_ins|pR_ypos[2]      ; 2       ;
; vga_controller:vga_ins|pR_ypos[5]      ; 2       ;
; vga_controller:vga_ins|pR_ypos[6]      ; 2       ;
; Total number of inverted registers = 6 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_imem:my_imem|altsyncram:altsyncram_component|altsyncram_omb1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:div|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK0_DIVIDE_BY                ; 5                     ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; NONE                  ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 6                     ; Untyped              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------+
; Parameter Name                ; Value             ; Type                              ;
+-------------------------------+-------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                           ;
; PLL_TYPE                      ; AUTO              ; Untyped                           ;
; LPM_HINT                      ; UNUSED            ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                           ;
; LOCK_LOW                      ; 1                 ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                           ;
; SKIP_VCO                      ; OFF               ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                           ;
; BANDWIDTH                     ; 0                 ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                    ;
; CLK1_MULTIPLY_BY              ; 181               ; Signed Integer                    ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 2                 ; Signed Integer                    ;
; CLK1_DIVIDE_BY                ; 500               ; Signed Integer                    ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                           ;
; DPA_DIVIDER                   ; 0                 ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; VCO_MIN                       ; 0                 ; Untyped                           ;
; VCO_MAX                       ; 0                 ; Untyped                           ;
; VCO_CENTER                    ; 0                 ; Untyped                           ;
; PFD_MIN                       ; 0                 ; Untyped                           ;
; PFD_MAX                       ; 0                 ; Untyped                           ;
; M_INITIAL                     ; 0                 ; Untyped                           ;
; M                             ; 0                 ; Untyped                           ;
; N                             ; 1                 ; Untyped                           ;
; M2                            ; 1                 ; Untyped                           ;
; N2                            ; 1                 ; Untyped                           ;
; SS                            ; 1                 ; Untyped                           ;
; C0_HIGH                       ; 0                 ; Untyped                           ;
; C1_HIGH                       ; 0                 ; Untyped                           ;
; C2_HIGH                       ; 0                 ; Untyped                           ;
; C3_HIGH                       ; 0                 ; Untyped                           ;
; C4_HIGH                       ; 0                 ; Untyped                           ;
; C5_HIGH                       ; 0                 ; Untyped                           ;
; C6_HIGH                       ; 0                 ; Untyped                           ;
; C7_HIGH                       ; 0                 ; Untyped                           ;
; C8_HIGH                       ; 0                 ; Untyped                           ;
; C9_HIGH                       ; 0                 ; Untyped                           ;
; C0_LOW                        ; 0                 ; Untyped                           ;
; C1_LOW                        ; 0                 ; Untyped                           ;
; C2_LOW                        ; 0                 ; Untyped                           ;
; C3_LOW                        ; 0                 ; Untyped                           ;
; C4_LOW                        ; 0                 ; Untyped                           ;
; C5_LOW                        ; 0                 ; Untyped                           ;
; C6_LOW                        ; 0                 ; Untyped                           ;
; C7_LOW                        ; 0                 ; Untyped                           ;
; C8_LOW                        ; 0                 ; Untyped                           ;
; C9_LOW                        ; 0                 ; Untyped                           ;
; C0_INITIAL                    ; 0                 ; Untyped                           ;
; C1_INITIAL                    ; 0                 ; Untyped                           ;
; C2_INITIAL                    ; 0                 ; Untyped                           ;
; C3_INITIAL                    ; 0                 ; Untyped                           ;
; C4_INITIAL                    ; 0                 ; Untyped                           ;
; C5_INITIAL                    ; 0                 ; Untyped                           ;
; C6_INITIAL                    ; 0                 ; Untyped                           ;
; C7_INITIAL                    ; 0                 ; Untyped                           ;
; C8_INITIAL                    ; 0                 ; Untyped                           ;
; C9_INITIAL                    ; 0                 ; Untyped                           ;
; C0_MODE                       ; BYPASS            ; Untyped                           ;
; C1_MODE                       ; BYPASS            ; Untyped                           ;
; C2_MODE                       ; BYPASS            ; Untyped                           ;
; C3_MODE                       ; BYPASS            ; Untyped                           ;
; C4_MODE                       ; BYPASS            ; Untyped                           ;
; C5_MODE                       ; BYPASS            ; Untyped                           ;
; C6_MODE                       ; BYPASS            ; Untyped                           ;
; C7_MODE                       ; BYPASS            ; Untyped                           ;
; C8_MODE                       ; BYPASS            ; Untyped                           ;
; C9_MODE                       ; BYPASS            ; Untyped                           ;
; C0_PH                         ; 0                 ; Untyped                           ;
; C1_PH                         ; 0                 ; Untyped                           ;
; C2_PH                         ; 0                 ; Untyped                           ;
; C3_PH                         ; 0                 ; Untyped                           ;
; C4_PH                         ; 0                 ; Untyped                           ;
; C5_PH                         ; 0                 ; Untyped                           ;
; C6_PH                         ; 0                 ; Untyped                           ;
; C7_PH                         ; 0                 ; Untyped                           ;
; C8_PH                         ; 0                 ; Untyped                           ;
; C9_PH                         ; 0                 ; Untyped                           ;
; L0_HIGH                       ; 1                 ; Untyped                           ;
; L1_HIGH                       ; 1                 ; Untyped                           ;
; G0_HIGH                       ; 1                 ; Untyped                           ;
; G1_HIGH                       ; 1                 ; Untyped                           ;
; G2_HIGH                       ; 1                 ; Untyped                           ;
; G3_HIGH                       ; 1                 ; Untyped                           ;
; E0_HIGH                       ; 1                 ; Untyped                           ;
; E1_HIGH                       ; 1                 ; Untyped                           ;
; E2_HIGH                       ; 1                 ; Untyped                           ;
; E3_HIGH                       ; 1                 ; Untyped                           ;
; L0_LOW                        ; 1                 ; Untyped                           ;
; L1_LOW                        ; 1                 ; Untyped                           ;
; G0_LOW                        ; 1                 ; Untyped                           ;
; G1_LOW                        ; 1                 ; Untyped                           ;
; G2_LOW                        ; 1                 ; Untyped                           ;
; G3_LOW                        ; 1                 ; Untyped                           ;
; E0_LOW                        ; 1                 ; Untyped                           ;
; E1_LOW                        ; 1                 ; Untyped                           ;
; E2_LOW                        ; 1                 ; Untyped                           ;
; E3_LOW                        ; 1                 ; Untyped                           ;
; L0_INITIAL                    ; 1                 ; Untyped                           ;
; L1_INITIAL                    ; 1                 ; Untyped                           ;
; G0_INITIAL                    ; 1                 ; Untyped                           ;
; G1_INITIAL                    ; 1                 ; Untyped                           ;
; G2_INITIAL                    ; 1                 ; Untyped                           ;
; G3_INITIAL                    ; 1                 ; Untyped                           ;
; E0_INITIAL                    ; 1                 ; Untyped                           ;
; E1_INITIAL                    ; 1                 ; Untyped                           ;
; E2_INITIAL                    ; 1                 ; Untyped                           ;
; E3_INITIAL                    ; 1                 ; Untyped                           ;
; L0_MODE                       ; BYPASS            ; Untyped                           ;
; L1_MODE                       ; BYPASS            ; Untyped                           ;
; G0_MODE                       ; BYPASS            ; Untyped                           ;
; G1_MODE                       ; BYPASS            ; Untyped                           ;
; G2_MODE                       ; BYPASS            ; Untyped                           ;
; G3_MODE                       ; BYPASS            ; Untyped                           ;
; E0_MODE                       ; BYPASS            ; Untyped                           ;
; E1_MODE                       ; BYPASS            ; Untyped                           ;
; E2_MODE                       ; BYPASS            ; Untyped                           ;
; E3_MODE                       ; BYPASS            ; Untyped                           ;
; L0_PH                         ; 0                 ; Untyped                           ;
; L1_PH                         ; 0                 ; Untyped                           ;
; G0_PH                         ; 0                 ; Untyped                           ;
; G1_PH                         ; 0                 ; Untyped                           ;
; G2_PH                         ; 0                 ; Untyped                           ;
; G3_PH                         ; 0                 ; Untyped                           ;
; E0_PH                         ; 0                 ; Untyped                           ;
; E1_PH                         ; 0                 ; Untyped                           ;
; E2_PH                         ; 0                 ; Untyped                           ;
; E3_PH                         ; 0                 ; Untyped                           ;
; M_PH                          ; 0                 ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                           ;
; CLK6_COUNTER                  ; E0                ; Untyped                           ;
; CLK7_COUNTER                  ; E1                ; Untyped                           ;
; CLK8_COUNTER                  ; E2                ; Untyped                           ;
; CLK9_COUNTER                  ; E3                ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                           ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                           ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                    ;
+-------------------------------+-------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|video_sync_generator:LTM_ins ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; hori_line      ; 800   ; Signed Integer                                                          ;
; hori_back      ; 144   ; Signed Integer                                                          ;
; hori_front     ; 16    ; Signed Integer                                                          ;
; vert_line      ; 525   ; Signed Integer                                                          ;
; vert_back      ; 34    ; Signed Integer                                                          ;
; vert_front     ; 11    ; Signed Integer                                                          ;
; H_sync_cycle   ; 96    ; Signed Integer                                                          ;
; V_sync_cycle   ; 2     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 307200               ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; lab7_img_data.mif    ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_ekc1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; lab7_img_index.mif   ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_pjc1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_imem:my_imem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                          ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                          ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; processor/test.mif   ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_omb1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dmem:my_dmem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; dmem.mif             ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_8vc1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|calcCord:trs|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                                    ;
; LPM_WIDTHD             ; 10             ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_lcm ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|calcCord:trs|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                                    ;
; LPM_WIDTHD             ; 10             ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_ikm ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 2                                        ;
; Entity Instance               ; pll:div|altpll:altpll_component          ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
; Entity Instance               ; VGA_Audio_PLL:p1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Name                                      ; Value                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                               ;
; Entity Instance                           ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 307200                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 24                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; processor_imem:my_imem|altsyncram:altsyncram_component                          ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 32                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; dmem:my_dmem|altsyncram:altsyncram_component                                    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                     ;
;     -- WIDTH_A                            ; 32                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_pmux_3:w_mux"                                                                                                   ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in0       ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in0[31..5]" will be connected to GND. ;
; in1       ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..5]" will be connected to GND. ;
; in1       ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; in2       ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; in2[4..1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; in2[27]   ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out       ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (5 bits) it drives; bit(s) "out[31..5]" have no fanouts                      ;
; sel2      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.  ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_reg_32:mw_dt_reg" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; clrn ; Input ; Info     ; Stuck at VCC                                          ;
; prn  ; Input ; Info     ; Stuck at VCC                                          ;
; ena  ; Input ; Info     ; Stuck at VCC                                          ;
+------+-------+----------+-------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_reg_32:mw_o_reg" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; clrn ; Input ; Info     ; Stuck at VCC                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                         ;
; ena  ; Input ; Info     ; Stuck at VCC                                         ;
+------+-------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_reg_27:mw_ctrl_reg"                                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; clrn     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; prn      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ena      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q[21..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_reg_32:mw_op_reg"                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clrn      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; prn       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ena       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q[31..22] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[20..9]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[7..6]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[2..1]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[4]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_reg_12:mw_pc_reg" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; clrn ; Input ; Info     ; Stuck at VCC                                          ;
; prn  ; Input ; Info     ; Stuck at VCC                                          ;
; ena  ; Input ; Info     ; Stuck at VCC                                          ;
+------+-------+----------+-------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_reg_32:xm_b_reg" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; clrn ; Input ; Info     ; Stuck at VCC                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                         ;
; ena  ; Input ; Info     ; Stuck at VCC                                         ;
+------+-------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_reg_32:xm_o_reg" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; clrn ; Input ; Info     ; Stuck at VCC                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                         ;
; ena  ; Input ; Info     ; Stuck at VCC                                         ;
+------+-------+----------+------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_reg_27:xm_ctrl_reg" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; clrn ; Input ; Info     ; Stuck at VCC                                            ;
; prn  ; Input ; Info     ; Stuck at VCC                                            ;
; ena  ; Input ; Info     ; Stuck at VCC                                            ;
+------+-------+----------+---------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_reg_32:xm_op_reg" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; clrn ; Input ; Info     ; Stuck at VCC                                          ;
; prn  ; Input ; Info     ; Stuck at VCC                                          ;
; ena  ; Input ; Info     ; Stuck at VCC                                          ;
+------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_reg_12:xm_pc_reg" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; clrn ; Input ; Info     ; Stuck at VCC                                          ;
; prn  ; Input ; Info     ; Stuck at VCC                                          ;
; ena  ; Input ; Info     ; Stuck at VCC                                          ;
+------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_adder_select_4x8:z_add_im_pc"                                                                               ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                       ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; a     ; Input  ; Warning  ; Input port expression (12 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "a[31..12]" will be connected to GND. ;
; c_in  ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; sum   ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (12 bits) it drives; bit(s) "sum[31..12]" have no fanouts                    ;
; c_out ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_dflipflop:div_error" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; clrn ; Input ; Info     ; Stuck at VCC                                             ;
; prn  ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_dflipflop:dffe" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; clrn ; Input ; Info     ; Stuck at VCC                                        ;
; prn  ; Input ; Info     ; Stuck at VCC                                        ;
+------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_reg_32:div_res" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; clrn ; Input ; Info     ; Stuck at VCC                                        ;
; prn  ; Input ; Info     ; Stuck at VCC                                        ;
+------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_dflipflop:shiftreg_1" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                              ;
; clrn ; Input ; Info     ; Stuck at VCC                                              ;
; prn  ; Input ; Info     ; Stuck at VCC                                              ;
+------+-------+----------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:dffe" ;
+------+-------+----------+--------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------+
; clrn ; Input ; Info     ; Stuck at VCC                                                             ;
+------+-------+----------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_shiftreg_32:ddelay" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; clrn ; Input ; Info     ; Stuck at VCC                                            ;
; prn  ; Input ; Info     ; Stuck at VCC                                            ;
; ena  ; Input ; Info     ; Stuck at VCC                                            ;
+------+-------+----------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|x_div:my_div|z_reg_64:regs" ;
+------+-------+----------+---------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                       ;
+------+-------+----------+---------------------------------------------------------------+
; clrn ; Input ; Info     ; Stuck at VCC                                                  ;
; prn  ; Input ; Info     ; Stuck at VCC                                                  ;
; ena  ; Input ; Info     ; Stuck at VCC                                                  ;
+------+-------+----------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|x_div:my_div|z_dflipflop:shiftreg_1" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                           ;
; clrn ; Input ; Info     ; Stuck at VCC                                                           ;
; prn  ; Input ; Info     ; Stuck at VCC                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1" ;
+------+-------+----------+--------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                            ;
+------+-------+----------+--------------------------------------------------------------------+
; clrn ; Input ; Info     ; Stuck at VCC                                                       ;
; prn  ; Input ; Info     ; Stuck at VCC                                                       ;
+------+-------+----------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0" ;
+------+-------+----------+--------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                            ;
+------+-------+----------+--------------------------------------------------------------------+
; clrn ; Input ; Info     ; Stuck at VCC                                                       ;
; prn  ; Input ; Info     ; Stuck at VCC                                                       ;
+------+-------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|x_div:my_div|x_negator:n0|x_div_subtractor:neg|x_adder_cl_8x1:loop2[3].my_cla_adder1" ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                               ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; c_in  ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                   ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|x_div:my_div|x_negator:n0|x_div_subtractor:neg|x_adder_cl_8x1:loop2[3].my_cla_adder0" ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                               ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; c_in  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                   ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|x_div:my_div|x_negator:n0|x_div_subtractor:neg|x_adder_cl_8x1:loop2[2].my_cla_adder1" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; c_in ; Input ; Info     ; Stuck at VCC                                                                                                            ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|x_div:my_div|x_negator:n0|x_div_subtractor:neg|x_adder_cl_8x1:loop2[2].my_cla_adder0" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; c_in ; Input ; Info     ; Stuck at GND                                                                                                            ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|x_div:my_div|x_negator:n0|x_div_subtractor:neg|x_adder_cl_8x1:loop2[1].my_cla_adder1" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; c_in ; Input ; Info     ; Stuck at VCC                                                                                                            ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|x_div:my_div|x_negator:n0|x_div_subtractor:neg|x_adder_cl_8x1:loop2[1].my_cla_adder0" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; c_in ; Input ; Info     ; Stuck at GND                                                                                                            ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|x_div:my_div|x_negator:n0|x_div_subtractor:neg|x_adder_cl_8x1:my_cla_adder0" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; c_in ; Input ; Info     ; Stuck at VCC                                                                                                   ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|x_div:my_div|x_negator:n0|x_div_subtractor:neg" ;
+------+-------+----------+-----------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------+
; a    ; Input ; Info     ; Stuck at GND                                                                      ;
+------+-------+----------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|x_div:my_div"                                                                ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; start_div ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|x_mult_shiftreg:mdelay|z_dflipflop:dffe2" ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------+
; clrn ; Input ; Info     ; Stuck at VCC                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|x_mult_shiftreg:mdelay|z_dflipflop:dffe" ;
+------+-------+----------+----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------+
; clrn ; Input ; Info     ; Stuck at VCC                                                               ;
+------+-------+----------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|x_mult_shiftreg:mdelay" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; clrn ; Input ; Info     ; Stuck at VCC                                              ;
; prn  ; Input ; Info     ; Stuck at VCC                                              ;
; ena  ; Input ; Info     ; Stuck at VCC                                              ;
+------+-------+----------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|x_mult:my_mult|z_adder_select_4x8:my_adder2" ;
+-------+--------+----------+------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                      ;
+-------+--------+----------+------------------------------------------------------------------------------+
; c_in  ; Input  ; Info     ; Stuck at VCC                                                                 ;
; c_out ; Output ; Info     ; Explicitly unconnected                                                       ;
+-------+--------+----------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|x_mult:my_mult|z_adder_select_4x8:my_adder1" ;
+-------+--------+----------+------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                      ;
+-------+--------+----------+------------------------------------------------------------------------------+
; c_in  ; Input  ; Info     ; Stuck at GND                                                                 ;
; c_out ; Output ; Info     ; Explicitly unconnected                                                       ;
+-------+--------+----------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|x_mult:my_mult|z_adder_select_4x8:my_adder" ;
+---------+-------+----------+----------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------+
; b[8..0] ; Input ; Info     ; Stuck at GND                                                               ;
; c_in    ; Input ; Info     ; Stuck at GND                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|x_mult:my_mult|adder_full:fa0" ;
+------+-------+----------+------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                          ;
+------+-------+----------+------------------------------------------------------------------+
; c_in ; Input ; Info     ; Stuck at VCC                                                     ;
+------+-------+----------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_reg_32:op_B_hold" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; clrn ; Input ; Info     ; Stuck at VCC                                          ;
; prn  ; Input ; Info     ; Stuck at VCC                                          ;
+------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_reg_32:op_A_hold" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; clrn ; Input ; Info     ; Stuck at VCC                                          ;
; prn  ; Input ; Info     ; Stuck at VCC                                          ;
+------+-------+----------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|x_alu:my_alu|z_mux_8:op_select"                                                                                                                  ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                          ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; select ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (3 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; in6    ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in6[31..1]" will be connected to GND.                                    ;
; in6    ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; in7    ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in7[31..1]" will be connected to GND.                                    ;
; in7    ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|x_alu:my_alu|x_adder_select_4x8:adder|x_adder_cl_8x1:loop1[3].my_cla_adder1" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                      ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; c_in  ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|x_alu:my_alu|x_adder_select_4x8:adder|x_adder_cl_8x1:loop1[3].my_cla_adder0" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                      ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; c_in  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|x_alu:my_alu|x_adder_select_4x8:adder|x_adder_cl_8x1:loop1[2].my_cla_adder1" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; c_in ; Input ; Info     ; Stuck at VCC                                                                                                   ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|x_alu:my_alu|x_adder_select_4x8:adder|x_adder_cl_8x1:loop1[2].my_cla_adder0" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; c_in ; Input ; Info     ; Stuck at GND                                                                                                   ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|x_alu:my_alu|x_adder_select_4x8:adder|x_adder_cl_8x1:loop1[1].my_cla_adder1" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; c_in ; Input ; Info     ; Stuck at VCC                                                                                                   ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|x_alu:my_alu|x_adder_select_4x8:adder|x_adder_cl_8x1:loop1[1].my_cla_adder0" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; c_in ; Input ; Info     ; Stuck at GND                                                                                                   ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|x_alu:my_alu"                                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ALU_op ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_pmux_3:x_b_mux"                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; sel2 ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_pmux_3:x_a_mux"                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; sel2 ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_reg_32:dx_b_reg" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; clrn ; Input ; Info     ; Stuck at VCC                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                         ;
+------+-------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_reg_32:dx_a_reg" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; clrn ; Input ; Info     ; Stuck at VCC                                         ;
; prn  ; Input ; Info     ; Stuck at VCC                                         ;
+------+-------+----------+------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_reg_27:dx_ctrl_reg" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; clrn ; Input ; Info     ; Stuck at VCC                                            ;
; prn  ; Input ; Info     ; Stuck at VCC                                            ;
+------+-------+----------+---------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_reg_32:dx_op_reg" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; clrn ; Input ; Info     ; Stuck at VCC                                          ;
; prn  ; Input ; Info     ; Stuck at VCC                                          ;
+------+-------+----------+-------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_reg_12:dx_pc_hold" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; clrn ; Input ; Info     ; Stuck at VCC                                           ;
; prn  ; Input ; Info     ; Stuck at VCC                                           ;
; ena  ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_reg_12:dx_pc_reg" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; clrn ; Input ; Info     ; Stuck at VCC                                          ;
; prn  ; Input ; Info     ; Stuck at VCC                                          ;
+------+-------+----------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_pmux_3:d_mux"                                                                                            ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; sel2 ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_reg_32:fd_inst_reg" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; clrn ; Input ; Info     ; Stuck at VCC                                            ;
; prn  ; Input ; Info     ; Stuck at VCC                                            ;
+------+-------+----------+---------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_reg_12:fd_pc_reg" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; clrn ; Input ; Info     ; Stuck at VCC                                          ;
; prn  ; Input ; Info     ; Stuck at VCC                                          ;
+------+-------+----------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_adder_select_4x8:pc_adder|z_adder_cl_8x1:loop1[3].my_cla_adder1" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; c_in ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_adder_select_4x8:pc_adder|z_adder_cl_8x1:loop1[3].my_cla_adder0" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; c_in ; Input ; Info     ; Stuck at GND                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_adder_select_4x8:pc_adder|z_adder_cl_8x1:loop1[2].my_cla_adder1" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; c_in ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_adder_select_4x8:pc_adder|z_adder_cl_8x1:loop1[2].my_cla_adder0" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; c_in ; Input ; Info     ; Stuck at GND                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_adder_select_4x8:pc_adder|z_adder_cl_8x1:loop1[1].my_cla_adder1" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; c_in ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_adder_select_4x8:pc_adder|z_adder_cl_8x1:loop1[1].my_cla_adder0" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; c_in ; Input ; Info     ; Stuck at GND                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_adder_select_4x8:pc_adder"                                                                                  ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                       ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; a     ; Input  ; Warning  ; Input port expression (12 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "a[31..12]" will be connected to GND. ;
; b     ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; sum   ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (12 bits) it drives; bit(s) "sum[31..12]" have no fanouts                    ;
; c_out ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_reg_12:pc_reg" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; prn  ; Input ; Info     ; Stuck at VCC                                       ;
; ena  ; Input ; Info     ; Stuck at VCC                                       ;
+------+-------+----------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_equals_5:st1"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_pmux_3:bp_mux2"                                                                                                 ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in0       ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in0[31..5]" will be connected to GND. ;
; in1       ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..5]" will be connected to GND. ;
; in1       ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; in2       ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; in2[4..1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; in2[27]   ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out       ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (5 bits) it drives; bit(s) "out[31..5]" have no fanouts                      ;
; sel2      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.  ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor|z_pmux_3:bp_mux1"                                                                                                 ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in0       ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in0[31..5]" will be connected to GND. ;
; in1       ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..5]" will be connected to GND. ;
; in1       ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; in2       ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; in2[4..1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; in2[27]   ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out       ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (5 bits) it drives; bit(s) "out[31..5]" have no fanouts                      ;
; sel2      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.  ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_processor:my_processor"                                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; pc   ; Output ; Warning  ; Output or bidir port (12 bits) is wider than the port expression (1 bits) it drives; bit(s) "pc[11..1]" have no fanouts ;
; pc   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "regfile:my_regfile|d_reg_32:register0" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                            ;
; en   ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regfile:my_regfile|z_decoder_32:decoder0|z_decoder_2:d0" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                              ;
+------+-------+----------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regfile:my_regfile|z_decoder_32:decoder0"                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; out[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regfile:my_regfile"                                                                                                       ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                   ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; ball ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "ball[31..1]" have no fanouts ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "processor_imem:my_imem" ;
+-------+-------+----------+-------------------------+
; Port  ; Type  ; Severity ; Details                 ;
+-------+-------+----------+-------------------------+
; clken ; Input ; Info     ; Stuck at VCC            ;
+-------+-------+----------+-------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|img_index:img_index_inst" ;
+---------------+-------+----------+------------------------------------------+
; Port          ; Type  ; Severity ; Details                                  ;
+---------------+-------+----------+------------------------------------------+
; address[7..2] ; Input ; Info     ; Stuck at GND                             ;
+---------------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|img_data:img_data_inst"                                                                        ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                              ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; clock ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; q     ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "q[7..1]" have no fanouts ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|color_object:color_ball"                                                                                                                  ;
+-------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                              ;
+-------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; obj_xpos          ; Input ; Warning  ; Input port expression (11 bits) is smaller than the input port (12 bits) it drives.  Extra input bit(s) "obj_xpos[11..11]" will be connected to GND. ;
; obj_ypos          ; Input ; Warning  ; Input port expression (11 bits) is smaller than the input port (12 bits) it drives.  Extra input bit(s) "obj_ypos[11..11]" will be connected to GND. ;
; obj_width[11..5]  ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; obj_width[1..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; obj_width[4]      ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
; obj_width[3]      ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; obj_width[2]      ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
; obj_length[11..5] ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; obj_length[1..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; obj_length[4]     ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
; obj_length[3]     ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; obj_length[2]     ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
+-------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|color_object:color_paddleR" ;
+-------------------+-------+----------+----------------------------------------+
; Port              ; Type  ; Severity ; Details                                ;
+-------------------+-------+----------+----------------------------------------+
; obj_xpos[8..4]    ; Input ; Info     ; Stuck at VCC                           ;
; obj_xpos[11..9]   ; Input ; Info     ; Stuck at GND                           ;
; obj_xpos[1..0]    ; Input ; Info     ; Stuck at GND                           ;
; obj_xpos[3]       ; Input ; Info     ; Stuck at GND                           ;
; obj_xpos[2]       ; Input ; Info     ; Stuck at VCC                           ;
; obj_width[11..5]  ; Input ; Info     ; Stuck at GND                           ;
; obj_width[1..0]   ; Input ; Info     ; Stuck at GND                           ;
; obj_width[4]      ; Input ; Info     ; Stuck at VCC                           ;
; obj_width[3]      ; Input ; Info     ; Stuck at GND                           ;
; obj_width[2]      ; Input ; Info     ; Stuck at VCC                           ;
; obj_length[6..5]  ; Input ; Info     ; Stuck at VCC                           ;
; obj_length[11..7] ; Input ; Info     ; Stuck at GND                           ;
; obj_length[4..3]  ; Input ; Info     ; Stuck at GND                           ;
; obj_length[1..0]  ; Input ; Info     ; Stuck at GND                           ;
; obj_length[2]     ; Input ; Info     ; Stuck at VCC                           ;
+-------------------+-------+----------+----------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|color_object:color_paddleL" ;
+-------------------+-------+----------+----------------------------------------+
; Port              ; Type  ; Severity ; Details                                ;
+-------------------+-------+----------+----------------------------------------+
; obj_xpos[6..5]    ; Input ; Info     ; Stuck at VCC                           ;
; obj_xpos[11..7]   ; Input ; Info     ; Stuck at GND                           ;
; obj_xpos[4..3]    ; Input ; Info     ; Stuck at GND                           ;
; obj_xpos[1..0]    ; Input ; Info     ; Stuck at GND                           ;
; obj_xpos[2]       ; Input ; Info     ; Stuck at VCC                           ;
; obj_width[11..5]  ; Input ; Info     ; Stuck at GND                           ;
; obj_width[1..0]   ; Input ; Info     ; Stuck at GND                           ;
; obj_width[4]      ; Input ; Info     ; Stuck at VCC                           ;
; obj_width[3]      ; Input ; Info     ; Stuck at GND                           ;
; obj_width[2]      ; Input ; Info     ; Stuck at VCC                           ;
; obj_length[6..5]  ; Input ; Info     ; Stuck at VCC                           ;
; obj_length[11..7] ; Input ; Info     ; Stuck at GND                           ;
; obj_length[4..3]  ; Input ; Info     ; Stuck at GND                           ;
; obj_length[1..0]  ; Input ; Info     ; Stuck at GND                           ;
; obj_length[2]     ; Input ; Info     ; Stuck at VCC                           ;
+-------------------+-------+----------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins"                                                                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ball ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "ball[31..1]" will be connected to GND. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Audio_PLL:p1"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcd:mylcd"                                                                                                                                        ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset     ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; write_en  ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; data      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "data[7..1]" will be connected to GND. ;
; _lcd_data ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "_lcd_data[7..1]" have no fanouts                 ;
; _lcd_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; _lcd_rw   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; _lcd_en   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; _lcd_rs   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; _lcd_on   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; _lcd_blon ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 43                          ;
; cycloneiii_ff         ; 135                         ;
;     CLR               ; 11                          ;
;     CLR SCLR          ; 19                          ;
;     ENA               ; 19                          ;
;     ENA CLR           ; 10                          ;
;     plain             ; 76                          ;
; cycloneiii_lcell_comb ; 761                         ;
;     arith             ; 231                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 115                         ;
;         3 data inputs ; 114                         ;
;     normal            ; 530                         ;
;         0 data inputs ; 24                          ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 305                         ;
;         3 data inputs ; 14                          ;
;         4 data inputs ; 172                         ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 25                          ;
;                       ;                             ;
; Max LUT depth         ; 29.80                       ;
; Average LUT depth     ; 18.08                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue Apr 16 20:36:52 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file processor/processor_imem.v
    Info (12023): Found entity 1: processor_imem File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/processor_imem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file processor/processor_dmem.v
    Info (12023): Found entity 1: processor_dmem File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/processor_dmem.v Line: 40
Warning (12019): Can't analyze file -- file processor/imem.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_sign_extend_17_32.v
    Info (12023): Found entity 1: z_sign_extend_17_32 File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_sign_extend_17_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_shiftreg_32.v
    Info (12023): Found entity 1: z_shiftreg_32 File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_shiftreg_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_reg_64.v
    Info (12023): Found entity 1: z_reg_64 File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_reg_64.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_reg_32.v
    Info (12023): Found entity 1: z_reg_32 File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_reg_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_reg_27.v
    Info (12023): Found entity 1: z_reg_27 File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_reg_27.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_reg_12.v
    Info (12023): Found entity 1: z_reg_12 File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_reg_12.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_pmux_3.v
    Info (12023): Found entity 1: z_pmux_3 File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_pmux_3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_neq0_32.v
    Info (12023): Found entity 1: z_neq0_32 File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_neq0_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_neq_12.v
    Info (12023): Found entity 1: z_neq_12 File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_neq_12.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_mux_8.v
    Info (12023): Found entity 1: z_mux_8 File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_mux_8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_mux_4.v
    Info (12023): Found entity 1: z_mux_4 File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_mux_4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_latch_assert.v
    Info (12023): Found entity 1: z_latch_assert File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_latch_assert.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_equals_5.v
    Info (12023): Found entity 1: z_equals_5 File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_equals_5.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_dflipflop.v
    Info (12023): Found entity 1: z_dflipflop File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_dflipflop.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_decoder_32.v
    Info (12023): Found entity 1: z_decoder_32 File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_decoder_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_decoder_16.v
    Info (12023): Found entity 1: z_decoder_16 File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_decoder_16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_decoder_4.v
    Info (12023): Found entity 1: z_decoder_4 File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_decoder_4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_decoder_2.v
    Info (12023): Found entity 1: z_decoder_2 File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_decoder_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_branch_predictor.v
    Info (12023): Found entity 1: z_branch_predictor File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_branch_predictor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_adder_select_4x8.v
    Info (12023): Found entity 1: z_adder_select_4x8 File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_adder_select_4x8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/z_adder_cl_8x1.v
    Info (12023): Found entity 1: z_adder_cl_8x1 File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_adder_cl_8x1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/x_rshift.v
    Info (12023): Found entity 1: x_rshift File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/x_rshift.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/x_negator.v
    Info (12023): Found entity 1: x_negator File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/x_negator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/x_mult_shiftreg.v
    Info (12023): Found entity 1: x_mult_shiftreg File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/x_mult_shiftreg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/x_mult.v
    Info (12023): Found entity 1: x_mult File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/x_mult.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/x_lshift.v
    Info (12023): Found entity 1: x_lshift File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/x_lshift.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/x_div_subtractor.v
    Info (12023): Found entity 1: x_div_subtractor File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/x_div_subtractor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/x_div_partial.v
    Info (12023): Found entity 1: x_div_partial File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/x_div_partial.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/x_div_lshift.v
    Info (12023): Found entity 1: x_div_lshift File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/x_div_lshift.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/x_div.v
    Info (12023): Found entity 1: x_div File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/x_div.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/x_comparator.v
    Info (12023): Found entity 1: x_comparator File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/x_comparator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/x_alu.v
    Info (12023): Found entity 1: x_alu File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/x_alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/x_adder_select_4x8.v
    Info (12023): Found entity 1: x_adder_select_4x8 File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/x_adder_select_4x8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/x_adder_cl_8x1.v
    Info (12023): Found entity 1: x_adder_cl_8x1 File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/x_adder_cl_8x1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/regfile.v
    Info (12023): Found entity 1: regfile File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/regfile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/processor_skeleton.v
    Info (12023): Found entity 1: processor_skeleton File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/processor_skeleton.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file processor/processor.v
    Info (12023): Found entity 1: processor_processor File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/processor.v Line: 51
Warning (12019): Can't analyze file -- file processor/dmem.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file processor/d_reg_32.v
    Info (12023): Found entity 1: d_reg_32 File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/d_reg_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/d_dffe_ref.v
    Info (12023): Found entity 1: d_dffe_ref File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/d_dffe_ref.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/adder_half.v
    Info (12023): Found entity 1: adder_half File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/adder_half.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/adder_full.v
    Info (12023): Found entity 1: adder_full File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/adder_full.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/VGA_Audio_PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/Reset_Delay.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at skeleton.v(109): ignored dangling comma in List of Port Connections File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 109
Info (12021): Found 1 design units, including 1 entities, in source file skeleton.v
    Info (12023): Found entity 1: skeleton File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 1
Warning (12019): Can't analyze file -- file PS2_Interface.v is missing
Warning (12019): Can't analyze file -- file PS2_Controller.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: processor File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file lcd.sv
    Info (12023): Found entity 1: lcd File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/lcd.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imem.v
    Info (12023): Found entity 1: imem File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/imem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v
    Info (12023): Found entity 1: Hexadecimal_To_Seven_Segment File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/Hexadecimal_To_Seven_Segment.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file dmem.v
    Info (12023): Found entity 1: dmem File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/dmem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/Altera_UP_PS2_Command_Out.v Line: 10
Warning (10261): Verilog HDL Event Control warning at vga_controller.v(143): Event Control contains a complex event expression File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/vga_controller.v Line: 143
Info (12021): Found 3 design units, including 3 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/vga_controller.v Line: 1
    Info (12023): Found entity 2: color_object File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/vga_controller.v Line: 158
    Info (12023): Found entity 3: calcCord File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/vga_controller.v Line: 169
Info (12021): Found 1 design units, including 1 entities, in source file video_sync_generator.v
    Info (12023): Found entity 1: video_sync_generator File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/video_sync_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file img_index.v
    Info (12023): Found entity 1: img_index File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/img_index.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file img_data.v
    Info (12023): Found entity 1: img_data File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/img_data.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(23): created implicit net for "resetn" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(23): created implicit net for "ps2_out" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(23): created implicit net for "lcd_data" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(23): created implicit net for "lcd_rw" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(23): created implicit net for "lcd_en" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(23): created implicit net for "lcd_rs" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(23): created implicit net for "lcd_on" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(23): created implicit net for "lcd_blon" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(48): created implicit net for "DLY_RST" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 48
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(49): created implicit net for "VGA_CTRL_CLK" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 49
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(49): created implicit net for "AUD_CTRL_CLK" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 49
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(60): created implicit net for "ball" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 60
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(101): created implicit net for "reset" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 101
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(136): created implicit net for "pc" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 136
Warning (10236): Verilog HDL Implicit Net warning at processor.v(29): created implicit net for "debug_data" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at vga_controller.v(132): created implicit net for "VGA_CLK_n" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/vga_controller.v Line: 132
Warning (10236): Verilog HDL Implicit Net warning at vga_controller.v(133): created implicit net for "background_index" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/vga_controller.v Line: 133
Info (12127): Elaborating entity "skeleton" for the top level hierarchy
Warning (10030): Net "resetn" at skeleton.v(23) has no driver or initial value, using a default initial value '0' File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 23
Warning (10034): Output port "VGA_SYNC" at skeleton.v(41) has no driver File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 41
Info (12128): Elaborating entity "lcd" for hierarchy "lcd:mylcd" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 23
Info (12128): Elaborating entity "pll" for hierarchy "pll:div" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 31
Info (12128): Elaborating entity "altpll" for hierarchy "pll:div|altpll:altpll_component" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/pll.v Line: 90
Info (12130): Elaborated megafunction instantiation "pll:div|altpll:altpll_component" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/pll.v Line: 90
Info (12133): Instantiated megafunction "pll:div|altpll:altpll_component" with the following parameter: File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/pll.v Line: 90
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:div|altpll:altpll_component|pll_altpll:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:r0" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 48
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20) File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/Reset_Delay.v Line: 10
Info (12128): Elaborating entity "VGA_Audio_PLL" for hierarchy "VGA_Audio_PLL:p1" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 49
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_Audio_PLL:p1|altpll:altpll_component" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/VGA_Audio_PLL.v Line: 107
Info (12130): Elaborated megafunction instantiation "VGA_Audio_PLL:p1|altpll:altpll_component" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/VGA_Audio_PLL.v Line: 107
Info (12133): Instantiated megafunction "VGA_Audio_PLL:p1|altpll:altpll_component" with the following parameter: File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/VGA_Audio_PLL.v Line: 107
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "500"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "181"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga_ins" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 60
Warning (10036): Verilog HDL or VHDL warning at vga_controller.v(29): object "pL_width" assigned a value but never read File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/vga_controller.v Line: 29
Warning (10036): Verilog HDL or VHDL warning at vga_controller.v(29): object "pL_height" assigned a value but never read File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/vga_controller.v Line: 29
Warning (10036): Verilog HDL or VHDL warning at vga_controller.v(36): object "pR_width" assigned a value but never read File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/vga_controller.v Line: 36
Warning (10036): Verilog HDL or VHDL warning at vga_controller.v(36): object "pR_height" assigned a value but never read File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/vga_controller.v Line: 36
Warning (10036): Verilog HDL or VHDL warning at vga_controller.v(43): object "b_width" assigned a value but never read File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/vga_controller.v Line: 43
Warning (10036): Verilog HDL or VHDL warning at vga_controller.v(43): object "b_height" assigned a value but never read File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/vga_controller.v Line: 43
Warning (10036): Verilog HDL or VHDL warning at vga_controller.v(50): object "ball_vel" assigned a value but never read File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/vga_controller.v Line: 50
Warning (10230): Verilog HDL assignment warning at vga_controller.v(102): truncated value with size 32 to match size of target (19) File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/vga_controller.v Line: 102
Warning (10230): Verilog HDL assignment warning at vga_controller.v(117): truncated value with size 20 to match size of target (1) File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/vga_controller.v Line: 117
Warning (10030): Net "VGA_CLK_n" at vga_controller.v(132) has no driver or initial value, using a default initial value '0' File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/vga_controller.v Line: 132
Info (12128): Elaborating entity "calcCord" for hierarchy "vga_controller:vga_ins|calcCord:trs" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/vga_controller.v Line: 79
Warning (10230): Verilog HDL assignment warning at vga_controller.v(172): truncated value with size 32 to match size of target (12) File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/vga_controller.v Line: 172
Warning (10230): Verilog HDL assignment warning at vga_controller.v(173): truncated value with size 32 to match size of target (12) File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/vga_controller.v Line: 173
Info (12128): Elaborating entity "color_object" for hierarchy "vga_controller:vga_ins|color_object:color_paddleL" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/vga_controller.v Line: 84
Info (12128): Elaborating entity "video_sync_generator" for hierarchy "vga_controller:vga_ins|video_sync_generator:LTM_ins" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/vga_controller.v Line: 110
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10) File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/video_sync_generator.v Line: 77
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11) File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/video_sync_generator.v Line: 80
Info (12128): Elaborating entity "img_data" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/vga_controller.v Line: 134
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/img_data.v Line: 81
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/img_data.v Line: 81
Info (12133): Instantiated megafunction "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/img_data.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "lab7_img_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ekc1.tdf
    Info (12023): Found entity 1: altsyncram_ekc1 File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_ekc1" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_aaa.tdf
    Info (12023): Found entity 1: decode_aaa File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/decode_aaa.tdf Line: 23
Info (12128): Elaborating entity "decode_aaa" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|decode_aaa:rden_decode" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1pb.tdf
    Info (12023): Found entity 1: mux_1pb File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/mux_1pb.tdf Line: 23
Info (12128): Elaborating entity "mux_1pb" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|mux_1pb:mux2" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 41
Info (12128): Elaborating entity "img_index" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/vga_controller.v Line: 140
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/img_index.v Line: 82
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/img_index.v Line: 82
Info (12133): Instantiated megafunction "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/img_index.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "lab7_img_index.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pjc1.tdf
    Info (12023): Found entity 1: altsyncram_pjc1 File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_pjc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pjc1" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "processor_imem" for hierarchy "processor_imem:my_imem" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 73
Info (12128): Elaborating entity "altsyncram" for hierarchy "processor_imem:my_imem|altsyncram:altsyncram_component" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/processor_imem.v Line: 85
Info (12130): Elaborated megafunction instantiation "processor_imem:my_imem|altsyncram:altsyncram_component" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/processor_imem.v Line: 85
Info (12133): Instantiated megafunction "processor_imem:my_imem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/processor_imem.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "processor/test.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_omb1.tdf
    Info (12023): Found entity 1: altsyncram_omb1 File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_omb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_omb1" for hierarchy "processor_imem:my_imem|altsyncram:altsyncram_component|altsyncram_omb1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dmem" for hierarchy "dmem:my_dmem" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 88
Info (12128): Elaborating entity "altsyncram" for hierarchy "dmem:my_dmem|altsyncram:altsyncram_component" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/dmem.v Line: 85
Info (12130): Elaborated megafunction instantiation "dmem:my_dmem|altsyncram:altsyncram_component" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/dmem.v Line: 85
Info (12133): Instantiated megafunction "dmem:my_dmem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/dmem.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "dmem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8vc1.tdf
    Info (12023): Found entity 1: altsyncram_8vc1 File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_8vc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8vc1" for hierarchy "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:my_regfile" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 109
Info (12128): Elaborating entity "z_decoder_32" for hierarchy "regfile:my_regfile|z_decoder_32:decoder0" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/regfile.v Line: 24
Info (12128): Elaborating entity "z_decoder_2" for hierarchy "regfile:my_regfile|z_decoder_32:decoder0|z_decoder_2:d0" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_decoder_32.v Line: 7
Info (12128): Elaborating entity "z_decoder_16" for hierarchy "regfile:my_regfile|z_decoder_32:decoder0|z_decoder_16:d1" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_decoder_32.v Line: 9
Info (12128): Elaborating entity "z_decoder_4" for hierarchy "regfile:my_regfile|z_decoder_32:decoder0|z_decoder_16:d1|z_decoder_4:d0" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_decoder_16.v Line: 7
Info (12128): Elaborating entity "d_reg_32" for hierarchy "regfile:my_regfile|d_reg_32:loop1[1].myReg" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/regfile.v Line: 35
Info (12128): Elaborating entity "d_dffe_ref" for hierarchy "regfile:my_regfile|d_reg_32:loop1[1].myReg|d_dffe_ref:loop1[0].dffe" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/d_reg_32.v Line: 13
Info (12128): Elaborating entity "processor_processor" for hierarchy "processor_processor:my_processor" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 136
Warning (10036): Verilog HDL or VHDL warning at processor.v(174): object "bp_ALU_op" assigned a value but never read File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/processor.v Line: 174
Warning (10036): Verilog HDL or VHDL warning at processor.v(342): object "alu_resultRDY" assigned a value but never read File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/processor.v Line: 342
Warning (10036): Verilog HDL or VHDL warning at processor.v(349): object "mult_a_in" assigned a value but never read File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/processor.v Line: 349
Warning (10036): Verilog HDL or VHDL warning at processor.v(349): object "mult_b_in" assigned a value but never read File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/processor.v Line: 349
Warning (10036): Verilog HDL or VHDL warning at processor.v(490): object "w_pc_in" assigned a value but never read File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/processor.v Line: 490
Info (12128): Elaborating entity "z_pmux_3" for hierarchy "processor_processor:my_processor|z_pmux_3:bp_mux1" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/processor.v Line: 126
Info (12128): Elaborating entity "z_equals_5" for hierarchy "processor_processor:my_processor|z_equals_5:zeq1" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/processor.v Line: 133
Info (12128): Elaborating entity "z_reg_12" for hierarchy "processor_processor:my_processor|z_reg_12:pc_reg" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/processor.v Line: 199
Info (12128): Elaborating entity "z_dflipflop" for hierarchy "processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[0].dffe" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_reg_12.v Line: 13
Warning (10036): Verilog HDL or VHDL warning at z_dflipflop.v(4): object "pr" assigned a value but never read File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_dflipflop.v Line: 4
Info (12128): Elaborating entity "z_adder_select_4x8" for hierarchy "processor_processor:my_processor|z_adder_select_4x8:pc_adder" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/processor.v Line: 215
Info (12128): Elaborating entity "z_adder_cl_8x1" for hierarchy "processor_processor:my_processor|z_adder_select_4x8:pc_adder|z_adder_cl_8x1:my_cla_adder0" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_adder_select_4x8.v Line: 15
Info (12128): Elaborating entity "z_reg_32" for hierarchy "processor_processor:my_processor|z_reg_32:fd_inst_reg" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/processor.v Line: 240
Info (12128): Elaborating entity "z_neq0_32" for hierarchy "processor_processor:my_processor|z_neq0_32:neq" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/processor.v Line: 264
Info (12128): Elaborating entity "z_reg_27" for hierarchy "processor_processor:my_processor|z_reg_27:dx_ctrl_reg" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/processor.v Line: 308
Info (12128): Elaborating entity "z_sign_extend_17_32" for hierarchy "processor_processor:my_processor|z_sign_extend_17_32:im_SE" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/processor.v Line: 332
Info (12128): Elaborating entity "x_alu" for hierarchy "processor_processor:my_processor|x_alu:my_alu" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/processor.v Line: 341
Info (12128): Elaborating entity "x_adder_select_4x8" for hierarchy "processor_processor:my_processor|x_alu:my_alu|x_adder_select_4x8:adder" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/x_alu.v Line: 26
Info (12128): Elaborating entity "x_adder_cl_8x1" for hierarchy "processor_processor:my_processor|x_alu:my_alu|x_adder_select_4x8:adder|x_adder_cl_8x1:my_cla_adder0" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/x_adder_select_4x8.v Line: 16
Info (12128): Elaborating entity "x_comparator" for hierarchy "processor_processor:my_processor|x_alu:my_alu|x_comparator:my_comparator" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/x_alu.v Line: 29
Info (12128): Elaborating entity "x_lshift" for hierarchy "processor_processor:my_processor|x_alu:my_alu|x_lshift:my_lshift" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/x_alu.v Line: 31
Info (12128): Elaborating entity "x_rshift" for hierarchy "processor_processor:my_processor|x_alu:my_alu|x_rshift:my_rshift" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/x_alu.v Line: 32
Info (12128): Elaborating entity "z_mux_8" for hierarchy "processor_processor:my_processor|x_alu:my_alu|z_mux_8:op_select" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/x_alu.v Line: 37
Info (12128): Elaborating entity "z_mux_4" for hierarchy "processor_processor:my_processor|x_alu:my_alu|z_mux_8:op_select|z_mux_4:second_1" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/z_mux_8.v Line: 12
Info (12128): Elaborating entity "x_mult" for hierarchy "processor_processor:my_processor|x_mult:my_mult" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/processor.v Line: 355
Info (12128): Elaborating entity "adder_full" for hierarchy "processor_processor:my_processor|x_mult:my_mult|adder_full:fa0" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/x_mult.v Line: 1044
Info (12128): Elaborating entity "adder_half" for hierarchy "processor_processor:my_processor|x_mult:my_mult|adder_half:ha0" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/x_mult.v Line: 1075
Info (12128): Elaborating entity "x_mult_shiftreg" for hierarchy "processor_processor:my_processor|x_mult_shiftreg:mdelay" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/processor.v Line: 356
Info (12128): Elaborating entity "x_div" for hierarchy "processor_processor:my_processor|x_div:my_div" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/processor.v Line: 367
Info (12128): Elaborating entity "x_negator" for hierarchy "processor_processor:my_processor|x_div:my_div|x_negator:n0" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/x_div.v Line: 12
Info (12128): Elaborating entity "x_div_subtractor" for hierarchy "processor_processor:my_processor|x_div:my_div|x_negator:n0|x_div_subtractor:neg" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/x_negator.v Line: 5
Warning (10036): Verilog HDL or VHDL warning at x_div_subtractor.v(8): object "c_in" assigned a value but never read File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/x_div_subtractor.v Line: 8
Info (12128): Elaborating entity "z_reg_64" for hierarchy "processor_processor:my_processor|x_div:my_div|z_reg_64:regs" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/x_div.v Line: 31
Info (12128): Elaborating entity "x_div_partial" for hierarchy "processor_processor:my_processor|x_div:my_div|x_div_partial:partial_div" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/x_div.v Line: 33
Info (12128): Elaborating entity "x_div_lshift" for hierarchy "processor_processor:my_processor|x_div:my_div|x_div_lshift:lshift" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/x_div.v Line: 34
Info (12128): Elaborating entity "z_shiftreg_32" for hierarchy "processor_processor:my_processor|z_shiftreg_32:ddelay" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/processor/processor.v Line: 368
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "reset" is missing source, defaulting to GND File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 101
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "reset" is missing source, defaulting to GND File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 101
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "reset" is missing source, defaulting to GND File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 101
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "reset" is missing source, defaulting to GND File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 101
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "reset" is missing source, defaulting to GND File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 101
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "reset" is missing source, defaulting to GND File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 101
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "reset" is missing source, defaulting to GND File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 101
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "reset" is missing source, defaulting to GND File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 101
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a1" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 63
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a2" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 84
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a3" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 105
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a4" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 126
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a5" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 147
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a6" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 168
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a7" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 189
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a8" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 210
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a9" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 231
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a10" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 252
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a11" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 273
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a12" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 294
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a13" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 315
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a14" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 336
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a15" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 357
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a16" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 378
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a17" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 399
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a18" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 420
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a19" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 441
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a20" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 462
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a21" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 483
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a22" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 504
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a23" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 525
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a24" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 546
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a25" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 567
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a26" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 588
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a27" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 609
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a28" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 630
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a29" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 651
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a30" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 672
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a31" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 693
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a32" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 714
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a33" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 735
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a34" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 756
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a35" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 777
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a36" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 798
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a37" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 819
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a38" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 840
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a39" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 861
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a40" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 882
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a41" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 903
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a42" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 924
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a43" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 945
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a44" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 966
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a45" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 987
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a46" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1008
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a47" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1029
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a48" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1050
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a49" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1071
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a50" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1092
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a51" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1113
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a52" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1134
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a53" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1155
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a54" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1176
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a55" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1197
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a56" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1218
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a57" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1239
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a58" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1260
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a59" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1281
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a60" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1302
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a61" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1323
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a62" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1344
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a63" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1365
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a64" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1386
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a65" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1407
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a66" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1428
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a67" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1449
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a68" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1470
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a69" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1491
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a70" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1512
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a71" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1533
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a72" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1554
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a73" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1575
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a74" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1596
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a75" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1617
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a76" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1638
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a77" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1659
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a78" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1680
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a79" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1701
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a80" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1722
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a81" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1743
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a82" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1764
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a83" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1785
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a84" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1806
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a85" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1827
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a86" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1848
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a87" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1869
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a88" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1890
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a89" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1911
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a90" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1932
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a91" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1953
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a92" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1974
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a93" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 1995
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a94" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2016
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a95" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2037
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a96" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2058
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a97" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2079
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a98" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2100
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a99" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2121
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a100" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2142
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a101" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2163
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a102" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2184
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a103" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2205
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a104" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2226
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a105" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2247
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a106" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2268
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a107" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2289
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a108" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2310
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a109" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2331
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a110" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2352
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a111" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2373
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a112" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2394
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a113" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2415
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a114" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2436
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a115" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2457
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a116" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2478
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a117" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2499
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a118" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2520
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a119" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2541
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a120" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2562
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a121" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2583
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a122" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2604
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a123" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2625
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a124" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2646
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a125" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2667
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a126" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2688
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a127" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2709
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a128" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2730
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a129" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2751
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a130" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2772
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a131" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2793
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a132" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2814
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a133" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2835
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a134" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2856
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a135" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2877
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a136" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2898
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a137" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2919
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a138" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2940
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a139" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2961
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a140" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 2982
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a141" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3003
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a142" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3024
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a143" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3045
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a144" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3066
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a145" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3087
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a146" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3108
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a147" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3129
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a148" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3150
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a149" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3171
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a150" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3192
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a151" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3213
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a152" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3234
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a153" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3255
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a154" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3276
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a155" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3297
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a156" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3318
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a157" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3339
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a158" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3360
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a159" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3381
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a160" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3402
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a161" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3423
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a162" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3444
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a163" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3465
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a164" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3486
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a165" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3507
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a166" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3528
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a167" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3549
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a168" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3570
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a169" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3591
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a170" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3612
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a171" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3633
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a172" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3654
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a173" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3675
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a174" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3696
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a175" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3717
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a176" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3738
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a177" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3759
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a178" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3780
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a179" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3801
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a180" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3822
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a181" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3843
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a182" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3864
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a183" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3885
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a184" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3906
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a185" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3927
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a186" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3948
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a187" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3969
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a188" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 3990
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a189" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4011
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a190" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4032
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a191" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4053
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a192" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4074
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a193" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4095
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a194" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4116
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a195" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4137
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a196" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4158
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a197" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4179
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a198" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4200
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a199" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4221
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a200" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4242
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a201" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4263
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a202" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4284
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a203" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4305
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a204" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4326
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a205" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4347
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a206" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4368
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a207" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4389
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a208" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4410
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a209" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4431
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a210" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4452
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a211" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4473
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a212" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4494
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a213" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4515
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a214" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4536
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a215" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4557
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a216" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4578
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a217" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4599
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a218" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4620
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a219" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4641
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a220" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4662
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a221" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4683
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a222" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4704
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a223" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4725
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a224" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4746
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a225" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4767
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a226" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4788
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a227" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4809
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a228" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4830
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a229" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4851
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a230" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4872
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a231" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4893
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a232" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4914
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a233" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4935
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a234" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4956
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a235" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4977
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a236" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 4998
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a237" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5019
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a238" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5040
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a239" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5061
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a240" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5082
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a241" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5103
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a242" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5124
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a243" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5145
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a244" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5166
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a245" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5187
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a246" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5208
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a247" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5229
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a248" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5250
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a249" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5271
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a250" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5292
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a251" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5313
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a252" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5334
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a253" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5355
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a254" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5376
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a255" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5397
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a256" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5418
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a257" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5439
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a258" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5460
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a259" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5481
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a260" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5502
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a261" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5523
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a262" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5544
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a263" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5565
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a264" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5586
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a265" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5607
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a266" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5628
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a267" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5649
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a268" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5670
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a269" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5691
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a270" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5712
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a271" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5733
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a272" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5754
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a273" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5775
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a274" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5796
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a275" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5817
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a276" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5838
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a277" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5859
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a278" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5880
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a279" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5901
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a280" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5922
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a281" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5943
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a282" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5964
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a283" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 5985
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a284" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 6006
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a285" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 6027
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a286" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 6048
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a287" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 6069
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a288" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 6090
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a289" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 6111
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a290" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 6132
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a291" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 6153
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a292" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 6174
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a293" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 6195
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a294" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 6216
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a295" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 6237
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a296" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 6258
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a297" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 6279
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a298" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 6300
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a299" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 6321
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a300" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 6342
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a301" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 6363
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a302" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 6384
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a303" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 6405
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[0]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_8vc1.tdf Line: 37
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[1]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_8vc1.tdf Line: 61
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[2]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_8vc1.tdf Line: 85
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[3]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_8vc1.tdf Line: 109
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[4]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_8vc1.tdf Line: 133
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[5]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_8vc1.tdf Line: 157
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[6]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_8vc1.tdf Line: 181
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[7]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_8vc1.tdf Line: 205
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[8]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_8vc1.tdf Line: 229
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[9]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_8vc1.tdf Line: 253
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[10]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_8vc1.tdf Line: 277
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[11]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_8vc1.tdf Line: 301
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[12]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_8vc1.tdf Line: 325
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[13]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_8vc1.tdf Line: 349
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[14]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_8vc1.tdf Line: 373
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[15]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_8vc1.tdf Line: 397
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[16]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_8vc1.tdf Line: 421
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[17]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_8vc1.tdf Line: 445
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[18]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_8vc1.tdf Line: 469
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[19]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_8vc1.tdf Line: 493
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[20]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_8vc1.tdf Line: 517
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[21]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_8vc1.tdf Line: 541
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[22]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_8vc1.tdf Line: 565
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[23]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_8vc1.tdf Line: 589
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[24]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_8vc1.tdf Line: 613
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[25]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_8vc1.tdf Line: 637
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[26]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_8vc1.tdf Line: 661
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[27]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_8vc1.tdf Line: 685
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[28]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_8vc1.tdf Line: 709
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[29]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_8vc1.tdf Line: 733
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[30]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_8vc1.tdf Line: 757
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[31]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_8vc1.tdf Line: 781
        Warning (14320): Synthesized away node "processor_imem:my_imem|altsyncram:altsyncram_component|altsyncram_omb1:auto_generated|q_a[0]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_omb1.tdf Line: 36
        Warning (14320): Synthesized away node "processor_imem:my_imem|altsyncram:altsyncram_component|altsyncram_omb1:auto_generated|q_a[1]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_omb1.tdf Line: 57
        Warning (14320): Synthesized away node "processor_imem:my_imem|altsyncram:altsyncram_component|altsyncram_omb1:auto_generated|q_a[2]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_omb1.tdf Line: 78
        Warning (14320): Synthesized away node "processor_imem:my_imem|altsyncram:altsyncram_component|altsyncram_omb1:auto_generated|q_a[3]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_omb1.tdf Line: 99
        Warning (14320): Synthesized away node "processor_imem:my_imem|altsyncram:altsyncram_component|altsyncram_omb1:auto_generated|q_a[4]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_omb1.tdf Line: 120
        Warning (14320): Synthesized away node "processor_imem:my_imem|altsyncram:altsyncram_component|altsyncram_omb1:auto_generated|q_a[5]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_omb1.tdf Line: 141
        Warning (14320): Synthesized away node "processor_imem:my_imem|altsyncram:altsyncram_component|altsyncram_omb1:auto_generated|q_a[6]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_omb1.tdf Line: 162
        Warning (14320): Synthesized away node "processor_imem:my_imem|altsyncram:altsyncram_component|altsyncram_omb1:auto_generated|q_a[7]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_omb1.tdf Line: 183
        Warning (14320): Synthesized away node "processor_imem:my_imem|altsyncram:altsyncram_component|altsyncram_omb1:auto_generated|q_a[8]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_omb1.tdf Line: 204
        Warning (14320): Synthesized away node "processor_imem:my_imem|altsyncram:altsyncram_component|altsyncram_omb1:auto_generated|q_a[9]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_omb1.tdf Line: 225
        Warning (14320): Synthesized away node "processor_imem:my_imem|altsyncram:altsyncram_component|altsyncram_omb1:auto_generated|q_a[10]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_omb1.tdf Line: 246
        Warning (14320): Synthesized away node "processor_imem:my_imem|altsyncram:altsyncram_component|altsyncram_omb1:auto_generated|q_a[11]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_omb1.tdf Line: 267
        Warning (14320): Synthesized away node "processor_imem:my_imem|altsyncram:altsyncram_component|altsyncram_omb1:auto_generated|q_a[12]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_omb1.tdf Line: 288
        Warning (14320): Synthesized away node "processor_imem:my_imem|altsyncram:altsyncram_component|altsyncram_omb1:auto_generated|q_a[13]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_omb1.tdf Line: 309
        Warning (14320): Synthesized away node "processor_imem:my_imem|altsyncram:altsyncram_component|altsyncram_omb1:auto_generated|q_a[14]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_omb1.tdf Line: 330
        Warning (14320): Synthesized away node "processor_imem:my_imem|altsyncram:altsyncram_component|altsyncram_omb1:auto_generated|q_a[15]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_omb1.tdf Line: 351
        Warning (14320): Synthesized away node "processor_imem:my_imem|altsyncram:altsyncram_component|altsyncram_omb1:auto_generated|q_a[16]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_omb1.tdf Line: 372
        Warning (14320): Synthesized away node "processor_imem:my_imem|altsyncram:altsyncram_component|altsyncram_omb1:auto_generated|q_a[17]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_omb1.tdf Line: 393
        Warning (14320): Synthesized away node "processor_imem:my_imem|altsyncram:altsyncram_component|altsyncram_omb1:auto_generated|q_a[18]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_omb1.tdf Line: 414
        Warning (14320): Synthesized away node "processor_imem:my_imem|altsyncram:altsyncram_component|altsyncram_omb1:auto_generated|q_a[19]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_omb1.tdf Line: 435
        Warning (14320): Synthesized away node "processor_imem:my_imem|altsyncram:altsyncram_component|altsyncram_omb1:auto_generated|q_a[20]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_omb1.tdf Line: 456
        Warning (14320): Synthesized away node "processor_imem:my_imem|altsyncram:altsyncram_component|altsyncram_omb1:auto_generated|q_a[21]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_omb1.tdf Line: 477
        Warning (14320): Synthesized away node "processor_imem:my_imem|altsyncram:altsyncram_component|altsyncram_omb1:auto_generated|q_a[22]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_omb1.tdf Line: 498
        Warning (14320): Synthesized away node "processor_imem:my_imem|altsyncram:altsyncram_component|altsyncram_omb1:auto_generated|q_a[23]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_omb1.tdf Line: 519
        Warning (14320): Synthesized away node "processor_imem:my_imem|altsyncram:altsyncram_component|altsyncram_omb1:auto_generated|q_a[24]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_omb1.tdf Line: 540
        Warning (14320): Synthesized away node "processor_imem:my_imem|altsyncram:altsyncram_component|altsyncram_omb1:auto_generated|q_a[25]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_omb1.tdf Line: 561
        Warning (14320): Synthesized away node "processor_imem:my_imem|altsyncram:altsyncram_component|altsyncram_omb1:auto_generated|q_a[26]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_omb1.tdf Line: 582
        Warning (14320): Synthesized away node "processor_imem:my_imem|altsyncram:altsyncram_component|altsyncram_omb1:auto_generated|q_a[27]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_omb1.tdf Line: 603
        Warning (14320): Synthesized away node "processor_imem:my_imem|altsyncram:altsyncram_component|altsyncram_omb1:auto_generated|q_a[28]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_omb1.tdf Line: 624
        Warning (14320): Synthesized away node "processor_imem:my_imem|altsyncram:altsyncram_component|altsyncram_omb1:auto_generated|q_a[29]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_omb1.tdf Line: 645
        Warning (14320): Synthesized away node "processor_imem:my_imem|altsyncram:altsyncram_component|altsyncram_omb1:auto_generated|q_a[30]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_omb1.tdf Line: 666
        Warning (14320): Synthesized away node "processor_imem:my_imem|altsyncram:altsyncram_component|altsyncram_omb1:auto_generated|q_a[31]" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_omb1.tdf Line: 687
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|calcCord:trs|Mod0" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/vga_controller.v Line: 172
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|calcCord:trs|Div0" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/vga_controller.v Line: 173
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|calcCord:trs|lpm_divide:Mod0" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/vga_controller.v Line: 172
Info (12133): Instantiated megafunction "vga_controller:vga_ins|calcCord:trs|lpm_divide:Mod0" with the following parameter: File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/vga_controller.v Line: 172
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_lcm.tdf
    Info (12023): Found entity 1: lpm_divide_lcm File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/lpm_divide_lcm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/sign_div_unsign_anh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf
    Info (12023): Found entity 1: alt_u_div_8af File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/alt_u_div_8af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|calcCord:trs|lpm_divide:Div0" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/vga_controller.v Line: 173
Info (12133): Instantiated megafunction "vga_controller:vga_ins|calcCord:trs|lpm_divide:Div0" with the following parameter: File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/vga_controller.v Line: 173
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf
    Info (12023): Found entity 1: lpm_divide_ikm File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/lpm_divide_ikm.tdf Line: 25
Warning (12241): 17 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC" is stuck at GND File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 41
    Warning (13410): Pin "leds[0]" is stuck at VCC File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 28
    Warning (13410): Pin "leds[1]" is stuck at VCC File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 28
    Warning (13410): Pin "leds[2]" is stuck at VCC File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 28
    Warning (13410): Pin "leds[3]" is stuck at VCC File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 28
    Warning (13410): Pin "leds[4]" is stuck at GND File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 28
    Warning (13410): Pin "leds[5]" is stuck at GND File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 28
    Warning (13410): Pin "leds[6]" is stuck at GND File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 28
    Warning (13410): Pin "leds[7]" is stuck at GND File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/skeleton.v Line: 28
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1607 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ALTSYNCRAM" File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_pjc1.tdf Line: 32
Info (144001): Generated suppressed messages file C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/output_files/skeleton.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "VGA_Audio_PLL:p1|altpll:altpll_component|pll" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 921
Warning (15899): PLL "VGA_Audio_PLL:p1|altpll:altpll_component|pll" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 921
Warning (15400): WYSIWYG primitive "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ram_block1a0" has a port clk0 that is stuck at VCC File: C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/db/altsyncram_ekc1.tdf Line: 42
Info (21057): Implemented 857 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 38 output pins
    Info (21061): Implemented 787 logic cells
    Info (21064): Implemented 25 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 449 warnings
    Info: Peak virtual memory: 5080 megabytes
    Info: Processing ended: Tue Apr 16 20:37:19 2019
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:48


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Gouttham/Documents/ece350/repos/350final/project/guitarpong/output_files/skeleton.map.smsg.


