{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 24 08:34:14 2009 " "Info: Processing started: Tue Nov 24 08:34:14 2009" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only" {  } {  } 0}
{ "Warning" "WTAN_FOUND_COMB_LATCHES" "" "Warning: Timing Analysis found one or more latches implemented as combinational loops" { { "Warning" "WTAN_COMB_LATCH_NODE" "mem_unit:inst3\|mem_data\[15\] " "Warning: Node \"mem_unit:inst3\|mem_data\[15\]\" is a latch" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "mem_unit:inst3\|mem_data\[14\] " "Warning: Node \"mem_unit:inst3\|mem_data\[14\]\" is a latch" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "mem_unit:inst3\|mem_data\[13\] " "Warning: Node \"mem_unit:inst3\|mem_data\[13\]\" is a latch" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "mem_unit:inst3\|mem_data\[12\] " "Warning: Node \"mem_unit:inst3\|mem_data\[12\]\" is a latch" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "mem_unit:inst3\|mem_data\[11\] " "Warning: Node \"mem_unit:inst3\|mem_data\[11\]\" is a latch" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "mem_unit:inst3\|mem_data\[10\] " "Warning: Node \"mem_unit:inst3\|mem_data\[10\]\" is a latch" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "mem_unit:inst3\|mem_data\[9\] " "Warning: Node \"mem_unit:inst3\|mem_data\[9\]\" is a latch" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "mem_unit:inst3\|mem_data\[8\] " "Warning: Node \"mem_unit:inst3\|mem_data\[8\]\" is a latch" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "mem_unit:inst3\|mem_data\[7\] " "Warning: Node \"mem_unit:inst3\|mem_data\[7\]\" is a latch" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "mem_unit:inst3\|mem_data\[6\] " "Warning: Node \"mem_unit:inst3\|mem_data\[6\]\" is a latch" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "mem_unit:inst3\|mem_data\[5\] " "Warning: Node \"mem_unit:inst3\|mem_data\[5\]\" is a latch" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "mem_unit:inst3\|mem_data\[4\] " "Warning: Node \"mem_unit:inst3\|mem_data\[4\]\" is a latch" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "mem_unit:inst3\|mem_data\[3\] " "Warning: Node \"mem_unit:inst3\|mem_data\[3\]\" is a latch" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "mem_unit:inst3\|mem_data\[2\] " "Warning: Node \"mem_unit:inst3\|mem_data\[2\]\" is a latch" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "mem_unit:inst3\|mem_data\[1\] " "Warning: Node \"mem_unit:inst3\|mem_data\[1\]\" is a latch" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0} { "Warning" "WTAN_COMB_LATCH_NODE" "mem_unit:inst3\|mem_data\[0\] " "Warning: Node \"mem_unit:inst3\|mem_data\[0\]\" is a latch" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "mem_unit:inst3\|mem_data\[0\] " "Info: Node \"mem_unit:inst3\|mem_data\[0\]\"" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0}  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "mem_unit:inst3\|mem_data\[1\] " "Info: Node \"mem_unit:inst3\|mem_data\[1\]\"" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0}  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "mem_unit:inst3\|mem_data\[2\] " "Info: Node \"mem_unit:inst3\|mem_data\[2\]\"" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0}  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "mem_unit:inst3\|mem_data\[3\] " "Info: Node \"mem_unit:inst3\|mem_data\[3\]\"" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0}  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "mem_unit:inst3\|mem_data\[4\] " "Info: Node \"mem_unit:inst3\|mem_data\[4\]\"" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0}  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "mem_unit:inst3\|mem_data\[5\] " "Info: Node \"mem_unit:inst3\|mem_data\[5\]\"" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0}  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "mem_unit:inst3\|mem_data\[6\] " "Info: Node \"mem_unit:inst3\|mem_data\[6\]\"" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0}  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "mem_unit:inst3\|mem_data\[7\] " "Info: Node \"mem_unit:inst3\|mem_data\[7\]\"" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0}  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "mem_unit:inst3\|mem_data\[8\] " "Info: Node \"mem_unit:inst3\|mem_data\[8\]\"" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0}  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "mem_unit:inst3\|mem_data\[9\] " "Info: Node \"mem_unit:inst3\|mem_data\[9\]\"" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0}  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "mem_unit:inst3\|mem_data\[10\] " "Info: Node \"mem_unit:inst3\|mem_data\[10\]\"" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0}  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "mem_unit:inst3\|mem_data\[11\] " "Info: Node \"mem_unit:inst3\|mem_data\[11\]\"" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0}  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "mem_unit:inst3\|mem_data\[12\] " "Info: Node \"mem_unit:inst3\|mem_data\[12\]\"" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0}  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "mem_unit:inst3\|mem_data\[13\] " "Info: Node \"mem_unit:inst3\|mem_data\[13\]\"" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0}  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "mem_unit:inst3\|mem_data\[14\] " "Info: Node \"mem_unit:inst3\|mem_data\[14\]\"" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0}  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "mem_unit:inst3\|mem_data\[15\] " "Info: Node \"mem_unit:inst3\|mem_data\[15\]\"" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0}  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { -112 -200 -32 -96 "clk" "" } } } } { "d:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0}  } {  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register exe_unit:inst1\|reg:inst2\|reg_bank\[8\]\[3\] register exe_unit:inst1\|reg:inst2\|reg_bank\[8\]\[5\] 41.59 MHz 24.042 ns Internal " "Info: Clock \"clk\" has Internal fmax of 41.59 MHz between source register \"exe_unit:inst1\|reg:inst2\|reg_bank\[8\]\[3\]\" and destination register \"exe_unit:inst1\|reg:inst2\|reg_bank\[8\]\[5\]\" (period= 24.042 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.730 ns + Longest register register " "Info: + Longest register to register delay is 23.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns exe_unit:inst1\|reg:inst2\|reg_bank\[8\]\[3\] 1 REG LC_X9_Y13_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y13_N9; Fanout = 3; REG Node = 'exe_unit:inst1\|reg:inst2\|reg_bank\[8\]\[3\]'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "" { exe_unit:inst1|reg:inst2|reg_bank[8][3] } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "D:/lm/cpu/reg.vhd" 14 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.656 ns) + CELL(0.442 ns) 4.098 ns exe_unit:inst1\|reg:inst2\|sr_out\[3\]~1142 2 COMB LC_X11_Y12_N5 1 " "Info: 2: + IC(3.656 ns) + CELL(0.442 ns) = 4.098 ns; Loc. = LC_X11_Y12_N5; Fanout = 1; COMB Node = 'exe_unit:inst1\|reg:inst2\|sr_out\[3\]~1142'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "4.098 ns" { exe_unit:inst1|reg:inst2|reg_bank[8][3] exe_unit:inst1|reg:inst2|sr_out[3]~1142 } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "D:/lm/cpu/reg.vhd" 9 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.631 ns) + CELL(0.114 ns) 6.843 ns exe_unit:inst1\|reg:inst2\|sr_out\[3\]~1143 3 COMB LC_X10_Y12_N3 1 " "Info: 3: + IC(2.631 ns) + CELL(0.114 ns) = 6.843 ns; Loc. = LC_X10_Y12_N3; Fanout = 1; COMB Node = 'exe_unit:inst1\|reg:inst2\|sr_out\[3\]~1143'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "2.745 ns" { exe_unit:inst1|reg:inst2|sr_out[3]~1142 exe_unit:inst1|reg:inst2|sr_out[3]~1143 } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "D:/lm/cpu/reg.vhd" 9 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.141 ns) + CELL(0.590 ns) 8.574 ns exe_unit:inst1\|reg:inst2\|sr_out\[3\]~1144 4 COMB LC_X12_Y12_N7 1 " "Info: 4: + IC(1.141 ns) + CELL(0.590 ns) = 8.574 ns; Loc. = LC_X12_Y12_N7; Fanout = 1; COMB Node = 'exe_unit:inst1\|reg:inst2\|sr_out\[3\]~1144'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "1.731 ns" { exe_unit:inst1|reg:inst2|sr_out[3]~1143 exe_unit:inst1|reg:inst2|sr_out[3]~1144 } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "D:/lm/cpu/reg.vhd" 9 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.453 ns) + CELL(0.590 ns) 9.617 ns exe_unit:inst1\|reg:inst2\|sr_out\[3\]~1147 5 COMB LC_X12_Y12_N2 5 " "Info: 5: + IC(0.453 ns) + CELL(0.590 ns) = 9.617 ns; Loc. = LC_X12_Y12_N2; Fanout = 5; COMB Node = 'exe_unit:inst1\|reg:inst2\|sr_out\[3\]~1147'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "1.043 ns" { exe_unit:inst1|reg:inst2|sr_out[3]~1144 exe_unit:inst1|reg:inst2|sr_out[3]~1147 } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "D:/lm/cpu/reg.vhd" 9 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.298 ns) + CELL(0.292 ns) 13.207 ns exe_unit:inst1\|alu:inst\|addsub_b\[3\]~1245 6 COMB LC_X10_Y16_N5 3 " "Info: 6: + IC(3.298 ns) + CELL(0.292 ns) = 13.207 ns; Loc. = LC_X10_Y16_N5; Fanout = 3; COMB Node = 'exe_unit:inst1\|alu:inst\|addsub_b\[3\]~1245'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "3.590 ns" { exe_unit:inst1|reg:inst2|sr_out[3]~1147 exe_unit:inst1|alu:inst|addsub_b[3]~1245 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "D:/lm/cpu/alu.vhd" 29 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.575 ns) 15.010 ns exe_unit:inst1\|alu:inst\|lpm_add_sub:ALU_ADDSUB\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~592COUT1_616 7 COMB LC_X10_Y15_N6 2 " "Info: 7: + IC(1.228 ns) + CELL(0.575 ns) = 15.010 ns; Loc. = LC_X10_Y15_N6; Fanout = 2; COMB Node = 'exe_unit:inst1\|alu:inst\|lpm_add_sub:ALU_ADDSUB\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~592COUT1_616'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "1.803 ns" { exe_unit:inst1|alu:inst|addsub_b[3]~1245 exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~592COUT1_616 } "NODE_NAME" } "" } } { "a_csnbuffer.tdf" "" { Text "d:/altera/quartus50/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.090 ns exe_unit:inst1\|alu:inst\|lpm_add_sub:ALU_ADDSUB\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~587COUT1_617 8 COMB LC_X10_Y15_N7 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 15.090 ns; Loc. = LC_X10_Y15_N7; Fanout = 2; COMB Node = 'exe_unit:inst1\|alu:inst\|lpm_add_sub:ALU_ADDSUB\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~587COUT1_617'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "0.080 ns" { exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~592COUT1_616 exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~587COUT1_617 } "NODE_NAME" } "" } } { "a_csnbuffer.tdf" "" { Text "d:/altera/quartus50/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 15.698 ns exe_unit:inst1\|alu:inst\|lpm_add_sub:ALU_ADDSUB\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~580 9 COMB LC_X10_Y15_N8 2 " "Info: 9: + IC(0.000 ns) + CELL(0.608 ns) = 15.698 ns; Loc. = LC_X10_Y15_N8; Fanout = 2; COMB Node = 'exe_unit:inst1\|alu:inst\|lpm_add_sub:ALU_ADDSUB\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~580'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "0.608 ns" { exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~587COUT1_617 exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~580 } "NODE_NAME" } "" } } { "a_csnbuffer.tdf" "" { Text "d:/altera/quartus50/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.574 ns) + CELL(0.442 ns) 17.714 ns exe_unit:inst1\|reg:inst2\|reg_bank~6739 10 COMB LC_X8_Y13_N4 2 " "Info: 10: + IC(1.574 ns) + CELL(0.442 ns) = 17.714 ns; Loc. = LC_X8_Y13_N4; Fanout = 2; COMB Node = 'exe_unit:inst1\|reg:inst2\|reg_bank~6739'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "2.016 ns" { exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~580 exe_unit:inst1|reg:inst2|reg_bank~6739 } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "D:/lm/cpu/reg.vhd" 14 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.634 ns) + CELL(0.590 ns) 19.938 ns exe_unit:inst1\|reg:inst2\|reg_bank~6740 11 COMB LC_X12_Y10_N8 15 " "Info: 11: + IC(1.634 ns) + CELL(0.590 ns) = 19.938 ns; Loc. = LC_X12_Y10_N8; Fanout = 15; COMB Node = 'exe_unit:inst1\|reg:inst2\|reg_bank~6740'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "2.224 ns" { exe_unit:inst1|reg:inst2|reg_bank~6739 exe_unit:inst1|reg:inst2|reg_bank~6740 } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "D:/lm/cpu/reg.vhd" 14 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.677 ns) + CELL(0.115 ns) 23.730 ns exe_unit:inst1\|reg:inst2\|reg_bank\[8\]\[5\] 12 REG LC_X7_Y8_N7 3 " "Info: 12: + IC(3.677 ns) + CELL(0.115 ns) = 23.730 ns; Loc. = LC_X7_Y8_N7; Fanout = 3; REG Node = 'exe_unit:inst1\|reg:inst2\|reg_bank\[8\]\[5\]'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "3.792 ns" { exe_unit:inst1|reg:inst2|reg_bank~6740 exe_unit:inst1|reg:inst2|reg_bank[8][5] } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "D:/lm/cpu/reg.vhd" 14 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.438 ns 18.70 % " "Info: Total cell delay = 4.438 ns ( 18.70 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "19.292 ns 81.30 % " "Info: Total interconnect delay = 19.292 ns ( 81.30 % )" {  } {  } 0}  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "23.730 ns" { exe_unit:inst1|reg:inst2|reg_bank[8][3] exe_unit:inst1|reg:inst2|sr_out[3]~1142 exe_unit:inst1|reg:inst2|sr_out[3]~1143 exe_unit:inst1|reg:inst2|sr_out[3]~1144 exe_unit:inst1|reg:inst2|sr_out[3]~1147 exe_unit:inst1|alu:inst|addsub_b[3]~1245 exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~592COUT1_616 exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~587COUT1_617 exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~580 exe_unit:inst1|reg:inst2|reg_bank~6739 exe_unit:inst1|reg:inst2|reg_bank~6740 exe_unit:inst1|reg:inst2|reg_bank[8][5] } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "23.730 ns" { exe_unit:inst1|reg:inst2|reg_bank[8][3] exe_unit:inst1|reg:inst2|sr_out[3]~1142 exe_unit:inst1|reg:inst2|sr_out[3]~1143 exe_unit:inst1|reg:inst2|sr_out[3]~1144 exe_unit:inst1|reg:inst2|sr_out[3]~1147 exe_unit:inst1|alu:inst|addsub_b[3]~1245 exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~592COUT1_616 exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~587COUT1_617 exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~580 exe_unit:inst1|reg:inst2|reg_bank~6739 exe_unit:inst1|reg:inst2|reg_bank~6740 exe_unit:inst1|reg:inst2|reg_bank[8][5] } { 0.000ns 3.656ns 2.631ns 1.141ns 0.453ns 3.298ns 1.228ns 0.000ns 0.000ns 1.574ns 1.634ns 3.677ns } { 0.000ns 0.442ns 0.114ns 0.590ns 0.590ns 0.292ns 0.575ns 0.080ns 0.608ns 0.442ns 0.590ns 0.115ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.051 ns - Smallest " "Info: - Smallest clock skew is -0.051 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.903 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_29 310 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 310; CLK Node = 'clk'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "" { clk } "NODE_NAME" } "" } } { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { -112 -200 -32 -96 "clk" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.711 ns) 2.903 ns exe_unit:inst1\|reg:inst2\|reg_bank\[8\]\[5\] 2 REG LC_X7_Y8_N7 3 " "Info: 2: + IC(0.723 ns) + CELL(0.711 ns) = 2.903 ns; Loc. = LC_X7_Y8_N7; Fanout = 3; REG Node = 'exe_unit:inst1\|reg:inst2\|reg_bank\[8\]\[5\]'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "1.434 ns" { clk exe_unit:inst1|reg:inst2|reg_bank[8][5] } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "D:/lm/cpu/reg.vhd" 14 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns 75.09 % " "Info: Total cell delay = 2.180 ns ( 75.09 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.723 ns 24.91 % " "Info: Total interconnect delay = 0.723 ns ( 24.91 % )" {  } {  } 0}  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "2.903 ns" { clk exe_unit:inst1|reg:inst2|reg_bank[8][5] } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "2.903 ns" { clk clk~out0 exe_unit:inst1|reg:inst2|reg_bank[8][5] } { 0.000ns 0.000ns 0.723ns } { 0.000ns 1.469ns 0.711ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.954 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_29 310 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 310; CLK Node = 'clk'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "" { clk } "NODE_NAME" } "" } } { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { -112 -200 -32 -96 "clk" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.711 ns) 2.954 ns exe_unit:inst1\|reg:inst2\|reg_bank\[8\]\[3\] 2 REG LC_X9_Y13_N9 3 " "Info: 2: + IC(0.774 ns) + CELL(0.711 ns) = 2.954 ns; Loc. = LC_X9_Y13_N9; Fanout = 3; REG Node = 'exe_unit:inst1\|reg:inst2\|reg_bank\[8\]\[3\]'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "1.485 ns" { clk exe_unit:inst1|reg:inst2|reg_bank[8][3] } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "D:/lm/cpu/reg.vhd" 14 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns 73.80 % " "Info: Total cell delay = 2.180 ns ( 73.80 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns 26.20 % " "Info: Total interconnect delay = 0.774 ns ( 26.20 % )" {  } {  } 0}  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "2.954 ns" { clk exe_unit:inst1|reg:inst2|reg_bank[8][3] } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "2.954 ns" { clk clk~out0 exe_unit:inst1|reg:inst2|reg_bank[8][3] } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } } }  } 0}  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "2.903 ns" { clk exe_unit:inst1|reg:inst2|reg_bank[8][5] } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "2.903 ns" { clk clk~out0 exe_unit:inst1|reg:inst2|reg_bank[8][5] } { 0.000ns 0.000ns 0.723ns } { 0.000ns 1.469ns 0.711ns } } } { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "2.954 ns" { clk exe_unit:inst1|reg:inst2|reg_bank[8][3] } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "2.954 ns" { clk clk~out0 exe_unit:inst1|reg:inst2|reg_bank[8][3] } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "reg.vhd" "" { Text "D:/lm/cpu/reg.vhd" 14 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "reg.vhd" "" { Text "D:/lm/cpu/reg.vhd" 14 -1 0 } }  } 0}  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "23.730 ns" { exe_unit:inst1|reg:inst2|reg_bank[8][3] exe_unit:inst1|reg:inst2|sr_out[3]~1142 exe_unit:inst1|reg:inst2|sr_out[3]~1143 exe_unit:inst1|reg:inst2|sr_out[3]~1144 exe_unit:inst1|reg:inst2|sr_out[3]~1147 exe_unit:inst1|alu:inst|addsub_b[3]~1245 exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~592COUT1_616 exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~587COUT1_617 exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~580 exe_unit:inst1|reg:inst2|reg_bank~6739 exe_unit:inst1|reg:inst2|reg_bank~6740 exe_unit:inst1|reg:inst2|reg_bank[8][5] } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "23.730 ns" { exe_unit:inst1|reg:inst2|reg_bank[8][3] exe_unit:inst1|reg:inst2|sr_out[3]~1142 exe_unit:inst1|reg:inst2|sr_out[3]~1143 exe_unit:inst1|reg:inst2|sr_out[3]~1144 exe_unit:inst1|reg:inst2|sr_out[3]~1147 exe_unit:inst1|alu:inst|addsub_b[3]~1245 exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~592COUT1_616 exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~587COUT1_617 exe_unit:inst1|alu:inst|lpm_add_sub:ALU_ADDSUB|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~580 exe_unit:inst1|reg:inst2|reg_bank~6739 exe_unit:inst1|reg:inst2|reg_bank~6740 exe_unit:inst1|reg:inst2|reg_bank[8][5] } { 0.000ns 3.656ns 2.631ns 1.141ns 0.453ns 3.298ns 1.228ns 0.000ns 0.000ns 1.574ns 1.634ns 3.677ns } { 0.000ns 0.442ns 0.114ns 0.590ns 0.590ns 0.292ns 0.575ns 0.080ns 0.608ns 0.442ns 0.590ns 0.115ns } } } { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "2.903 ns" { clk exe_unit:inst1|reg:inst2|reg_bank[8][5] } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "2.903 ns" { clk clk~out0 exe_unit:inst1|reg:inst2|reg_bank[8][5] } { 0.000ns 0.000ns 0.723ns } { 0.000ns 1.469ns 0.711ns } } } { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "2.954 ns" { clk exe_unit:inst1|reg:inst2|reg_bank[8][3] } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "2.954 ns" { clk clk~out0 exe_unit:inst1|reg:inst2|reg_bank[8][3] } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } } }  } 0}
{ "Info" "ITDB_TSU_RESULT" "exe_unit:inst1\|reg:inst2\|reg_bank\[8\]\[2\] data_bus\[2\] clk 11.388 ns register " "Info: tsu for register \"exe_unit:inst1\|reg:inst2\|reg_bank\[8\]\[2\]\" (data pin = \"data_bus\[2\]\", clock pin = \"clk\") is 11.388 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.254 ns + Longest pin register " "Info: + Longest pin to register delay is 14.254 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_bus\[2\] 1 PIN PIN_202 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_202; Fanout = 1; PIN Node = 'data_bus\[2\]'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "" { data_bus[2] } "NODE_NAME" } "" } } { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { -24 1040 1216 -8 "data_bus\[15..0\]" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns data_bus~13 2 COMB IOC_X24_Y21_N2 4 " "Info: 2: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = IOC_X24_Y21_N2; Fanout = 4; COMB Node = 'data_bus~13'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "1.475 ns" { data_bus[2] data_bus~13 } "NODE_NAME" } "" } } { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { -24 1040 1216 -8 "data_bus\[15..0\]" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.842 ns) 8.317 ns mem_unit:inst3\|mem_data\[2\] 3 COMB LOOP LC_X9_Y18_N0 3 " "Info: 3: + IC(0.000 ns) + CELL(6.842 ns) = 8.317 ns; Loc. = LC_X9_Y18_N0; Fanout = 3; COMB LOOP Node = 'mem_unit:inst3\|mem_data\[2\]'" { { "Info" "ITDB_PART_OF_SCC" "mem_unit:inst3\|mem_data\[2\] LC_X9_Y18_N0 " "Info: Loc. = LC_X9_Y18_N0; Node \"mem_unit:inst3\|mem_data\[2\]\"" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "" { mem_unit:inst3|mem_data[2] } "NODE_NAME" } "" } }  } 0}  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "" { mem_unit:inst3|mem_data[2] } "NODE_NAME" } "" } } { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } } { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "6.842 ns" { data_bus~13 mem_unit:inst3|mem_data[2] } "NODE_NAME" } "" } } { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.544 ns) + CELL(0.590 ns) 10.451 ns exe_unit:inst1\|reg:inst2\|reg_bank~6746 4 COMB LC_X12_Y15_N8 15 " "Info: 4: + IC(1.544 ns) + CELL(0.590 ns) = 10.451 ns; Loc. = LC_X12_Y15_N8; Fanout = 15; COMB Node = 'exe_unit:inst1\|reg:inst2\|reg_bank~6746'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "2.134 ns" { mem_unit:inst3|mem_data[2] exe_unit:inst1|reg:inst2|reg_bank~6746 } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "D:/lm/cpu/reg.vhd" 14 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.494 ns) + CELL(0.309 ns) 14.254 ns exe_unit:inst1\|reg:inst2\|reg_bank\[8\]\[2\] 5 REG LC_X7_Y9_N0 3 " "Info: 5: + IC(3.494 ns) + CELL(0.309 ns) = 14.254 ns; Loc. = LC_X7_Y9_N0; Fanout = 3; REG Node = 'exe_unit:inst1\|reg:inst2\|reg_bank\[8\]\[2\]'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "3.803 ns" { exe_unit:inst1|reg:inst2|reg_bank~6746 exe_unit:inst1|reg:inst2|reg_bank[8][2] } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "D:/lm/cpu/reg.vhd" 14 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.216 ns 64.66 % " "Info: Total cell delay = 9.216 ns ( 64.66 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.038 ns 35.34 % " "Info: Total interconnect delay = 5.038 ns ( 35.34 % )" {  } {  } 0}  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "14.254 ns" { data_bus[2] data_bus~13 mem_unit:inst3|mem_data[2] exe_unit:inst1|reg:inst2|reg_bank~6746 exe_unit:inst1|reg:inst2|reg_bank[8][2] } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "14.254 ns" { data_bus[2] data_bus~13 mem_unit:inst3|mem_data[2] exe_unit:inst1|reg:inst2|reg_bank~6746 exe_unit:inst1|reg:inst2|reg_bank[8][2] } { 0.000ns 0.000ns 0.000ns 1.544ns 3.494ns } { 0.000ns 1.475ns 6.842ns 0.590ns 0.309ns } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "reg.vhd" "" { Text "D:/lm/cpu/reg.vhd" 14 -1 0 } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.903 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_29 310 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 310; CLK Node = 'clk'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "" { clk } "NODE_NAME" } "" } } { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { -112 -200 -32 -96 "clk" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.711 ns) 2.903 ns exe_unit:inst1\|reg:inst2\|reg_bank\[8\]\[2\] 2 REG LC_X7_Y9_N0 3 " "Info: 2: + IC(0.723 ns) + CELL(0.711 ns) = 2.903 ns; Loc. = LC_X7_Y9_N0; Fanout = 3; REG Node = 'exe_unit:inst1\|reg:inst2\|reg_bank\[8\]\[2\]'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "1.434 ns" { clk exe_unit:inst1|reg:inst2|reg_bank[8][2] } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "D:/lm/cpu/reg.vhd" 14 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns 75.09 % " "Info: Total cell delay = 2.180 ns ( 75.09 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.723 ns 24.91 % " "Info: Total interconnect delay = 0.723 ns ( 24.91 % )" {  } {  } 0}  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "2.903 ns" { clk exe_unit:inst1|reg:inst2|reg_bank[8][2] } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "2.903 ns" { clk clk~out0 exe_unit:inst1|reg:inst2|reg_bank[8][2] } { 0.000ns 0.000ns 0.723ns } { 0.000ns 1.469ns 0.711ns } } }  } 0}  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "14.254 ns" { data_bus[2] data_bus~13 mem_unit:inst3|mem_data[2] exe_unit:inst1|reg:inst2|reg_bank~6746 exe_unit:inst1|reg:inst2|reg_bank[8][2] } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "14.254 ns" { data_bus[2] data_bus~13 mem_unit:inst3|mem_data[2] exe_unit:inst1|reg:inst2|reg_bank~6746 exe_unit:inst1|reg:inst2|reg_bank[8][2] } { 0.000ns 0.000ns 0.000ns 1.544ns 3.494ns } { 0.000ns 1.475ns 6.842ns 0.590ns 0.309ns } } } { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "2.903 ns" { clk exe_unit:inst1|reg:inst2|reg_bank[8][2] } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "2.903 ns" { clk clk~out0 exe_unit:inst1|reg:inst2|reg_bank[8][2] } { 0.000ns 0.000ns 0.723ns } { 0.000ns 1.469ns 0.711ns } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk addr_bus\[7\] mem_unit:inst3\|tmp\[8\] 26.176 ns register " "Info: tco from clock \"clk\" to destination pin \"addr_bus\[7\]\" through register \"mem_unit:inst3\|tmp\[8\]\" is 26.176 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.960 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.960 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_29 310 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 310; CLK Node = 'clk'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "" { clk } "NODE_NAME" } "" } } { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { -112 -200 -32 -96 "clk" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.711 ns) 2.960 ns mem_unit:inst3\|tmp\[8\] 2 REG LC_X9_Y16_N6 31 " "Info: 2: + IC(0.780 ns) + CELL(0.711 ns) = 2.960 ns; Loc. = LC_X9_Y16_N6; Fanout = 31; REG Node = 'mem_unit:inst3\|tmp\[8\]'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "1.491 ns" { clk mem_unit:inst3|tmp[8] } "NODE_NAME" } "" } } { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 43 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns 73.65 % " "Info: Total cell delay = 2.180 ns ( 73.65 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.780 ns 26.35 % " "Info: Total interconnect delay = 0.780 ns ( 26.35 % )" {  } {  } 0}  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "2.960 ns" { clk mem_unit:inst3|tmp[8] } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "2.960 ns" { clk clk~out0 mem_unit:inst3|tmp[8] } { 0.000ns 0.000ns 0.780ns } { 0.000ns 1.469ns 0.711ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 43 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.992 ns + Longest register pin " "Info: + Longest register to pin delay is 22.992 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mem_unit:inst3\|tmp\[8\] 1 REG LC_X9_Y16_N6 31 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y16_N6; Fanout = 31; REG Node = 'mem_unit:inst3\|tmp\[8\]'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "" { mem_unit:inst3|tmp[8] } "NODE_NAME" } "" } } { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 43 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.748 ns) + CELL(0.590 ns) 5.338 ns id_unit:inst2\|reduce_nor~79 2 COMB LC_X10_Y16_N3 5 " "Info: 2: + IC(4.748 ns) + CELL(0.590 ns) = 5.338 ns; Loc. = LC_X10_Y16_N3; Fanout = 5; COMB Node = 'id_unit:inst2\|reduce_nor~79'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "5.338 ns" { mem_unit:inst3|tmp[8] id_unit:inst2|reduce_nor~79 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.989 ns) + CELL(0.442 ns) 7.769 ns id_unit:inst2\|reduce_nor~80 3 COMB LC_X7_Y17_N3 5 " "Info: 3: + IC(1.989 ns) + CELL(0.442 ns) = 7.769 ns; Loc. = LC_X7_Y17_N3; Fanout = 5; COMB Node = 'id_unit:inst2\|reduce_nor~80'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "2.431 ns" { id_unit:inst2|reduce_nor~79 id_unit:inst2|reduce_nor~80 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.167 ns) + CELL(0.114 ns) 9.050 ns id_unit:inst2\|mem_wr~1 4 COMB LC_X7_Y17_N0 4 " "Info: 4: + IC(1.167 ns) + CELL(0.114 ns) = 9.050 ns; Loc. = LC_X7_Y17_N0; Fanout = 4; COMB Node = 'id_unit:inst2\|mem_wr~1'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "1.281 ns" { id_unit:inst2|reduce_nor~80 id_unit:inst2|mem_wr~1 } "NODE_NAME" } "" } } { "id_unit.vhd" "" { Text "D:/lm/cpu/id_unit.vhd" 12 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.272 ns) + CELL(0.590 ns) 10.912 ns mem_unit:inst3\|addr_bus\[0\]~2003 5 COMB LC_X7_Y16_N1 24 " "Info: 5: + IC(1.272 ns) + CELL(0.590 ns) = 10.912 ns; Loc. = LC_X7_Y16_N1; Fanout = 24; COMB Node = 'mem_unit:inst3\|addr_bus\[0\]~2003'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "1.862 ns" { id_unit:inst2|mem_wr~1 mem_unit:inst3|addr_bus[0]~2003 } "NODE_NAME" } "" } } { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.950 ns) + CELL(0.114 ns) 13.976 ns mem_unit:inst3\|addr_bus\[7\]~1979 6 COMB LC_X13_Y18_N1 1 " "Info: 6: + IC(2.950 ns) + CELL(0.114 ns) = 13.976 ns; Loc. = LC_X13_Y18_N1; Fanout = 1; COMB Node = 'mem_unit:inst3\|addr_bus\[7\]~1979'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "3.064 ns" { mem_unit:inst3|addr_bus[0]~2003 mem_unit:inst3|addr_bus[7]~1979 } "NODE_NAME" } "" } } { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.590 ns) 14.995 ns mem_unit:inst3\|addr_bus\[7\]~1980 7 COMB LC_X13_Y18_N0 1 " "Info: 7: + IC(0.429 ns) + CELL(0.590 ns) = 14.995 ns; Loc. = LC_X13_Y18_N0; Fanout = 1; COMB Node = 'mem_unit:inst3\|addr_bus\[7\]~1980'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "1.019 ns" { mem_unit:inst3|addr_bus[7]~1979 mem_unit:inst3|addr_bus[7]~1980 } "NODE_NAME" } "" } } { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.888 ns) + CELL(0.590 ns) 17.473 ns mem_unit:inst3\|addr_bus\[7\]~1981 8 COMB LC_X13_Y15_N8 1 " "Info: 8: + IC(1.888 ns) + CELL(0.590 ns) = 17.473 ns; Loc. = LC_X13_Y15_N8; Fanout = 1; COMB Node = 'mem_unit:inst3\|addr_bus\[7\]~1981'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "2.478 ns" { mem_unit:inst3|addr_bus[7]~1980 mem_unit:inst3|addr_bus[7]~1981 } "NODE_NAME" } "" } } { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 16 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.395 ns) + CELL(2.124 ns) 22.992 ns addr_bus\[7\] 9 PIN PIN_48 0 " "Info: 9: + IC(3.395 ns) + CELL(2.124 ns) = 22.992 ns; Loc. = PIN_48; Fanout = 0; PIN Node = 'addr_bus\[7\]'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "5.519 ns" { mem_unit:inst3|addr_bus[7]~1981 addr_bus[7] } "NODE_NAME" } "" } } { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { -8 1040 1216 8 "addr_bus\[15..0\]" "" } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.154 ns 22.42 % " "Info: Total cell delay = 5.154 ns ( 22.42 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "17.838 ns 77.58 % " "Info: Total interconnect delay = 17.838 ns ( 77.58 % )" {  } {  } 0}  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "22.992 ns" { mem_unit:inst3|tmp[8] id_unit:inst2|reduce_nor~79 id_unit:inst2|reduce_nor~80 id_unit:inst2|mem_wr~1 mem_unit:inst3|addr_bus[0]~2003 mem_unit:inst3|addr_bus[7]~1979 mem_unit:inst3|addr_bus[7]~1980 mem_unit:inst3|addr_bus[7]~1981 addr_bus[7] } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "22.992 ns" { mem_unit:inst3|tmp[8] id_unit:inst2|reduce_nor~79 id_unit:inst2|reduce_nor~80 id_unit:inst2|mem_wr~1 mem_unit:inst3|addr_bus[0]~2003 mem_unit:inst3|addr_bus[7]~1979 mem_unit:inst3|addr_bus[7]~1980 mem_unit:inst3|addr_bus[7]~1981 addr_bus[7] } { 0.000ns 4.748ns 1.989ns 1.167ns 1.272ns 2.950ns 0.429ns 1.888ns 3.395ns } { 0.000ns 0.590ns 0.442ns 0.114ns 0.590ns 0.114ns 0.590ns 0.590ns 2.124ns } } }  } 0}  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "2.960 ns" { clk mem_unit:inst3|tmp[8] } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "2.960 ns" { clk clk~out0 mem_unit:inst3|tmp[8] } { 0.000ns 0.000ns 0.780ns } { 0.000ns 1.469ns 0.711ns } } } { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "22.992 ns" { mem_unit:inst3|tmp[8] id_unit:inst2|reduce_nor~79 id_unit:inst2|reduce_nor~80 id_unit:inst2|mem_wr~1 mem_unit:inst3|addr_bus[0]~2003 mem_unit:inst3|addr_bus[7]~1979 mem_unit:inst3|addr_bus[7]~1980 mem_unit:inst3|addr_bus[7]~1981 addr_bus[7] } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "22.992 ns" { mem_unit:inst3|tmp[8] id_unit:inst2|reduce_nor~79 id_unit:inst2|reduce_nor~80 id_unit:inst2|mem_wr~1 mem_unit:inst3|addr_bus[0]~2003 mem_unit:inst3|addr_bus[7]~1979 mem_unit:inst3|addr_bus[7]~1980 mem_unit:inst3|addr_bus[7]~1981 addr_bus[7] } { 0.000ns 4.748ns 1.989ns 1.167ns 1.272ns 2.950ns 0.429ns 1.888ns 3.395ns } { 0.000ns 0.590ns 0.442ns 0.114ns 0.590ns 0.114ns 0.590ns 0.590ns 2.124ns } } }  } 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "reg_sel\[1\] debug_out\[10\] 24.060 ns Longest " "Info: Longest tpd from source pin \"reg_sel\[1\]\" to destination pin \"debug_out\[10\]\" is 24.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns reg_sel\[1\] 1 PIN PIN_13 63 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_13; Fanout = 63; PIN Node = 'reg_sel\[1\]'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "" { reg_sel[1] } "NODE_NAME" } "" } } { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { 200 -192 -24 216 "reg_sel\[5..0\]" "" } { 8 8 24 208 "reg_sel\[3..0\]" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(8.537 ns) + CELL(0.590 ns) 10.596 ns debug_unit:inst\|debug_out\[10\]~1110 2 COMB LC_X15_Y8_N8 1 " "Info: 2: + IC(8.537 ns) + CELL(0.590 ns) = 10.596 ns; Loc. = LC_X15_Y8_N8; Fanout = 1; COMB Node = 'debug_unit:inst\|debug_out\[10\]~1110'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "9.127 ns" { reg_sel[1] debug_unit:inst|debug_out[10]~1110 } "NODE_NAME" } "" } } { "debug_unit.vhd" "" { Text "D:/lm/cpu/debug_unit.vhd" 9 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.532 ns) + CELL(0.442 ns) 12.570 ns debug_unit:inst\|debug_out\[10\]~1111 3 COMB LC_X15_Y9_N4 1 " "Info: 3: + IC(1.532 ns) + CELL(0.442 ns) = 12.570 ns; Loc. = LC_X15_Y9_N4; Fanout = 1; COMB Node = 'debug_unit:inst\|debug_out\[10\]~1111'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "1.974 ns" { debug_unit:inst|debug_out[10]~1110 debug_unit:inst|debug_out[10]~1111 } "NODE_NAME" } "" } } { "debug_unit.vhd" "" { Text "D:/lm/cpu/debug_unit.vhd" 9 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.442 ns) 13.429 ns debug_unit:inst\|debug_out\[10\]~1112 4 COMB LC_X15_Y9_N2 1 " "Info: 4: + IC(0.417 ns) + CELL(0.442 ns) = 13.429 ns; Loc. = LC_X15_Y9_N2; Fanout = 1; COMB Node = 'debug_unit:inst\|debug_out\[10\]~1112'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "0.859 ns" { debug_unit:inst|debug_out[10]~1111 debug_unit:inst|debug_out[10]~1112 } "NODE_NAME" } "" } } { "debug_unit.vhd" "" { Text "D:/lm/cpu/debug_unit.vhd" 9 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.564 ns) + CELL(0.442 ns) 15.435 ns debug_unit:inst\|debug_out\[10\]~1115 5 COMB LC_X10_Y7_N5 1 " "Info: 5: + IC(1.564 ns) + CELL(0.442 ns) = 15.435 ns; Loc. = LC_X10_Y7_N5; Fanout = 1; COMB Node = 'debug_unit:inst\|debug_out\[10\]~1115'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "2.006 ns" { debug_unit:inst|debug_out[10]~1112 debug_unit:inst|debug_out[10]~1115 } "NODE_NAME" } "" } } { "debug_unit.vhd" "" { Text "D:/lm/cpu/debug_unit.vhd" 9 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.442 ns) 16.277 ns debug_unit:inst\|debug_out\[10\]~1116 6 COMB LC_X10_Y7_N4 1 " "Info: 6: + IC(0.400 ns) + CELL(0.442 ns) = 16.277 ns; Loc. = LC_X10_Y7_N4; Fanout = 1; COMB Node = 'debug_unit:inst\|debug_out\[10\]~1116'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "0.842 ns" { debug_unit:inst|debug_out[10]~1115 debug_unit:inst|debug_out[10]~1116 } "NODE_NAME" } "" } } { "debug_unit.vhd" "" { Text "D:/lm/cpu/debug_unit.vhd" 9 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.148 ns) + CELL(0.114 ns) 18.539 ns debug_unit:inst\|debug_out\[10\]~1117 7 COMB LC_X10_Y18_N8 1 " "Info: 7: + IC(2.148 ns) + CELL(0.114 ns) = 18.539 ns; Loc. = LC_X10_Y18_N8; Fanout = 1; COMB Node = 'debug_unit:inst\|debug_out\[10\]~1117'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "2.262 ns" { debug_unit:inst|debug_out[10]~1116 debug_unit:inst|debug_out[10]~1117 } "NODE_NAME" } "" } } { "debug_unit.vhd" "" { Text "D:/lm/cpu/debug_unit.vhd" 9 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.397 ns) + CELL(2.124 ns) 24.060 ns debug_out\[10\] 8 PIN PIN_175 0 " "Info: 8: + IC(3.397 ns) + CELL(2.124 ns) = 24.060 ns; Loc. = PIN_175; Fanout = 0; PIN Node = 'debug_out\[10\]'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "5.521 ns" { debug_unit:inst|debug_out[10]~1117 debug_out[10] } "NODE_NAME" } "" } } { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { 264 1080 1257 280 "debug_out\[15..0\]" "" } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.065 ns 25.21 % " "Info: Total cell delay = 6.065 ns ( 25.21 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "17.995 ns 74.79 % " "Info: Total interconnect delay = 17.995 ns ( 74.79 % )" {  } {  } 0}  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "24.060 ns" { reg_sel[1] debug_unit:inst|debug_out[10]~1110 debug_unit:inst|debug_out[10]~1111 debug_unit:inst|debug_out[10]~1112 debug_unit:inst|debug_out[10]~1115 debug_unit:inst|debug_out[10]~1116 debug_unit:inst|debug_out[10]~1117 debug_out[10] } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "24.060 ns" { reg_sel[1] reg_sel[1]~out0 debug_unit:inst|debug_out[10]~1110 debug_unit:inst|debug_out[10]~1111 debug_unit:inst|debug_out[10]~1112 debug_unit:inst|debug_out[10]~1115 debug_unit:inst|debug_out[10]~1116 debug_unit:inst|debug_out[10]~1117 debug_out[10] } { 0.000ns 0.000ns 8.537ns 1.532ns 0.417ns 1.564ns 0.400ns 2.148ns 3.397ns } { 0.000ns 1.469ns 0.590ns 0.442ns 0.442ns 0.442ns 0.442ns 0.114ns 2.124ns } } }  } 0}
{ "Info" "ITDB_TH_RESULT" "mem_unit:inst3\|tmp\[12\] data_bus\[12\] clk -3.723 ns register " "Info: th for register \"mem_unit:inst3\|tmp\[12\]\" (data pin = \"data_bus\[12\]\", clock pin = \"clk\") is -3.723 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.954 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_29 310 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 310; CLK Node = 'clk'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "" { clk } "NODE_NAME" } "" } } { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { -112 -200 -32 -96 "clk" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.711 ns) 2.954 ns mem_unit:inst3\|tmp\[12\] 2 REG LC_X7_Y17_N0 14 " "Info: 2: + IC(0.774 ns) + CELL(0.711 ns) = 2.954 ns; Loc. = LC_X7_Y17_N0; Fanout = 14; REG Node = 'mem_unit:inst3\|tmp\[12\]'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "1.485 ns" { clk mem_unit:inst3|tmp[12] } "NODE_NAME" } "" } } { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 43 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns 73.80 % " "Info: Total cell delay = 2.180 ns ( 73.80 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns 26.20 % " "Info: Total interconnect delay = 0.774 ns ( 26.20 % )" {  } {  } 0}  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "2.954 ns" { clk mem_unit:inst3|tmp[12] } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "2.954 ns" { clk clk~out0 mem_unit:inst3|tmp[12] } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 43 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.692 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_bus\[12\] 1 PIN PIN_234 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_234; Fanout = 1; PIN Node = 'data_bus\[12\]'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "" { data_bus[12] } "NODE_NAME" } "" } } { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { -24 1040 1216 -8 "data_bus\[15..0\]" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns data_bus~3 2 COMB IOC_X6_Y21_N2 4 " "Info: 2: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = IOC_X6_Y21_N2; Fanout = 4; COMB Node = 'data_bus~3'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "1.475 ns" { data_bus[12] data_bus~3 } "NODE_NAME" } "" } } { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { { -24 1040 1216 -8 "data_bus\[15..0\]" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(5.102 ns) + CELL(0.115 ns) 6.692 ns mem_unit:inst3\|tmp\[12\] 3 REG LC_X7_Y17_N0 14 " "Info: 3: + IC(5.102 ns) + CELL(0.115 ns) = 6.692 ns; Loc. = LC_X7_Y17_N0; Fanout = 14; REG Node = 'mem_unit:inst3\|tmp\[12\]'" {  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "5.217 ns" { data_bus~3 mem_unit:inst3|tmp[12] } "NODE_NAME" } "" } } { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 43 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.590 ns 23.76 % " "Info: Total cell delay = 1.590 ns ( 23.76 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.102 ns 76.24 % " "Info: Total interconnect delay = 5.102 ns ( 76.24 % )" {  } {  } 0}  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "6.692 ns" { data_bus[12] data_bus~3 mem_unit:inst3|tmp[12] } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "6.692 ns" { data_bus[12] data_bus~3 mem_unit:inst3|tmp[12] } { 0.000ns 0.000ns 5.102ns } { 0.000ns 1.475ns 0.115ns } } }  } 0}  } { { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "2.954 ns" { clk mem_unit:inst3|tmp[12] } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "2.954 ns" { clk clk~out0 mem_unit:inst3|tmp[12] } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } } } { "D:/lm/cpu/db/cpu_cmp.qrpt" "" { Report "D:/lm/cpu/db/cpu_cmp.qrpt" Compiler "cpu" "UNKNOWN" "V1" "D:/lm/cpu/db/cpu.quartus_db" { Floorplan "D:/lm/cpu/" "" "6.692 ns" { data_bus[12] data_bus~3 mem_unit:inst3|tmp[12] } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "6.692 ns" { data_bus[12] data_bus~3 mem_unit:inst3|tmp[12] } { 0.000ns 0.000ns 5.102ns } { 0.000ns 1.475ns 0.115ns } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 18 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 24 08:34:16 2009 " "Info: Processing ended: Tue Nov 24 08:34:16 2009" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0}  } {  } 0}
