
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| add_prj             | 00h:00m:00s   | 14:46:09 Fri Aug 02 2019  | Process PRJ file                                                  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| synth_design        | 00h:00m:08s   | 14:46:09 Fri Aug 02 2019  | design_1_slot_0_0 -flatten_hierarchy rebuilt                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:05s   | 14:46:17 Fri Aug 02 2019  | Write out synthesis DCP                                           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:01s   | 14:46:22 Fri Aug 02 2019  | Report Synthesis Utilization of sortdemo_hwt0                     |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:00m:14s

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| add_prj             | 00h:00m:00s   | 14:46:23 Fri Aug 02 2019  | Process PRJ file                                                  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| synth_design        | 00h:00m:09s   | 14:46:23 Fri Aug 02 2019  | design_1_slot_0_0 -flatten_hierarchy rebuilt                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:00s   | 14:46:32 Fri Aug 02 2019  | Write out synthesis DCP                                           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 14:46:32 Fri Aug 02 2019  | Report Synthesis Utilization of matrixmul_hwt0                    |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:00m:09s

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| add_prj             | 00h:00m:00s   | 14:46:32 Fri Aug 02 2019  | Process PRJ file                                                  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| synth_design        | 00h:00m:07s   | 14:46:32 Fri Aug 02 2019  | design_1_slot_1_0 -flatten_hierarchy rebuilt                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:00s   | 14:46:39 Fri Aug 02 2019  | Write out synthesis DCP                                           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 14:46:39 Fri Aug 02 2019  | Report Synthesis Utilization of sortdemo_hwt1                     |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:00m:07s

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| add_prj             | 00h:00m:00s   | 14:46:39 Fri Aug 02 2019  | Process PRJ file                                                  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| synth_design        | 00h:00m:09s   | 14:46:39 Fri Aug 02 2019  | design_1_slot_1_0 -flatten_hierarchy rebuilt                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:00s   | 14:46:48 Fri Aug 02 2019  | Write out synthesis DCP                                           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 14:46:48 Fri Aug 02 2019  | Report Synthesis Utilization of matrixmul_hwt1                    |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:00m:09s

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| link_design         | 00h:00m:02s   | 14:46:48 Fri Aug 02 2019  | link_design -part xc7z020clg484-1 -top design_1_wrapper           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| read_checkpoint     | 00h:00m:01s   | 14:46:50 Fri Aug 02 2019  | Resolve blackbox for slot_0                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| read_checkpoint     | 00h:00m:01s   | 14:46:51 Fri Aug 02 2019  | Resolve blackbox for slot_1                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:01s   | 14:46:52 Fri Aug 02 2019  | Post link_design checkpoint                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_drc          | 00h:00m:01s   | 14:46:53 Fri Aug 02 2019  | methodology checks                                                |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_drc          | 00h:00m:01s   | 14:46:54 Fri Aug 02 2019  | timing_checks                                                     |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| opt_design          | 00h:00m:02s   | 14:46:55 Fri Aug 02 2019  | opt_design                                                        |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:01s   | 14:46:57 Fri Aug 02 2019  | Post opt_design checkpoint                                        |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| place_design        | 00h:00m:08s   | 14:46:58 Fri Aug 02 2019  | place_design                                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:01s   | 14:47:06 Fri Aug 02 2019  | Post place_design checkpoint                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| phys_opt_design     | 00h:00m:01s   | 14:47:07 Fri Aug 02 2019  | phys_opt_design                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:02s   | 14:47:08 Fri Aug 02 2019  | Post phys_opt_design checkpoint                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| route_design        | 00h:00m:14s   | 14:47:10 Fri Aug 02 2019  | route_design                                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:02s   | 14:47:24 Fri Aug 02 2019  | Post route_design checkpoint                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 14:47:26 Fri Aug 02 2019  |                                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_route_status | 00h:00m:00s   | 14:47:26 Fri Aug 02 2019  |                                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_timing       | 00h:00m:00s   | 14:47:26 Fri Aug 02 2019  | Timing Summary                                                    |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_drc          | 00h:00m:01s   | 14:47:26 Fri Aug 02 2019  | bistream_checks                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:00s   | 14:47:28 Fri Aug 02 2019  | Write cell checkpoint for design_1_i/slot_0                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| update_design       | 00h:00m:01s   | 14:47:28 Fri Aug 02 2019  | Carve out (blackbox) design_1_i/slot_0                            |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:01s   | 14:47:29 Fri Aug 02 2019  | Write cell checkpoint for design_1_i/slot_1                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| update_design       | 00h:00m:01s   | 14:47:30 Fri Aug 02 2019  | Carve out (blackbox) design_1_i/slot_1                            |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| lock_design         | 00h:00m:01s   | 14:47:31 Fri Aug 02 2019  | Lock placement and routing of design_1_wrapper                    |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:00m:45s



| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| link_design         | 00h:00m:02s   | 14:47:34 Fri Aug 02 2019  | link_design -part xc7z020clg484-1 -top design_1_wrapper           |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| read_checkpoint     | 00h:00m:01s   | 14:47:36 Fri Aug 02 2019  | Resolve blackbox for slot_0                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| read_checkpoint     | 00h:00m:01s   | 14:47:37 Fri Aug 02 2019  | Resolve blackbox for slot_1                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:02s   | 14:47:38 Fri Aug 02 2019  | Post link_design checkpoint                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_drc          | 00h:00m:02s   | 14:47:40 Fri Aug 02 2019  | methodology checks                                                |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_drc          | 00h:00m:00s   | 14:47:42 Fri Aug 02 2019  | timing_checks                                                     |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| opt_design          | 00h:00m:04s   | 14:47:42 Fri Aug 02 2019  | opt_design                                                        |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:01s   | 14:47:46 Fri Aug 02 2019  | Post opt_design checkpoint                                        |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| place_design        | 00h:00m:08s   | 14:47:47 Fri Aug 02 2019  | place_design                                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:02s   | 14:47:55 Fri Aug 02 2019  | Post place_design checkpoint                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| phys_opt_design     | 00h:00m:02s   | 14:47:57 Fri Aug 02 2019  | phys_opt_design                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:01s   | 14:47:59 Fri Aug 02 2019  | Post phys_opt_design checkpoint                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| route_design        | 00h:00m:16s   | 14:48:00 Fri Aug 02 2019  | route_design                                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:02s   | 14:48:16 Fri Aug 02 2019  | Post route_design checkpoint                                      |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 14:48:18 Fri Aug 02 2019  |                                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_route_status | 00h:00m:00s   | 14:48:18 Fri Aug 02 2019  |                                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_timing       | 00h:00m:01s   | 14:48:18 Fri Aug 02 2019  | Timing Summary                                                    |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| report_drc          | 00h:00m:01s   | 14:48:19 Fri Aug 02 2019  | bistream_checks                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:01s   | 14:48:20 Fri Aug 02 2019  | Write cell checkpoint for design_1_i/slot_0                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:01s   | 14:48:21 Fri Aug 02 2019  | Write cell checkpoint for design_1_i/slot_1                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
Total time:		00h:00m:48s



| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| pr_verify           | 00h:00m:07s   | 14:48:22 Fri Aug 02 2019  | 2 Configurations                                                  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_bitstream     | 00h:00m:18s   | 14:48:29 Fri Aug 02 2019  | config_sortdemo                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_cfgmem        | 00h:00m:01s   | 14:48:47 Fri Aug 02 2019  | Generate PCAP format bin file for config_sortdemo(sortdemo_hwt0)  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_cfgmem        | 00h:00m:00s   | 14:48:48 Fri Aug 02 2019  | Generate PCAP format bin file for config_sortdemo(sortdemo_hwt1)  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_bitstream     | 00h:00m:22s   | 14:48:48 Fri Aug 02 2019  | config_matrixmul                                                  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_cfgmem        | 00h:00m:00s   | 14:49:10 Fri Aug 02 2019  | Generate PCAP format bin file for config_matrixmul(matrixmul_hwt0) |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_cfgmem        | 00h:00m:00s   | 14:49:10 Fri Aug 02 2019  | Generate PCAP format bin file for config_matrixmul(matrixmul_hwt1) |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
