EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# STM32F10x/STM32F4x
#
DEF STM32F10x/STM32F4x U 0 40 Y Y 1 F N
F0 "U" -1350 2800 50 H V C CNN
F1 "STM32F10x/STM32F4x" 1150 -2800 50 H V C CNN
F2 "LQFP100" 0 0 50 H V C CNN
F3 "" 0 1150 50 H V C CNN
DRAW
S -1400 2750 1400 -2750 0 1 10 f
X PE2/TRACECK/FSMC_A23 1 -1500 500 100 R 50 50 1 1 B
X PE3/TRACED0/FSMC_A19 2 -1500 400 100 R 50 50 1 1 B
X PE4/TRACED1/FSMC_A20 3 -1500 300 100 R 50 50 1 1 B
X PE5/TRACED2/FSMC_A21 4 -1500 200 100 R 50 50 1 1 B
X PE6/TRACED3/FSMC_A22 5 -1500 100 100 R 50 50 1 1 B
X VBAT 6 -1500 1600 100 R 50 50 1 1 W
X TAMPER_RTC/PC13 7 1500 -2300 100 L 50 50 1 1 B
X OSC32_IN/PC14 8 1500 -2400 100 L 50 50 1 1 B
X OSC32_OUT/PC15 9 1500 -2500 100 L 50 50 1 1 B
X VSS 10 -500 -2900 150 U 50 50 1 1 W
X VREF- 20 -1500 1200 100 R 50 50 1 1 I
X SPI1_SCK/DAC_OUT2/ADC12_IN5/PA5 30 1500 1900 100 L 50 50 1 1 B
X PE9/FSMC_D6 40 -1500 -200 100 R 50 50 1 1 B
X VDD 50 -200 2900 150 D 50 50 1 1 W
X PD13/FSMC_A18 60 -1500 -2300 100 R 50 50 1 1 B
X USART1_CTS/USBDM/CAN_RX/TIM1_CH4/PA11 70 1500 1300 100 L 50 50 1 1 B
X UART5_TX/SDIO_CK/PC12 80 1500 -2200 100 L 50 50 1 1 B
X NJTRST/SPI3_MISO/PB4 90 1500 300 100 L 50 50 1 1 B
X VDD 11 -500 2900 150 D 50 50 1 1 W
X VREF+ 21 -1500 1300 100 R 50 50 1 1 I
X SPI1_MISO/TIM8_BKIN/ADC12_IN6/TIM3_CH1/PA6 31 1500 1800 100 L 50 50 1 1 B
X PE10/FSMC_D7 41 -1500 -300 100 R 50 50 1 1 B
X SPI2_NSS/I2S2_WS/I2C2_SMBA/USART3_CK/TIM1_BKIN/PB12 51 1500 -500 100 L 50 50 1 1 B
X PD14/FSMC_D0 61 -1500 -2400 100 R 50 50 1 1 B
X USART1_RTS/USBDP/CAN_TX/TIM1_ETR/PA11 71 1500 1200 100 L 50 50 1 1 B
X PD0/FSMC_D2 81 -1500 -1000 100 R 50 50 1 1 B
X I2C1_SMBA/SPI3_MOSI/I2S3_CD/PB5 91 1500 200 100 L 50 50 1 1 B
X OSC_IN 12 -1500 2100 100 R 50 50 1 1 I
X VDDA 22 400 2900 150 D 50 50 1 1 W
X SPI1_MOSI/TIM8_CH1N/ADC12_IN7/TIM3_CH2/PA7 32 1500 1700 100 L 50 50 1 1 B
X PE11/FSMC_D8 42 -1500 -400 100 R 50 50 1 1 B
X SPI2_SCK/I2S2_CK/USART3_CTS/TIM1_CH1N/PB13 52 1500 -600 100 L 50 50 1 1 B
X PD15/FSMC_D1 62 -1500 -2500 100 R 50 50 1 1 B
X JTMS/SWDIO/PA13 72 1500 1100 100 L 50 50 1 1 B
X PD1/FSMC_D3 82 -1500 -1100 100 R 50 50 1 1 B
X I2C1_SCL/TIM4_CH1/PB6 92 1500 100 100 L 50 50 1 1 B
X OSC_OUT 13 -1500 1900 100 R 50 50 1 1 O
X WKUP/USART2_CTS/ADC123_IN0/TIM2_CH1_ETR/TIM5_CH1/TIM8_ETR/PA0 23 1500 2400 100 L 50 50 1 1 B
X ADC12_IN14/PC4 33 1500 -1400 100 L 50 50 1 1 B
X PE12/FSMC_D9 43 -1500 -500 100 R 50 50 1 1 B
X SPI2_MISO/TIM1_CH2N/USART3_RTS/PB14 53 1500 -700 100 L 50 50 1 1 B
X I2S2_MCK/TIM8_CH1/SDIO_D6/PC6 63 1500 -1600 100 L 50 50 1 1 B
X NC_/_VCAP_2 73 -1500 1500 100 R 50 50 1 1 I
X PD2/TIM3_ETR/UART5_RX/SDIO_CMD 83 -1500 -1200 100 R 50 50 1 1 B
X I2C1_SDA/FSMC_NADV/TIM4_CH2/PB7 93 1500 0 100 L 50 50 1 1 B
X ~NRST 14 -1500 2500 100 R 50 50 1 1 I
X USART2_RTS/ADC123_IN1/TIM5_CH2/TIM2_CH2/PA1 24 1500 2300 100 L 50 50 1 1 B
X ADC12_IN15/PC5 34 1500 -1500 100 L 50 50 1 1 B
X PE13/FSMC_D10 44 -1500 -600 100 R 50 50 1 1 B
X SPI2_MOSI/I2S2_SD/TIM1_CH3N/PB15 54 1500 -800 100 L 50 50 1 1 B
X I2S3_MCK/TIM8_CH2/SDIO_D7/PC7 64 1500 -1700 100 L 50 50 1 1 B
X VSS 74 0 -2900 150 U 50 50 1 1 W
X PD3/FSMC_CLK 84 -1500 -1300 100 R 50 50 1 1 B
X BOOT0 94 -1500 2400 100 R 50 50 1 1 I
X ADC123_IN10/PC0 15 1500 -1000 100 L 50 50 1 1 B
X USART2_TX/TIM5_CH3/ADC123_IN2/TIM2_CH3/PA2 25 1500 2200 100 L 50 50 1 1 B
X ADC12_IN8/TIM3_CH3/TIM8_CH2N/PB0 35 1500 700 100 L 50 50 1 1 B
X PE14/FSMC_D11 45 -1500 -700 100 R 50 50 1 1 B
X PD8/FSMC_D13 55 -1500 -1800 100 R 50 50 1 1 B
X TIM8_CH3/SDIO_D0/PC8 65 1500 -1800 100 L 50 50 1 1 B
X VDD 75 0 2900 150 D 50 50 1 1 W
X PD4/FSMC_NOE 85 -1500 -1400 100 R 50 50 1 1 B
X TIM4_CH3/SDIO_D4/PB8 95 1500 -100 100 L 50 50 1 1 B
X ADC123_IN11/PC1 16 1500 -1100 100 L 50 50 1 1 B
X USART2_RX/TIM5_CH4/ADC123_IN3/TIM2_CH4/PA3 26 1500 2100 100 L 50 50 1 1 B
X ADC12_IN9/TIM3_CH4/TIM8_CH3N/PB1 36 1500 600 100 L 50 50 1 1 B
X PE15/FSMC_D12 46 -1500 -800 100 R 50 50 1 1 B
X PD9/FSMC_D14 56 -1500 -1900 100 R 50 50 1 1 B
X TIM8_CH4/SDIO_D1/PC9 66 1500 -1900 100 L 50 50 1 1 B
X JTCK/SWCLK/PA14 76 1500 1000 100 L 50 50 1 1 B
X PD5/FSMC_NWE 86 -1500 -1500 100 R 50 50 1 1 B
X TIM4_CH4/SDIO_D5/PB9 96 1500 -200 100 L 50 50 1 1 B
X ADC123_IN12/PC2 17 1500 -1200 100 L 50 50 1 1 B
X VSS 27 -300 -2900 150 U 50 50 1 1 W
X BOOT1/PB2 37 1500 500 100 L 50 50 1 1 B
X I2C2_SCL/USART3_TX/PB10 47 1500 -300 100 L 50 50 1 1 B
X PD10/FSMC_D15 57 -1500 -2000 100 R 50 50 1 1 B
X USART1_CK/TIM1_CH1/MCO/PA8 67 1500 1600 100 L 50 50 1 1 B
X JTDI/SPI3_NSS/I2S3_WS/PA15 77 1500 900 100 L 50 50 1 1 B
X PD6/FSMC_NWAIT 87 -1500 -1600 100 R 50 50 1 1 B
X PE0/TIM4_ETR/FSMC_NBL0 97 -1500 700 100 R 50 50 1 1 B
X ADC123_IN13/PC3 18 1500 -1300 100 L 50 50 1 1 B
X VDD 28 -300 2900 150 D 50 50 1 1 W
X PE7/FSMC_D4 38 -1500 0 100 R 50 50 1 1 B
X I2C2_SDA/USART3_RX/PB11 48 1500 -400 100 L 50 50 1 1 B
X PD11/FSMC_A16 58 -1500 -2100 100 R 50 50 1 1 B
X USART1_TX/TIM1_CH2/PA9 68 1500 1500 100 L 50 50 1 1 B
X UART4_TX/SDIO_D2/PC10 78 1500 -2000 100 L 50 50 1 1 B
X PD7/FSMC_NE1/FSMC_NCE2 88 -1500 -1700 100 R 50 50 1 1 B
X PE1/FSMC_NBL1 98 -1500 600 100 R 50 50 1 1 B
X VSSA 19 400 -2900 150 U 50 50 1 1 W
X SPI1_NSS/USART2_CK/DAC_OUT1/ADC12_IN4/PA4 29 1500 2000 100 L 50 50 1 1 B
X PE8/FSMC_D5 39 -1500 -100 100 R 50 50 1 1 B
X VSS 49 -200 -2900 150 U 50 50 1 1 W
X PD12/FSMC_A17 59 -1500 -2200 100 R 50 50 1 1 B
X USART1_RX/TIM1_CH3/PA10 69 1500 1400 100 L 50 50 1 1 B
X UART4_RX/SDIO_D3/PC11 79 1500 -2100 100 L 50 50 1 1 B
X JTDO/SPI3_SCK/I2S3_CK/PB3 89 1500 400 100 L 50 50 1 1 B
X VSS 99 100 -2900 150 U 50 50 1 1 W
X VDD 100 100 2900 150 D 50 50 1 1 W
ENDDRAW
ENDDEF
#
#End Library
