
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4916 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 338.672 ; gain = 84.777
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/top.v:25]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-256] done synthesizing module 'counter' (1#1) [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.runs/synth_1/.Xil/Vivado-3164-DESKTOP-GJPCRJL/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (2#1) [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.runs/synth_1/.Xil/Vivado-3164-DESKTOP-GJPCRJL/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_1' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.runs/synth_1/.Xil/Vivado-3164-DESKTOP-GJPCRJL/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_1' (3#1) [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.runs/synth_1/.Xil/Vivado-3164-DESKTOP-GJPCRJL/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'HashMsgIn' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:107]
	Parameter delay bound to: 3'b000 
	Parameter END_ADDR bound to: 66 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[66] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[65] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[64] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[63] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[62] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[61] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[60] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[59] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[58] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[57] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[56] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[55] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[54] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[53] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[52] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[51] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[50] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[49] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[48] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[47] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[46] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[45] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[44] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[43] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[42] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[41] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[40] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[39] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[38] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[37] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[36] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[35] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[34] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[33] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[32] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[31] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[30] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[29] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[28] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[27] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[26] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[25] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[24] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[23] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[22] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[21] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[20] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[19] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[18] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[17] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[16] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[15] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[14] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[13] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[12] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[11] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[10] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[9] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[8] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[7] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[6] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[5] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[4] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[3] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[2] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[1] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
WARNING: [Synth 8-5788] Register RAM_reg[0] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:126]
INFO: [Synth 8-256] done synthesizing module 'HashMsgIn' (4#1) [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:107]
WARNING: [Synth 8-689] width (8) of port connection 'addr' does not match port width (32) of module 'HashMsgIn' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/top.v:48]
WARNING: [Synth 8-689] width (32) of port connection 'msgO' does not match port width (128) of module 'HashMsgIn' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/top.v:48]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/top.v:48]
INFO: [Synth 8-638] synthesizing module 'dataIn' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:23]
	Parameter delay bound to: 3'b000 
	Parameter END_ADDR bound to: 10 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[66] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[65] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[64] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[63] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[62] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[61] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[60] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[59] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[58] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[57] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[56] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[55] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[54] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[53] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[52] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[51] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[50] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[49] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[48] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[47] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[46] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[45] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[44] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[43] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[42] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[41] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[40] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[39] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[38] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[37] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[36] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[35] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[34] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[33] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[32] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[31] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[30] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[29] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[28] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[27] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[26] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[25] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[24] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[23] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[22] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[21] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[20] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[19] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[18] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[17] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[16] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[15] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[14] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[13] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[12] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[11] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[10] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[9] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[8] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[7] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[6] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[5] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[4] was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-5788] Register RAM_reg[3] in module dataIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-5788] Register RAM_reg[2] in module dataIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-5788] Register RAM_reg[1] in module dataIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
WARNING: [Synth 8-5788] Register RAM_reg[0] in module dataIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:42]
INFO: [Synth 8-256] done synthesizing module 'dataIn' (5#1) [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'addr' does not match port width (32) of module 'dataIn' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/top.v:49]
WARNING: [Synth 8-689] width (32) of port connection 'hashO' does not match port width (1920) of module 'dataIn' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/top.v:49]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/top.v:49]
INFO: [Synth 8-638] synthesizing module 'aes_enc_core' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:23]
WARNING: [Synth 8-567] referenced signal 'keyIn' should be on the sensitivity list [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:1421]
WARNING: [Synth 8-567] referenced signal 'dstart' should be on the sensitivity list [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:1421]
WARNING: [Synth 8-567] referenced signal 'dataIn' should be on the sensitivity list [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:1421]
WARNING: [Synth 8-567] referenced signal 'inv_sbox' should be on the sensitivity list [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:1421]
WARNING: [Synth 8-567] referenced signal 'mul14' should be on the sensitivity list [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:1421]
WARNING: [Synth 8-567] referenced signal 'mul11' should be on the sensitivity list [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:1421]
WARNING: [Synth 8-567] referenced signal 'mul13' should be on the sensitivity list [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:1421]
WARNING: [Synth 8-567] referenced signal 'mul9' should be on the sensitivity list [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:1421]
WARNING: [Synth 8-3848] Net led_out in module/entity aes_enc_core does not have driver. [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:32]
INFO: [Synth 8-256] done synthesizing module 'aes_enc_core' (6#1) [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:23]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/uart_tx.v:21]
	Parameter bit_time bound to: 868 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element ledout_reg was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/uart_tx.v:74]
WARNING: [Synth 8-5788] Register tx_buff_reg[19] in module uart_tx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/uart_tx.v:52]
WARNING: [Synth 8-5788] Register tx_buff_reg[18] in module uart_tx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/uart_tx.v:52]
WARNING: [Synth 8-5788] Register tx_buff_reg[17] in module uart_tx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/uart_tx.v:52]
WARNING: [Synth 8-5788] Register tx_buff_reg[16] in module uart_tx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/uart_tx.v:52]
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (7#1) [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/uart_tx.v:21]
INFO: [Synth 8-256] done synthesizing module 'top' (8#1) [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/top.v:25]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port led_out[7]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port led_out[6]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port led_out[5]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port led_out[4]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port led_out[3]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port led_out[2]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port led_out[1]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port led_out[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 1232.695 ; gain = 978.801
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 1232.695 ; gain = 978.801
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.runs/synth_1/.Xil/Vivado-3164-DESKTOP-GJPCRJL/dcp5/blk_mem_gen_0_in_context.xdc] for cell 'B0'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.runs/synth_1/.Xil/Vivado-3164-DESKTOP-GJPCRJL/dcp5/blk_mem_gen_0_in_context.xdc] for cell 'B0'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.runs/synth_1/.Xil/Vivado-3164-DESKTOP-GJPCRJL/dcp7/blk_mem_gen_1_in_context.xdc] for cell 'B1'
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.runs/synth_1/.Xil/Vivado-3164-DESKTOP-GJPCRJL/dcp7/blk_mem_gen_1_in_context.xdc] for cell 'B1'
Parsing XDC File [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/constrs_1/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1331.418 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:37 ; elapsed = 00:01:43 . Memory (MB): peak = 1332.598 ; gain = 1078.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:37 ; elapsed = 00:01:43 . Memory (MB): peak = 1332.598 ; gain = 1078.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for B0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for B1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:37 ; elapsed = 00:01:43 . Memory (MB): peak = 1332.598 ; gain = 1078.703
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element out_reg was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/counter.v:30]
INFO: [Synth 8-5545] ROM "RAM_reg[59]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[58]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[57]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[56]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[55]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[54]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[53]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[52]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[51]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[50]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[49]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[48]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[47]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[46]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[45]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[44]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[43]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[42]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[41]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[40]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[39]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[38]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[37]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[36]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[35]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[34]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[33]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[32]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[31]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[30]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[29]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[28]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[27]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[26]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[25]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "hashO" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "msgO" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'aes_enc_core'
WARNING: [Synth 8-6014] Unused sequential element curr_state_reg was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:1416]
WARNING: [Synth 8-6014] Unused sequential element next_state_reg was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:1426]
INFO: [Synth 8-5546] ROM "tempStart" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempRow" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempSbox" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempRow1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempSbox1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempRow2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempSbox2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempRow3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempSbox3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempRow4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempSbox4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempRow5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempSbox5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempRow6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempSbox6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempRow7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempSbox7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d14" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d15" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempRow8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempSbox8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d17" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempRow9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempSbox9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d18" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d19" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempRow10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempSbox10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d20" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d21" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempRow11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempSbox11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d22" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d23" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempRow12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempSbox12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d24" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d25" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempRow13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempSbox13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d26" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ledDone" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encDone" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "plaintext" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element bit_count_reg was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/uart_tx.v:48]
WARNING: [Synth 8-6014] Unused sequential element byte_count_reg was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/uart_tx.v:72]
WARNING: [Synth 8-327] inferring latch for variable 'encDone_reg' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:1425]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:1426]
WARNING: [Synth 8-327] inferring latch for variable 'plaintext_reg' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2258]
WARNING: [Synth 8-327] inferring latch for variable 'ledDone_reg' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:1424]
WARNING: [Synth 8-327] inferring latch for variable 'w1_reg[3]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2251]
WARNING: [Synth 8-327] inferring latch for variable 'w1_reg[2]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2251]
WARNING: [Synth 8-327] inferring latch for variable 'w1_reg[1]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2251]
WARNING: [Synth 8-327] inferring latch for variable 'w1_reg[0]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2251]
WARNING: [Synth 8-327] inferring latch for variable 'd26_reg[15]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2232]
WARNING: [Synth 8-327] inferring latch for variable 'd26_reg[14]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2232]
WARNING: [Synth 8-327] inferring latch for variable 'd26_reg[13]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2232]
WARNING: [Synth 8-327] inferring latch for variable 'd26_reg[12]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2232]
WARNING: [Synth 8-327] inferring latch for variable 'd26_reg[11]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2232]
WARNING: [Synth 8-327] inferring latch for variable 'd26_reg[10]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2232]
WARNING: [Synth 8-327] inferring latch for variable 'd26_reg[9]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2232]
WARNING: [Synth 8-327] inferring latch for variable 'd26_reg[8]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2232]
WARNING: [Synth 8-327] inferring latch for variable 'd26_reg[7]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2232]
WARNING: [Synth 8-327] inferring latch for variable 'd26_reg[6]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2232]
WARNING: [Synth 8-327] inferring latch for variable 'd26_reg[5]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2232]
WARNING: [Synth 8-327] inferring latch for variable 'd26_reg[4]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2232]
WARNING: [Synth 8-327] inferring latch for variable 'd26_reg[3]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2232]
WARNING: [Synth 8-327] inferring latch for variable 'd26_reg[2]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2232]
WARNING: [Synth 8-327] inferring latch for variable 'd26_reg[1]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2232]
WARNING: [Synth 8-327] inferring latch for variable 'd26_reg[0]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2232]
WARNING: [Synth 8-327] inferring latch for variable 'k_reg[3]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:1465]
WARNING: [Synth 8-327] inferring latch for variable 'tempSbox13_reg[15]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2225]
WARNING: [Synth 8-327] inferring latch for variable 'tempSbox13_reg[14]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2225]
WARNING: [Synth 8-327] inferring latch for variable 'tempSbox13_reg[13]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2225]
WARNING: [Synth 8-327] inferring latch for variable 'tempSbox13_reg[12]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2225]
WARNING: [Synth 8-327] inferring latch for variable 'k_reg[2]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:1465]
WARNING: [Synth 8-327] inferring latch for variable 'tempSbox13_reg[11]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2225]
WARNING: [Synth 8-327] inferring latch for variable 'tempSbox13_reg[10]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2225]
WARNING: [Synth 8-327] inferring latch for variable 'tempSbox13_reg[9]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2225]
WARNING: [Synth 8-327] inferring latch for variable 'tempSbox13_reg[8]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2225]
WARNING: [Synth 8-327] inferring latch for variable 'k_reg[1]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:1465]
WARNING: [Synth 8-327] inferring latch for variable 'tempSbox13_reg[7]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2225]
WARNING: [Synth 8-327] inferring latch for variable 'tempSbox13_reg[6]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2225]
WARNING: [Synth 8-327] inferring latch for variable 'tempSbox13_reg[5]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2225]
WARNING: [Synth 8-327] inferring latch for variable 'tempSbox13_reg[4]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2225]
WARNING: [Synth 8-327] inferring latch for variable 'k_reg[0]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:1465]
WARNING: [Synth 8-327] inferring latch for variable 'tempSbox13_reg[3]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2225]
WARNING: [Synth 8-327] inferring latch for variable 'tempSbox13_reg[2]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2225]
WARNING: [Synth 8-327] inferring latch for variable 'tempSbox13_reg[1]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2225]
WARNING: [Synth 8-327] inferring latch for variable 'tempSbox13_reg[0]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2225]
WARNING: [Synth 8-327] inferring latch for variable 'tempRow13_reg[15]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2218]
WARNING: [Synth 8-327] inferring latch for variable 'tempRow13_reg[14]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2218]
WARNING: [Synth 8-327] inferring latch for variable 'tempRow13_reg[13]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2218]
WARNING: [Synth 8-327] inferring latch for variable 'tempRow13_reg[12]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2218]
WARNING: [Synth 8-327] inferring latch for variable 'tempRow13_reg[11]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2218]
WARNING: [Synth 8-327] inferring latch for variable 'tempRow13_reg[10]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2218]
WARNING: [Synth 8-327] inferring latch for variable 'tempRow13_reg[9]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2218]
WARNING: [Synth 8-327] inferring latch for variable 'tempRow13_reg[8]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2218]
WARNING: [Synth 8-327] inferring latch for variable 'tempRow13_reg[7]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2218]
WARNING: [Synth 8-327] inferring latch for variable 'tempRow13_reg[6]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2218]
WARNING: [Synth 8-327] inferring latch for variable 'tempRow13_reg[5]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2218]
WARNING: [Synth 8-327] inferring latch for variable 'tempRow13_reg[4]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2218]
WARNING: [Synth 8-327] inferring latch for variable 'tempRow13_reg[3]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2218]
WARNING: [Synth 8-327] inferring latch for variable 'tempRow13_reg[2]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2218]
WARNING: [Synth 8-327] inferring latch for variable 'tempRow13_reg[1]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2218]
WARNING: [Synth 8-327] inferring latch for variable 'tempRow13_reg[0]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2218]
WARNING: [Synth 8-327] inferring latch for variable 'd25_reg[3]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2199]
WARNING: [Synth 8-327] inferring latch for variable 'd25_reg[6]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2199]
WARNING: [Synth 8-327] inferring latch for variable 'd25_reg[9]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2199]
WARNING: [Synth 8-327] inferring latch for variable 'd25_reg[12]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2199]
WARNING: [Synth 8-327] inferring latch for variable 'd25_reg[15]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2199]
WARNING: [Synth 8-327] inferring latch for variable 'd25_reg[2]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2199]
WARNING: [Synth 8-327] inferring latch for variable 'd25_reg[5]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2199]
WARNING: [Synth 8-327] inferring latch for variable 'd25_reg[8]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2199]
WARNING: [Synth 8-327] inferring latch for variable 'd25_reg[11]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2199]
WARNING: [Synth 8-327] inferring latch for variable 'd25_reg[14]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2199]
WARNING: [Synth 8-327] inferring latch for variable 'd25_reg[1]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2199]
WARNING: [Synth 8-327] inferring latch for variable 'd25_reg[4]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2199]
WARNING: [Synth 8-327] inferring latch for variable 'd25_reg[7]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2199]
WARNING: [Synth 8-327] inferring latch for variable 'd25_reg[10]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2199]
WARNING: [Synth 8-327] inferring latch for variable 'd25_reg[13]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2199]
WARNING: [Synth 8-327] inferring latch for variable 'd25_reg[0]' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2199]
WARNING: [Synth 8-327] inferring latch for variable 'd24_reg[1]_rep' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2180]
WARNING: [Synth 8-327] inferring latch for variable 'd24_reg[2]_rep' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2180]
WARNING: [Synth 8-327] inferring latch for variable 'd24_reg[3]_rep' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2180]
WARNING: [Synth 8-327] inferring latch for variable 'd24_reg[0]_rep' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2180]
WARNING: [Synth 8-327] inferring latch for variable 'd24_reg[5]_rep' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2180]
WARNING: [Synth 8-327] inferring latch for variable 'd24_reg[6]_rep' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2180]
WARNING: [Synth 8-327] inferring latch for variable 'd24_reg[7]_rep' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2180]
WARNING: [Synth 8-327] inferring latch for variable 'd24_reg[4]_rep' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2180]
WARNING: [Synth 8-327] inferring latch for variable 'd24_reg[9]_rep' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2180]
WARNING: [Synth 8-327] inferring latch for variable 'd24_reg[10]_rep' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2180]
WARNING: [Synth 8-327] inferring latch for variable 'd24_reg[11]_rep' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2180]
WARNING: [Synth 8-327] inferring latch for variable 'd24_reg[8]_rep' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2180]
WARNING: [Synth 8-327] inferring latch for variable 'd24_reg[13]_rep' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2180]
WARNING: [Synth 8-327] inferring latch for variable 'd24_reg[14]_rep' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2180]
WARNING: [Synth 8-327] inferring latch for variable 'd24_reg[15]_rep' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2180]
WARNING: [Synth 8-327] inferring latch for variable 'd24_reg[12]_rep' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2180]
WARNING: [Synth 8-327] inferring latch for variable 'd24_reg[13]_rep' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2180]
WARNING: [Synth 8-327] inferring latch for variable 'd24_reg[14]_rep' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2180]
WARNING: [Synth 8-327] inferring latch for variable 'd24_reg[15]_rep' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2180]
WARNING: [Synth 8-327] inferring latch for variable 'd24_reg[12]_rep' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2180]
WARNING: [Synth 8-327] inferring latch for variable 'd24_reg[1]_rep' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2180]
WARNING: [Synth 8-327] inferring latch for variable 'd24_reg[2]_rep' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2180]
WARNING: [Synth 8-327] inferring latch for variable 'd24_reg[3]_rep' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2180]
WARNING: [Synth 8-327] inferring latch for variable 'd24_reg[0]_rep' [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/core_logic.v:2180]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:33 ; elapsed = 00:03:50 . Memory (MB): peak = 1482.641 ; gain = 1228.746
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'C0' (counter) to 'C1'

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |aes_enc_core__GB0 |           1|     36547|
|2     |aes_enc_core__GB1 |           1|     12032|
|3     |aes_enc_core__GB2 |           1|     11968|
|4     |aes_enc_core__GB3 |           1|     21056|
|5     |top__GC0          |           1|     16161|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register hashO_reg [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:121]
INFO: [Synth 8-3538] Detected potentially large (wide) register hashO_reg [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:37]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
	   2 Input      8 Bit         XORs := 224   
	   4 Input      8 Bit         XORs := 208   
+---Registers : 
	             1920 Bit    Registers := 2     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 64    
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 21    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
	  76 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 83    
	   4 Input      8 Bit        Muxes := 19    
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 19    
	   2 Input      4 Bit        Muxes := 1     
	  76 Input      1 Bit        Muxes := 70    
	   2 Input      1 Bit        Muxes := 77    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register hashO_reg [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/HashIn.v:121]
INFO: [Synth 8-3538] Detected potentially large (wide) register hashO_reg [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/dataIn.v:37]
Hierarchical RTL Component report 
Module aes_enc_core 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
	   2 Input      8 Bit         XORs := 224   
	   4 Input      8 Bit         XORs := 208   
+---Muxes : 
	  76 Input      8 Bit        Muxes := 1     
	  76 Input      1 Bit        Muxes := 70    
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module HashMsgIn 
Detailed RTL Component Info : 
+---Registers : 
	             1920 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 60    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 61    
Module dataIn 
Detailed RTL Component Info : 
+---Registers : 
	             1920 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 20    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 83    
	   4 Input      8 Bit        Muxes := 19    
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 19    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design top has unconnected port ledout[7]
WARNING: [Synth 8-3331] design top has unconnected port ledout[6]
WARNING: [Synth 8-3331] design top has unconnected port ledout[5]
WARNING: [Synth 8-3331] design top has unconnected port ledout[4]
WARNING: [Synth 8-3331] design top has unconnected port ledout[3]
WARNING: [Synth 8-3331] design top has unconnected port ledout[2]
WARNING: [Synth 8-3331] design top has unconnected port ledout[1]
WARNING: [Synth 8-3331] design top has unconnected port ledout[0]
INFO: [Synth 8-3886] merging instance 'd_reg[4]_rep[2]' (LD) to 'd_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'd_reg[4]_rep[1]' (LD) to 'd_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'd_reg[7]_rep[2]' (LD) to 'd_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'd_reg[6]_rep[2]' (LD) to 'd_reg[6][2]'
INFO: [Synth 8-3886] merging instance 'd_reg[5]_rep[2]' (LD) to 'd_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'd_reg[4]_rep[0]' (LD) to 'd_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'd_reg[7]_rep[1]' (LD) to 'd_reg[7][1]'
INFO: [Synth 8-3886] merging instance 'd_reg[6]_rep[1]' (LD) to 'd_reg[6][1]'
INFO: [Synth 8-3886] merging instance 'd_reg[5]_rep[1]' (LD) to 'd_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'd_reg[7]_rep[0]' (LD) to 'd_reg[7][0]'
INFO: [Synth 8-3886] merging instance 'd_reg[7]_rep[5]' (LD) to 'd_reg[7][5]'
INFO: [Synth 8-3886] merging instance 'd_reg[6]_rep[0]' (LD) to 'd_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'd_reg[5]_rep[0]' (LD) to 'd_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'd_reg[11]_rep[2]' (LD) to 'd_reg[11][2]'
INFO: [Synth 8-3886] merging instance 'd_reg[8]_rep[2]' (LD) to 'd_reg[8][2]'
INFO: [Synth 8-3886] merging instance 'd_reg[11]_rep[1]' (LD) to 'd_reg[11][1]'
INFO: [Synth 8-3886] merging instance 'd_reg[10]_rep[2]' (LD) to 'd_reg[10][2]'
INFO: [Synth 8-3886] merging instance 'd_reg[9]_rep[2]' (LD) to 'd_reg[9][2]'
INFO: [Synth 8-3886] merging instance 'd_reg[8]_rep[1]' (LD) to 'd_reg[8][1]'
INFO: [Synth 8-3886] merging instance 'd_reg[11]_rep[0]' (LD) to 'd_reg[11][0]'
INFO: [Synth 8-3886] merging instance 'd_reg[10]_rep[1]' (LD) to 'd_reg[10][1]'
INFO: [Synth 8-3886] merging instance 'd_reg[9]_rep[1]' (LD) to 'd_reg[9][1]'
INFO: [Synth 8-3886] merging instance 'd_reg[8]_rep[0]' (LD) to 'd_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'd_reg[10]_rep[0]' (LD) to 'd_reg[10][0]'
INFO: [Synth 8-3886] merging instance 'd_reg[10]_rep[5]' (LD) to 'd_reg[10][5]'
INFO: [Synth 8-3886] merging instance 'd_reg[9]_rep[0]' (LD) to 'd_reg[9][0]'
INFO: [Synth 8-3886] merging instance 'd_reg[14]_rep[2]' (LD) to 'd_reg[14][2]'
INFO: [Synth 8-3886] merging instance 'd_reg[12]_rep[2]' (LD) to 'd_reg[12][2]'
INFO: [Synth 8-3886] merging instance 'd_reg[15]_rep[2]' (LD) to 'd_reg[15][2]'
INFO: [Synth 8-3886] merging instance 'd_reg[14]_rep[1]' (LD) to 'd_reg[14][1]'
INFO: [Synth 8-3886] merging instance 'd_reg[13]_rep[2]' (LD) to 'd_reg[13][2]'
INFO: [Synth 8-3886] merging instance 'd_reg[12]_rep[1]' (LD) to 'd_reg[12][1]'
INFO: [Synth 8-3886] merging instance 'd_reg[15]_rep[1]' (LD) to 'd_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'd_reg[14]_rep[0]' (LD) to 'd_reg[14][0]'
INFO: [Synth 8-3886] merging instance 'd_reg[13]_rep[1]' (LD) to 'd_reg[13][1]'
INFO: [Synth 8-3886] merging instance 'd_reg[12]_rep[0]' (LD) to 'd_reg[12][0]'
INFO: [Synth 8-3886] merging instance 'd_reg[15]_rep[0]' (LD) to 'd_reg[15][0]'
INFO: [Synth 8-3886] merging instance 'd_reg[13]_rep[0]' (LD) to 'd_reg[13][0]'
INFO: [Synth 8-3886] merging instance 'd_reg[13]_rep[5]' (LD) to 'd_reg[13][5]'
INFO: [Synth 8-3886] merging instance 'd_reg[1]_rep[2]' (LD) to 'd_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'd_reg[0]_rep[2]' (LD) to 'd_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'd_reg[3]_rep[2]' (LD) to 'd_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'd_reg[2]_rep[2]' (LD) to 'd_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'd_reg[1]_rep[1]' (LD) to 'd_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'd_reg[0]_rep[1]' (LD) to 'd_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'd_reg[3]_rep[1]' (LD) to 'd_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'd_reg[2]_rep[1]' (LD) to 'd_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'd_reg[1]_rep[0]' (LD) to 'd_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'd_reg[0]_rep[0]' (LD) to 'd_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'd_reg[0]_rep[5]' (LD) to 'd_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'd_reg[3]_rep[0]' (LD) to 'd_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'd_reg[2]_rep[0]' (LD) to 'd_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'd_reg[8][2]' (LD) to 'd_reg[8]_rep[2]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[8][1]' (LD) to 'd_reg[8]_rep[1]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[11][2]' (LD) to 'd_reg[11]_rep[2]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[10][2]' (LD) to 'd_reg[10]_rep[2]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[9][2]' (LD) to 'd_reg[9]_rep[2]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[8][0]' (LD) to 'd_reg[8]_rep[0]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[11][1]' (LD) to 'd_reg[11]_rep[1]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[10][1]' (LD) to 'd_reg[10]_rep[1]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[9][1]' (LD) to 'd_reg[9]_rep[1]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[11][0]' (LD) to 'd_reg[11]_rep[0]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[11][5]' (LD) to 'd_reg[11]_rep[5]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[10][0]' (LD) to 'd_reg[10]_rep[0]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[9][0]' (LD) to 'd_reg[9]_rep[0]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[15][2]' (LD) to 'd_reg[15]_rep[2]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[12][2]' (LD) to 'd_reg[12]_rep[2]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[15][1]' (LD) to 'd_reg[15]_rep[1]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[14][2]' (LD) to 'd_reg[14]_rep[2]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[13][2]' (LD) to 'd_reg[13]_rep[2]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[12][1]' (LD) to 'd_reg[12]_rep[1]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[15][0]' (LD) to 'd_reg[15]_rep[0]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[14][1]' (LD) to 'd_reg[14]_rep[1]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[13][1]' (LD) to 'd_reg[13]_rep[1]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[12][0]' (LD) to 'd_reg[12]_rep[0]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[14][0]' (LD) to 'd_reg[14]_rep[0]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[14][5]' (LD) to 'd_reg[14]_rep[5]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[13][0]' (LD) to 'd_reg[13]_rep[0]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[2][2]' (LD) to 'd_reg[2]_rep[2]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[0][2]' (LD) to 'd_reg[0]_rep[2]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[3][2]' (LD) to 'd_reg[3]_rep[2]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[2][1]' (LD) to 'd_reg[2]_rep[1]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[1][2]' (LD) to 'd_reg[1]_rep[2]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[0][1]' (LD) to 'd_reg[0]_rep[1]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[3][1]' (LD) to 'd_reg[3]_rep[1]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[2][0]' (LD) to 'd_reg[2]_rep[0]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[1][1]' (LD) to 'd_reg[1]_rep[1]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[0][0]' (LD) to 'd_reg[0]_rep[0]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[3][0]' (LD) to 'd_reg[3]_rep[0]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[1][0]' (LD) to 'd_reg[1]_rep[0]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[1][5]' (LD) to 'd_reg[1]_rep[5]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[5][2]' (LD) to 'd_reg[5]_rep[2]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[4][2]' (LD) to 'd_reg[4]_rep[2]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[7][2]' (LD) to 'd_reg[7]_rep[2]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[6][2]' (LD) to 'd_reg[6]_rep[2]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[5][1]' (LD) to 'd_reg[5]_rep[1]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[4][1]' (LD) to 'd_reg[4]_rep[1]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[7][1]' (LD) to 'd_reg[7]_rep[1]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[6][1]' (LD) to 'd_reg[6]_rep[1]__1'
INFO: [Synth 8-3886] merging instance 'd_reg[5][0]' (LD) to 'd_reg[5]_rep[0]__1'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\next_state_reg[8] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "hashO" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[59]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[58]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[57]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[56]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[55]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[54]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[53]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[52]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[51]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[50]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[49]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[48]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[47]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[46]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[45]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[44]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[43]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[42]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[41]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[40]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[39]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[38]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[37]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[36]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[35]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[34]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[33]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[32]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[31]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[30]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[29]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[28]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[27]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element C0/out_reg was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/counter.v:30]
WARNING: [Synth 8-6014] Unused sequential element U1/byte_count_reg was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/uart_tx.v:72]
WARNING: [Synth 8-6014] Unused sequential element U1/bit_count_reg was removed.  [C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.srcs/sources_1/new/uart_tx.v:48]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U1/tx_buff_reg[19][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U1/tx_buff_reg[18][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U1/tx_buff_reg[17][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U1/tx_buff_reg[16][7] )
WARNING: [Synth 8-3332] Sequential element (msgO_reg[127]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[126]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[125]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[124]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[123]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[122]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[121]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[120]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[119]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[118]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[117]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[116]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[115]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[114]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[113]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[112]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[111]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[110]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[109]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[108]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[107]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[106]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[105]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[104]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[103]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[102]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[101]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[100]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[99]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[98]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[97]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[96]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[95]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[94]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[93]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[92]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[91]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[90]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[89]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[88]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[87]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[86]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[85]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[84]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[83]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[82]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[81]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[80]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[79]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[78]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[77]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[76]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[75]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[74]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[73]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[72]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[71]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[70]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[69]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[68]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[67]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[66]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[65]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[64]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[63]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[62]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[61]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[60]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[59]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[58]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[57]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[56]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[55]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[54]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[53]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[52]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[51]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[50]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[49]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[48]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[47]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[46]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[45]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[44]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[43]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[42]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[41]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[40]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[39]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[38]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[37]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[36]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[35]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[34]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[33]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[32]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[31]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[30]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[29]) is unused and will be removed from module HashMsgIn.
WARNING: [Synth 8-3332] Sequential element (msgO_reg[28]) is unused and will be removed from module HashMsgIn.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:51 ; elapsed = 00:06:23 . Memory (MB): peak = 1482.641 ; gain = 1228.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+------------+---------------+----------------+
|Module Name  | RTL Object | Depth x Width | Implemented As | 
+-------------+------------+---------------+----------------+
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul11      | 256x8         | LUT            | 
|aes_enc_core | mul13      | 256x8         | LUT            | 
|aes_enc_core | mul9       | 256x8         | LUT            | 
|aes_enc_core | mul14      | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
|aes_enc_core | inv_sbox   | 256x8         | LUT            | 
+-------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |aes_enc_core__GB0 |           1|     25325|
|2     |aes_enc_core__GB1 |           1|      8256|
|3     |aes_enc_core__GB2 |           1|      8192|
|4     |aes_enc_core__GB3 |           1|     14448|
|5     |top__GC0          |           1|      5449|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:04 ; elapsed = 00:06:35 . Memory (MB): peak = 1482.641 ; gain = 1228.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:04 ; elapsed = 00:06:36 . Memory (MB): peak = 1482.641 ; gain = 1228.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |aes_enc_core__GB0 |           1|     25322|
|2     |aes_enc_core__GB1 |           1|      8256|
|3     |aes_enc_core__GB2 |           1|      8192|
|4     |aes_enc_core__GB3 |           1|     14448|
|5     |top__GC0          |           1|      5449|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:15 ; elapsed = 00:06:59 . Memory (MB): peak = 1482.641 ; gain = 1228.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |aes_enc_core__GB0 |           1|     14377|
|2     |aes_enc_core__GB3 |           1|      7560|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:24 ; elapsed = 00:07:08 . Memory (MB): peak = 1482.641 ; gain = 1228.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:24 ; elapsed = 00:07:08 . Memory (MB): peak = 1482.641 ; gain = 1228.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:25 ; elapsed = 00:07:09 . Memory (MB): peak = 1482.641 ; gain = 1228.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:25 ; elapsed = 00:07:09 . Memory (MB): peak = 1482.641 ; gain = 1228.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:26 ; elapsed = 00:07:10 . Memory (MB): peak = 1482.641 ; gain = 1228.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:26 ; elapsed = 00:07:10 . Memory (MB): peak = 1482.641 ; gain = 1228.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
|2     |blk_mem_gen_1 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |blk_mem_gen_1 |     1|
|3     |BUFG          |    12|
|4     |CARRY4        |     3|
|5     |LUT1          |    33|
|6     |LUT2          |  1976|
|7     |LUT3          |   724|
|8     |LUT4          |  2125|
|9     |LUT5          |  1110|
|10    |LUT6          |  9866|
|11    |MUXF7         |  3590|
|12    |MUXF8         |  1792|
|13    |FDCE          |  2225|
|14    |FDPE          |     3|
|15    |FDRE          |  2076|
|16    |LD            |  9481|
|17    |IBUF          |     4|
|18    |OBUF          |     2|
|19    |OBUFT         |     8|
+------+--------------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             | 35094|
|2     |  AES1   |aes_enc_core | 30288|
|3     |  C0     |counter      |    94|
|4     |  D1     |dataIn       |   257|
|5     |  HM1    |HashMsgIn    |  3858|
|6     |  U1     |uart_tx      |   507|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:26 ; elapsed = 00:07:10 . Memory (MB): peak = 1482.641 ; gain = 1228.746
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1696 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:01 ; elapsed = 00:06:48 . Memory (MB): peak = 1482.641 ; gain = 1128.844
Synthesis Optimization Complete : Time (s): cpu = 00:05:26 ; elapsed = 00:07:11 . Memory (MB): peak = 1482.641 ; gain = 1228.746
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9488 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'aes_enc_core' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9481 instances were transformed.
  LD => LDCE: 9481 instances

347 Infos, 379 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:36 ; elapsed = 00:07:23 . Memory (MB): peak = 1482.641 ; gain = 1234.238
INFO: [Common 17-1381] The checkpoint 'C:/College/Thesis/AES_2018/AES_DEC_MEM/Blockread1.runs/synth_1/top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1482.641 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.256 . Memory (MB): peak = 1482.641 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Sep  4 04:15:04 2018...
