/*
验证语法：
1、循环例化generate for
*/

module decoder(
    para int IN_WIDTH,
    para int OUT_WIDTN,
    input  wire [IN_WIDTH] in_port,
    output wire [OUT_WIDTN] out_port
){
    generate for (int i=0; j<OUT_WIDTN; i=i+1) : gen_for_dec {
        out_port[i] := (in_port == i);
    }
}

