

================================================================
== Vitis HLS Report for 'correlator'
================================================================
* Date:           Wed Dec  1 13:05:20 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.222 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    69363|    69363|  0.694 ms|  0.694 ms|  69364|  69364|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- MULTI_SAMPLE  |    69360|    69360|       408|          -|          -|   170|        no|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.43>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%temp_input_V_30_0 = alloca i32 1"   --->   Operation 11 'alloca' 'temp_input_V_30_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 12 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%acc_V_0_0 = alloca i32 1"   --->   Operation 13 'alloca' 'acc_V_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%acc_V_1_0 = alloca i32 1"   --->   Operation 14 'alloca' 'acc_V_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%acc_V_2_0 = alloca i32 1"   --->   Operation 15 'alloca' 'acc_V_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%acc_V_3_0 = alloca i32 1"   --->   Operation 16 'alloca' 'acc_V_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%acc_V_4_0 = alloca i32 1"   --->   Operation 17 'alloca' 'acc_V_4_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%acc_V_5_0 = alloca i32 1"   --->   Operation 18 'alloca' 'acc_V_5_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%acc_V_6_0 = alloca i32 1"   --->   Operation 19 'alloca' 'acc_V_6_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%acc_V_7_0 = alloca i32 1"   --->   Operation 20 'alloca' 'acc_V_7_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%acc_V_8_0 = alloca i32 1"   --->   Operation 21 'alloca' 'acc_V_8_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%acc_V_9_0 = alloca i32 1"   --->   Operation 22 'alloca' 'acc_V_9_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%acc_V_10_0 = alloca i32 1"   --->   Operation 23 'alloca' 'acc_V_10_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%acc_V_11_0 = alloca i32 1"   --->   Operation 24 'alloca' 'acc_V_11_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%acc_V_12_0 = alloca i32 1"   --->   Operation 25 'alloca' 'acc_V_12_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%acc_V_13_0 = alloca i32 1"   --->   Operation 26 'alloca' 'acc_V_13_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%acc_V_14_0 = alloca i32 1"   --->   Operation 27 'alloca' 'acc_V_14_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%acc_V_15_0 = alloca i32 1"   --->   Operation 28 'alloca' 'acc_V_15_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%acc_V_16_0 = alloca i32 1"   --->   Operation 29 'alloca' 'acc_V_16_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%acc_V_17_0 = alloca i32 1"   --->   Operation 30 'alloca' 'acc_V_17_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%acc_V_18_0 = alloca i32 1"   --->   Operation 31 'alloca' 'acc_V_18_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%acc_V_19_0 = alloca i32 1"   --->   Operation 32 'alloca' 'acc_V_19_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%acc_V_20_0 = alloca i32 1"   --->   Operation 33 'alloca' 'acc_V_20_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%acc_V_21_0 = alloca i32 1"   --->   Operation 34 'alloca' 'acc_V_21_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%acc_V_22_0 = alloca i32 1"   --->   Operation 35 'alloca' 'acc_V_22_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%acc_V_23_0 = alloca i32 1"   --->   Operation 36 'alloca' 'acc_V_23_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%acc_V_24_0 = alloca i32 1"   --->   Operation 37 'alloca' 'acc_V_24_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%acc_V_25_0 = alloca i32 1"   --->   Operation 38 'alloca' 'acc_V_25_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%acc_V_26_0 = alloca i32 1"   --->   Operation 39 'alloca' 'acc_V_26_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%acc_V_27_0 = alloca i32 1"   --->   Operation 40 'alloca' 'acc_V_27_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%acc_V_28_0 = alloca i32 1"   --->   Operation 41 'alloca' 'acc_V_28_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%acc_V_29_0 = alloca i32 1"   --->   Operation 42 'alloca' 'acc_V_29_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%acc_V_30_0 = alloca i32 1"   --->   Operation 43 'alloca' 'acc_V_30_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%acc_V_31_0 = alloca i32 1"   --->   Operation 44 'alloca' 'acc_V_31_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%acc_V_32_0 = alloca i32 1"   --->   Operation 45 'alloca' 'acc_V_32_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%temp_input_V_29_0 = alloca i32 1"   --->   Operation 46 'alloca' 'temp_input_V_29_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%temp_input_V_28_0 = alloca i32 1"   --->   Operation 47 'alloca' 'temp_input_V_28_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%temp_input_V_27_0 = alloca i32 1"   --->   Operation 48 'alloca' 'temp_input_V_27_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%temp_input_V_26_0 = alloca i32 1"   --->   Operation 49 'alloca' 'temp_input_V_26_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%temp_input_V_25_0 = alloca i32 1"   --->   Operation 50 'alloca' 'temp_input_V_25_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%temp_input_V_24_0 = alloca i32 1"   --->   Operation 51 'alloca' 'temp_input_V_24_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%temp_input_V_23_0 = alloca i32 1"   --->   Operation 52 'alloca' 'temp_input_V_23_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%temp_input_V_22_0 = alloca i32 1"   --->   Operation 53 'alloca' 'temp_input_V_22_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%temp_input_V_21_0 = alloca i32 1"   --->   Operation 54 'alloca' 'temp_input_V_21_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%temp_input_V_20_0 = alloca i32 1"   --->   Operation 55 'alloca' 'temp_input_V_20_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%temp_input_V_19_0 = alloca i32 1"   --->   Operation 56 'alloca' 'temp_input_V_19_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%temp_input_V_18_0 = alloca i32 1"   --->   Operation 57 'alloca' 'temp_input_V_18_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%temp_input_V_17_0 = alloca i32 1"   --->   Operation 58 'alloca' 'temp_input_V_17_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%temp_input_V_16_0 = alloca i32 1"   --->   Operation 59 'alloca' 'temp_input_V_16_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%temp_input_V_15_0 = alloca i32 1"   --->   Operation 60 'alloca' 'temp_input_V_15_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%temp_input_V_14_0 = alloca i32 1"   --->   Operation 61 'alloca' 'temp_input_V_14_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%temp_input_V_13_0 = alloca i32 1"   --->   Operation 62 'alloca' 'temp_input_V_13_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%temp_input_V_12_0 = alloca i32 1"   --->   Operation 63 'alloca' 'temp_input_V_12_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%temp_input_V_11_0 = alloca i32 1"   --->   Operation 64 'alloca' 'temp_input_V_11_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%temp_input_V_10_0 = alloca i32 1"   --->   Operation 65 'alloca' 'temp_input_V_10_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%temp_input_V_9_0 = alloca i32 1"   --->   Operation 66 'alloca' 'temp_input_V_9_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%temp_input_V_8_0 = alloca i32 1"   --->   Operation 67 'alloca' 'temp_input_V_8_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%temp_input_V_7_0 = alloca i32 1"   --->   Operation 68 'alloca' 'temp_input_V_7_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%temp_input_V_6_0 = alloca i32 1"   --->   Operation 69 'alloca' 'temp_input_V_6_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%temp_input_V_5_0 = alloca i32 1"   --->   Operation 70 'alloca' 'temp_input_V_5_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%temp_input_V_4_0 = alloca i32 1"   --->   Operation 71 'alloca' 'temp_input_V_4_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%temp_input_V_3_0 = alloca i32 1"   --->   Operation 72 'alloca' 'temp_input_V_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%temp_input_V_2_0 = alloca i32 1"   --->   Operation 73 'alloca' 'temp_input_V_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%temp_input_V_1_0 = alloca i32 1"   --->   Operation 74 'alloca' 'temp_input_V_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%acc_V_0_3_loc = alloca i64 1"   --->   Operation 75 'alloca' 'acc_V_0_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%acc_V_1_3_loc = alloca i64 1"   --->   Operation 76 'alloca' 'acc_V_1_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%acc_V_2_3_loc = alloca i64 1"   --->   Operation 77 'alloca' 'acc_V_2_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%acc_V_3_3_loc = alloca i64 1"   --->   Operation 78 'alloca' 'acc_V_3_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%acc_V_4_3_loc = alloca i64 1"   --->   Operation 79 'alloca' 'acc_V_4_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%acc_V_5_3_loc = alloca i64 1"   --->   Operation 80 'alloca' 'acc_V_5_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%acc_V_6_3_loc = alloca i64 1"   --->   Operation 81 'alloca' 'acc_V_6_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%acc_V_7_3_loc = alloca i64 1"   --->   Operation 82 'alloca' 'acc_V_7_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%acc_V_8_3_loc = alloca i64 1"   --->   Operation 83 'alloca' 'acc_V_8_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%acc_V_9_3_loc = alloca i64 1"   --->   Operation 84 'alloca' 'acc_V_9_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%acc_V_10_3_loc = alloca i64 1"   --->   Operation 85 'alloca' 'acc_V_10_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%acc_V_11_3_loc = alloca i64 1"   --->   Operation 86 'alloca' 'acc_V_11_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%acc_V_12_3_loc = alloca i64 1"   --->   Operation 87 'alloca' 'acc_V_12_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%acc_V_13_3_loc = alloca i64 1"   --->   Operation 88 'alloca' 'acc_V_13_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%acc_V_14_3_loc = alloca i64 1"   --->   Operation 89 'alloca' 'acc_V_14_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%acc_V_15_3_loc = alloca i64 1"   --->   Operation 90 'alloca' 'acc_V_15_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%acc_V_16_3_loc = alloca i64 1"   --->   Operation 91 'alloca' 'acc_V_16_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%acc_V_17_3_loc = alloca i64 1"   --->   Operation 92 'alloca' 'acc_V_17_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%acc_V_18_3_loc = alloca i64 1"   --->   Operation 93 'alloca' 'acc_V_18_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%acc_V_19_3_loc = alloca i64 1"   --->   Operation 94 'alloca' 'acc_V_19_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%acc_V_20_3_loc = alloca i64 1"   --->   Operation 95 'alloca' 'acc_V_20_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%acc_V_21_3_loc = alloca i64 1"   --->   Operation 96 'alloca' 'acc_V_21_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%acc_V_22_3_loc = alloca i64 1"   --->   Operation 97 'alloca' 'acc_V_22_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%acc_V_23_3_loc = alloca i64 1"   --->   Operation 98 'alloca' 'acc_V_23_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%acc_V_24_3_loc = alloca i64 1"   --->   Operation 99 'alloca' 'acc_V_24_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%acc_V_25_3_loc = alloca i64 1"   --->   Operation 100 'alloca' 'acc_V_25_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%acc_V_26_3_loc = alloca i64 1"   --->   Operation 101 'alloca' 'acc_V_26_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%acc_V_27_3_loc = alloca i64 1"   --->   Operation 102 'alloca' 'acc_V_27_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%acc_V_28_3_loc = alloca i64 1"   --->   Operation 103 'alloca' 'acc_V_28_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%acc_V_29_3_loc = alloca i64 1"   --->   Operation 104 'alloca' 'acc_V_29_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%acc_V_30_3_loc = alloca i64 1"   --->   Operation 105 'alloca' 'acc_V_30_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%acc_V_31_3_loc = alloca i64 1"   --->   Operation 106 'alloca' 'acc_V_31_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%acc_V_32_3_loc = alloca i64 1"   --->   Operation 107 'alloca' 'acc_V_32_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%acc_V_0_1_loc = alloca i64 1"   --->   Operation 108 'alloca' 'acc_V_0_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%acc_V_1_1_loc = alloca i64 1"   --->   Operation 109 'alloca' 'acc_V_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%acc_V_2_1_loc = alloca i64 1"   --->   Operation 110 'alloca' 'acc_V_2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%acc_V_3_1_loc = alloca i64 1"   --->   Operation 111 'alloca' 'acc_V_3_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%acc_V_4_1_loc = alloca i64 1"   --->   Operation 112 'alloca' 'acc_V_4_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%acc_V_5_1_loc = alloca i64 1"   --->   Operation 113 'alloca' 'acc_V_5_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%acc_V_6_1_loc = alloca i64 1"   --->   Operation 114 'alloca' 'acc_V_6_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%acc_V_7_1_loc = alloca i64 1"   --->   Operation 115 'alloca' 'acc_V_7_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%acc_V_8_1_loc = alloca i64 1"   --->   Operation 116 'alloca' 'acc_V_8_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%acc_V_9_1_loc = alloca i64 1"   --->   Operation 117 'alloca' 'acc_V_9_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%acc_V_10_1_loc = alloca i64 1"   --->   Operation 118 'alloca' 'acc_V_10_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%acc_V_11_1_loc = alloca i64 1"   --->   Operation 119 'alloca' 'acc_V_11_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%acc_V_12_1_loc = alloca i64 1"   --->   Operation 120 'alloca' 'acc_V_12_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%acc_V_13_1_loc = alloca i64 1"   --->   Operation 121 'alloca' 'acc_V_13_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%acc_V_14_1_loc = alloca i64 1"   --->   Operation 122 'alloca' 'acc_V_14_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%acc_V_15_1_loc = alloca i64 1"   --->   Operation 123 'alloca' 'acc_V_15_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%acc_V_16_1_loc = alloca i64 1"   --->   Operation 124 'alloca' 'acc_V_16_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%acc_V_17_1_loc = alloca i64 1"   --->   Operation 125 'alloca' 'acc_V_17_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%acc_V_18_1_loc = alloca i64 1"   --->   Operation 126 'alloca' 'acc_V_18_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%acc_V_19_1_loc = alloca i64 1"   --->   Operation 127 'alloca' 'acc_V_19_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%acc_V_20_1_loc = alloca i64 1"   --->   Operation 128 'alloca' 'acc_V_20_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%acc_V_21_1_loc = alloca i64 1"   --->   Operation 129 'alloca' 'acc_V_21_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%acc_V_22_1_loc = alloca i64 1"   --->   Operation 130 'alloca' 'acc_V_22_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%acc_V_23_1_loc = alloca i64 1"   --->   Operation 131 'alloca' 'acc_V_23_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%acc_V_24_1_loc = alloca i64 1"   --->   Operation 132 'alloca' 'acc_V_24_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%acc_V_25_1_loc = alloca i64 1"   --->   Operation 133 'alloca' 'acc_V_25_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%acc_V_26_1_loc = alloca i64 1"   --->   Operation 134 'alloca' 'acc_V_26_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%acc_V_27_1_loc = alloca i64 1"   --->   Operation 135 'alloca' 'acc_V_27_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%acc_V_28_1_loc = alloca i64 1"   --->   Operation 136 'alloca' 'acc_V_28_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%acc_V_29_1_loc = alloca i64 1"   --->   Operation 137 'alloca' 'acc_V_29_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%acc_V_30_1_loc = alloca i64 1"   --->   Operation 138 'alloca' 'acc_V_30_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%acc_V_31_1_loc = alloca i64 1"   --->   Operation 139 'alloca' 'acc_V_31_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%acc_V_32_1_loc = alloca i64 1"   --->   Operation 140 'alloca' 'acc_V_32_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%input_signal_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %input_signal" [correlator.cpp:39]   --->   Operation 141 'read' 'input_signal_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%bitcast_ln39 = bitcast i32 %input_signal_read" [correlator.cpp:39]   --->   Operation 142 'bitcast' 'bitcast_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [2/2] (4.43ns)   --->   "%d = fpext i32 %bitcast_ln39"   --->   Operation 143 'fpext' 'd' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_signal_read, i32 31"   --->   Operation 144 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (1.58ns)   --->   "%store_ln31 = store i30 0, i30 %temp_input_V_1_0" [correlator.cpp:31]   --->   Operation 145 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 146 [1/1] (1.58ns)   --->   "%store_ln31 = store i30 0, i30 %acc_V_0_0" [correlator.cpp:31]   --->   Operation 146 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 147 [1/1] (1.58ns)   --->   "%store_ln31 = store i8 0, i8 %j" [correlator.cpp:31]   --->   Operation 147 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.22>
ST_2 : Operation 148 [1/2] (4.43ns)   --->   "%d = fpext i32 %bitcast_ln39"   --->   Operation 148 'fpext' 'd' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %d"   --->   Operation 149 'bitcast' 'ireg' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln566 = trunc i64 %ireg"   --->   Operation 150 'trunc' 'trunc_ln566' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 151 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (2.78ns)   --->   "%icmp_ln580 = icmp_eq  i63 %trunc_ln566, i63 0"   --->   Operation 152 'icmp' 'icmp_ln580' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 153 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_signal"   --->   Operation 154 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_signal, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_signal"   --->   Operation 156 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_signal, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.99ns)   --->   "%select_ln597 = select i1 %tmp_71, i30 1073741823, i30 0"   --->   Operation 158 'select' 'select_ln597' <Predicate = (!icmp_ln580)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.97ns)   --->   "%xor_ln580 = xor i1 %icmp_ln580, i1 1"   --->   Operation 159 'xor' 'xor_ln580' <Predicate = (!icmp_ln580)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln31 = br void" [correlator.cpp:31]   --->   Operation 160 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.23>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%j_1 = load i8 %j" [correlator.cpp:31]   --->   Operation 161 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%temp_input_V_29_0_load = load i30 %temp_input_V_29_0"   --->   Operation 162 'load' 'temp_input_V_29_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%temp_input_V_28_0_load = load i30 %temp_input_V_28_0"   --->   Operation 163 'load' 'temp_input_V_28_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%temp_input_V_27_0_load = load i30 %temp_input_V_27_0"   --->   Operation 164 'load' 'temp_input_V_27_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%temp_input_V_26_0_load = load i30 %temp_input_V_26_0"   --->   Operation 165 'load' 'temp_input_V_26_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%temp_input_V_25_0_load = load i30 %temp_input_V_25_0"   --->   Operation 166 'load' 'temp_input_V_25_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%temp_input_V_24_0_load = load i30 %temp_input_V_24_0"   --->   Operation 167 'load' 'temp_input_V_24_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%temp_input_V_23_0_load = load i30 %temp_input_V_23_0"   --->   Operation 168 'load' 'temp_input_V_23_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%temp_input_V_22_0_load = load i30 %temp_input_V_22_0"   --->   Operation 169 'load' 'temp_input_V_22_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%temp_input_V_21_0_load = load i30 %temp_input_V_21_0"   --->   Operation 170 'load' 'temp_input_V_21_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%temp_input_V_20_0_load = load i30 %temp_input_V_20_0"   --->   Operation 171 'load' 'temp_input_V_20_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%temp_input_V_19_0_load = load i30 %temp_input_V_19_0"   --->   Operation 172 'load' 'temp_input_V_19_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%temp_input_V_18_0_load = load i30 %temp_input_V_18_0"   --->   Operation 173 'load' 'temp_input_V_18_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%temp_input_V_17_0_load = load i30 %temp_input_V_17_0"   --->   Operation 174 'load' 'temp_input_V_17_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%temp_input_V_16_0_load = load i30 %temp_input_V_16_0"   --->   Operation 175 'load' 'temp_input_V_16_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%temp_input_V_15_0_load = load i30 %temp_input_V_15_0"   --->   Operation 176 'load' 'temp_input_V_15_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%temp_input_V_14_0_load = load i30 %temp_input_V_14_0"   --->   Operation 177 'load' 'temp_input_V_14_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%temp_input_V_13_0_load = load i30 %temp_input_V_13_0"   --->   Operation 178 'load' 'temp_input_V_13_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%temp_input_V_12_0_load = load i30 %temp_input_V_12_0"   --->   Operation 179 'load' 'temp_input_V_12_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%temp_input_V_11_0_load = load i30 %temp_input_V_11_0"   --->   Operation 180 'load' 'temp_input_V_11_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%temp_input_V_10_0_load = load i30 %temp_input_V_10_0"   --->   Operation 181 'load' 'temp_input_V_10_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%temp_input_V_9_0_load = load i30 %temp_input_V_9_0"   --->   Operation 182 'load' 'temp_input_V_9_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%temp_input_V_8_0_load = load i30 %temp_input_V_8_0"   --->   Operation 183 'load' 'temp_input_V_8_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%temp_input_V_7_0_load = load i30 %temp_input_V_7_0"   --->   Operation 184 'load' 'temp_input_V_7_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%temp_input_V_6_0_load = load i30 %temp_input_V_6_0"   --->   Operation 185 'load' 'temp_input_V_6_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%temp_input_V_5_0_load = load i30 %temp_input_V_5_0"   --->   Operation 186 'load' 'temp_input_V_5_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%temp_input_V_4_0_load = load i30 %temp_input_V_4_0"   --->   Operation 187 'load' 'temp_input_V_4_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%temp_input_V_3_0_load = load i30 %temp_input_V_3_0"   --->   Operation 188 'load' 'temp_input_V_3_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%temp_input_V_2_0_load = load i30 %temp_input_V_2_0"   --->   Operation 189 'load' 'temp_input_V_2_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%temp_input_V_1_0_load = load i30 %temp_input_V_1_0"   --->   Operation 190 'load' 'temp_input_V_1_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (1.55ns)   --->   "%icmp_ln31 = icmp_eq  i8 %j_1, i8 170" [correlator.cpp:31]   --->   Operation 191 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 170, i64 170, i64 170"   --->   Operation 192 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (1.91ns)   --->   "%add_ln31 = add i8 %j_1, i8 1" [correlator.cpp:31]   --->   Operation 193 'add' 'add_ln31' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %.split16_ifconv, void" [correlator.cpp:31]   --->   Operation 194 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%acc_V_0_0_load = load i30 %acc_V_0_0"   --->   Operation 195 'load' 'acc_V_0_0_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%acc_V_1_0_load = load i30 %acc_V_1_0"   --->   Operation 196 'load' 'acc_V_1_0_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%acc_V_2_0_load = load i30 %acc_V_2_0"   --->   Operation 197 'load' 'acc_V_2_0_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%acc_V_3_0_load = load i30 %acc_V_3_0"   --->   Operation 198 'load' 'acc_V_3_0_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%acc_V_4_0_load = load i30 %acc_V_4_0"   --->   Operation 199 'load' 'acc_V_4_0_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%acc_V_5_0_load = load i30 %acc_V_5_0"   --->   Operation 200 'load' 'acc_V_5_0_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%acc_V_6_0_load = load i30 %acc_V_6_0"   --->   Operation 201 'load' 'acc_V_6_0_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%acc_V_7_0_load = load i30 %acc_V_7_0"   --->   Operation 202 'load' 'acc_V_7_0_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%acc_V_8_0_load = load i30 %acc_V_8_0"   --->   Operation 203 'load' 'acc_V_8_0_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%acc_V_9_0_load = load i30 %acc_V_9_0"   --->   Operation 204 'load' 'acc_V_9_0_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%acc_V_10_0_load = load i30 %acc_V_10_0"   --->   Operation 205 'load' 'acc_V_10_0_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%acc_V_11_0_load = load i30 %acc_V_11_0"   --->   Operation 206 'load' 'acc_V_11_0_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%acc_V_12_0_load = load i30 %acc_V_12_0"   --->   Operation 207 'load' 'acc_V_12_0_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%acc_V_13_0_load = load i30 %acc_V_13_0"   --->   Operation 208 'load' 'acc_V_13_0_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%acc_V_14_0_load = load i30 %acc_V_14_0"   --->   Operation 209 'load' 'acc_V_14_0_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%acc_V_15_0_load = load i30 %acc_V_15_0"   --->   Operation 210 'load' 'acc_V_15_0_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%acc_V_16_0_load = load i30 %acc_V_16_0"   --->   Operation 211 'load' 'acc_V_16_0_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%acc_V_17_0_load = load i30 %acc_V_17_0"   --->   Operation 212 'load' 'acc_V_17_0_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%acc_V_18_0_load = load i30 %acc_V_18_0"   --->   Operation 213 'load' 'acc_V_18_0_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%acc_V_19_0_load = load i30 %acc_V_19_0"   --->   Operation 214 'load' 'acc_V_19_0_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%acc_V_20_0_load = load i30 %acc_V_20_0"   --->   Operation 215 'load' 'acc_V_20_0_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%acc_V_21_0_load = load i30 %acc_V_21_0"   --->   Operation 216 'load' 'acc_V_21_0_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%acc_V_22_0_load = load i30 %acc_V_22_0"   --->   Operation 217 'load' 'acc_V_22_0_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%acc_V_23_0_load = load i30 %acc_V_23_0"   --->   Operation 218 'load' 'acc_V_23_0_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%acc_V_24_0_load = load i30 %acc_V_24_0"   --->   Operation 219 'load' 'acc_V_24_0_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%acc_V_25_0_load = load i30 %acc_V_25_0"   --->   Operation 220 'load' 'acc_V_25_0_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%acc_V_26_0_load = load i30 %acc_V_26_0"   --->   Operation 221 'load' 'acc_V_26_0_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%acc_V_27_0_load = load i30 %acc_V_27_0"   --->   Operation 222 'load' 'acc_V_27_0_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%acc_V_28_0_load = load i30 %acc_V_28_0"   --->   Operation 223 'load' 'acc_V_28_0_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%acc_V_29_0_load = load i30 %acc_V_29_0"   --->   Operation 224 'load' 'acc_V_29_0_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%acc_V_30_0_load = load i30 %acc_V_30_0"   --->   Operation 225 'load' 'acc_V_30_0_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%acc_V_31_0_load = load i30 %acc_V_31_0"   --->   Operation 226 'load' 'acc_V_31_0_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%acc_V_32_0_load = load i30 %acc_V_32_0"   --->   Operation 227 'load' 'acc_V_32_0_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 228 'partselect' 'exp_tmp' <Predicate = (!icmp_ln31 & !icmp_ln580)> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln494 = zext i11 %exp_tmp"   --->   Operation 229 'zext' 'zext_ln494' <Predicate = (!icmp_ln31 & !icmp_ln580)> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln574 = trunc i64 %ireg"   --->   Operation 230 'trunc' 'trunc_ln574' <Predicate = (!icmp_ln31 & !icmp_ln580)> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%p_Result_1 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574"   --->   Operation 231 'bitconcatenate' 'p_Result_1' <Predicate = (!icmp_ln31 & !icmp_ln580)> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln578 = zext i53 %p_Result_1"   --->   Operation 232 'zext' 'zext_ln578' <Predicate = (!icmp_ln31 & !icmp_ln580)> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, i54 %zext_ln578"   --->   Operation 233 'sub' 'man_V_1' <Predicate = (!icmp_ln31 & p_Result_s & !icmp_ln580)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 234 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_s, i54 %man_V_1, i54 %zext_ln578"   --->   Operation 234 'select' 'man_V_2' <Predicate = (!icmp_ln31 & !icmp_ln580)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 235 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln494"   --->   Operation 235 'sub' 'F2' <Predicate = (!icmp_ln31 & !icmp_ln580)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 236 [1/1] (1.99ns)   --->   "%icmp_ln590 = icmp_sgt  i12 %F2, i12 27"   --->   Operation 236 'icmp' 'icmp_ln590' <Predicate = (!icmp_ln31 & !icmp_ln580)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 237 [1/1] (1.54ns)   --->   "%add_ln590 = add i12 %F2, i12 4069"   --->   Operation 237 'add' 'add_ln590' <Predicate = (!icmp_ln31 & !icmp_ln580)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 238 [1/1] (1.54ns)   --->   "%sub_ln590 = sub i12 27, i12 %F2"   --->   Operation 238 'sub' 'sub_ln590' <Predicate = (!icmp_ln31 & !icmp_ln580)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 239 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln590, i12 %add_ln590, i12 %sub_ln590"   --->   Operation 239 'select' 'sh_amt' <Predicate = (!icmp_ln31 & !icmp_ln580)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 240 [1/1] (1.99ns)   --->   "%icmp_ln591 = icmp_eq  i12 %F2, i12 27"   --->   Operation 240 'icmp' 'icmp_ln591' <Predicate = (!icmp_ln31 & !icmp_ln580)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln592 = trunc i54 %man_V_2"   --->   Operation 241 'trunc' 'trunc_ln592' <Predicate = (!icmp_ln31 & !icmp_ln580)> <Delay = 0.00>
ST_4 : Operation 242 [2/2] (1.58ns)   --->   "%call_ln0 = call void @correlator_Pipeline_Initialization_loop, i30 %acc_V_32_0_load, i30 %acc_V_31_0_load, i30 %acc_V_30_0_load, i30 %acc_V_29_0_load, i30 %acc_V_28_0_load, i30 %acc_V_27_0_load, i30 %acc_V_26_0_load, i30 %acc_V_25_0_load, i30 %acc_V_24_0_load, i30 %acc_V_23_0_load, i30 %acc_V_22_0_load, i30 %acc_V_21_0_load, i30 %acc_V_20_0_load, i30 %acc_V_19_0_load, i30 %acc_V_18_0_load, i30 %acc_V_17_0_load, i30 %acc_V_16_0_load, i30 %acc_V_15_0_load, i30 %acc_V_14_0_load, i30 %acc_V_13_0_load, i30 %acc_V_12_0_load, i30 %acc_V_11_0_load, i30 %acc_V_10_0_load, i30 %acc_V_9_0_load, i30 %acc_V_8_0_load, i30 %acc_V_7_0_load, i30 %acc_V_6_0_load, i30 %acc_V_5_0_load, i30 %acc_V_4_0_load, i30 %acc_V_3_0_load, i30 %acc_V_2_0_load, i30 %acc_V_1_0_load, i30 %acc_V_0_0_load, i30 %acc_V_32_1_loc, i30 %acc_V_31_1_loc, i30 %acc_V_30_1_loc, i30 %acc_V_29_1_loc, i30 %acc_V_28_1_loc, i30 %acc_V_27_1_loc, i30 %acc_V_26_1_loc, i30 %acc_V_25_1_loc, i30 %acc_V_24_1_loc, i30 %acc_V_23_1_loc, i30 %acc_V_22_1_loc, i30 %acc_V_21_1_loc, i30 %acc_V_20_1_loc, i30 %acc_V_19_1_loc, i30 %acc_V_18_1_loc, i30 %acc_V_17_1_loc, i30 %acc_V_16_1_loc, i30 %acc_V_15_1_loc, i30 %acc_V_14_1_loc, i30 %acc_V_13_1_loc, i30 %acc_V_12_1_loc, i30 %acc_V_11_1_loc, i30 %acc_V_10_1_loc, i30 %acc_V_9_1_loc, i30 %acc_V_8_1_loc, i30 %acc_V_7_1_loc, i30 %acc_V_6_1_loc, i30 %acc_V_5_1_loc, i30 %acc_V_4_1_loc, i30 %acc_V_3_1_loc, i30 %acc_V_2_1_loc, i30 %acc_V_1_1_loc, i30 %acc_V_0_1_loc"   --->   Operation 242 'call' 'call_ln0' <Predicate = (!icmp_ln31)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %temp_input_V_1_0_load, i30 %temp_input_V_2_0"   --->   Operation 243 'store' 'store_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %temp_input_V_2_0_load, i30 %temp_input_V_3_0"   --->   Operation 244 'store' 'store_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %temp_input_V_3_0_load, i30 %temp_input_V_4_0"   --->   Operation 245 'store' 'store_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %temp_input_V_4_0_load, i30 %temp_input_V_5_0"   --->   Operation 246 'store' 'store_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %temp_input_V_5_0_load, i30 %temp_input_V_6_0"   --->   Operation 247 'store' 'store_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %temp_input_V_6_0_load, i30 %temp_input_V_7_0"   --->   Operation 248 'store' 'store_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %temp_input_V_7_0_load, i30 %temp_input_V_8_0"   --->   Operation 249 'store' 'store_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %temp_input_V_8_0_load, i30 %temp_input_V_9_0"   --->   Operation 250 'store' 'store_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %temp_input_V_9_0_load, i30 %temp_input_V_10_0"   --->   Operation 251 'store' 'store_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %temp_input_V_10_0_load, i30 %temp_input_V_11_0"   --->   Operation 252 'store' 'store_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 253 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %temp_input_V_11_0_load, i30 %temp_input_V_12_0"   --->   Operation 253 'store' 'store_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %temp_input_V_12_0_load, i30 %temp_input_V_13_0"   --->   Operation 254 'store' 'store_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %temp_input_V_13_0_load, i30 %temp_input_V_14_0"   --->   Operation 255 'store' 'store_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %temp_input_V_14_0_load, i30 %temp_input_V_15_0"   --->   Operation 256 'store' 'store_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %temp_input_V_15_0_load, i30 %temp_input_V_16_0"   --->   Operation 257 'store' 'store_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %temp_input_V_16_0_load, i30 %temp_input_V_17_0"   --->   Operation 258 'store' 'store_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %temp_input_V_17_0_load, i30 %temp_input_V_18_0"   --->   Operation 259 'store' 'store_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %temp_input_V_18_0_load, i30 %temp_input_V_19_0"   --->   Operation 260 'store' 'store_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %temp_input_V_19_0_load, i30 %temp_input_V_20_0"   --->   Operation 261 'store' 'store_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %temp_input_V_20_0_load, i30 %temp_input_V_21_0"   --->   Operation 262 'store' 'store_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %temp_input_V_21_0_load, i30 %temp_input_V_22_0"   --->   Operation 263 'store' 'store_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %temp_input_V_22_0_load, i30 %temp_input_V_23_0"   --->   Operation 264 'store' 'store_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %temp_input_V_23_0_load, i30 %temp_input_V_24_0"   --->   Operation 265 'store' 'store_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %temp_input_V_24_0_load, i30 %temp_input_V_25_0"   --->   Operation 266 'store' 'store_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %temp_input_V_25_0_load, i30 %temp_input_V_26_0"   --->   Operation 267 'store' 'store_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %temp_input_V_26_0_load, i30 %temp_input_V_27_0"   --->   Operation 268 'store' 'store_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %temp_input_V_27_0_load, i30 %temp_input_V_28_0"   --->   Operation 269 'store' 'store_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %temp_input_V_28_0_load, i30 %temp_input_V_29_0"   --->   Operation 270 'store' 'store_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (1.58ns)   --->   "%store_ln31 = store i8 %add_ln31, i8 %j" [correlator.cpp:31]   --->   Operation 271 'store' 'store_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.58>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%ret_ln69 = ret" [correlator.cpp:69]   --->   Operation 272 'ret' 'ret_ln69' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.35>
ST_5 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln590 = sext i12 %sh_amt"   --->   Operation 273 'sext' 'sext_ln590' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_5 : Operation 274 [1/1] (1.99ns)   --->   "%icmp_ln594 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 274 'icmp' 'icmp_ln594' <Predicate = (!icmp_ln580)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 275 [1/1] (1.99ns)   --->   "%icmp_ln612 = icmp_ult  i12 %sh_amt, i12 30"   --->   Operation 275 'icmp' 'icmp_ln612' <Predicate = (!icmp_ln580)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node select_ln591)   --->   "%sext_ln590cast = trunc i32 %sext_ln590"   --->   Operation 276 'trunc' 'sext_ln590cast' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_5 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node select_ln591)   --->   "%shl_ln613 = shl i30 %trunc_ln592, i30 %sext_ln590cast"   --->   Operation 277 'shl' 'shl_ln613' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node select_ln591)   --->   "%select_ln612 = select i1 %icmp_ln612, i30 %shl_ln613, i30 0"   --->   Operation 278 'select' 'select_ln612' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node select_ln591)   --->   "%and_ln591 = and i1 %icmp_ln591, i1 %xor_ln580"   --->   Operation 279 'and' 'and_ln591' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 280 [1/1] (4.36ns) (out node of the LUT)   --->   "%select_ln591 = select i1 %and_ln591, i30 %trunc_ln592, i30 %select_ln612"   --->   Operation 280 'select' 'select_ln591' <Predicate = (!icmp_ln580)> <Delay = 4.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node and_ln590)   --->   "%or_ln591 = or i1 %icmp_ln580, i1 %icmp_ln591"   --->   Operation 281 'or' 'or_ln591' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node and_ln590)   --->   "%xor_ln591 = xor i1 %or_ln591, i1 1"   --->   Operation 282 'xor' 'xor_ln591' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 283 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln590 = and i1 %icmp_ln590, i1 %xor_ln591"   --->   Operation 283 'and' 'and_ln590' <Predicate = (!icmp_ln580)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 284 [1/2] (1.42ns)   --->   "%call_ln0 = call void @correlator_Pipeline_Initialization_loop, i30 %acc_V_32_0_load, i30 %acc_V_31_0_load, i30 %acc_V_30_0_load, i30 %acc_V_29_0_load, i30 %acc_V_28_0_load, i30 %acc_V_27_0_load, i30 %acc_V_26_0_load, i30 %acc_V_25_0_load, i30 %acc_V_24_0_load, i30 %acc_V_23_0_load, i30 %acc_V_22_0_load, i30 %acc_V_21_0_load, i30 %acc_V_20_0_load, i30 %acc_V_19_0_load, i30 %acc_V_18_0_load, i30 %acc_V_17_0_load, i30 %acc_V_16_0_load, i30 %acc_V_15_0_load, i30 %acc_V_14_0_load, i30 %acc_V_13_0_load, i30 %acc_V_12_0_load, i30 %acc_V_11_0_load, i30 %acc_V_10_0_load, i30 %acc_V_9_0_load, i30 %acc_V_8_0_load, i30 %acc_V_7_0_load, i30 %acc_V_6_0_load, i30 %acc_V_5_0_load, i30 %acc_V_4_0_load, i30 %acc_V_3_0_load, i30 %acc_V_2_0_load, i30 %acc_V_1_0_load, i30 %acc_V_0_0_load, i30 %acc_V_32_1_loc, i30 %acc_V_31_1_loc, i30 %acc_V_30_1_loc, i30 %acc_V_29_1_loc, i30 %acc_V_28_1_loc, i30 %acc_V_27_1_loc, i30 %acc_V_26_1_loc, i30 %acc_V_25_1_loc, i30 %acc_V_24_1_loc, i30 %acc_V_23_1_loc, i30 %acc_V_22_1_loc, i30 %acc_V_21_1_loc, i30 %acc_V_20_1_loc, i30 %acc_V_19_1_loc, i30 %acc_V_18_1_loc, i30 %acc_V_17_1_loc, i30 %acc_V_16_1_loc, i30 %acc_V_15_1_loc, i30 %acc_V_14_1_loc, i30 %acc_V_13_1_loc, i30 %acc_V_12_1_loc, i30 %acc_V_11_1_loc, i30 %acc_V_10_1_loc, i30 %acc_V_9_1_loc, i30 %acc_V_8_1_loc, i30 %acc_V_7_1_loc, i30 %acc_V_6_1_loc, i30 %acc_V_5_1_loc, i30 %acc_V_4_1_loc, i30 %acc_V_3_1_loc, i30 %acc_V_2_1_loc, i30 %acc_V_1_1_loc, i30 %acc_V_0_1_loc"   --->   Operation 284 'call' 'call_ln0' <Predicate = true> <Delay = 1.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 6.96>
ST_6 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_9)   --->   "%zext_ln595 = zext i32 %sext_ln590"   --->   Operation 285 'zext' 'zext_ln595' <Predicate = (icmp_ln594 & and_ln590 & !icmp_ln580)> <Delay = 0.00>
ST_6 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_9)   --->   "%ashr_ln595 = ashr i54 %man_V_2, i54 %zext_ln595"   --->   Operation 286 'ashr' 'ashr_ln595' <Predicate = (icmp_ln594 & and_ln590 & !icmp_ln580)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_9)   --->   "%trunc_ln595 = trunc i54 %ashr_ln595"   --->   Operation 287 'trunc' 'trunc_ln595' <Predicate = (icmp_ln594 & and_ln590 & !icmp_ln580)> <Delay = 0.00>
ST_6 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_9)   --->   "%select_ln594 = select i1 %icmp_ln594, i30 %trunc_ln595, i30 %select_ln597"   --->   Operation 288 'select' 'select_ln594' <Predicate = (and_ln590 & !icmp_ln580)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 289 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln590_9 = select i1 %and_ln590, i30 %select_ln594, i30 %select_ln591"   --->   Operation 289 'select' 'select_ln590_9' <Predicate = (!icmp_ln580)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 290 [1/1] (0.76ns) (out node of the LUT)   --->   "%select_ln580 = select i1 %icmp_ln580, i30 0, i30 %select_ln590_9"   --->   Operation 290 'select' 'select_ln580' <Predicate = true> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 291 [1/1] (1.58ns)   --->   "%store_ln580 = store i30 %select_ln580, i30 %temp_input_V_1_0"   --->   Operation 291 'store' 'store_ln580' <Predicate = true> <Delay = 1.58>

State 7 <SV = 6> <Delay = 3.20>
ST_7 : Operation 292 [1/1] (0.00ns)   --->   "%temp_input_V_30_0_load = load i30 %temp_input_V_30_0"   --->   Operation 292 'load' 'temp_input_V_30_0_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 293 [1/1] (0.00ns)   --->   "%acc_V_32_1_loc_load = load i30 %acc_V_32_1_loc"   --->   Operation 293 'load' 'acc_V_32_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 294 [1/1] (0.00ns)   --->   "%acc_V_31_1_loc_load = load i30 %acc_V_31_1_loc"   --->   Operation 294 'load' 'acc_V_31_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 295 [1/1] (0.00ns)   --->   "%acc_V_30_1_loc_load = load i30 %acc_V_30_1_loc"   --->   Operation 295 'load' 'acc_V_30_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 296 [1/1] (0.00ns)   --->   "%acc_V_29_1_loc_load = load i30 %acc_V_29_1_loc"   --->   Operation 296 'load' 'acc_V_29_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 297 [1/1] (0.00ns)   --->   "%acc_V_28_1_loc_load = load i30 %acc_V_28_1_loc"   --->   Operation 297 'load' 'acc_V_28_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 298 [1/1] (0.00ns)   --->   "%acc_V_27_1_loc_load = load i30 %acc_V_27_1_loc"   --->   Operation 298 'load' 'acc_V_27_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 299 [1/1] (0.00ns)   --->   "%acc_V_26_1_loc_load = load i30 %acc_V_26_1_loc"   --->   Operation 299 'load' 'acc_V_26_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 300 [1/1] (0.00ns)   --->   "%acc_V_25_1_loc_load = load i30 %acc_V_25_1_loc"   --->   Operation 300 'load' 'acc_V_25_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 301 [1/1] (0.00ns)   --->   "%acc_V_24_1_loc_load = load i30 %acc_V_24_1_loc"   --->   Operation 301 'load' 'acc_V_24_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 302 [1/1] (0.00ns)   --->   "%acc_V_23_1_loc_load = load i30 %acc_V_23_1_loc"   --->   Operation 302 'load' 'acc_V_23_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 303 [1/1] (0.00ns)   --->   "%acc_V_22_1_loc_load = load i30 %acc_V_22_1_loc"   --->   Operation 303 'load' 'acc_V_22_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 304 [1/1] (0.00ns)   --->   "%acc_V_21_1_loc_load = load i30 %acc_V_21_1_loc"   --->   Operation 304 'load' 'acc_V_21_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 305 [1/1] (0.00ns)   --->   "%acc_V_20_1_loc_load = load i30 %acc_V_20_1_loc"   --->   Operation 305 'load' 'acc_V_20_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 306 [1/1] (0.00ns)   --->   "%acc_V_19_1_loc_load = load i30 %acc_V_19_1_loc"   --->   Operation 306 'load' 'acc_V_19_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 307 [1/1] (0.00ns)   --->   "%acc_V_18_1_loc_load = load i30 %acc_V_18_1_loc"   --->   Operation 307 'load' 'acc_V_18_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 308 [1/1] (0.00ns)   --->   "%acc_V_17_1_loc_load = load i30 %acc_V_17_1_loc"   --->   Operation 308 'load' 'acc_V_17_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 309 [1/1] (0.00ns)   --->   "%acc_V_16_1_loc_load = load i30 %acc_V_16_1_loc"   --->   Operation 309 'load' 'acc_V_16_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 310 [1/1] (0.00ns)   --->   "%acc_V_15_1_loc_load = load i30 %acc_V_15_1_loc"   --->   Operation 310 'load' 'acc_V_15_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 311 [1/1] (0.00ns)   --->   "%acc_V_14_1_loc_load = load i30 %acc_V_14_1_loc"   --->   Operation 311 'load' 'acc_V_14_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 312 [1/1] (0.00ns)   --->   "%acc_V_13_1_loc_load = load i30 %acc_V_13_1_loc"   --->   Operation 312 'load' 'acc_V_13_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 313 [1/1] (0.00ns)   --->   "%acc_V_12_1_loc_load = load i30 %acc_V_12_1_loc"   --->   Operation 313 'load' 'acc_V_12_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 314 [1/1] (0.00ns)   --->   "%acc_V_11_1_loc_load = load i30 %acc_V_11_1_loc"   --->   Operation 314 'load' 'acc_V_11_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 315 [1/1] (0.00ns)   --->   "%acc_V_10_1_loc_load = load i30 %acc_V_10_1_loc"   --->   Operation 315 'load' 'acc_V_10_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 316 [1/1] (0.00ns)   --->   "%acc_V_9_1_loc_load = load i30 %acc_V_9_1_loc"   --->   Operation 316 'load' 'acc_V_9_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 317 [1/1] (0.00ns)   --->   "%acc_V_8_1_loc_load = load i30 %acc_V_8_1_loc"   --->   Operation 317 'load' 'acc_V_8_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 318 [1/1] (0.00ns)   --->   "%acc_V_7_1_loc_load = load i30 %acc_V_7_1_loc"   --->   Operation 318 'load' 'acc_V_7_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 319 [1/1] (0.00ns)   --->   "%acc_V_6_1_loc_load = load i30 %acc_V_6_1_loc"   --->   Operation 319 'load' 'acc_V_6_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 320 [1/1] (0.00ns)   --->   "%acc_V_5_1_loc_load = load i30 %acc_V_5_1_loc"   --->   Operation 320 'load' 'acc_V_5_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 321 [1/1] (0.00ns)   --->   "%acc_V_4_1_loc_load = load i30 %acc_V_4_1_loc"   --->   Operation 321 'load' 'acc_V_4_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 322 [1/1] (0.00ns)   --->   "%acc_V_3_1_loc_load = load i30 %acc_V_3_1_loc"   --->   Operation 322 'load' 'acc_V_3_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 323 [1/1] (0.00ns)   --->   "%acc_V_2_1_loc_load = load i30 %acc_V_2_1_loc"   --->   Operation 323 'load' 'acc_V_2_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 324 [1/1] (0.00ns)   --->   "%acc_V_1_1_loc_load = load i30 %acc_V_1_1_loc"   --->   Operation 324 'load' 'acc_V_1_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 325 [1/1] (0.00ns)   --->   "%acc_V_0_1_loc_load = load i30 %acc_V_0_1_loc"   --->   Operation 325 'load' 'acc_V_0_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 326 [2/2] (3.20ns)   --->   "%call_ln580 = call void @correlator_Pipeline_Outer_Loop, i30 %acc_V_32_1_loc_load, i30 %acc_V_31_1_loc_load, i30 %acc_V_30_1_loc_load, i30 %acc_V_29_1_loc_load, i30 %acc_V_28_1_loc_load, i30 %acc_V_27_1_loc_load, i30 %acc_V_26_1_loc_load, i30 %acc_V_25_1_loc_load, i30 %acc_V_24_1_loc_load, i30 %acc_V_23_1_loc_load, i30 %acc_V_22_1_loc_load, i30 %acc_V_21_1_loc_load, i30 %acc_V_20_1_loc_load, i30 %acc_V_19_1_loc_load, i30 %acc_V_18_1_loc_load, i30 %acc_V_17_1_loc_load, i30 %acc_V_16_1_loc_load, i30 %acc_V_15_1_loc_load, i30 %acc_V_14_1_loc_load, i30 %acc_V_13_1_loc_load, i30 %acc_V_12_1_loc_load, i30 %acc_V_11_1_loc_load, i30 %acc_V_10_1_loc_load, i30 %acc_V_9_1_loc_load, i30 %acc_V_8_1_loc_load, i30 %acc_V_7_1_loc_load, i30 %acc_V_6_1_loc_load, i30 %acc_V_5_1_loc_load, i30 %acc_V_4_1_loc_load, i30 %acc_V_3_1_loc_load, i30 %acc_V_2_1_loc_load, i30 %acc_V_1_1_loc_load, i30 %acc_V_0_1_loc_load, i30 %select_ln580, i30 %temp_input_V_1_0_load, i30 %temp_input_V_2_0_load, i30 %temp_input_V_3_0_load, i30 %temp_input_V_4_0_load, i30 %temp_input_V_5_0_load, i30 %temp_input_V_6_0_load, i30 %temp_input_V_7_0_load, i30 %temp_input_V_8_0_load, i30 %temp_input_V_9_0_load, i30 %temp_input_V_10_0_load, i30 %temp_input_V_11_0_load, i30 %temp_input_V_12_0_load, i30 %temp_input_V_13_0_load, i30 %temp_input_V_14_0_load, i30 %temp_input_V_15_0_load, i30 %temp_input_V_16_0_load, i30 %temp_input_V_17_0_load, i30 %temp_input_V_18_0_load, i30 %temp_input_V_19_0_load, i30 %temp_input_V_20_0_load, i30 %temp_input_V_21_0_load, i30 %temp_input_V_22_0_load, i30 %temp_input_V_23_0_load, i30 %temp_input_V_24_0_load, i30 %temp_input_V_25_0_load, i30 %temp_input_V_26_0_load, i30 %temp_input_V_27_0_load, i30 %temp_input_V_28_0_load, i30 %temp_input_V_29_0_load, i30 %temp_input_V_30_0_load, i30 %acc_V_32_3_loc, i30 %acc_V_31_3_loc, i30 %acc_V_30_3_loc, i30 %acc_V_29_3_loc, i30 %acc_V_28_3_loc, i30 %acc_V_27_3_loc, i30 %acc_V_26_3_loc, i30 %acc_V_25_3_loc, i30 %acc_V_24_3_loc, i30 %acc_V_23_3_loc, i30 %acc_V_22_3_loc, i30 %acc_V_21_3_loc, i30 %acc_V_20_3_loc, i30 %acc_V_19_3_loc, i30 %acc_V_18_3_loc, i30 %acc_V_17_3_loc, i30 %acc_V_16_3_loc, i30 %acc_V_15_3_loc, i30 %acc_V_14_3_loc, i30 %acc_V_13_3_loc, i30 %acc_V_12_3_loc, i30 %acc_V_11_3_loc, i30 %acc_V_10_3_loc, i30 %acc_V_9_3_loc, i30 %acc_V_8_3_loc, i30 %acc_V_7_3_loc, i30 %acc_V_6_3_loc, i30 %acc_V_5_3_loc, i30 %acc_V_4_3_loc, i30 %acc_V_3_3_loc, i30 %acc_V_2_3_loc, i30 %acc_V_1_3_loc, i30 %acc_V_0_3_loc, i2 %codebook_V_0, i2 %codebook_V_1, i2 %codebook_V_2, i2 %codebook_V_3, i2 %codebook_V_4, i2 %codebook_V_5, i2 %codebook_V_6, i2 %codebook_V_7, i2 %codebook_V_8, i2 %codebook_V_9, i2 %codebook_V_10, i2 %codebook_V_11, i2 %codebook_V_12, i2 %codebook_V_13, i2 %codebook_V_14, i2 %codebook_V_15, i2 %codebook_V_16, i2 %codebook_V_17, i2 %codebook_V_18, i2 %codebook_V_19, i2 %codebook_V_20, i2 %codebook_V_21, i2 %codebook_V_22, i2 %codebook_V_23, i2 %codebook_V_24, i2 %codebook_V_25, i2 %codebook_V_26, i2 %codebook_V_27, i2 %codebook_V_28, i2 %codebook_V_29, i2 %codebook_V_30, i2 %codebook_V_31, i2 %codebook_V_32"   --->   Operation 326 'call' 'call_ln580' <Predicate = true> <Delay = 3.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 327 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %temp_input_V_29_0_load, i30 %temp_input_V_30_0"   --->   Operation 327 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 328 [1/2] (0.00ns)   --->   "%call_ln580 = call void @correlator_Pipeline_Outer_Loop, i30 %acc_V_32_1_loc_load, i30 %acc_V_31_1_loc_load, i30 %acc_V_30_1_loc_load, i30 %acc_V_29_1_loc_load, i30 %acc_V_28_1_loc_load, i30 %acc_V_27_1_loc_load, i30 %acc_V_26_1_loc_load, i30 %acc_V_25_1_loc_load, i30 %acc_V_24_1_loc_load, i30 %acc_V_23_1_loc_load, i30 %acc_V_22_1_loc_load, i30 %acc_V_21_1_loc_load, i30 %acc_V_20_1_loc_load, i30 %acc_V_19_1_loc_load, i30 %acc_V_18_1_loc_load, i30 %acc_V_17_1_loc_load, i30 %acc_V_16_1_loc_load, i30 %acc_V_15_1_loc_load, i30 %acc_V_14_1_loc_load, i30 %acc_V_13_1_loc_load, i30 %acc_V_12_1_loc_load, i30 %acc_V_11_1_loc_load, i30 %acc_V_10_1_loc_load, i30 %acc_V_9_1_loc_load, i30 %acc_V_8_1_loc_load, i30 %acc_V_7_1_loc_load, i30 %acc_V_6_1_loc_load, i30 %acc_V_5_1_loc_load, i30 %acc_V_4_1_loc_load, i30 %acc_V_3_1_loc_load, i30 %acc_V_2_1_loc_load, i30 %acc_V_1_1_loc_load, i30 %acc_V_0_1_loc_load, i30 %select_ln580, i30 %temp_input_V_1_0_load, i30 %temp_input_V_2_0_load, i30 %temp_input_V_3_0_load, i30 %temp_input_V_4_0_load, i30 %temp_input_V_5_0_load, i30 %temp_input_V_6_0_load, i30 %temp_input_V_7_0_load, i30 %temp_input_V_8_0_load, i30 %temp_input_V_9_0_load, i30 %temp_input_V_10_0_load, i30 %temp_input_V_11_0_load, i30 %temp_input_V_12_0_load, i30 %temp_input_V_13_0_load, i30 %temp_input_V_14_0_load, i30 %temp_input_V_15_0_load, i30 %temp_input_V_16_0_load, i30 %temp_input_V_17_0_load, i30 %temp_input_V_18_0_load, i30 %temp_input_V_19_0_load, i30 %temp_input_V_20_0_load, i30 %temp_input_V_21_0_load, i30 %temp_input_V_22_0_load, i30 %temp_input_V_23_0_load, i30 %temp_input_V_24_0_load, i30 %temp_input_V_25_0_load, i30 %temp_input_V_26_0_load, i30 %temp_input_V_27_0_load, i30 %temp_input_V_28_0_load, i30 %temp_input_V_29_0_load, i30 %temp_input_V_30_0_load, i30 %acc_V_32_3_loc, i30 %acc_V_31_3_loc, i30 %acc_V_30_3_loc, i30 %acc_V_29_3_loc, i30 %acc_V_28_3_loc, i30 %acc_V_27_3_loc, i30 %acc_V_26_3_loc, i30 %acc_V_25_3_loc, i30 %acc_V_24_3_loc, i30 %acc_V_23_3_loc, i30 %acc_V_22_3_loc, i30 %acc_V_21_3_loc, i30 %acc_V_20_3_loc, i30 %acc_V_19_3_loc, i30 %acc_V_18_3_loc, i30 %acc_V_17_3_loc, i30 %acc_V_16_3_loc, i30 %acc_V_15_3_loc, i30 %acc_V_14_3_loc, i30 %acc_V_13_3_loc, i30 %acc_V_12_3_loc, i30 %acc_V_11_3_loc, i30 %acc_V_10_3_loc, i30 %acc_V_9_3_loc, i30 %acc_V_8_3_loc, i30 %acc_V_7_3_loc, i30 %acc_V_6_3_loc, i30 %acc_V_5_3_loc, i30 %acc_V_4_3_loc, i30 %acc_V_3_3_loc, i30 %acc_V_2_3_loc, i30 %acc_V_1_3_loc, i30 %acc_V_0_3_loc, i2 %codebook_V_0, i2 %codebook_V_1, i2 %codebook_V_2, i2 %codebook_V_3, i2 %codebook_V_4, i2 %codebook_V_5, i2 %codebook_V_6, i2 %codebook_V_7, i2 %codebook_V_8, i2 %codebook_V_9, i2 %codebook_V_10, i2 %codebook_V_11, i2 %codebook_V_12, i2 %codebook_V_13, i2 %codebook_V_14, i2 %codebook_V_15, i2 %codebook_V_16, i2 %codebook_V_17, i2 %codebook_V_18, i2 %codebook_V_19, i2 %codebook_V_20, i2 %codebook_V_21, i2 %codebook_V_22, i2 %codebook_V_23, i2 %codebook_V_24, i2 %codebook_V_25, i2 %codebook_V_26, i2 %codebook_V_27, i2 %codebook_V_28, i2 %codebook_V_29, i2 %codebook_V_30, i2 %codebook_V_31, i2 %codebook_V_32"   --->   Operation 328 'call' 'call_ln580' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.43>
ST_9 : Operation 329 [1/1] (0.00ns)   --->   "%acc_V_32_3_loc_load = load i30 %acc_V_32_3_loc"   --->   Operation 329 'load' 'acc_V_32_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 330 [1/1] (0.00ns)   --->   "%acc_V_31_3_loc_load = load i30 %acc_V_31_3_loc"   --->   Operation 330 'load' 'acc_V_31_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 331 [1/1] (0.00ns)   --->   "%acc_V_30_3_loc_load = load i30 %acc_V_30_3_loc"   --->   Operation 331 'load' 'acc_V_30_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 332 [1/1] (0.00ns)   --->   "%acc_V_29_3_loc_load = load i30 %acc_V_29_3_loc"   --->   Operation 332 'load' 'acc_V_29_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 333 [1/1] (0.00ns)   --->   "%acc_V_28_3_loc_load = load i30 %acc_V_28_3_loc"   --->   Operation 333 'load' 'acc_V_28_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 334 [1/1] (0.00ns)   --->   "%acc_V_27_3_loc_load = load i30 %acc_V_27_3_loc"   --->   Operation 334 'load' 'acc_V_27_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 335 [1/1] (0.00ns)   --->   "%acc_V_26_3_loc_load = load i30 %acc_V_26_3_loc"   --->   Operation 335 'load' 'acc_V_26_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 336 [1/1] (0.00ns)   --->   "%acc_V_25_3_loc_load = load i30 %acc_V_25_3_loc"   --->   Operation 336 'load' 'acc_V_25_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 337 [1/1] (0.00ns)   --->   "%acc_V_24_3_loc_load = load i30 %acc_V_24_3_loc"   --->   Operation 337 'load' 'acc_V_24_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 338 [1/1] (0.00ns)   --->   "%acc_V_23_3_loc_load = load i30 %acc_V_23_3_loc"   --->   Operation 338 'load' 'acc_V_23_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 339 [1/1] (0.00ns)   --->   "%acc_V_22_3_loc_load = load i30 %acc_V_22_3_loc"   --->   Operation 339 'load' 'acc_V_22_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 340 [1/1] (0.00ns)   --->   "%acc_V_21_3_loc_load = load i30 %acc_V_21_3_loc"   --->   Operation 340 'load' 'acc_V_21_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 341 [1/1] (0.00ns)   --->   "%acc_V_20_3_loc_load = load i30 %acc_V_20_3_loc"   --->   Operation 341 'load' 'acc_V_20_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 342 [1/1] (0.00ns)   --->   "%acc_V_19_3_loc_load = load i30 %acc_V_19_3_loc"   --->   Operation 342 'load' 'acc_V_19_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 343 [1/1] (0.00ns)   --->   "%acc_V_18_3_loc_load = load i30 %acc_V_18_3_loc"   --->   Operation 343 'load' 'acc_V_18_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 344 [1/1] (0.00ns)   --->   "%acc_V_17_3_loc_load = load i30 %acc_V_17_3_loc"   --->   Operation 344 'load' 'acc_V_17_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 345 [1/1] (0.00ns)   --->   "%acc_V_16_3_loc_load = load i30 %acc_V_16_3_loc"   --->   Operation 345 'load' 'acc_V_16_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 346 [1/1] (0.00ns)   --->   "%acc_V_15_3_loc_load = load i30 %acc_V_15_3_loc"   --->   Operation 346 'load' 'acc_V_15_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 347 [1/1] (0.00ns)   --->   "%acc_V_14_3_loc_load = load i30 %acc_V_14_3_loc"   --->   Operation 347 'load' 'acc_V_14_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 348 [1/1] (0.00ns)   --->   "%acc_V_13_3_loc_load = load i30 %acc_V_13_3_loc"   --->   Operation 348 'load' 'acc_V_13_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 349 [1/1] (0.00ns)   --->   "%acc_V_12_3_loc_load = load i30 %acc_V_12_3_loc"   --->   Operation 349 'load' 'acc_V_12_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 350 [1/1] (0.00ns)   --->   "%acc_V_11_3_loc_load = load i30 %acc_V_11_3_loc"   --->   Operation 350 'load' 'acc_V_11_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 351 [1/1] (0.00ns)   --->   "%acc_V_10_3_loc_load = load i30 %acc_V_10_3_loc"   --->   Operation 351 'load' 'acc_V_10_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 352 [1/1] (0.00ns)   --->   "%acc_V_9_3_loc_load = load i30 %acc_V_9_3_loc"   --->   Operation 352 'load' 'acc_V_9_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 353 [1/1] (0.00ns)   --->   "%acc_V_8_3_loc_load = load i30 %acc_V_8_3_loc"   --->   Operation 353 'load' 'acc_V_8_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 354 [1/1] (0.00ns)   --->   "%acc_V_7_3_loc_load = load i30 %acc_V_7_3_loc"   --->   Operation 354 'load' 'acc_V_7_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 355 [1/1] (0.00ns)   --->   "%acc_V_6_3_loc_load = load i30 %acc_V_6_3_loc"   --->   Operation 355 'load' 'acc_V_6_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 356 [1/1] (0.00ns)   --->   "%acc_V_5_3_loc_load = load i30 %acc_V_5_3_loc"   --->   Operation 356 'load' 'acc_V_5_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 357 [1/1] (0.00ns)   --->   "%acc_V_4_3_loc_load = load i30 %acc_V_4_3_loc"   --->   Operation 357 'load' 'acc_V_4_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 358 [1/1] (0.00ns)   --->   "%acc_V_3_3_loc_load = load i30 %acc_V_3_3_loc"   --->   Operation 358 'load' 'acc_V_3_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 359 [1/1] (0.00ns)   --->   "%acc_V_2_3_loc_load = load i30 %acc_V_2_3_loc"   --->   Operation 359 'load' 'acc_V_2_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 360 [1/1] (0.00ns)   --->   "%acc_V_1_3_loc_load = load i30 %acc_V_1_3_loc"   --->   Operation 360 'load' 'acc_V_1_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 361 [1/1] (0.00ns)   --->   "%acc_V_0_3_loc_load = load i30 %acc_V_0_3_loc"   --->   Operation 361 'load' 'acc_V_0_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 362 [2/2] (4.43ns)   --->   "%call_ln0 = call void @correlator_Pipeline_Find_max_loop, i32 %output_signal, i30 %acc_V_0_3_loc_load, i30 %acc_V_1_3_loc_load, i30 %acc_V_2_3_loc_load, i30 %acc_V_3_3_loc_load, i30 %acc_V_4_3_loc_load, i30 %acc_V_5_3_loc_load, i30 %acc_V_6_3_loc_load, i30 %acc_V_7_3_loc_load, i30 %acc_V_8_3_loc_load, i30 %acc_V_9_3_loc_load, i30 %acc_V_10_3_loc_load, i30 %acc_V_11_3_loc_load, i30 %acc_V_12_3_loc_load, i30 %acc_V_13_3_loc_load, i30 %acc_V_14_3_loc_load, i30 %acc_V_15_3_loc_load, i30 %acc_V_16_3_loc_load, i30 %acc_V_17_3_loc_load, i30 %acc_V_18_3_loc_load, i30 %acc_V_19_3_loc_load, i30 %acc_V_20_3_loc_load, i30 %acc_V_21_3_loc_load, i30 %acc_V_22_3_loc_load, i30 %acc_V_23_3_loc_load, i30 %acc_V_24_3_loc_load, i30 %acc_V_25_3_loc_load, i30 %acc_V_26_3_loc_load, i30 %acc_V_27_3_loc_load, i30 %acc_V_28_3_loc_load, i30 %acc_V_29_3_loc_load, i30 %acc_V_30_3_loc_load, i30 %acc_V_31_3_loc_load, i30 %acc_V_32_3_loc_load"   --->   Operation 362 'call' 'call_ln0' <Predicate = true> <Delay = 4.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 363 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %acc_V_32_3_loc_load, i30 %acc_V_32_0"   --->   Operation 363 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 364 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %acc_V_31_3_loc_load, i30 %acc_V_31_0"   --->   Operation 364 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 365 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %acc_V_30_3_loc_load, i30 %acc_V_30_0"   --->   Operation 365 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 366 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %acc_V_29_3_loc_load, i30 %acc_V_29_0"   --->   Operation 366 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 367 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %acc_V_28_3_loc_load, i30 %acc_V_28_0"   --->   Operation 367 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 368 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %acc_V_27_3_loc_load, i30 %acc_V_27_0"   --->   Operation 368 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 369 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %acc_V_26_3_loc_load, i30 %acc_V_26_0"   --->   Operation 369 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 370 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %acc_V_25_3_loc_load, i30 %acc_V_25_0"   --->   Operation 370 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 371 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %acc_V_24_3_loc_load, i30 %acc_V_24_0"   --->   Operation 371 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 372 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %acc_V_23_3_loc_load, i30 %acc_V_23_0"   --->   Operation 372 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 373 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %acc_V_22_3_loc_load, i30 %acc_V_22_0"   --->   Operation 373 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 374 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %acc_V_21_3_loc_load, i30 %acc_V_21_0"   --->   Operation 374 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 375 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %acc_V_20_3_loc_load, i30 %acc_V_20_0"   --->   Operation 375 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 376 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %acc_V_19_3_loc_load, i30 %acc_V_19_0"   --->   Operation 376 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 377 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %acc_V_18_3_loc_load, i30 %acc_V_18_0"   --->   Operation 377 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 378 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %acc_V_17_3_loc_load, i30 %acc_V_17_0"   --->   Operation 378 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 379 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %acc_V_16_3_loc_load, i30 %acc_V_16_0"   --->   Operation 379 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 380 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %acc_V_15_3_loc_load, i30 %acc_V_15_0"   --->   Operation 380 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 381 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %acc_V_14_3_loc_load, i30 %acc_V_14_0"   --->   Operation 381 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 382 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %acc_V_13_3_loc_load, i30 %acc_V_13_0"   --->   Operation 382 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 383 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %acc_V_12_3_loc_load, i30 %acc_V_12_0"   --->   Operation 383 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 384 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %acc_V_11_3_loc_load, i30 %acc_V_11_0"   --->   Operation 384 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 385 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %acc_V_10_3_loc_load, i30 %acc_V_10_0"   --->   Operation 385 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 386 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %acc_V_9_3_loc_load, i30 %acc_V_9_0"   --->   Operation 386 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 387 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %acc_V_8_3_loc_load, i30 %acc_V_8_0"   --->   Operation 387 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 388 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %acc_V_7_3_loc_load, i30 %acc_V_7_0"   --->   Operation 388 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 389 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %acc_V_6_3_loc_load, i30 %acc_V_6_0"   --->   Operation 389 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 390 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %acc_V_5_3_loc_load, i30 %acc_V_5_0"   --->   Operation 390 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 391 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %acc_V_4_3_loc_load, i30 %acc_V_4_0"   --->   Operation 391 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 392 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %acc_V_3_3_loc_load, i30 %acc_V_3_0"   --->   Operation 392 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 393 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %acc_V_2_3_loc_load, i30 %acc_V_2_0"   --->   Operation 393 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 394 [1/1] (0.00ns)   --->   "%store_ln0 = store i30 %acc_V_1_3_loc_load, i30 %acc_V_1_0"   --->   Operation 394 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 395 [1/1] (1.58ns)   --->   "%store_ln0 = store i30 %acc_V_0_3_loc_load, i30 %acc_V_0_0"   --->   Operation 395 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>

State 10 <SV = 9> <Delay = 5.61>
ST_10 : Operation 396 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [correlator.cpp:31]   --->   Operation 396 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 397 [1/2] (5.61ns)   --->   "%call_ln0 = call void @correlator_Pipeline_Find_max_loop, i32 %output_signal, i30 %acc_V_0_3_loc_load, i30 %acc_V_1_3_loc_load, i30 %acc_V_2_3_loc_load, i30 %acc_V_3_3_loc_load, i30 %acc_V_4_3_loc_load, i30 %acc_V_5_3_loc_load, i30 %acc_V_6_3_loc_load, i30 %acc_V_7_3_loc_load, i30 %acc_V_8_3_loc_load, i30 %acc_V_9_3_loc_load, i30 %acc_V_10_3_loc_load, i30 %acc_V_11_3_loc_load, i30 %acc_V_12_3_loc_load, i30 %acc_V_13_3_loc_load, i30 %acc_V_14_3_loc_load, i30 %acc_V_15_3_loc_load, i30 %acc_V_16_3_loc_load, i30 %acc_V_17_3_loc_load, i30 %acc_V_18_3_loc_load, i30 %acc_V_19_3_loc_load, i30 %acc_V_20_3_loc_load, i30 %acc_V_21_3_loc_load, i30 %acc_V_22_3_loc_load, i30 %acc_V_23_3_loc_load, i30 %acc_V_24_3_loc_load, i30 %acc_V_25_3_loc_load, i30 %acc_V_26_3_loc_load, i30 %acc_V_27_3_loc_load, i30 %acc_V_28_3_loc_load, i30 %acc_V_29_3_loc_load, i30 %acc_V_30_3_loc_load, i30 %acc_V_31_3_loc_load, i30 %acc_V_32_3_loc_load"   --->   Operation 397 'call' 'call_ln0' <Predicate = true> <Delay = 5.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 398 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 398 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.44ns
The critical path consists of the following:
	wire read operation ('input_signal_read', correlator.cpp:39) on port 'input_signal' (correlator.cpp:39) [171]  (0 ns)
	'fpext' operation ('d') [173]  (4.44 ns)

 <State 2>: 7.22ns
The critical path consists of the following:
	'fpext' operation ('d') [173]  (4.44 ns)
	'icmp' operation ('icmp_ln580') [177]  (2.79 ns)

 <State 3>: 0.993ns
The critical path consists of the following:
	'select' operation ('select_ln597') [179]  (0.993 ns)

 <State 4>: 4.23ns
The critical path consists of the following:
	'sub' operation ('F2') [263]  (1.55 ns)
	'icmp' operation ('icmp_ln590') [264]  (1.99 ns)
	'select' operation ('sh_amt') [267]  (0.697 ns)

 <State 5>: 6.36ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln612') [276]  (1.99 ns)
	'select' operation ('select_ln612') [279]  (0 ns)
	'select' operation ('select_ln591') [281]  (4.37 ns)

 <State 6>: 6.97ns
The critical path consists of the following:
	'ashr' operation ('ashr_ln595') [273]  (0 ns)
	'select' operation ('select_ln594') [275]  (0 ns)
	'select' operation ('select_ln590_9') [285]  (4.61 ns)
	'select' operation ('select_ln580') [286]  (0.768 ns)
	'store' operation ('store_ln580') of variable 'select_ln580' on local variable 'temp_input_V_1_0' [356]  (1.59 ns)

 <State 7>: 3.21ns
The critical path consists of the following:
	'load' operation ('temp_input_V_30_0_load') on local variable 'temp_input_V_30_0' [221]  (0 ns)
	'call' operation ('call_ln580') to 'correlator_Pipeline_Outer_Loop' [321]  (3.21 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 4.44ns
The critical path consists of the following:
	'load' operation ('acc_V_32_3_loc_load') on local variable 'acc_V_32_3_loc' [322]  (0 ns)
	'call' operation ('call_ln0') to 'correlator_Pipeline_Find_max_loop' [355]  (4.44 ns)

 <State 10>: 5.62ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'correlator_Pipeline_Find_max_loop' [355]  (5.62 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
