Report file after 110000000 simulations:

1.) Summary of most leaking (and already active) probing sets per clock cycle: 

Cycle 1: @[\first_module/wire_output_acd_stage1_share1(1), \secon_module/c0d0_stage1_share1(1)] ==> [\rand_bit_cycle1[49](1), \sbox_input_share1[6](1), \sbox_input_share1[7](1), \rand_bit_cycle1[30](1), \rand_bit_cycle1[31](1), \rand_bit_cycle1[38](1), \rand_bit_cycle1[39](1), \first_module/a0c0_stage1_share1_reg(1), \first_module/a0d0_stage1_share1_reg(1), \first_module/c0d0_stage1_share1_reg(1), \first_module/a0c0d0_stage1_share1_reg(1), \first_module/output_a_stage1_share1(1), \first_module/output_c_stage1_share1(1), \first_module/output_d_stage1_share1(1), \first_module/a_pipelined_share1_reg(1), \first_module/c_pipelined_share1_reg(1), \first_module/d_pipelined_share1_reg(1), \rand_bit_cycle2[13](1)] -log10(p) = 4.11018 --> OKAY
Cycle 2: @[\output_sbox_share3[4](2), \secon_module/a0b0c0_stage1_share1(2)] ==> [\rand_bit_cycle1[50](2), \sbox_input_share1[4](2), \sbox_input_share1[5](2), \sbox_input_share1[6](2), \rand_bit_cycle1[28](2), \rand_bit_cycle1[29](2), \rand_bit_cycle1[30](2), \rand_bit_cycle1[36](2), \rand_bit_cycle1[37](2), \rand_bit_cycle1[38](2), sbox_out_num4_domain_9_reg(2), sbox_out_num4_domain_8_reg(2), sbox_out_num4_domain_7_reg(2)] -log10(p) = 4.65548 --> OKAY
Cycle 3: @[N26(2), \secon_module/wire_output_abcd_stage1_share3(3)] ==> [\rand_bit_cycle2[45](3), \rand_bit_cycle2[60](3), \rand_bit_cycle3[13](2), \first_module/n158(2), \first_module/reg_output_ab_stage1_share1(2), \first_module/reg_output_ac_stage1_share1(2), \first_module/reg_output_ad_stage1_share1(2), \first_module/reg_output_bc_stage1_share1(2), \first_module/reg_output_bd_stage1_share1(2), \first_module/reg_output_cd_stage1_share1(2), \first_module/reg_output_abc_stage1_share1(2), \first_module/reg_output_abd_stage1_share1(2), \first_module/reg_output_acd_stage1_share1(2), \first_module/reg_output_bcd_stage1_share1(2), \first_module/reg_output_abcd_stage1_share1(2), output_x3_share1(2), output_x1_share1(2), output_x0_share1(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 5.61832 --> LEAKAGE
Cycle 4: @[\secon_module/wire_output_c_stage1_share3(2), \secon_module/d_share2(4)] ==> [\sbox_input_share3[7](4), \rand_bit_cycle1[35](4), \rand_bit_cycle1[31](4), \rand_bit_cycle2[33](2), \rand_bit_cycle2[48](2)] -log10(p) = 4.91432 --> OKAY
Cycle 5: @[\secon_module/b0_stage1_share1(2), \first_module/wire_output_bc_stage1_share3(5)] ==> [\rand_bit_cycle2[8](5), \rand_bit_cycle2[23](5), \rand_bit_cycle1[41](2), \sbox_input_share1[5](2), \rand_bit_cycle1[29](2), \rand_bit_cycle1[37](2)] -log10(p) = 5.61154 --> LEAKAGE

2.) Summary of the most leakging (and already active) probing sets: 

@[N26(2), \secon_module/wire_output_abcd_stage1_share3(3)] ==> [\rand_bit_cycle2[45](3), \rand_bit_cycle2[60](3), \rand_bit_cycle3[13](2), \first_module/n158(2), \first_module/reg_output_ab_stage1_share1(2), \first_module/reg_output_ac_stage1_share1(2), \first_module/reg_output_ad_stage1_share1(2), \first_module/reg_output_bc_stage1_share1(2), \first_module/reg_output_bd_stage1_share1(2), \first_module/reg_output_cd_stage1_share1(2), \first_module/reg_output_abc_stage1_share1(2), \first_module/reg_output_abd_stage1_share1(2), \first_module/reg_output_acd_stage1_share1(2), \first_module/reg_output_bcd_stage1_share1(2), \first_module/reg_output_abcd_stage1_share1(2), output_x3_share1(2), output_x1_share1(2), output_x0_share1(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 5.61832 --> LEAKAGE
@[\secon_module/b0_stage1_share1(2), \first_module/wire_output_bc_stage1_share3(5)] ==> [\rand_bit_cycle2[8](5), \rand_bit_cycle2[23](5), \rand_bit_cycle1[41](2), \sbox_input_share1[5](2), \rand_bit_cycle1[29](2), \rand_bit_cycle1[37](2)] -log10(p) = 5.61154 --> LEAKAGE
@[\secon_module/a_share1(2), \output_sbox_share1[7](3)] ==> [sbox_out_num7_domain_3_reg(3), sbox_out_num7_domain_2_reg(3), sbox_out_num7_domain_1_reg(3), \sbox_input_share2[4](2), \rand_bit_cycle1[32](2), \rand_bit_cycle1[36](2)] -log10(p) = 5.52826 --> LEAKAGE
@[\secon_module/wire_output_c_stage1_share3(2), \secon_module/d_share2(4)] ==> [\sbox_input_share3[7](4), \rand_bit_cycle1[35](4), \rand_bit_cycle1[31](4), \rand_bit_cycle2[33](2), \rand_bit_cycle2[48](2)] -log10(p) = 4.91432 --> OKAY
@[\secon_module/a_share1(2), \secon_module/c_pipelined_share2_reg(3)] ==> [\secon_module/c_pipelined_share2_reg(3), \sbox_input_share2[4](2), \rand_bit_cycle1[32](2), \rand_bit_cycle1[36](2)] -log10(p) = 4.78618 --> OKAY
@[\first_module/a_share2(4), \first_module/wire_output_b_stage1_share1(5)] ==> [\first_module/output_b_stage1_share1(5), \rand_bit_cycle2[2](5), \sbox_input_share3[0](4), \rand_bit_cycle1[5](4), \rand_bit_cycle1[1](4)] -log10(p) = 4.78567 --> OKAY
@[N44(4), \first_module/a0c0_stage1_share1(4)] ==> [\rand_bit_cycle1[18](4), \sbox_input_share1[0](4), \sbox_input_share1[2](4), \rand_bit_cycle1[1](4), \rand_bit_cycle1[3](4), \rand_bit_cycle1[9](4), \rand_bit_cycle1[11](4), \rand_bit_cycle3[20](4), \secon_module/reg_output_ab_stage1_share1(4), \secon_module/reg_output_ac_stage1_share1(4), \secon_module/reg_output_ad_stage1_share1(4), \secon_module/reg_output_bc_stage1_share1(4), \secon_module/reg_output_bd_stage1_share1(4), \secon_module/reg_output_cd_stage1_share1(4), \secon_module/reg_output_abc_stage1_share1(4), \secon_module/reg_output_abd_stage1_share1(4), \secon_module/reg_output_acd_stage1_share1(4), \secon_module/reg_output_bcd_stage1_share1(4), \secon_module/reg_output_abcd_stage1_share1(4), output_x7_share1(4), output_x6_share1(4), output_x5_share1(4), output_x4_share1(4), \first_module/reg_output_ab_stage1_share3(4), \first_module/reg_output_ac_stage1_share3(4), \first_module/reg_output_ad_stage1_share3(4), \first_module/reg_output_bc_stage1_share3(4), \first_module/reg_output_bd_stage1_share3(4), \first_module/reg_output_cd_stage1_share3(4), \first_module/reg_output_abc_stage1_share3(4), \first_module/reg_output_abd_stage1_share3(4), \first_module/reg_output_acd_stage1_share3(4), \first_module/reg_output_bcd_stage1_share3(4), \first_module/reg_output_abcd_stage1_share3(4), \first_module/output_a_stage2_share3(4), \first_module/output_b_stage2_share3(4), \first_module/output_c_stage2_share3(4), \first_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4)] -log10(p) = 4.77089 --> OKAY
@[N44(3), \secon_module/wire_output_ac_stage1_share2(3)] ==> [\secon_module/a0c0_stage1_share2_reg(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \secon_module/output_a_stage1_share2(3), \secon_module/output_c_stage1_share2(3), \rand_bit_cycle2[51](3), \rand_bit_cycle3[20](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \first_module/reg_output_ab_stage1_share3(3), \first_module/reg_output_ac_stage1_share3(3), \first_module/reg_output_ad_stage1_share3(3), \first_module/reg_output_bc_stage1_share3(3), \first_module/reg_output_bd_stage1_share3(3), \first_module/reg_output_cd_stage1_share3(3), \first_module/reg_output_abc_stage1_share3(3), \first_module/reg_output_abd_stage1_share3(3), \first_module/reg_output_acd_stage1_share3(3), \first_module/reg_output_bcd_stage1_share3(3), \first_module/reg_output_abcd_stage1_share3(3), \first_module/output_a_stage2_share3(3), \first_module/output_b_stage2_share3(3), \first_module/output_c_stage2_share3(3), \first_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3)] -log10(p) = 4.75609 --> OKAY
@[N15(1), \secon_module/wire_output_b_stage1_share1(3)] ==> [\secon_module/output_b_stage1_share1(3), \rand_bit_cycle2[32](3), \rand_bit_cycle3[8](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 4.688 --> OKAY
@[N18(1), \secon_module/wire_output_b_stage1_share1(3)] ==> [\secon_module/output_b_stage1_share1(3), \rand_bit_cycle2[32](3), \rand_bit_cycle3[8](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 4.688 --> OKAY
@[\first_module/wire_output_bc_stage1_share2(1), N50(3)] ==> [\rand_bit_cycle3[23](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \first_module/reg_output_ab_stage1_share3(3), \first_module/reg_output_ac_stage1_share3(3), \first_module/reg_output_ad_stage1_share3(3), \first_module/reg_output_bc_stage1_share3(3), \first_module/reg_output_bd_stage1_share3(3), \first_module/reg_output_cd_stage1_share3(3), \first_module/reg_output_abc_stage1_share3(3), \first_module/reg_output_abd_stage1_share3(3), \first_module/reg_output_acd_stage1_share3(3), \first_module/reg_output_bcd_stage1_share3(3), \first_module/reg_output_abcd_stage1_share3(3), \first_module/output_a_stage2_share3(3), \first_module/output_b_stage2_share3(3), \first_module/output_c_stage2_share3(3), \first_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), \first_module/b0c0_stage1_share2_reg(1), \first_module/b_pipelined_share1_reg(1), \first_module/c_pipelined_share1_reg(1), \first_module/output_b_stage1_share2(1), \first_module/output_c_stage1_share2(1), \rand_bit_cycle2[23](1)] -log10(p) = 4.68178 --> OKAY
@[\output_sbox_share3[4](2), \secon_module/a0b0c0_stage1_share1(2)] ==> [\rand_bit_cycle1[50](2), \sbox_input_share1[4](2), \sbox_input_share1[5](2), \sbox_input_share1[6](2), \rand_bit_cycle1[28](2), \rand_bit_cycle1[29](2), \rand_bit_cycle1[30](2), \rand_bit_cycle1[36](2), \rand_bit_cycle1[37](2), \rand_bit_cycle1[38](2), sbox_out_num4_domain_9_reg(2), sbox_out_num4_domain_8_reg(2), sbox_out_num4_domain_7_reg(2)] -log10(p) = 4.65548 --> OKAY
@[inner_plus_cross_module_equation_num7_domain_9(5), \first_module/wire_output_abc_stage1_share3(5)] ==> [\rand_bit_cycle2[11](5), \rand_bit_cycle2[26](5), \secon_module/reg_output_ab_stage1_share3(5), \secon_module/reg_output_ac_stage1_share3(5), \secon_module/reg_output_ad_stage1_share3(5), \secon_module/reg_output_bc_stage1_share3(5), \secon_module/reg_output_bd_stage1_share3(5), \secon_module/reg_output_cd_stage1_share3(5), \secon_module/reg_output_abc_stage1_share3(5), \secon_module/reg_output_abd_stage1_share3(5), \secon_module/reg_output_acd_stage1_share3(5), \secon_module/reg_output_bcd_stage1_share3(5), \secon_module/reg_output_abcd_stage1_share3(5), \secon_module/output_a_stage2_share3(5), \secon_module/output_b_stage2_share3(5), \secon_module/output_c_stage2_share3(5), \secon_module/output_d_stage2_share3(5), \first_module/reg_output_ab_stage1_share3(5), \first_module/reg_output_ac_stage1_share3(5), \first_module/reg_output_ad_stage1_share3(5), \first_module/reg_output_bc_stage1_share3(5), \first_module/reg_output_bd_stage1_share3(5), \first_module/reg_output_cd_stage1_share3(5), \first_module/reg_output_abc_stage1_share3(5), \first_module/reg_output_abd_stage1_share3(5), \first_module/reg_output_acd_stage1_share3(5), \first_module/reg_output_bcd_stage1_share3(5), \first_module/reg_output_abcd_stage1_share3(5), \first_module/output_a_stage2_share3(5), \first_module/output_b_stage2_share3(5), \first_module/output_c_stage2_share3(5), \first_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5)] -log10(p) = 4.65319 --> OKAY
@[\secon_module/b0_stage1_share1(2), \secon_module/a_share1(4)] ==> [\sbox_input_share2[4](4), \rand_bit_cycle1[32](4), \rand_bit_cycle1[36](4), \rand_bit_cycle1[41](2), \sbox_input_share1[5](2), \rand_bit_cycle1[29](2), \rand_bit_cycle1[37](2)] -log10(p) = 4.59137 --> OKAY
@[\output_sbox_share1[4](2), \first_module/wire_output_ab_stage1_share2(4)] ==> [\first_module/a0b0_stage1_share2_reg(4), \first_module/a_pipelined_share1_reg(4), \first_module/b_pipelined_share1_reg(4), \first_module/output_a_stage1_share2(4), \first_module/output_b_stage1_share2(4), \rand_bit_cycle2[20](4), sbox_out_num4_domain_3_reg(2), sbox_out_num4_domain_2_reg(2), sbox_out_num4_domain_1_reg(2)] -log10(p) = 4.53238 --> OKAY
@[\secon_module/b0d0_stage1_share1(1), \secon_module/d_pipelined_share2_reg(5)] ==> [\secon_module/d_pipelined_share2_reg(5), \rand_bit_cycle1[48](1), \sbox_input_share1[5](1), \sbox_input_share1[7](1), \rand_bit_cycle1[29](1), \rand_bit_cycle1[31](1), \rand_bit_cycle1[37](1), \rand_bit_cycle1[39](1)] -log10(p) = 4.40264 --> OKAY
@[\output_sbox_share2[5](2), \first_module/d_share2(4)] ==> [\sbox_input_share3[3](4), \rand_bit_cycle1[8](4), \rand_bit_cycle1[4](4), sbox_out_num5_domain_6_reg(2), sbox_out_num5_domain_5_reg(2), sbox_out_num5_domain_4_reg(2)] -log10(p) = 4.34357 --> OKAY
@[\first_module/wire_output_abcd_stage1_share2(3), \first_module/a0b0c0_stage1_share1(5)] ==> [\rand_bit_cycle1[23](5), \sbox_input_share1[0](5), \sbox_input_share1[1](5), \sbox_input_share1[2](5), \rand_bit_cycle1[1](5), \rand_bit_cycle1[2](5), \rand_bit_cycle1[3](5), \rand_bit_cycle1[9](5), \rand_bit_cycle1[10](5), \rand_bit_cycle1[11](5), \first_module/a0b0_stage1_share2_reg(3), \first_module/a0c0_stage1_share2_reg(3), \first_module/a0d0_stage1_share2_reg(3), \first_module/b0c0_stage1_share2_reg(3), \first_module/b0d0_stage1_share2_reg(3), \first_module/c0d0_stage1_share2_reg(3), \first_module/a0b0c0_stage1_share2_reg(3), \first_module/a0b0d0_stage1_share2_reg(3), \first_module/a0c0d0_stage1_share2_reg(3), \first_module/b0c0d0_stage1_share2_reg(3), \first_module/a0b0c0d0_stage1_share2_reg(3), \first_module/a_pipelined_share1_reg(3), \first_module/b_pipelined_share1_reg(3), \first_module/c_pipelined_share1_reg(3), \first_module/d_pipelined_share1_reg(3), \first_module/output_a_stage1_share2(3), \first_module/output_b_stage1_share2(3), \first_module/output_c_stage1_share2(3), \first_module/output_d_stage1_share2(3), \rand_bit_cycle2[30](3)] -log10(p) = 4.28487 --> OKAY
@[\secon_module/wire_output_ac_stage1_share3(3), \secon_module/wire_output_a_stage1_share1(5)] ==> [\secon_module/output_a_stage1_share1(5), \rand_bit_cycle2[31](5), \rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3)] -log10(p) = 4.26904 --> OKAY
@[\secon_module/wire_output_bcd_stage1_share2(5), \secon_module/d_share1(5)] ==> [\sbox_input_share2[7](5), \rand_bit_cycle1[35](5), \rand_bit_cycle1[39](5), \secon_module/b0c0_stage1_share2_reg(5), \secon_module/b0d0_stage1_share2_reg(5), \secon_module/c0d0_stage1_share2_reg(5), \secon_module/b0c0d0_stage1_share2_reg(5), \secon_module/b_pipelined_share1_reg(5), \secon_module/c_pipelined_share1_reg(5), \secon_module/d_pipelined_share1_reg(5), \secon_module/output_b_stage1_share2(5), \secon_module/output_c_stage1_share2(5), \secon_module/output_d_stage1_share2(5), \rand_bit_cycle2[59](5)] -log10(p) = 4.26792 --> OKAY
@[N36(3), \secon_module/wire_output_bc_stage1_share2(3)] ==> [\secon_module/b0c0_stage1_share2_reg(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \secon_module/output_b_stage1_share2(3), \secon_module/output_c_stage1_share2(3), \rand_bit_cycle2[53](3), \rand_bit_cycle3[18](3), \secon_module/reg_output_ab_stage1_share3(3), \secon_module/reg_output_ac_stage1_share3(3), \secon_module/reg_output_ad_stage1_share3(3), \secon_module/reg_output_bc_stage1_share3(3), \secon_module/reg_output_bd_stage1_share3(3), \secon_module/reg_output_cd_stage1_share3(3), \secon_module/reg_output_abc_stage1_share3(3), \secon_module/reg_output_abd_stage1_share3(3), \secon_module/reg_output_acd_stage1_share3(3), \secon_module/reg_output_bcd_stage1_share3(3), \secon_module/reg_output_abcd_stage1_share3(3), \secon_module/output_a_stage2_share3(3), \secon_module/output_b_stage2_share3(3), \secon_module/output_c_stage2_share3(3), \secon_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3)] -log10(p) = 4.23459 --> OKAY
@[\first_module/wire_output_bc_stage1_share1(2), \first_module/c0d0_stage1_share1(4)] ==> [\rand_bit_cycle1[22](4), \sbox_input_share1[2](4), \sbox_input_share1[3](4), \rand_bit_cycle1[3](4), \rand_bit_cycle1[4](4), \rand_bit_cycle1[11](4), \rand_bit_cycle1[12](4), \first_module/b0c0_stage1_share1_reg(2), \first_module/output_b_stage1_share1(2), \first_module/output_c_stage1_share1(2), \first_module/b_pipelined_share1_reg(2), \first_module/c_pipelined_share1_reg(2), \rand_bit_cycle2[8](2)] -log10(p) = 4.2314 --> OKAY
@[\first_module/wire_output_ab_stage1_share3(2), \secon_module/wire_output_bd_stage1_share2(5)] ==> [\secon_module/b0d0_stage1_share2_reg(5), \secon_module/b_pipelined_share1_reg(5), \secon_module/d_pipelined_share1_reg(5), \secon_module/output_b_stage1_share2(5), \secon_module/output_d_stage1_share2(5), \rand_bit_cycle2[54](5), \rand_bit_cycle2[5](2), \rand_bit_cycle2[20](2)] -log10(p) = 4.20819 --> OKAY
@[\secon_module/a_share1(2), \secon_module/wire_output_acd_stage1_share1(3)] ==> [\secon_module/a0c0_stage1_share1_reg(3), \secon_module/a0d0_stage1_share1_reg(3), \secon_module/c0d0_stage1_share1_reg(3), \secon_module/a0c0d0_stage1_share1_reg(3), \secon_module/output_a_stage1_share1(3), \secon_module/output_c_stage1_share1(3), \secon_module/output_d_stage1_share1(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \rand_bit_cycle2[43](3), \sbox_input_share2[4](2), \rand_bit_cycle1[32](2), \rand_bit_cycle1[36](2)] -log10(p) = 4.20425 --> OKAY
@[\secon_module/b0c0d0_stage1_share1(1), \output_sbox_share1[3](2)] ==> [sbox_out_num3_domain_3_reg(2), sbox_out_num3_domain_2_reg(2), sbox_out_num3_domain_1_reg(2), \rand_bit_cycle1[53](1), \sbox_input_share1[5](1), \sbox_input_share1[6](1), \sbox_input_share1[7](1), \rand_bit_cycle1[29](1), \rand_bit_cycle1[30](1), \rand_bit_cycle1[31](1), \rand_bit_cycle1[37](1), \rand_bit_cycle1[38](1), \rand_bit_cycle1[39](1)] -log10(p) = 4.18775 --> OKAY
@[N4(3), \first_module/wire_output_bd_stage1_share1(3)] ==> [\first_module/b0d0_stage1_share1_reg(3), \first_module/output_b_stage1_share1(3), \first_module/output_d_stage1_share1(3), \first_module/b_pipelined_share1_reg(3), \first_module/d_pipelined_share1_reg(3), \rand_bit_cycle2[9](3), \rand_bit_cycle3[3](3), \secon_module/reg_output_ab_stage1_share3(3), \secon_module/reg_output_ac_stage1_share3(3), \secon_module/reg_output_ad_stage1_share3(3), \secon_module/reg_output_bc_stage1_share3(3), \secon_module/reg_output_bd_stage1_share3(3), \secon_module/reg_output_cd_stage1_share3(3), \secon_module/reg_output_abc_stage1_share3(3), \secon_module/reg_output_abd_stage1_share3(3), \secon_module/reg_output_acd_stage1_share3(3), \secon_module/reg_output_bcd_stage1_share3(3), \secon_module/reg_output_abcd_stage1_share3(3), \secon_module/output_a_stage2_share3(3), \secon_module/output_b_stage2_share3(3), \secon_module/output_c_stage2_share3(3), \secon_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3)] -log10(p) = 4.18339 --> OKAY
@[\first_module/d_share2(1), \output_sbox_share1[2](2)] ==> [sbox_out_num2_domain_3_reg(2), sbox_out_num2_domain_2_reg(2), sbox_out_num2_domain_1_reg(2), \sbox_input_share3[3](1), \rand_bit_cycle1[8](1), \rand_bit_cycle1[4](1)] -log10(p) = 4.16007 --> OKAY
@[N14(4), \first_module/wire_output_b_stage1_share3(5)] ==> [\rand_bit_cycle2[2](5), \rand_bit_cycle2[17](5), \rand_bit_cycle3[7](4), \first_module/n158(4), \first_module/reg_output_ab_stage1_share1(4), \first_module/reg_output_ac_stage1_share1(4), \first_module/reg_output_ad_stage1_share1(4), \first_module/reg_output_bc_stage1_share1(4), \first_module/reg_output_bd_stage1_share1(4), \first_module/reg_output_cd_stage1_share1(4), \first_module/reg_output_abc_stage1_share1(4), \first_module/reg_output_abd_stage1_share1(4), \first_module/reg_output_acd_stage1_share1(4), \first_module/reg_output_bcd_stage1_share1(4), \first_module/reg_output_abcd_stage1_share1(4), output_x3_share1(4), output_x1_share1(4), output_x0_share1(4), \secon_module/reg_output_ab_stage1_share2(4), \secon_module/reg_output_ac_stage1_share2(4), \secon_module/reg_output_ad_stage1_share2(4), \secon_module/reg_output_bc_stage1_share2(4), \secon_module/reg_output_bd_stage1_share2(4), \secon_module/reg_output_cd_stage1_share2(4), \secon_module/reg_output_abc_stage1_share2(4), \secon_module/reg_output_abd_stage1_share2(4), \secon_module/reg_output_acd_stage1_share2(4), \secon_module/reg_output_bcd_stage1_share2(4), \secon_module/reg_output_abcd_stage1_share2(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x7_share2(4), output_x6_share2(4), output_x5_share2(4), output_x4_share2(4)] -log10(p) = 4.15801 --> OKAY
@[\first_module/wire_output_ad_stage1_share3(3), N33(4)] ==> [\rand_bit_cycle3[16](4), \first_module/n158(4), \first_module/reg_output_ab_stage1_share1(4), \first_module/reg_output_ac_stage1_share1(4), \first_module/reg_output_ad_stage1_share1(4), \first_module/reg_output_bc_stage1_share1(4), \first_module/reg_output_bd_stage1_share1(4), \first_module/reg_output_cd_stage1_share1(4), \first_module/reg_output_abc_stage1_share1(4), \first_module/reg_output_abd_stage1_share1(4), \first_module/reg_output_acd_stage1_share1(4), \first_module/reg_output_bcd_stage1_share1(4), \first_module/reg_output_abcd_stage1_share1(4), output_x3_share1(4), output_x1_share1(4), output_x0_share1(4), \secon_module/reg_output_ab_stage1_share2(4), \secon_module/reg_output_ac_stage1_share2(4), \secon_module/reg_output_ad_stage1_share2(4), \secon_module/reg_output_bc_stage1_share2(4), \secon_module/reg_output_bd_stage1_share2(4), \secon_module/reg_output_cd_stage1_share2(4), \secon_module/reg_output_abc_stage1_share2(4), \secon_module/reg_output_abd_stage1_share2(4), \secon_module/reg_output_acd_stage1_share2(4), \secon_module/reg_output_bcd_stage1_share2(4), \secon_module/reg_output_abcd_stage1_share2(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x7_share2(4), output_x6_share2(4), output_x5_share2(4), output_x4_share2(4), \rand_bit_cycle2[7](3), \rand_bit_cycle2[22](3)] -log10(p) = 4.15327 --> OKAY
@[\first_module/b_share2(1), \secon_module/wire_output_acd_stage1_share1(3)] ==> [\secon_module/a0c0_stage1_share1_reg(3), \secon_module/a0d0_stage1_share1_reg(3), \secon_module/c0d0_stage1_share1_reg(3), \secon_module/a0c0d0_stage1_share1_reg(3), \secon_module/output_a_stage1_share1(3), \secon_module/output_c_stage1_share1(3), \secon_module/output_d_stage1_share1(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \rand_bit_cycle2[43](3), \sbox_input_share3[1](1), \rand_bit_cycle1[6](1), \rand_bit_cycle1[2](1)] -log10(p) = 4.14523 --> OKAY
@[N51(3), \secon_module/a0c0_stage1_share1(3)] ==> [\rand_bit_cycle1[45](3), \sbox_input_share1[4](3), \sbox_input_share1[6](3), \rand_bit_cycle1[28](3), \rand_bit_cycle1[30](3), \rand_bit_cycle1[36](3), \rand_bit_cycle1[38](3), \rand_bit_cycle3[24](3), \first_module/reg_output_ab_stage1_share3(3), \first_module/reg_output_ac_stage1_share3(3), \first_module/reg_output_ad_stage1_share3(3), \first_module/reg_output_bc_stage1_share3(3), \first_module/reg_output_bd_stage1_share3(3), \first_module/reg_output_cd_stage1_share3(3), \first_module/reg_output_abc_stage1_share3(3), \first_module/reg_output_abd_stage1_share3(3), \first_module/reg_output_acd_stage1_share3(3), \first_module/reg_output_bcd_stage1_share3(3), \first_module/reg_output_abcd_stage1_share3(3), \first_module/output_a_stage2_share3(3), \first_module/output_b_stage2_share3(3), \first_module/output_c_stage2_share3(3), \first_module/output_d_stage2_share3(3), \secon_module/reg_output_ab_stage1_share2(3), \secon_module/reg_output_ac_stage1_share2(3), \secon_module/reg_output_ad_stage1_share2(3), \secon_module/reg_output_bc_stage1_share2(3), \secon_module/reg_output_bd_stage1_share2(3), \secon_module/reg_output_cd_stage1_share2(3), \secon_module/reg_output_abc_stage1_share2(3), \secon_module/reg_output_abd_stage1_share2(3), \secon_module/reg_output_acd_stage1_share2(3), \secon_module/reg_output_bcd_stage1_share2(3), \secon_module/reg_output_abcd_stage1_share2(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x7_share2(3), output_x6_share2(3), output_x5_share2(3), output_x4_share2(3)] -log10(p) = 4.13364 --> OKAY
@[\first_module/wire_output_acd_stage1_share1(1), \secon_module/c0d0_stage1_share1(1)] ==> [\rand_bit_cycle1[49](1), \sbox_input_share1[6](1), \sbox_input_share1[7](1), \rand_bit_cycle1[30](1), \rand_bit_cycle1[31](1), \rand_bit_cycle1[38](1), \rand_bit_cycle1[39](1), \first_module/a0c0_stage1_share1_reg(1), \first_module/a0d0_stage1_share1_reg(1), \first_module/c0d0_stage1_share1_reg(1), \first_module/a0c0d0_stage1_share1_reg(1), \first_module/output_a_stage1_share1(1), \first_module/output_c_stage1_share1(1), \first_module/output_d_stage1_share1(1), \first_module/a_pipelined_share1_reg(1), \first_module/c_pipelined_share1_reg(1), \first_module/d_pipelined_share1_reg(1), \rand_bit_cycle2[13](1)] -log10(p) = 4.11018 --> OKAY
@[\secon_module/wire_output_a_stage1_share1(1), \first_module/wire_output_cd_stage1_share1(4)] ==> [\first_module/c0d0_stage1_share1_reg(4), \first_module/output_c_stage1_share1(4), \first_module/output_d_stage1_share1(4), \first_module/c_pipelined_share1_reg(4), \first_module/d_pipelined_share1_reg(4), \rand_bit_cycle2[10](4), \secon_module/output_a_stage1_share1(1), \rand_bit_cycle2[31](1)] -log10(p) = 4.10953 --> OKAY
@[N2(3), \output_sbox_share3[2](4)] ==> [sbox_out_num2_domain_9_reg(4), sbox_out_num2_domain_8_reg(4), sbox_out_num2_domain_7_reg(4), \rand_bit_cycle3[2](3), \first_module/n158(3), \first_module/reg_output_ab_stage1_share1(3), \first_module/reg_output_ac_stage1_share1(3), \first_module/reg_output_ad_stage1_share1(3), \first_module/reg_output_bc_stage1_share1(3), \first_module/reg_output_bd_stage1_share1(3), \first_module/reg_output_cd_stage1_share1(3), \first_module/reg_output_abc_stage1_share1(3), \first_module/reg_output_abd_stage1_share1(3), \first_module/reg_output_acd_stage1_share1(3), \first_module/reg_output_bcd_stage1_share1(3), \first_module/reg_output_abcd_stage1_share1(3), output_x3_share1(3), output_x1_share1(3), output_x0_share1(3), \secon_module/reg_output_ab_stage1_share3(3), \secon_module/reg_output_ac_stage1_share3(3), \secon_module/reg_output_ad_stage1_share3(3), \secon_module/reg_output_bc_stage1_share3(3), \secon_module/reg_output_bd_stage1_share3(3), \secon_module/reg_output_cd_stage1_share3(3), \secon_module/reg_output_abc_stage1_share3(3), \secon_module/reg_output_abd_stage1_share3(3), \secon_module/reg_output_acd_stage1_share3(3), \secon_module/reg_output_bcd_stage1_share3(3), \secon_module/reg_output_abcd_stage1_share3(3), \secon_module/output_a_stage2_share3(3), \secon_module/output_b_stage2_share3(3), \secon_module/output_c_stage2_share3(3), \secon_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3)] -log10(p) = 4.0921 --> OKAY
@[\secon_module/wire_output_cd_stage1_share1(2), \secon_module/a_share1(4)] ==> [\sbox_input_share2[4](4), \rand_bit_cycle1[32](4), \rand_bit_cycle1[36](4), \secon_module/c0d0_stage1_share1_reg(2), \secon_module/output_c_stage1_share1(2), \secon_module/output_d_stage1_share1(2), \secon_module/c_pipelined_share1_reg(2), \secon_module/d_pipelined_share1_reg(2), \rand_bit_cycle2[40](2)] -log10(p) = 4.08611 --> OKAY
@[\output_sbox_share1[1](2), \first_module/wire_output_d_stage1_share1(4)] ==> [\first_module/output_d_stage1_share1(4), \rand_bit_cycle2[4](4), sbox_out_num1_domain_3_reg(2), sbox_out_num1_domain_2_reg(2), sbox_out_num1_domain_1_reg(2)] -log10(p) = 4.08586 --> OKAY
@[\first_module/wire_output_abd_stage1_share3(3), \first_module/wire_output_bd_stage1_share1(5)] ==> [\first_module/b0d0_stage1_share1_reg(5), \first_module/output_b_stage1_share1(5), \first_module/output_d_stage1_share1(5), \first_module/b_pipelined_share1_reg(5), \first_module/d_pipelined_share1_reg(5), \rand_bit_cycle2[9](5), \rand_bit_cycle2[12](3), \rand_bit_cycle2[27](3)] -log10(p) = 4.05796 --> OKAY
@[\secon_module/wire_output_abcd_stage1_share1(1), \secon_module/b0d0_stage1_share1(1)] ==> [\rand_bit_cycle1[48](1), \sbox_input_share1[5](1), \sbox_input_share1[7](1), \rand_bit_cycle1[29](1), \rand_bit_cycle1[31](1), \rand_bit_cycle1[37](1), \rand_bit_cycle1[39](1), \secon_module/a0b0_stage1_share1_reg(1), \secon_module/a0c0_stage1_share1_reg(1), \secon_module/a0d0_stage1_share1_reg(1), \secon_module/b0c0_stage1_share1_reg(1), \secon_module/b0d0_stage1_share1_reg(1), \secon_module/c0d0_stage1_share1_reg(1), \secon_module/a0b0c0_stage1_share1_reg(1), \secon_module/a0b0d0_stage1_share1_reg(1), \secon_module/a0c0d0_stage1_share1_reg(1), \secon_module/b0c0d0_stage1_share1_reg(1), \secon_module/a0b0c0d0_stage1_share1_reg(1), \secon_module/output_a_stage1_share1(1), \secon_module/output_b_stage1_share1(1), \secon_module/output_c_stage1_share1(1), \secon_module/output_d_stage1_share1(1), \secon_module/a_pipelined_share1_reg(1), \secon_module/b_pipelined_share1_reg(1), \secon_module/c_pipelined_share1_reg(1), \secon_module/d_pipelined_share1_reg(1), \rand_bit_cycle2[45](1)] -log10(p) = 4.05331 --> OKAY
@[\secon_module/b0d0_stage1_share1(1), \first_module/c_share1(5)] ==> [\sbox_input_share2[2](5), \rand_bit_cycle1[7](5), \rand_bit_cycle1[11](5), \rand_bit_cycle1[48](1), \sbox_input_share1[5](1), \sbox_input_share1[7](1), \rand_bit_cycle1[29](1), \rand_bit_cycle1[31](1), \rand_bit_cycle1[37](1), \rand_bit_cycle1[39](1)] -log10(p) = 4.05255 --> OKAY
@[\secon_module/wire_output_abcd_stage1_share1(3), \secon_module/wire_output_a_stage1_share1(5)] ==> [\secon_module/output_a_stage1_share1(5), \rand_bit_cycle2[31](5), \secon_module/a0b0_stage1_share1_reg(3), \secon_module/a0c0_stage1_share1_reg(3), \secon_module/a0d0_stage1_share1_reg(3), \secon_module/b0c0_stage1_share1_reg(3), \secon_module/b0d0_stage1_share1_reg(3), \secon_module/c0d0_stage1_share1_reg(3), \secon_module/a0b0c0_stage1_share1_reg(3), \secon_module/a0b0d0_stage1_share1_reg(3), \secon_module/a0c0d0_stage1_share1_reg(3), \secon_module/b0c0d0_stage1_share1_reg(3), \secon_module/a0b0c0d0_stage1_share1_reg(3), \secon_module/output_a_stage1_share1(3), \secon_module/output_b_stage1_share1(3), \secon_module/output_c_stage1_share1(3), \secon_module/output_d_stage1_share1(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \rand_bit_cycle2[45](3)] -log10(p) = 4.04526 --> OKAY
@[\secon_module/b0c0_stage1_share1(2), \secon_module/b0_stage1_share1(2)] ==> [\rand_bit_cycle1[41](2), \rand_bit_cycle1[47](2), \sbox_input_share1[5](2), \sbox_input_share1[6](2), \rand_bit_cycle1[29](2), \rand_bit_cycle1[30](2), \rand_bit_cycle1[37](2), \rand_bit_cycle1[38](2)] -log10(p) = 4.00932 --> OKAY
@[\secon_module/wire_output_abc_stage1_share1(4), \output_sbox_share1[5](5)] ==> [sbox_out_num5_domain_3_reg(5), sbox_out_num5_domain_2_reg(5), sbox_out_num5_domain_1_reg(5), \secon_module/a0b0_stage1_share1_reg(4), \secon_module/a0c0_stage1_share1_reg(4), \secon_module/b0c0_stage1_share1_reg(4), \secon_module/a0b0c0_stage1_share1_reg(4), \secon_module/output_a_stage1_share1(4), \secon_module/output_b_stage1_share1(4), \secon_module/output_c_stage1_share1(4), \secon_module/a_pipelined_share1_reg(4), \secon_module/b_pipelined_share1_reg(4), \secon_module/c_pipelined_share1_reg(4), \rand_bit_cycle2[41](4)] -log10(p) = 4.00673 --> OKAY
@[N12(3), \secon_module/wire_output_abd_stage1_share1(3)] ==> [\secon_module/a0b0_stage1_share1_reg(3), \secon_module/a0d0_stage1_share1_reg(3), \secon_module/b0d0_stage1_share1_reg(3), \secon_module/a0b0d0_stage1_share1_reg(3), \secon_module/output_a_stage1_share1(3), \secon_module/output_b_stage1_share1(3), \secon_module/output_d_stage1_share1(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \rand_bit_cycle2[42](3), \rand_bit_cycle3[5](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \first_module/reg_output_ab_stage1_share3(3), \first_module/reg_output_ac_stage1_share3(3), \first_module/reg_output_ad_stage1_share3(3), \first_module/reg_output_bc_stage1_share3(3), \first_module/reg_output_bd_stage1_share3(3), \first_module/reg_output_cd_stage1_share3(3), \first_module/reg_output_abc_stage1_share3(3), \first_module/reg_output_abd_stage1_share3(3), \first_module/reg_output_acd_stage1_share3(3), \first_module/reg_output_bcd_stage1_share3(3), \first_module/reg_output_abcd_stage1_share3(3), \first_module/output_a_stage2_share3(3), \first_module/output_b_stage2_share3(3), \first_module/output_c_stage2_share3(3), \first_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3)] -log10(p) = 3.97642 --> OKAY
@[\secon_module/c0d0_stage1_share1(4), \secon_module/wire_output_b_stage1_share2(5)] ==> [\secon_module/b_pipelined_share1_reg(5), \secon_module/output_b_stage1_share2(5), \rand_bit_cycle2[47](5), \rand_bit_cycle1[49](4), \sbox_input_share1[6](4), \sbox_input_share1[7](4), \rand_bit_cycle1[30](4), \rand_bit_cycle1[31](4), \rand_bit_cycle1[38](4), \rand_bit_cycle1[39](4)] -log10(p) = 3.9742 --> OKAY
@[\secon_module/wire_output_ab_stage1_share3(2), \first_module/wire_output_abd_stage1_share1(5)] ==> [\first_module/a0b0_stage1_share1_reg(5), \first_module/a0d0_stage1_share1_reg(5), \first_module/b0d0_stage1_share1_reg(5), \first_module/a0b0d0_stage1_share1_reg(5), \first_module/output_a_stage1_share1(5), \first_module/output_b_stage1_share1(5), \first_module/output_d_stage1_share1(5), \first_module/a_pipelined_share1_reg(5), \first_module/b_pipelined_share1_reg(5), \first_module/d_pipelined_share1_reg(5), \rand_bit_cycle2[12](5), \rand_bit_cycle2[35](2), \rand_bit_cycle2[50](2)] -log10(p) = 3.97343 --> OKAY
@[\first_module/wire_output_bcd_stage1_share2(1), \output_sbox_share1[3](4)] ==> [sbox_out_num3_domain_3_reg(4), sbox_out_num3_domain_2_reg(4), sbox_out_num3_domain_1_reg(4), \first_module/b0c0_stage1_share2_reg(1), \first_module/b0d0_stage1_share2_reg(1), \first_module/c0d0_stage1_share2_reg(1), \first_module/b0c0d0_stage1_share2_reg(1), \first_module/b_pipelined_share1_reg(1), \first_module/c_pipelined_share1_reg(1), \first_module/d_pipelined_share1_reg(1), \first_module/output_b_stage1_share2(1), \first_module/output_c_stage1_share2(1), \first_module/output_d_stage1_share2(1), \rand_bit_cycle2[29](1)] -log10(p) = 3.93713 --> OKAY
@[\first_module/wire_output_bc_stage1_share1(1), \secon_module/wire_output_b_stage1_share1(3)] ==> [\secon_module/output_b_stage1_share1(3), \rand_bit_cycle2[32](3), \first_module/b0c0_stage1_share1_reg(1), \first_module/output_b_stage1_share1(1), \first_module/output_c_stage1_share1(1), \first_module/b_pipelined_share1_reg(1), \first_module/c_pipelined_share1_reg(1), \rand_bit_cycle2[8](1)] -log10(p) = 3.93417 --> OKAY
@[\first_module/wire_output_d_stage1_share1(4), \first_module/c_share1(5)] ==> [\sbox_input_share2[2](5), \rand_bit_cycle1[7](5), \rand_bit_cycle1[11](5), \first_module/output_d_stage1_share1(4), \rand_bit_cycle2[4](4)] -log10(p) = 3.93235 --> OKAY
@[\first_module/wire_output_abd_stage1_share2(2), N43(3)] ==> [\rand_bit_cycle3[21](3), \secon_module/reg_output_ab_stage1_share3(3), \secon_module/reg_output_ac_stage1_share3(3), \secon_module/reg_output_ad_stage1_share3(3), \secon_module/reg_output_bc_stage1_share3(3), \secon_module/reg_output_bd_stage1_share3(3), \secon_module/reg_output_cd_stage1_share3(3), \secon_module/reg_output_abc_stage1_share3(3), \secon_module/reg_output_abd_stage1_share3(3), \secon_module/reg_output_acd_stage1_share3(3), \secon_module/reg_output_bcd_stage1_share3(3), \secon_module/reg_output_abcd_stage1_share3(3), \secon_module/output_a_stage2_share3(3), \secon_module/output_b_stage2_share3(3), \secon_module/output_c_stage2_share3(3), \secon_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3), \first_module/a0b0_stage1_share2_reg(2), \first_module/a0d0_stage1_share2_reg(2), \first_module/b0d0_stage1_share2_reg(2), \first_module/a0b0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/b_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_b_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[27](2)] -log10(p) = 3.9202 --> OKAY
@[\secon_module/wire_output_abc_stage1_share3(1), \first_module/wire_output_cd_stage1_share3(4)] ==> [\rand_bit_cycle2[10](4), \rand_bit_cycle2[25](4), \rand_bit_cycle2[41](1), \rand_bit_cycle2[56](1)] -log10(p) = 3.91656 --> OKAY
@[\secon_module/wire_output_cd_stage1_share1(1), \output_sbox_share1[1](2)] ==> [sbox_out_num1_domain_3_reg(2), sbox_out_num1_domain_2_reg(2), sbox_out_num1_domain_1_reg(2), \secon_module/c0d0_stage1_share1_reg(1), \secon_module/output_c_stage1_share1(1), \secon_module/output_d_stage1_share1(1), \secon_module/c_pipelined_share1_reg(1), \secon_module/d_pipelined_share1_reg(1), \rand_bit_cycle2[40](1)] -log10(p) = 3.91653 --> OKAY
@[\secon_module/b0d0_stage1_share1(1), \secon_module/d0_stage1_share1(3)] ==> [\rand_bit_cycle1[43](3), \sbox_input_share1[7](3), \rand_bit_cycle1[31](3), \rand_bit_cycle1[39](3), \rand_bit_cycle1[48](1), \sbox_input_share1[5](1), \sbox_input_share1[7](1), \rand_bit_cycle1[29](1), \rand_bit_cycle1[31](1), \rand_bit_cycle1[37](1), \rand_bit_cycle1[39](1)] -log10(p) = 3.89884 --> OKAY
@[\first_module/wire_output_cd_stage1_share1(2), \first_module/wire_output_abd_stage1_share1(4)] ==> [\first_module/a0b0_stage1_share1_reg(4), \first_module/a0d0_stage1_share1_reg(4), \first_module/b0d0_stage1_share1_reg(4), \first_module/a0b0d0_stage1_share1_reg(4), \first_module/output_a_stage1_share1(4), \first_module/output_b_stage1_share1(4), \first_module/output_d_stage1_share1(4), \first_module/a_pipelined_share1_reg(4), \first_module/b_pipelined_share1_reg(4), \first_module/d_pipelined_share1_reg(4), \rand_bit_cycle2[12](4), \first_module/c0d0_stage1_share1_reg(2), \first_module/output_c_stage1_share1(2), \first_module/output_d_stage1_share1(2), \first_module/c_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \rand_bit_cycle2[10](2)] -log10(p) = 3.88445 --> OKAY
@[N16(4), \first_module/b0c0_stage1_share1(4)] ==> [\rand_bit_cycle1[20](4), \sbox_input_share1[1](4), \sbox_input_share1[2](4), \rand_bit_cycle1[2](4), \rand_bit_cycle1[3](4), \rand_bit_cycle1[10](4), \rand_bit_cycle1[11](4), \rand_bit_cycle3[7](4), \secon_module/reg_output_ab_stage1_share1(4), \secon_module/reg_output_ac_stage1_share1(4), \secon_module/reg_output_ad_stage1_share1(4), \secon_module/reg_output_bc_stage1_share1(4), \secon_module/reg_output_bd_stage1_share1(4), \secon_module/reg_output_cd_stage1_share1(4), \secon_module/reg_output_abc_stage1_share1(4), \secon_module/reg_output_abd_stage1_share1(4), \secon_module/reg_output_acd_stage1_share1(4), \secon_module/reg_output_bcd_stage1_share1(4), \secon_module/reg_output_abcd_stage1_share1(4), output_x7_share1(4), output_x6_share1(4), output_x5_share1(4), output_x4_share1(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/n170(4), \first_module/reg_output_ab_stage1_share2(4), \first_module/reg_output_ac_stage1_share2(4), \first_module/reg_output_ad_stage1_share2(4), \first_module/reg_output_bc_stage1_share2(4), \first_module/reg_output_bd_stage1_share2(4), \first_module/reg_output_cd_stage1_share2(4), \first_module/reg_output_abc_stage1_share2(4), \first_module/reg_output_abd_stage1_share2(4), \first_module/reg_output_acd_stage1_share2(4), \first_module/reg_output_bcd_stage1_share2(4), \first_module/reg_output_abcd_stage1_share2(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x3_share2(4), output_x1_share2(4), output_x0_share2(4)] -log10(p) = 3.87446 --> OKAY
@[N29(3), \first_module/wire_output_bd_stage1_share1(3)] ==> [\first_module/b0d0_stage1_share1_reg(3), \first_module/output_b_stage1_share1(3), \first_module/output_d_stage1_share1(3), \first_module/b_pipelined_share1_reg(3), \first_module/d_pipelined_share1_reg(3), \rand_bit_cycle2[9](3), \rand_bit_cycle3[15](3), \secon_module/reg_output_ab_stage1_share3(3), \secon_module/reg_output_ac_stage1_share3(3), \secon_module/reg_output_ad_stage1_share3(3), \secon_module/reg_output_bc_stage1_share3(3), \secon_module/reg_output_bd_stage1_share3(3), \secon_module/reg_output_cd_stage1_share3(3), \secon_module/reg_output_abc_stage1_share3(3), \secon_module/reg_output_abd_stage1_share3(3), \secon_module/reg_output_acd_stage1_share3(3), \secon_module/reg_output_bcd_stage1_share3(3), \secon_module/reg_output_abcd_stage1_share3(3), \secon_module/output_a_stage2_share3(3), \secon_module/output_b_stage2_share3(3), \secon_module/output_c_stage2_share3(3), \secon_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3)] -log10(p) = 3.85522 --> OKAY
@[\first_module/b0_stage1_share1(2), \secon_module/wire_output_acd_stage1_share2(3)] ==> [\secon_module/a0c0_stage1_share2_reg(3), \secon_module/a0d0_stage1_share2_reg(3), \secon_module/c0d0_stage1_share2_reg(3), \secon_module/a0c0d0_stage1_share2_reg(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \secon_module/output_a_stage1_share2(3), \secon_module/output_c_stage1_share2(3), \secon_module/output_d_stage1_share2(3), \rand_bit_cycle2[58](3), \rand_bit_cycle1[14](2), \sbox_input_share1[1](2), \rand_bit_cycle1[2](2), \rand_bit_cycle1[10](2)] -log10(p) = 3.84114 --> OKAY
@[\secon_module/wire_output_abc_stage1_share1(3), \first_module/wire_output_abc_stage1_share1(4)] ==> [\first_module/a0b0_stage1_share1_reg(4), \first_module/a0c0_stage1_share1_reg(4), \first_module/b0c0_stage1_share1_reg(4), \first_module/a0b0c0_stage1_share1_reg(4), \first_module/output_a_stage1_share1(4), \first_module/output_b_stage1_share1(4), \first_module/output_c_stage1_share1(4), \first_module/a_pipelined_share1_reg(4), \first_module/b_pipelined_share1_reg(4), \first_module/c_pipelined_share1_reg(4), \rand_bit_cycle2[11](4), \secon_module/a0b0_stage1_share1_reg(3), \secon_module/a0c0_stage1_share1_reg(3), \secon_module/b0c0_stage1_share1_reg(3), \secon_module/a0b0c0_stage1_share1_reg(3), \secon_module/output_a_stage1_share1(3), \secon_module/output_b_stage1_share1(3), \secon_module/output_c_stage1_share1(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \rand_bit_cycle2[41](3)] -log10(p) = 3.82771 --> OKAY
@[N9(1), \first_module/wire_output_d_stage1_share1(4)] ==> [\first_module/output_d_stage1_share1(4), \rand_bit_cycle2[4](4), \rand_bit_cycle3[5](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.81755 --> OKAY
@[N12(1), \first_module/wire_output_d_stage1_share1(4)] ==> [\first_module/output_d_stage1_share1(4), \rand_bit_cycle2[4](4), \rand_bit_cycle3[5](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.81755 --> OKAY
@[\secon_module/wire_output_ad_stage1_share3(3), \first_module/b0_stage1_share1(5)] ==> [\rand_bit_cycle1[14](5), \sbox_input_share1[1](5), \rand_bit_cycle1[2](5), \rand_bit_cycle1[10](5), \rand_bit_cycle2[37](3), \rand_bit_cycle2[52](3)] -log10(p) = 3.81672 --> OKAY
@[N50(2), N2(5)] ==> [\rand_bit_cycle3[2](5), \first_module/n158(5), \first_module/reg_output_ab_stage1_share1(5), \first_module/reg_output_ac_stage1_share1(5), \first_module/reg_output_ad_stage1_share1(5), \first_module/reg_output_bc_stage1_share1(5), \first_module/reg_output_bd_stage1_share1(5), \first_module/reg_output_cd_stage1_share1(5), \first_module/reg_output_abc_stage1_share1(5), \first_module/reg_output_abd_stage1_share1(5), \first_module/reg_output_acd_stage1_share1(5), \first_module/reg_output_bcd_stage1_share1(5), \first_module/reg_output_abcd_stage1_share1(5), output_x3_share1(5), output_x1_share1(5), output_x0_share1(5), \secon_module/reg_output_ab_stage1_share3(5), \secon_module/reg_output_ac_stage1_share3(5), \secon_module/reg_output_ad_stage1_share3(5), \secon_module/reg_output_bc_stage1_share3(5), \secon_module/reg_output_bd_stage1_share3(5), \secon_module/reg_output_cd_stage1_share3(5), \secon_module/reg_output_abc_stage1_share3(5), \secon_module/reg_output_abd_stage1_share3(5), \secon_module/reg_output_acd_stage1_share3(5), \secon_module/reg_output_bcd_stage1_share3(5), \secon_module/reg_output_abcd_stage1_share3(5), \secon_module/output_a_stage2_share3(5), \secon_module/output_b_stage2_share3(5), \secon_module/output_c_stage2_share3(5), \secon_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), \rand_bit_cycle3[23](2), \secon_module/reg_output_ab_stage1_share1(2), \secon_module/reg_output_ac_stage1_share1(2), \secon_module/reg_output_ad_stage1_share1(2), \secon_module/reg_output_bc_stage1_share1(2), \secon_module/reg_output_bd_stage1_share1(2), \secon_module/reg_output_cd_stage1_share1(2), \secon_module/reg_output_abc_stage1_share1(2), \secon_module/reg_output_abd_stage1_share1(2), \secon_module/reg_output_acd_stage1_share1(2), \secon_module/reg_output_bcd_stage1_share1(2), \secon_module/reg_output_abcd_stage1_share1(2), output_x7_share1(2), output_x6_share1(2), output_x5_share1(2), output_x4_share1(2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2)] -log10(p) = 3.81324 --> OKAY
@[N17(4), \output_sbox_share3[1](5)] ==> [sbox_out_num1_domain_9_reg(5), sbox_out_num1_domain_8_reg(5), sbox_out_num1_domain_7_reg(5), \rand_bit_cycle3[9](4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/n170(4), \first_module/reg_output_ab_stage1_share2(4), \first_module/reg_output_ac_stage1_share2(4), \first_module/reg_output_ad_stage1_share2(4), \first_module/reg_output_bc_stage1_share2(4), \first_module/reg_output_bd_stage1_share2(4), \first_module/reg_output_cd_stage1_share2(4), \first_module/reg_output_abc_stage1_share2(4), \first_module/reg_output_abd_stage1_share2(4), \first_module/reg_output_acd_stage1_share2(4), \first_module/reg_output_bcd_stage1_share2(4), \first_module/reg_output_abcd_stage1_share2(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x3_share2(4), output_x1_share2(4), output_x0_share2(4)] -log10(p) = 3.80996 --> OKAY
@[N15(1), \first_module/d_share2(1)] ==> [\sbox_input_share3[3](1), \rand_bit_cycle1[8](1), \rand_bit_cycle1[4](1), \rand_bit_cycle3[8](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.80925 --> OKAY
@[N18(1), \first_module/d_share2(1)] ==> [\sbox_input_share3[3](1), \rand_bit_cycle1[8](1), \rand_bit_cycle1[4](1), \rand_bit_cycle3[8](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.80925 --> OKAY
@[N46(2), \secon_module/wire_output_b_stage1_share2(4)] ==> [\secon_module/b_pipelined_share1_reg(4), \secon_module/output_b_stage1_share2(4), \rand_bit_cycle2[47](4), \rand_bit_cycle3[22](2), \first_module/n158(2), \first_module/reg_output_ab_stage1_share1(2), \first_module/reg_output_ac_stage1_share1(2), \first_module/reg_output_ad_stage1_share1(2), \first_module/reg_output_bc_stage1_share1(2), \first_module/reg_output_bd_stage1_share1(2), \first_module/reg_output_cd_stage1_share1(2), \first_module/reg_output_abc_stage1_share1(2), \first_module/reg_output_abd_stage1_share1(2), \first_module/reg_output_acd_stage1_share1(2), \first_module/reg_output_bcd_stage1_share1(2), \first_module/reg_output_abcd_stage1_share1(2), output_x3_share1(2), output_x1_share1(2), output_x0_share1(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 3.80923 --> OKAY
@[\output_sbox_share1[7](4), \secon_module/a0b0c0_stage1_share1(4)] ==> [\rand_bit_cycle1[50](4), \sbox_input_share1[4](4), \sbox_input_share1[5](4), \sbox_input_share1[6](4), \rand_bit_cycle1[28](4), \rand_bit_cycle1[29](4), \rand_bit_cycle1[30](4), \rand_bit_cycle1[36](4), \rand_bit_cycle1[37](4), \rand_bit_cycle1[38](4), sbox_out_num7_domain_3_reg(4), sbox_out_num7_domain_2_reg(4), sbox_out_num7_domain_1_reg(4)] -log10(p) = 3.80391 --> OKAY
@[\secon_module/d_share2(1), N24(3)] ==> [\rand_bit_cycle3[11](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \first_module/reg_output_ab_stage1_share3(3), \first_module/reg_output_ac_stage1_share3(3), \first_module/reg_output_ad_stage1_share3(3), \first_module/reg_output_bc_stage1_share3(3), \first_module/reg_output_bd_stage1_share3(3), \first_module/reg_output_cd_stage1_share3(3), \first_module/reg_output_abc_stage1_share3(3), \first_module/reg_output_abd_stage1_share3(3), \first_module/reg_output_acd_stage1_share3(3), \first_module/reg_output_bcd_stage1_share3(3), \first_module/reg_output_abcd_stage1_share3(3), \first_module/output_a_stage2_share3(3), \first_module/output_b_stage2_share3(3), \first_module/output_c_stage2_share3(3), \first_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), \sbox_input_share3[7](1), \rand_bit_cycle1[35](1), \rand_bit_cycle1[31](1)] -log10(p) = 3.79943 --> OKAY
@[\first_module/wire_output_abc_stage1_share2(3), \secon_module/a0b0c0_stage1_share1(3)] ==> [\rand_bit_cycle1[50](3), \sbox_input_share1[4](3), \sbox_input_share1[5](3), \sbox_input_share1[6](3), \rand_bit_cycle1[28](3), \rand_bit_cycle1[29](3), \rand_bit_cycle1[30](3), \rand_bit_cycle1[36](3), \rand_bit_cycle1[37](3), \rand_bit_cycle1[38](3), \first_module/a0b0_stage1_share2_reg(3), \first_module/a0c0_stage1_share2_reg(3), \first_module/b0c0_stage1_share2_reg(3), \first_module/a0b0c0_stage1_share2_reg(3), \first_module/a_pipelined_share1_reg(3), \first_module/b_pipelined_share1_reg(3), \first_module/c_pipelined_share1_reg(3), \first_module/output_a_stage1_share2(3), \first_module/output_b_stage1_share2(3), \first_module/output_c_stage1_share2(3), \rand_bit_cycle2[26](3)] -log10(p) = 3.78922 --> OKAY
@[\secon_module/c_share1(1), \first_module/a0b0_stage1_share1(2)] ==> [\rand_bit_cycle1[17](2), \sbox_input_share1[0](2), \sbox_input_share1[1](2), \rand_bit_cycle1[1](2), \rand_bit_cycle1[2](2), \rand_bit_cycle1[9](2), \rand_bit_cycle1[10](2), \sbox_input_share2[6](1), \rand_bit_cycle1[34](1), \rand_bit_cycle1[38](1)] -log10(p) = 3.78713 --> OKAY
@[\output_sbox_share1[7](3), \secon_module/wire_output_cd_stage1_share3(5)] ==> [\rand_bit_cycle2[40](5), \rand_bit_cycle2[55](5), sbox_out_num7_domain_3_reg(3), sbox_out_num7_domain_2_reg(3), sbox_out_num7_domain_1_reg(3)] -log10(p) = 3.78206 --> OKAY
@[\secon_module/wire_output_bcd_stage1_share1(5), \secon_module/c_share1(5)] ==> [\sbox_input_share2[6](5), \rand_bit_cycle1[34](5), \rand_bit_cycle1[38](5), \secon_module/b0c0_stage1_share1_reg(5), \secon_module/b0d0_stage1_share1_reg(5), \secon_module/c0d0_stage1_share1_reg(5), \secon_module/b0c0d0_stage1_share1_reg(5), \secon_module/output_b_stage1_share1(5), \secon_module/output_c_stage1_share1(5), \secon_module/output_d_stage1_share1(5), \secon_module/b_pipelined_share1_reg(5), \secon_module/c_pipelined_share1_reg(5), \secon_module/d_pipelined_share1_reg(5), \rand_bit_cycle2[44](5)] -log10(p) = 3.78108 --> OKAY
@[\first_module/wire_output_bd_stage1_share1(1), \secon_module/wire_output_b_stage1_share1(3)] ==> [\secon_module/output_b_stage1_share1(3), \rand_bit_cycle2[32](3), \first_module/b0d0_stage1_share1_reg(1), \first_module/output_b_stage1_share1(1), \first_module/output_d_stage1_share1(1), \first_module/b_pipelined_share1_reg(1), \first_module/d_pipelined_share1_reg(1), \rand_bit_cycle2[9](1)] -log10(p) = 3.76496 --> OKAY
@[N46(4), \secon_module/wire_output_ac_stage1_share3(5)] ==> [\rand_bit_cycle2[36](5), \rand_bit_cycle2[51](5), \rand_bit_cycle3[22](4), \first_module/n158(4), \first_module/reg_output_ab_stage1_share1(4), \first_module/reg_output_ac_stage1_share1(4), \first_module/reg_output_ad_stage1_share1(4), \first_module/reg_output_bc_stage1_share1(4), \first_module/reg_output_bd_stage1_share1(4), \first_module/reg_output_cd_stage1_share1(4), \first_module/reg_output_abc_stage1_share1(4), \first_module/reg_output_abd_stage1_share1(4), \first_module/reg_output_acd_stage1_share1(4), \first_module/reg_output_bcd_stage1_share1(4), \first_module/reg_output_abcd_stage1_share1(4), output_x3_share1(4), output_x1_share1(4), output_x0_share1(4), \secon_module/reg_output_ab_stage1_share2(4), \secon_module/reg_output_ac_stage1_share2(4), \secon_module/reg_output_ad_stage1_share2(4), \secon_module/reg_output_bc_stage1_share2(4), \secon_module/reg_output_bd_stage1_share2(4), \secon_module/reg_output_cd_stage1_share2(4), \secon_module/reg_output_abc_stage1_share2(4), \secon_module/reg_output_abd_stage1_share2(4), \secon_module/reg_output_acd_stage1_share2(4), \secon_module/reg_output_bcd_stage1_share2(4), \secon_module/reg_output_abcd_stage1_share2(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x7_share2(4), output_x6_share2(4), output_x5_share2(4), output_x4_share2(4)] -log10(p) = 3.75915 --> OKAY
@[\secon_module/wire_output_bd_stage1_share2(1), \secon_module/wire_output_c_stage1_share3(2)] ==> [\rand_bit_cycle2[33](2), \rand_bit_cycle2[48](2), \secon_module/b0d0_stage1_share2_reg(1), \secon_module/b_pipelined_share1_reg(1), \secon_module/d_pipelined_share1_reg(1), \secon_module/output_b_stage1_share2(1), \secon_module/output_d_stage1_share2(1), \rand_bit_cycle2[54](1)] -log10(p) = 3.75734 --> OKAY
@[N23(3), \secon_module/wire_output_cd_stage1_share3(4)] ==> [\rand_bit_cycle2[40](4), \rand_bit_cycle2[55](4), \rand_bit_cycle3[12](3), \secon_module/reg_output_ab_stage1_share3(3), \secon_module/reg_output_ac_stage1_share3(3), \secon_module/reg_output_ad_stage1_share3(3), \secon_module/reg_output_bc_stage1_share3(3), \secon_module/reg_output_bd_stage1_share3(3), \secon_module/reg_output_cd_stage1_share3(3), \secon_module/reg_output_abc_stage1_share3(3), \secon_module/reg_output_abd_stage1_share3(3), \secon_module/reg_output_acd_stage1_share3(3), \secon_module/reg_output_bcd_stage1_share3(3), \secon_module/reg_output_abcd_stage1_share3(3), \secon_module/output_a_stage2_share3(3), \secon_module/output_b_stage2_share3(3), \secon_module/output_c_stage2_share3(3), \secon_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3)] -log10(p) = 3.75687 --> OKAY
@[\output_sbox_share3[5](2), \first_module/wire_output_bc_stage1_share2(3)] ==> [\first_module/b0c0_stage1_share2_reg(3), \first_module/b_pipelined_share1_reg(3), \first_module/c_pipelined_share1_reg(3), \first_module/output_b_stage1_share2(3), \first_module/output_c_stage1_share2(3), \rand_bit_cycle2[23](3), sbox_out_num5_domain_9_reg(2), sbox_out_num5_domain_8_reg(2), sbox_out_num5_domain_7_reg(2)] -log10(p) = 3.7514 --> OKAY
@[N48(2), N30(3)] ==> [\rand_bit_cycle3[14](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \first_module/reg_output_ab_stage1_share3(3), \first_module/reg_output_ac_stage1_share3(3), \first_module/reg_output_ad_stage1_share3(3), \first_module/reg_output_bc_stage1_share3(3), \first_module/reg_output_bd_stage1_share3(3), \first_module/reg_output_cd_stage1_share3(3), \first_module/reg_output_abc_stage1_share3(3), \first_module/reg_output_abd_stage1_share3(3), \first_module/reg_output_acd_stage1_share3(3), \first_module/reg_output_bcd_stage1_share3(3), \first_module/reg_output_abcd_stage1_share3(3), \first_module/output_a_stage2_share3(3), \first_module/output_b_stage2_share3(3), \first_module/output_c_stage2_share3(3), \first_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), \rand_bit_cycle3[22](2), \secon_module/reg_output_ab_stage1_share1(2), \secon_module/reg_output_ac_stage1_share1(2), \secon_module/reg_output_ad_stage1_share1(2), \secon_module/reg_output_bc_stage1_share1(2), \secon_module/reg_output_bd_stage1_share1(2), \secon_module/reg_output_cd_stage1_share1(2), \secon_module/reg_output_abc_stage1_share1(2), \secon_module/reg_output_abd_stage1_share1(2), \secon_module/reg_output_acd_stage1_share1(2), \secon_module/reg_output_bcd_stage1_share1(2), \secon_module/reg_output_abcd_stage1_share1(2), output_x7_share1(2), output_x6_share1(2), output_x5_share1(2), output_x4_share1(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/n170(2), \first_module/reg_output_ab_stage1_share2(2), \first_module/reg_output_ac_stage1_share2(2), \first_module/reg_output_ad_stage1_share2(2), \first_module/reg_output_bc_stage1_share2(2), \first_module/reg_output_bd_stage1_share2(2), \first_module/reg_output_cd_stage1_share2(2), \first_module/reg_output_abc_stage1_share2(2), \first_module/reg_output_abd_stage1_share2(2), \first_module/reg_output_acd_stage1_share2(2), \first_module/reg_output_bcd_stage1_share2(2), \first_module/reg_output_abcd_stage1_share2(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x3_share2(2), output_x1_share2(2), output_x0_share2(2)] -log10(p) = 3.74794 --> OKAY
@[\secon_module/wire_output_bcd_stage1_share1(2), \secon_module/a0d0_stage1_share1(2)] ==> [\rand_bit_cycle1[46](2), \sbox_input_share1[4](2), \sbox_input_share1[7](2), \rand_bit_cycle1[28](2), \rand_bit_cycle1[31](2), \rand_bit_cycle1[36](2), \rand_bit_cycle1[39](2), \secon_module/b0c0_stage1_share1_reg(2), \secon_module/b0d0_stage1_share1_reg(2), \secon_module/c0d0_stage1_share1_reg(2), \secon_module/b0c0d0_stage1_share1_reg(2), \secon_module/output_b_stage1_share1(2), \secon_module/output_c_stage1_share1(2), \secon_module/output_d_stage1_share1(2), \secon_module/b_pipelined_share1_reg(2), \secon_module/c_pipelined_share1_reg(2), \secon_module/d_pipelined_share1_reg(2), \rand_bit_cycle2[44](2)] -log10(p) = 3.7461 --> OKAY
@[N19(2), \first_module/d_share2(4)] ==> [\sbox_input_share3[3](4), \rand_bit_cycle1[8](4), \rand_bit_cycle1[4](4), \rand_bit_cycle3[9](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 3.74412 --> OKAY
@[\first_module/c0d0_stage1_share1(4), N24(5)] ==> [\rand_bit_cycle3[11](5), \secon_module/reg_output_ab_stage1_share1(5), \secon_module/reg_output_ac_stage1_share1(5), \secon_module/reg_output_ad_stage1_share1(5), \secon_module/reg_output_bc_stage1_share1(5), \secon_module/reg_output_bd_stage1_share1(5), \secon_module/reg_output_cd_stage1_share1(5), \secon_module/reg_output_abc_stage1_share1(5), \secon_module/reg_output_abd_stage1_share1(5), \secon_module/reg_output_acd_stage1_share1(5), \secon_module/reg_output_bcd_stage1_share1(5), \secon_module/reg_output_abcd_stage1_share1(5), output_x7_share1(5), output_x6_share1(5), output_x5_share1(5), output_x4_share1(5), \first_module/reg_output_ab_stage1_share3(5), \first_module/reg_output_ac_stage1_share3(5), \first_module/reg_output_ad_stage1_share3(5), \first_module/reg_output_bc_stage1_share3(5), \first_module/reg_output_bd_stage1_share3(5), \first_module/reg_output_cd_stage1_share3(5), \first_module/reg_output_abc_stage1_share3(5), \first_module/reg_output_abd_stage1_share3(5), \first_module/reg_output_acd_stage1_share3(5), \first_module/reg_output_bcd_stage1_share3(5), \first_module/reg_output_abcd_stage1_share3(5), \first_module/output_a_stage2_share3(5), \first_module/output_b_stage2_share3(5), \first_module/output_c_stage2_share3(5), \first_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), \rand_bit_cycle1[22](4), \sbox_input_share1[2](4), \sbox_input_share1[3](4), \rand_bit_cycle1[3](4), \rand_bit_cycle1[4](4), \rand_bit_cycle1[11](4), \rand_bit_cycle1[12](4)] -log10(p) = 3.74283 --> OKAY
@[\secon_module/wire_output_ad_stage1_share3(2), \output_sbox_share2[7](4)] ==> [sbox_out_num7_domain_6_reg(4), sbox_out_num7_domain_5_reg(4), sbox_out_num7_domain_4_reg(4), \rand_bit_cycle2[37](2), \rand_bit_cycle2[52](2)] -log10(p) = 3.73975 --> OKAY
@[\secon_module/wire_output_ad_stage1_share1(1), \first_module/wire_output_a_stage1_share3(3)] ==> [\rand_bit_cycle2[1](3), \rand_bit_cycle2[16](3), \secon_module/a0d0_stage1_share1_reg(1), \secon_module/output_a_stage1_share1(1), \secon_module/output_d_stage1_share1(1), \secon_module/a_pipelined_share1_reg(1), \secon_module/d_pipelined_share1_reg(1), \rand_bit_cycle2[37](1)] -log10(p) = 3.72902 --> OKAY
@[N41(1), \output_sbox_share1[2](3)] ==> [sbox_out_num2_domain_3_reg(3), sbox_out_num2_domain_2_reg(3), sbox_out_num2_domain_1_reg(3), \rand_bit_cycle3[20](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.72713 --> OKAY
@[N44(1), \output_sbox_share1[2](3)] ==> [sbox_out_num2_domain_3_reg(3), sbox_out_num2_domain_2_reg(3), sbox_out_num2_domain_1_reg(3), \rand_bit_cycle3[20](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.72713 --> OKAY
@[\secon_module/wire_output_bc_stage1_share2(2), N17(3)] ==> [\rand_bit_cycle3[9](3), \secon_module/reg_output_ab_stage1_share3(3), \secon_module/reg_output_ac_stage1_share3(3), \secon_module/reg_output_ad_stage1_share3(3), \secon_module/reg_output_bc_stage1_share3(3), \secon_module/reg_output_bd_stage1_share3(3), \secon_module/reg_output_cd_stage1_share3(3), \secon_module/reg_output_abc_stage1_share3(3), \secon_module/reg_output_abd_stage1_share3(3), \secon_module/reg_output_acd_stage1_share3(3), \secon_module/reg_output_bcd_stage1_share3(3), \secon_module/reg_output_abcd_stage1_share3(3), \secon_module/output_a_stage2_share3(3), \secon_module/output_b_stage2_share3(3), \secon_module/output_c_stage2_share3(3), \secon_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3), \secon_module/b0c0_stage1_share2_reg(2), \secon_module/b_pipelined_share1_reg(2), \secon_module/c_pipelined_share1_reg(2), \secon_module/output_b_stage1_share2(2), \secon_module/output_c_stage1_share2(2), \rand_bit_cycle2[53](2)] -log10(p) = 3.72555 --> OKAY
@[N15(1), \first_module/a_share2(4)] ==> [\sbox_input_share3[0](4), \rand_bit_cycle1[5](4), \rand_bit_cycle1[1](4), \rand_bit_cycle3[8](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.71539 --> OKAY
@[N18(1), \first_module/a_share2(4)] ==> [\sbox_input_share3[0](4), \rand_bit_cycle1[5](4), \rand_bit_cycle1[1](4), \rand_bit_cycle3[8](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.71539 --> OKAY
@[\first_module/wire_output_bcd_stage1_share1(3), N4(4)] ==> [\rand_bit_cycle3[3](4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/n170(4), \first_module/reg_output_ab_stage1_share2(4), \first_module/reg_output_ac_stage1_share2(4), \first_module/reg_output_ad_stage1_share2(4), \first_module/reg_output_bc_stage1_share2(4), \first_module/reg_output_bd_stage1_share2(4), \first_module/reg_output_cd_stage1_share2(4), \first_module/reg_output_abc_stage1_share2(4), \first_module/reg_output_abd_stage1_share2(4), \first_module/reg_output_acd_stage1_share2(4), \first_module/reg_output_bcd_stage1_share2(4), \first_module/reg_output_abcd_stage1_share2(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x3_share2(4), output_x1_share2(4), output_x0_share2(4), \first_module/b0c0_stage1_share1_reg(3), \first_module/b0d0_stage1_share1_reg(3), \first_module/c0d0_stage1_share1_reg(3), \first_module/b0c0d0_stage1_share1_reg(3), \first_module/output_b_stage1_share1(3), \first_module/output_c_stage1_share1(3), \first_module/output_d_stage1_share1(3), \first_module/b_pipelined_share1_reg(3), \first_module/c_pipelined_share1_reg(3), \first_module/d_pipelined_share1_reg(3), \rand_bit_cycle2[14](3)] -log10(p) = 3.69567 --> OKAY
@[\output_sbox_share3[5](3), \first_module/c0_stage1_share1(5)] ==> [\rand_bit_cycle1[15](5), \sbox_input_share1[2](5), \rand_bit_cycle1[3](5), \rand_bit_cycle1[11](5), sbox_out_num5_domain_9_reg(3), sbox_out_num5_domain_8_reg(3), sbox_out_num5_domain_7_reg(3)] -log10(p) = 3.67495 --> OKAY
@[N35(2), \output_sbox_share1[3](5)] ==> [sbox_out_num3_domain_3_reg(5), sbox_out_num3_domain_2_reg(5), sbox_out_num3_domain_1_reg(5), \rand_bit_cycle3[16](2), \secon_module/reg_output_ab_stage1_share1(2), \secon_module/reg_output_ac_stage1_share1(2), \secon_module/reg_output_ad_stage1_share1(2), \secon_module/reg_output_bc_stage1_share1(2), \secon_module/reg_output_bd_stage1_share1(2), \secon_module/reg_output_cd_stage1_share1(2), \secon_module/reg_output_abc_stage1_share1(2), \secon_module/reg_output_abd_stage1_share1(2), \secon_module/reg_output_acd_stage1_share1(2), \secon_module/reg_output_bcd_stage1_share1(2), \secon_module/reg_output_abcd_stage1_share1(2), output_x7_share1(2), output_x6_share1(2), output_x5_share1(2), output_x4_share1(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/n170(2), \first_module/reg_output_ab_stage1_share2(2), \first_module/reg_output_ac_stage1_share2(2), \first_module/reg_output_ad_stage1_share2(2), \first_module/reg_output_bc_stage1_share2(2), \first_module/reg_output_bd_stage1_share2(2), \first_module/reg_output_cd_stage1_share2(2), \first_module/reg_output_abc_stage1_share2(2), \first_module/reg_output_abd_stage1_share2(2), \first_module/reg_output_acd_stage1_share2(2), \first_module/reg_output_bcd_stage1_share2(2), \first_module/reg_output_abcd_stage1_share2(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x3_share2(2), output_x1_share2(2), output_x0_share2(2)] -log10(p) = 3.67346 --> OKAY
@[N24(3), \secon_module/c0d0_stage1_share1(3)] ==> [\rand_bit_cycle1[49](3), \sbox_input_share1[6](3), \sbox_input_share1[7](3), \rand_bit_cycle1[30](3), \rand_bit_cycle1[31](3), \rand_bit_cycle1[38](3), \rand_bit_cycle1[39](3), \rand_bit_cycle3[11](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \first_module/reg_output_ab_stage1_share3(3), \first_module/reg_output_ac_stage1_share3(3), \first_module/reg_output_ad_stage1_share3(3), \first_module/reg_output_bc_stage1_share3(3), \first_module/reg_output_bd_stage1_share3(3), \first_module/reg_output_cd_stage1_share3(3), \first_module/reg_output_abc_stage1_share3(3), \first_module/reg_output_abd_stage1_share3(3), \first_module/reg_output_acd_stage1_share3(3), \first_module/reg_output_bcd_stage1_share3(3), \first_module/reg_output_abcd_stage1_share3(3), \first_module/output_a_stage2_share3(3), \first_module/output_b_stage2_share3(3), \first_module/output_c_stage2_share3(3), \first_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3)] -log10(p) = 3.66136 --> OKAY
@[\secon_module/b0c0_stage1_share1(2), \secon_module/wire_output_a_stage1_share2(5)] ==> [\secon_module/a_pipelined_share1_reg(5), \secon_module/output_a_stage1_share2(5), \rand_bit_cycle2[46](5), \rand_bit_cycle1[47](2), \sbox_input_share1[5](2), \sbox_input_share1[6](2), \rand_bit_cycle1[29](2), \rand_bit_cycle1[30](2), \rand_bit_cycle1[37](2), \rand_bit_cycle1[38](2)] -log10(p) = 3.64891 --> OKAY
@[N38(2), \secon_module/wire_output_abd_stage1_share2(5)] ==> [\secon_module/a0b0_stage1_share2_reg(5), \secon_module/a0d0_stage1_share2_reg(5), \secon_module/b0d0_stage1_share2_reg(5), \secon_module/a0b0d0_stage1_share2_reg(5), \secon_module/a_pipelined_share1_reg(5), \secon_module/b_pipelined_share1_reg(5), \secon_module/d_pipelined_share1_reg(5), \secon_module/output_a_stage1_share2(5), \secon_module/output_b_stage1_share2(5), \secon_module/output_d_stage1_share2(5), \rand_bit_cycle2[57](5), \rand_bit_cycle3[18](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 3.63601 --> OKAY
@[\output_sbox_share1[6](2), \output_sbox_share2[1](2)] ==> [sbox_out_num1_domain_6_reg(2), sbox_out_num1_domain_5_reg(2), sbox_out_num1_domain_4_reg(2), sbox_out_num6_domain_3_reg(2), sbox_out_num6_domain_2_reg(2), sbox_out_num6_domain_1_reg(2)] -log10(p) = 3.63468 --> OKAY
@[inner_plus_cross_module_equation_num6_domain_9(3), \secon_module/a0b0c0d0_stage1_share1(4)] ==> [\sbox_input_share1[4](4), \sbox_input_share1[5](4), \sbox_input_share1[6](4), \sbox_input_share1[7](4), \rand_bit_cycle1[28](4), \rand_bit_cycle1[29](4), \rand_bit_cycle1[30](4), \rand_bit_cycle1[31](4), \rand_bit_cycle1[36](4), \rand_bit_cycle1[37](4), \rand_bit_cycle1[38](4), \rand_bit_cycle1[39](4), \rand_bit_cycle1[54](4), \secon_module/reg_output_ab_stage1_share3(3), \secon_module/reg_output_ac_stage1_share3(3), \secon_module/reg_output_ad_stage1_share3(3), \secon_module/reg_output_bc_stage1_share3(3), \secon_module/reg_output_bd_stage1_share3(3), \secon_module/reg_output_cd_stage1_share3(3), \secon_module/reg_output_abc_stage1_share3(3), \secon_module/reg_output_abd_stage1_share3(3), \secon_module/reg_output_acd_stage1_share3(3), \secon_module/reg_output_bcd_stage1_share3(3), \secon_module/reg_output_abcd_stage1_share3(3), \secon_module/output_a_stage2_share3(3), \secon_module/output_b_stage2_share3(3), \secon_module/output_c_stage2_share3(3), \secon_module/output_d_stage2_share3(3), \first_module/reg_output_ab_stage1_share3(3), \first_module/reg_output_ac_stage1_share3(3), \first_module/reg_output_ad_stage1_share3(3), \first_module/reg_output_bc_stage1_share3(3), \first_module/reg_output_bd_stage1_share3(3), \first_module/reg_output_cd_stage1_share3(3), \first_module/reg_output_abc_stage1_share3(3), \first_module/reg_output_abd_stage1_share3(3), \first_module/reg_output_acd_stage1_share3(3), \first_module/reg_output_bcd_stage1_share3(3), \first_module/reg_output_abcd_stage1_share3(3), \first_module/output_a_stage2_share3(3), \first_module/output_b_stage2_share3(3), \first_module/output_c_stage2_share3(3), \first_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3)] -log10(p) = 3.63277 --> OKAY
@[\first_module/b0c0_stage1_share1(2), \output_sbox_share1[0](5)] ==> [sbox_out_num0_domain_3_reg(5), sbox_out_num0_domain_2_reg(5), sbox_out_num0_domain_1_reg(5), \rand_bit_cycle1[20](2), \sbox_input_share1[1](2), \sbox_input_share1[2](2), \rand_bit_cycle1[2](2), \rand_bit_cycle1[3](2), \rand_bit_cycle1[10](2), \rand_bit_cycle1[11](2)] -log10(p) = 3.62529 --> OKAY
@[N18(2), \secon_module/wire_output_ac_stage1_share3(5)] ==> [\rand_bit_cycle2[36](5), \rand_bit_cycle2[51](5), \rand_bit_cycle3[8](2), \secon_module/reg_output_ab_stage1_share1(2), \secon_module/reg_output_ac_stage1_share1(2), \secon_module/reg_output_ad_stage1_share1(2), \secon_module/reg_output_bc_stage1_share1(2), \secon_module/reg_output_bd_stage1_share1(2), \secon_module/reg_output_cd_stage1_share1(2), \secon_module/reg_output_abc_stage1_share1(2), \secon_module/reg_output_abd_stage1_share1(2), \secon_module/reg_output_acd_stage1_share1(2), \secon_module/reg_output_bcd_stage1_share1(2), \secon_module/reg_output_abcd_stage1_share1(2), output_x7_share1(2), output_x6_share1(2), output_x5_share1(2), output_x4_share1(2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2)] -log10(p) = 3.61988 --> OKAY
@[N31(1), \secon_module/d_share1(5)] ==> [\sbox_input_share2[7](5), \rand_bit_cycle1[35](5), \rand_bit_cycle1[39](5), \rand_bit_cycle3[15](1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/reg_output_ab_stage1_share2(1), \secon_module/reg_output_ac_stage1_share2(1), \secon_module/reg_output_ad_stage1_share2(1), \secon_module/reg_output_bc_stage1_share2(1), \secon_module/reg_output_bd_stage1_share2(1), \secon_module/reg_output_cd_stage1_share2(1), \secon_module/reg_output_abc_stage1_share2(1), \secon_module/reg_output_abd_stage1_share2(1), \secon_module/reg_output_acd_stage1_share2(1), \secon_module/reg_output_bcd_stage1_share2(1), \secon_module/reg_output_abcd_stage1_share2(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x7_share2(1), output_x6_share2(1), output_x5_share2(1), output_x4_share2(1)] -log10(p) = 3.61511 --> OKAY
@[N29(1), \secon_module/d_share1(5)] ==> [\sbox_input_share2[7](5), \rand_bit_cycle1[35](5), \rand_bit_cycle1[39](5), \rand_bit_cycle3[15](1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/n170(1), \first_module/reg_output_ab_stage1_share2(1), \first_module/reg_output_ac_stage1_share2(1), \first_module/reg_output_ad_stage1_share2(1), \first_module/reg_output_bc_stage1_share2(1), \first_module/reg_output_bd_stage1_share2(1), \first_module/reg_output_cd_stage1_share2(1), \first_module/reg_output_abc_stage1_share2(1), \first_module/reg_output_abd_stage1_share2(1), \first_module/reg_output_acd_stage1_share2(1), \first_module/reg_output_bcd_stage1_share2(1), \first_module/reg_output_abcd_stage1_share2(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x3_share2(1), output_x1_share2(1), output_x0_share2(1)] -log10(p) = 3.61511 --> OKAY
@[\secon_module/b0d0_stage1_share1(1), \first_module/d_share2(2)] ==> [\sbox_input_share3[3](2), \rand_bit_cycle1[8](2), \rand_bit_cycle1[4](2), \rand_bit_cycle1[48](1), \sbox_input_share1[5](1), \sbox_input_share1[7](1), \rand_bit_cycle1[29](1), \rand_bit_cycle1[31](1), \rand_bit_cycle1[37](1), \rand_bit_cycle1[39](1)] -log10(p) = 3.61398 --> OKAY
@[\first_module/wire_output_c_stage1_share2(4), \secon_module/wire_output_cd_stage1_share3(5)] ==> [\rand_bit_cycle2[40](5), \rand_bit_cycle2[55](5), \first_module/c_pipelined_share1_reg(4), \first_module/output_c_stage1_share2(4), \rand_bit_cycle2[18](4)] -log10(p) = 3.61238 --> OKAY
@[\secon_module/wire_output_b_stage1_share2(1), \secon_module/a_share1(2)] ==> [\sbox_input_share2[4](2), \rand_bit_cycle1[32](2), \rand_bit_cycle1[36](2), \secon_module/b_pipelined_share1_reg(1), \secon_module/output_b_stage1_share2(1), \rand_bit_cycle2[47](1)] -log10(p) = 3.61139 --> OKAY
@[\first_module/wire_output_ad_stage1_share3(3), N14(4)] ==> [\rand_bit_cycle3[7](4), \first_module/n158(4), \first_module/reg_output_ab_stage1_share1(4), \first_module/reg_output_ac_stage1_share1(4), \first_module/reg_output_ad_stage1_share1(4), \first_module/reg_output_bc_stage1_share1(4), \first_module/reg_output_bd_stage1_share1(4), \first_module/reg_output_cd_stage1_share1(4), \first_module/reg_output_abc_stage1_share1(4), \first_module/reg_output_abd_stage1_share1(4), \first_module/reg_output_acd_stage1_share1(4), \first_module/reg_output_bcd_stage1_share1(4), \first_module/reg_output_abcd_stage1_share1(4), output_x3_share1(4), output_x1_share1(4), output_x0_share1(4), \secon_module/reg_output_ab_stage1_share2(4), \secon_module/reg_output_ac_stage1_share2(4), \secon_module/reg_output_ad_stage1_share2(4), \secon_module/reg_output_bc_stage1_share2(4), \secon_module/reg_output_bd_stage1_share2(4), \secon_module/reg_output_cd_stage1_share2(4), \secon_module/reg_output_abc_stage1_share2(4), \secon_module/reg_output_abd_stage1_share2(4), \secon_module/reg_output_acd_stage1_share2(4), \secon_module/reg_output_bcd_stage1_share2(4), \secon_module/reg_output_abcd_stage1_share2(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x7_share2(4), output_x6_share2(4), output_x5_share2(4), output_x4_share2(4), \rand_bit_cycle2[7](3), \rand_bit_cycle2[22](3)] -log10(p) = 3.60657 --> OKAY
@[\secon_module/wire_output_abcd_stage1_share1(3), \secon_module/wire_output_ab_stage1_share1(3)] ==> [\secon_module/a0b0_stage1_share1_reg(3), \secon_module/a0c0_stage1_share1_reg(3), \secon_module/a0d0_stage1_share1_reg(3), \secon_module/b0c0_stage1_share1_reg(3), \secon_module/b0d0_stage1_share1_reg(3), \secon_module/c0d0_stage1_share1_reg(3), \secon_module/a0b0c0_stage1_share1_reg(3), \secon_module/a0b0d0_stage1_share1_reg(3), \secon_module/a0c0d0_stage1_share1_reg(3), \secon_module/b0c0d0_stage1_share1_reg(3), \secon_module/a0b0c0d0_stage1_share1_reg(3), \secon_module/output_a_stage1_share1(3), \secon_module/output_b_stage1_share1(3), \secon_module/output_c_stage1_share1(3), \secon_module/output_d_stage1_share1(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \rand_bit_cycle2[35](3), \rand_bit_cycle2[45](3)] -log10(p) = 3.60595 --> OKAY
@[\secon_module/b0d0_stage1_share1(1), \first_module/wire_output_bc_stage1_share3(3)] ==> [\rand_bit_cycle2[8](3), \rand_bit_cycle2[23](3), \rand_bit_cycle1[48](1), \sbox_input_share1[5](1), \sbox_input_share1[7](1), \rand_bit_cycle1[29](1), \rand_bit_cycle1[31](1), \rand_bit_cycle1[37](1), \rand_bit_cycle1[39](1)] -log10(p) = 3.60117 --> OKAY
@[\first_module/c_share1(2), N4(4)] ==> [\rand_bit_cycle3[3](4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/n170(4), \first_module/reg_output_ab_stage1_share2(4), \first_module/reg_output_ac_stage1_share2(4), \first_module/reg_output_ad_stage1_share2(4), \first_module/reg_output_bc_stage1_share2(4), \first_module/reg_output_bd_stage1_share2(4), \first_module/reg_output_cd_stage1_share2(4), \first_module/reg_output_abc_stage1_share2(4), \first_module/reg_output_abd_stage1_share2(4), \first_module/reg_output_acd_stage1_share2(4), \first_module/reg_output_bcd_stage1_share2(4), \first_module/reg_output_abcd_stage1_share2(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x3_share2(4), output_x1_share2(4), output_x0_share2(4), \sbox_input_share2[2](2), \rand_bit_cycle1[7](2), \rand_bit_cycle1[11](2)] -log10(p) = 3.59695 --> OKAY
@[\secon_module/wire_output_acd_stage1_share1(4), N6(5)] ==> [\rand_bit_cycle3[3](5), \first_module/reg_output_ab_stage1_share3(5), \first_module/reg_output_ac_stage1_share3(5), \first_module/reg_output_ad_stage1_share3(5), \first_module/reg_output_bc_stage1_share3(5), \first_module/reg_output_bd_stage1_share3(5), \first_module/reg_output_cd_stage1_share3(5), \first_module/reg_output_abc_stage1_share3(5), \first_module/reg_output_abd_stage1_share3(5), \first_module/reg_output_acd_stage1_share3(5), \first_module/reg_output_bcd_stage1_share3(5), \first_module/reg_output_abcd_stage1_share3(5), \first_module/output_a_stage2_share3(5), \first_module/output_b_stage2_share3(5), \first_module/output_c_stage2_share3(5), \first_module/output_d_stage2_share3(5), \secon_module/reg_output_ab_stage1_share2(5), \secon_module/reg_output_ac_stage1_share2(5), \secon_module/reg_output_ad_stage1_share2(5), \secon_module/reg_output_bc_stage1_share2(5), \secon_module/reg_output_bd_stage1_share2(5), \secon_module/reg_output_cd_stage1_share2(5), \secon_module/reg_output_abc_stage1_share2(5), \secon_module/reg_output_abd_stage1_share2(5), \secon_module/reg_output_acd_stage1_share2(5), \secon_module/reg_output_bcd_stage1_share2(5), \secon_module/reg_output_abcd_stage1_share2(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), output_x7_share2(5), output_x6_share2(5), output_x5_share2(5), output_x4_share2(5), \secon_module/a0c0_stage1_share1_reg(4), \secon_module/a0d0_stage1_share1_reg(4), \secon_module/c0d0_stage1_share1_reg(4), \secon_module/a0c0d0_stage1_share1_reg(4), \secon_module/output_a_stage1_share1(4), \secon_module/output_c_stage1_share1(4), \secon_module/output_d_stage1_share1(4), \secon_module/a_pipelined_share1_reg(4), \secon_module/c_pipelined_share1_reg(4), \secon_module/d_pipelined_share1_reg(4), \rand_bit_cycle2[43](4)] -log10(p) = 3.59471 --> OKAY
@[N12(3), \secon_module/wire_output_ad_stage1_share1(3)] ==> [\secon_module/a0d0_stage1_share1_reg(3), \secon_module/output_a_stage1_share1(3), \secon_module/output_d_stage1_share1(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \rand_bit_cycle2[37](3), \rand_bit_cycle3[5](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \first_module/reg_output_ab_stage1_share3(3), \first_module/reg_output_ac_stage1_share3(3), \first_module/reg_output_ad_stage1_share3(3), \first_module/reg_output_bc_stage1_share3(3), \first_module/reg_output_bd_stage1_share3(3), \first_module/reg_output_cd_stage1_share3(3), \first_module/reg_output_abc_stage1_share3(3), \first_module/reg_output_abd_stage1_share3(3), \first_module/reg_output_acd_stage1_share3(3), \first_module/reg_output_bcd_stage1_share3(3), \first_module/reg_output_abcd_stage1_share3(3), \first_module/output_a_stage2_share3(3), \first_module/output_b_stage2_share3(3), \first_module/output_c_stage2_share3(3), \first_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3)] -log10(p) = 3.59392 --> OKAY
@[\secon_module/wire_output_ac_stage1_share2(4), \output_sbox_share3[2](5)] ==> [sbox_out_num2_domain_9_reg(5), sbox_out_num2_domain_8_reg(5), sbox_out_num2_domain_7_reg(5), \secon_module/a0c0_stage1_share2_reg(4), \secon_module/a_pipelined_share1_reg(4), \secon_module/c_pipelined_share1_reg(4), \secon_module/output_a_stage1_share2(4), \secon_module/output_c_stage1_share2(4), \rand_bit_cycle2[51](4)] -log10(p) = 3.59324 --> OKAY
@[\output_sbox_share1[1](5), N9(5)] ==> [\rand_bit_cycle3[5](5), \first_module/n158(5), \first_module/reg_output_ab_stage1_share1(5), \first_module/reg_output_ac_stage1_share1(5), \first_module/reg_output_ad_stage1_share1(5), \first_module/reg_output_bc_stage1_share1(5), \first_module/reg_output_bd_stage1_share1(5), \first_module/reg_output_cd_stage1_share1(5), \first_module/reg_output_abc_stage1_share1(5), \first_module/reg_output_abd_stage1_share1(5), \first_module/reg_output_acd_stage1_share1(5), \first_module/reg_output_bcd_stage1_share1(5), \first_module/reg_output_abcd_stage1_share1(5), output_x3_share1(5), output_x1_share1(5), output_x0_share1(5), \secon_module/reg_output_ab_stage1_share3(5), \secon_module/reg_output_ac_stage1_share3(5), \secon_module/reg_output_ad_stage1_share3(5), \secon_module/reg_output_bc_stage1_share3(5), \secon_module/reg_output_bd_stage1_share3(5), \secon_module/reg_output_cd_stage1_share3(5), \secon_module/reg_output_abc_stage1_share3(5), \secon_module/reg_output_abd_stage1_share3(5), \secon_module/reg_output_acd_stage1_share3(5), \secon_module/reg_output_bcd_stage1_share3(5), \secon_module/reg_output_abcd_stage1_share3(5), \secon_module/output_a_stage2_share3(5), \secon_module/output_b_stage2_share3(5), \secon_module/output_c_stage2_share3(5), \secon_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), sbox_out_num1_domain_3_reg(5), sbox_out_num1_domain_2_reg(5), sbox_out_num1_domain_1_reg(5)] -log10(p) = 3.58948 --> OKAY
@[N22(2), \output_sbox_share2[0](4)] ==> [sbox_out_num0_domain_6_reg(4), sbox_out_num0_domain_5_reg(4), sbox_out_num0_domain_4_reg(4), \rand_bit_cycle3[10](2), \secon_module/reg_output_ab_stage1_share1(2), \secon_module/reg_output_ac_stage1_share1(2), \secon_module/reg_output_ad_stage1_share1(2), \secon_module/reg_output_bc_stage1_share1(2), \secon_module/reg_output_bd_stage1_share1(2), \secon_module/reg_output_cd_stage1_share1(2), \secon_module/reg_output_abc_stage1_share1(2), \secon_module/reg_output_abd_stage1_share1(2), \secon_module/reg_output_acd_stage1_share1(2), \secon_module/reg_output_bcd_stage1_share1(2), \secon_module/reg_output_abcd_stage1_share1(2), output_x7_share1(2), output_x6_share1(2), output_x5_share1(2), output_x4_share1(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/n170(2), \first_module/reg_output_ab_stage1_share2(2), \first_module/reg_output_ac_stage1_share2(2), \first_module/reg_output_ad_stage1_share2(2), \first_module/reg_output_bc_stage1_share2(2), \first_module/reg_output_bd_stage1_share2(2), \first_module/reg_output_cd_stage1_share2(2), \first_module/reg_output_abc_stage1_share2(2), \first_module/reg_output_abd_stage1_share2(2), \first_module/reg_output_acd_stage1_share2(2), \first_module/reg_output_bcd_stage1_share2(2), \first_module/reg_output_abcd_stage1_share2(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x3_share2(2), output_x1_share2(2), output_x0_share2(2)] -log10(p) = 3.58504 --> OKAY
@[\first_module/a0c0d0_stage1_share1(2), \secon_module/b_share2(5)] ==> [\sbox_input_share3[5](5), \rand_bit_cycle1[33](5), \rand_bit_cycle1[29](5), \rand_bit_cycle1[25](2), \sbox_input_share1[0](2), \sbox_input_share1[2](2), \sbox_input_share1[3](2), \rand_bit_cycle1[1](2), \rand_bit_cycle1[3](2), \rand_bit_cycle1[4](2), \rand_bit_cycle1[9](2), \rand_bit_cycle1[11](2), \rand_bit_cycle1[12](2)] -log10(p) = 3.58282 --> OKAY
@[\secon_module/wire_output_d_stage1_share1(4), \secon_module/wire_output_ab_stage1_share3(5)] ==> [\rand_bit_cycle2[35](5), \rand_bit_cycle2[50](5), \secon_module/output_d_stage1_share1(4), \rand_bit_cycle2[34](4)] -log10(p) = 3.57013 --> OKAY
@[\secon_module/wire_output_a_stage1_share3(2), \first_module/b0_stage1_share1(5)] ==> [\rand_bit_cycle1[14](5), \sbox_input_share1[1](5), \rand_bit_cycle1[2](5), \rand_bit_cycle1[10](5), \rand_bit_cycle2[31](2), \rand_bit_cycle2[46](2)] -log10(p) = 3.56533 --> OKAY
@[\first_module/wire_output_abcd_stage1_share2(2), \first_module/c_share1(5)] ==> [\sbox_input_share2[2](5), \rand_bit_cycle1[7](5), \rand_bit_cycle1[11](5), \first_module/a0b0_stage1_share2_reg(2), \first_module/a0c0_stage1_share2_reg(2), \first_module/a0d0_stage1_share2_reg(2), \first_module/b0c0_stage1_share2_reg(2), \first_module/b0d0_stage1_share2_reg(2), \first_module/c0d0_stage1_share2_reg(2), \first_module/a0b0c0_stage1_share2_reg(2), \first_module/a0b0d0_stage1_share2_reg(2), \first_module/a0c0d0_stage1_share2_reg(2), \first_module/b0c0d0_stage1_share2_reg(2), \first_module/a0b0c0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/b_pipelined_share1_reg(2), \first_module/c_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_b_stage1_share2(2), \first_module/output_c_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[30](2)] -log10(p) = 3.56108 --> OKAY
@[\secon_module/b0d0_stage1_share1(1), \first_module/c_pipelined_share2_reg(2)] ==> [\first_module/c_pipelined_share2_reg(2), \rand_bit_cycle1[48](1), \sbox_input_share1[5](1), \sbox_input_share1[7](1), \rand_bit_cycle1[29](1), \rand_bit_cycle1[31](1), \rand_bit_cycle1[37](1), \rand_bit_cycle1[39](1)] -log10(p) = 3.55692 --> OKAY
@[\secon_module/wire_output_abcd_stage1_share1(3), \first_module/wire_output_abcd_stage1_share1(4)] ==> [\first_module/a0b0_stage1_share1_reg(4), \first_module/a0c0_stage1_share1_reg(4), \first_module/a0d0_stage1_share1_reg(4), \first_module/b0c0_stage1_share1_reg(4), \first_module/b0d0_stage1_share1_reg(4), \first_module/c0d0_stage1_share1_reg(4), \first_module/a0b0c0_stage1_share1_reg(4), \first_module/a0b0d0_stage1_share1_reg(4), \first_module/a0c0d0_stage1_share1_reg(4), \first_module/b0c0d0_stage1_share1_reg(4), \first_module/a0b0c0d0_stage1_share1_reg(4), \first_module/output_a_stage1_share1(4), \first_module/output_b_stage1_share1(4), \first_module/output_c_stage1_share1(4), \first_module/output_d_stage1_share1(4), \first_module/a_pipelined_share1_reg(4), \first_module/b_pipelined_share1_reg(4), \first_module/c_pipelined_share1_reg(4), \first_module/d_pipelined_share1_reg(4), \rand_bit_cycle2[15](4), \secon_module/a0b0_stage1_share1_reg(3), \secon_module/a0c0_stage1_share1_reg(3), \secon_module/a0d0_stage1_share1_reg(3), \secon_module/b0c0_stage1_share1_reg(3), \secon_module/b0d0_stage1_share1_reg(3), \secon_module/c0d0_stage1_share1_reg(3), \secon_module/a0b0c0_stage1_share1_reg(3), \secon_module/a0b0d0_stage1_share1_reg(3), \secon_module/a0c0d0_stage1_share1_reg(3), \secon_module/b0c0d0_stage1_share1_reg(3), \secon_module/a0b0c0d0_stage1_share1_reg(3), \secon_module/output_a_stage1_share1(3), \secon_module/output_b_stage1_share1(3), \secon_module/output_c_stage1_share1(3), \secon_module/output_d_stage1_share1(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \rand_bit_cycle2[45](3)] -log10(p) = 3.5513 --> OKAY
@[\secon_module/d_share1(1), \secon_module/wire_output_abcd_stage1_share3(2)] ==> [\rand_bit_cycle2[45](2), \rand_bit_cycle2[60](2), \sbox_input_share2[7](1), \rand_bit_cycle1[35](1), \rand_bit_cycle1[39](1)] -log10(p) = 3.55041 --> OKAY
@[\output_sbox_share2[4](2), \first_module/b_share1(2)] ==> [\sbox_input_share2[1](2), \rand_bit_cycle1[6](2), \rand_bit_cycle1[10](2), sbox_out_num4_domain_6_reg(2), sbox_out_num4_domain_5_reg(2), sbox_out_num4_domain_4_reg(2)] -log10(p) = 3.54598 --> OKAY
@[\first_module/wire_output_abd_stage1_share2(1), \secon_module/wire_output_b_stage1_share1(3)] ==> [\secon_module/output_b_stage1_share1(3), \rand_bit_cycle2[32](3), \first_module/a0b0_stage1_share2_reg(1), \first_module/a0d0_stage1_share2_reg(1), \first_module/b0d0_stage1_share2_reg(1), \first_module/a0b0d0_stage1_share2_reg(1), \first_module/a_pipelined_share1_reg(1), \first_module/b_pipelined_share1_reg(1), \first_module/d_pipelined_share1_reg(1), \first_module/output_a_stage1_share2(1), \first_module/output_b_stage1_share2(1), \first_module/output_d_stage1_share2(1), \rand_bit_cycle2[27](1)] -log10(p) = 3.53958 --> OKAY
@[\first_module/wire_output_d_stage1_share1(4), \secon_module/a_pipelined_share2_reg(4)] ==> [\secon_module/a_pipelined_share2_reg(4), \first_module/output_d_stage1_share1(4), \rand_bit_cycle2[4](4)] -log10(p) = 3.53915 --> OKAY
@[\secon_module/a0c0d0_stage1_share1(4), \first_module/wire_output_b_stage1_share1(5)] ==> [\first_module/output_b_stage1_share1(5), \rand_bit_cycle2[2](5), \rand_bit_cycle1[52](4), \sbox_input_share1[4](4), \sbox_input_share1[6](4), \sbox_input_share1[7](4), \rand_bit_cycle1[28](4), \rand_bit_cycle1[30](4), \rand_bit_cycle1[31](4), \rand_bit_cycle1[36](4), \rand_bit_cycle1[38](4), \rand_bit_cycle1[39](4)] -log10(p) = 3.53458 --> OKAY
@[\secon_module/wire_output_bcd_stage1_share2(2), \first_module/b_pipelined_share2_reg(5)] ==> [\first_module/b_pipelined_share2_reg(5), \secon_module/b0c0_stage1_share2_reg(2), \secon_module/b0d0_stage1_share2_reg(2), \secon_module/c0d0_stage1_share2_reg(2), \secon_module/b0c0d0_stage1_share2_reg(2), \secon_module/b_pipelined_share1_reg(2), \secon_module/c_pipelined_share1_reg(2), \secon_module/d_pipelined_share1_reg(2), \secon_module/output_b_stage1_share2(2), \secon_module/output_c_stage1_share2(2), \secon_module/output_d_stage1_share2(2), \rand_bit_cycle2[59](2)] -log10(p) = 3.5321 --> OKAY
@[\secon_module/wire_output_d_stage1_share2(1), \first_module/b_pipelined_share2_reg(3)] ==> [\first_module/b_pipelined_share2_reg(3), \secon_module/d_pipelined_share1_reg(1), \secon_module/output_d_stage1_share2(1), \rand_bit_cycle2[49](1)] -log10(p) = 3.52732 --> OKAY
@[\output_sbox_share2[4](4), \first_module/d_share1(4)] ==> [\sbox_input_share2[3](4), \rand_bit_cycle1[8](4), \rand_bit_cycle1[12](4), sbox_out_num4_domain_6_reg(4), sbox_out_num4_domain_5_reg(4), sbox_out_num4_domain_4_reg(4)] -log10(p) = 3.52414 --> OKAY
@[\secon_module/wire_output_bd_stage1_share3(3), \first_module/wire_output_ac_stage1_share1(4)] ==> [\first_module/a0c0_stage1_share1_reg(4), \first_module/output_a_stage1_share1(4), \first_module/output_c_stage1_share1(4), \first_module/a_pipelined_share1_reg(4), \first_module/c_pipelined_share1_reg(4), \rand_bit_cycle2[6](4), \rand_bit_cycle2[39](3), \rand_bit_cycle2[54](3)] -log10(p) = 3.51984 --> OKAY
@[\first_module/wire_output_bd_stage1_share2(1), \output_sbox_share1[0](3)] ==> [sbox_out_num0_domain_3_reg(3), sbox_out_num0_domain_2_reg(3), sbox_out_num0_domain_1_reg(3), \first_module/b0d0_stage1_share2_reg(1), \first_module/b_pipelined_share1_reg(1), \first_module/d_pipelined_share1_reg(1), \first_module/output_b_stage1_share2(1), \first_module/output_d_stage1_share2(1), \rand_bit_cycle2[24](1)] -log10(p) = 3.51817 --> OKAY
@[\first_module/wire_output_acd_stage1_share1(3), \secon_module/wire_output_ad_stage1_share3(3)] ==> [\rand_bit_cycle2[37](3), \rand_bit_cycle2[52](3), \first_module/a0c0_stage1_share1_reg(3), \first_module/a0d0_stage1_share1_reg(3), \first_module/c0d0_stage1_share1_reg(3), \first_module/a0c0d0_stage1_share1_reg(3), \first_module/output_a_stage1_share1(3), \first_module/output_c_stage1_share1(3), \first_module/output_d_stage1_share1(3), \first_module/a_pipelined_share1_reg(3), \first_module/c_pipelined_share1_reg(3), \first_module/d_pipelined_share1_reg(3), \rand_bit_cycle2[13](3)] -log10(p) = 3.51666 --> OKAY
@[\secon_module/wire_output_ac_stage1_share2(2), \secon_module/c0_stage1_share1(3)] ==> [\rand_bit_cycle1[42](3), \sbox_input_share1[6](3), \rand_bit_cycle1[30](3), \rand_bit_cycle1[38](3), \secon_module/a0c0_stage1_share2_reg(2), \secon_module/a_pipelined_share1_reg(2), \secon_module/c_pipelined_share1_reg(2), \secon_module/output_a_stage1_share2(2), \secon_module/output_c_stage1_share2(2), \rand_bit_cycle2[51](2)] -log10(p) = 3.51664 --> OKAY
@[N6(1), \secon_module/wire_output_b_stage1_share1(3)] ==> [\secon_module/output_b_stage1_share1(3), \rand_bit_cycle2[32](3), \rand_bit_cycle3[3](1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/reg_output_ab_stage1_share2(1), \secon_module/reg_output_ac_stage1_share2(1), \secon_module/reg_output_ad_stage1_share2(1), \secon_module/reg_output_bc_stage1_share2(1), \secon_module/reg_output_bd_stage1_share2(1), \secon_module/reg_output_cd_stage1_share2(1), \secon_module/reg_output_abc_stage1_share2(1), \secon_module/reg_output_abd_stage1_share2(1), \secon_module/reg_output_acd_stage1_share2(1), \secon_module/reg_output_bcd_stage1_share2(1), \secon_module/reg_output_abcd_stage1_share2(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x7_share2(1), output_x6_share2(1), output_x5_share2(1), output_x4_share2(1)] -log10(p) = 3.5143 --> OKAY
@[N4(1), \secon_module/wire_output_b_stage1_share1(3)] ==> [\secon_module/output_b_stage1_share1(3), \rand_bit_cycle2[32](3), \rand_bit_cycle3[3](1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/n170(1), \first_module/reg_output_ab_stage1_share2(1), \first_module/reg_output_ac_stage1_share2(1), \first_module/reg_output_ad_stage1_share2(1), \first_module/reg_output_bc_stage1_share2(1), \first_module/reg_output_bd_stage1_share2(1), \first_module/reg_output_cd_stage1_share2(1), \first_module/reg_output_abc_stage1_share2(1), \first_module/reg_output_abd_stage1_share2(1), \first_module/reg_output_acd_stage1_share2(1), \first_module/reg_output_bcd_stage1_share2(1), \first_module/reg_output_abcd_stage1_share2(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x3_share2(1), output_x1_share2(1), output_x0_share2(1)] -log10(p) = 3.5143 --> OKAY
@[\output_sbox_share1[7](2), N40(4)] ==> [\rand_bit_cycle3[19](4), \first_module/n158(4), \first_module/reg_output_ab_stage1_share1(4), \first_module/reg_output_ac_stage1_share1(4), \first_module/reg_output_ad_stage1_share1(4), \first_module/reg_output_bc_stage1_share1(4), \first_module/reg_output_bd_stage1_share1(4), \first_module/reg_output_cd_stage1_share1(4), \first_module/reg_output_abc_stage1_share1(4), \first_module/reg_output_abd_stage1_share1(4), \first_module/reg_output_acd_stage1_share1(4), \first_module/reg_output_bcd_stage1_share1(4), \first_module/reg_output_abcd_stage1_share1(4), output_x3_share1(4), output_x1_share1(4), output_x0_share1(4), \secon_module/reg_output_ab_stage1_share2(4), \secon_module/reg_output_ac_stage1_share2(4), \secon_module/reg_output_ad_stage1_share2(4), \secon_module/reg_output_bc_stage1_share2(4), \secon_module/reg_output_bd_stage1_share2(4), \secon_module/reg_output_cd_stage1_share2(4), \secon_module/reg_output_abc_stage1_share2(4), \secon_module/reg_output_abd_stage1_share2(4), \secon_module/reg_output_acd_stage1_share2(4), \secon_module/reg_output_bcd_stage1_share2(4), \secon_module/reg_output_abcd_stage1_share2(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x7_share2(4), output_x6_share2(4), output_x5_share2(4), output_x4_share2(4), sbox_out_num7_domain_3_reg(2), sbox_out_num7_domain_2_reg(2), sbox_out_num7_domain_1_reg(2)] -log10(p) = 3.50808 --> OKAY
@[\first_module/wire_output_a_stage1_share3(3), \first_module/wire_output_d_stage1_share1(4)] ==> [\first_module/output_d_stage1_share1(4), \rand_bit_cycle2[4](4), \rand_bit_cycle2[1](3), \rand_bit_cycle2[16](3)] -log10(p) = 3.50727 --> OKAY
@[N16(3), \first_module/wire_output_abcd_stage1_share2(3)] ==> [\first_module/a0b0_stage1_share2_reg(3), \first_module/a0c0_stage1_share2_reg(3), \first_module/a0d0_stage1_share2_reg(3), \first_module/b0c0_stage1_share2_reg(3), \first_module/b0d0_stage1_share2_reg(3), \first_module/c0d0_stage1_share2_reg(3), \first_module/a0b0c0_stage1_share2_reg(3), \first_module/a0b0d0_stage1_share2_reg(3), \first_module/a0c0d0_stage1_share2_reg(3), \first_module/b0c0d0_stage1_share2_reg(3), \first_module/a0b0c0d0_stage1_share2_reg(3), \first_module/a_pipelined_share1_reg(3), \first_module/b_pipelined_share1_reg(3), \first_module/c_pipelined_share1_reg(3), \first_module/d_pipelined_share1_reg(3), \first_module/output_a_stage1_share2(3), \first_module/output_b_stage1_share2(3), \first_module/output_c_stage1_share2(3), \first_module/output_d_stage1_share2(3), \rand_bit_cycle2[30](3), \rand_bit_cycle3[7](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3)] -log10(p) = 3.50302 --> OKAY
@[N37(4), \first_module/wire_output_bc_stage1_share1(5)] ==> [\first_module/b0c0_stage1_share1_reg(5), \first_module/output_b_stage1_share1(5), \first_module/output_c_stage1_share1(5), \first_module/b_pipelined_share1_reg(5), \first_module/c_pipelined_share1_reg(5), \rand_bit_cycle2[8](5), \rand_bit_cycle3[17](4), \secon_module/reg_output_ab_stage1_share1(4), \secon_module/reg_output_ac_stage1_share1(4), \secon_module/reg_output_ad_stage1_share1(4), \secon_module/reg_output_bc_stage1_share1(4), \secon_module/reg_output_bd_stage1_share1(4), \secon_module/reg_output_cd_stage1_share1(4), \secon_module/reg_output_abc_stage1_share1(4), \secon_module/reg_output_abd_stage1_share1(4), \secon_module/reg_output_acd_stage1_share1(4), \secon_module/reg_output_bcd_stage1_share1(4), \secon_module/reg_output_abcd_stage1_share1(4), output_x7_share1(4), output_x6_share1(4), output_x5_share1(4), output_x4_share1(4), \first_module/reg_output_ab_stage1_share3(4), \first_module/reg_output_ac_stage1_share3(4), \first_module/reg_output_ad_stage1_share3(4), \first_module/reg_output_bc_stage1_share3(4), \first_module/reg_output_bd_stage1_share3(4), \first_module/reg_output_cd_stage1_share3(4), \first_module/reg_output_abc_stage1_share3(4), \first_module/reg_output_abd_stage1_share3(4), \first_module/reg_output_acd_stage1_share3(4), \first_module/reg_output_bcd_stage1_share3(4), \first_module/reg_output_abcd_stage1_share3(4), \first_module/output_a_stage2_share3(4), \first_module/output_b_stage2_share3(4), \first_module/output_c_stage2_share3(4), \first_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4)] -log10(p) = 3.50076 --> OKAY
@[N31(4), \first_module/a0c0_stage1_share1(4)] ==> [\rand_bit_cycle1[18](4), \sbox_input_share1[0](4), \sbox_input_share1[2](4), \rand_bit_cycle1[1](4), \rand_bit_cycle1[3](4), \rand_bit_cycle1[9](4), \rand_bit_cycle1[11](4), \rand_bit_cycle3[15](4), \first_module/reg_output_ab_stage1_share3(4), \first_module/reg_output_ac_stage1_share3(4), \first_module/reg_output_ad_stage1_share3(4), \first_module/reg_output_bc_stage1_share3(4), \first_module/reg_output_bd_stage1_share3(4), \first_module/reg_output_cd_stage1_share3(4), \first_module/reg_output_abc_stage1_share3(4), \first_module/reg_output_abd_stage1_share3(4), \first_module/reg_output_acd_stage1_share3(4), \first_module/reg_output_bcd_stage1_share3(4), \first_module/reg_output_abcd_stage1_share3(4), \first_module/output_a_stage2_share3(4), \first_module/output_b_stage2_share3(4), \first_module/output_c_stage2_share3(4), \first_module/output_d_stage2_share3(4), \secon_module/reg_output_ab_stage1_share2(4), \secon_module/reg_output_ac_stage1_share2(4), \secon_module/reg_output_ad_stage1_share2(4), \secon_module/reg_output_bc_stage1_share2(4), \secon_module/reg_output_bd_stage1_share2(4), \secon_module/reg_output_cd_stage1_share2(4), \secon_module/reg_output_abc_stage1_share2(4), \secon_module/reg_output_abd_stage1_share2(4), \secon_module/reg_output_acd_stage1_share2(4), \secon_module/reg_output_bcd_stage1_share2(4), \secon_module/reg_output_abcd_stage1_share2(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x7_share2(4), output_x6_share2(4), output_x5_share2(4), output_x4_share2(4)] -log10(p) = 3.49978 --> OKAY
@[\output_sbox_share3[4](4), \secon_module/b0c0_stage1_share1(5)] ==> [\rand_bit_cycle1[47](5), \sbox_input_share1[5](5), \sbox_input_share1[6](5), \rand_bit_cycle1[29](5), \rand_bit_cycle1[30](5), \rand_bit_cycle1[37](5), \rand_bit_cycle1[38](5), sbox_out_num4_domain_9_reg(4), sbox_out_num4_domain_8_reg(4), sbox_out_num4_domain_7_reg(4)] -log10(p) = 3.49388 --> OKAY
@[\output_sbox_share1[1](2), \first_module/d0_stage1_share1(2)] ==> [\rand_bit_cycle1[16](2), \sbox_input_share1[3](2), \rand_bit_cycle1[4](2), \rand_bit_cycle1[12](2), sbox_out_num1_domain_3_reg(2), sbox_out_num1_domain_2_reg(2), sbox_out_num1_domain_1_reg(2)] -log10(p) = 3.48833 --> OKAY
@[\secon_module/wire_output_ab_stage1_share1(3), \output_sbox_share3[4](4)] ==> [sbox_out_num4_domain_9_reg(4), sbox_out_num4_domain_8_reg(4), sbox_out_num4_domain_7_reg(4), \secon_module/a0b0_stage1_share1_reg(3), \secon_module/output_a_stage1_share1(3), \secon_module/output_b_stage1_share1(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/b_pipelined_share1_reg(3), \rand_bit_cycle2[35](3)] -log10(p) = 3.48664 --> OKAY
@[\output_sbox_share2[4](2), \secon_module/wire_output_ac_stage1_share3(2)] ==> [\rand_bit_cycle2[36](2), \rand_bit_cycle2[51](2), sbox_out_num4_domain_6_reg(2), sbox_out_num4_domain_5_reg(2), sbox_out_num4_domain_4_reg(2)] -log10(p) = 3.4824 --> OKAY
@[\secon_module/wire_output_acd_stage1_share1(2), \first_module/wire_output_bcd_stage1_share1(4)] ==> [\first_module/b0c0_stage1_share1_reg(4), \first_module/b0d0_stage1_share1_reg(4), \first_module/c0d0_stage1_share1_reg(4), \first_module/b0c0d0_stage1_share1_reg(4), \first_module/output_b_stage1_share1(4), \first_module/output_c_stage1_share1(4), \first_module/output_d_stage1_share1(4), \first_module/b_pipelined_share1_reg(4), \first_module/c_pipelined_share1_reg(4), \first_module/d_pipelined_share1_reg(4), \rand_bit_cycle2[14](4), \secon_module/a0c0_stage1_share1_reg(2), \secon_module/a0d0_stage1_share1_reg(2), \secon_module/c0d0_stage1_share1_reg(2), \secon_module/a0c0d0_stage1_share1_reg(2), \secon_module/output_a_stage1_share1(2), \secon_module/output_c_stage1_share1(2), \secon_module/output_d_stage1_share1(2), \secon_module/a_pipelined_share1_reg(2), \secon_module/c_pipelined_share1_reg(2), \secon_module/d_pipelined_share1_reg(2), \rand_bit_cycle2[43](2)] -log10(p) = 3.48076 --> OKAY
@[N43(4), \secon_module/wire_output_ad_stage1_share2(5)] ==> [\secon_module/a0d0_stage1_share2_reg(5), \secon_module/a_pipelined_share1_reg(5), \secon_module/d_pipelined_share1_reg(5), \secon_module/output_a_stage1_share2(5), \secon_module/output_d_stage1_share2(5), \rand_bit_cycle2[52](5), \rand_bit_cycle3[21](4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/n170(4), \first_module/reg_output_ab_stage1_share2(4), \first_module/reg_output_ac_stage1_share2(4), \first_module/reg_output_ad_stage1_share2(4), \first_module/reg_output_bc_stage1_share2(4), \first_module/reg_output_bd_stage1_share2(4), \first_module/reg_output_cd_stage1_share2(4), \first_module/reg_output_abc_stage1_share2(4), \first_module/reg_output_abd_stage1_share2(4), \first_module/reg_output_acd_stage1_share2(4), \first_module/reg_output_bcd_stage1_share2(4), \first_module/reg_output_abcd_stage1_share2(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x3_share2(4), output_x1_share2(4), output_x0_share2(4)] -log10(p) = 3.47885 --> OKAY
@[N38(4), \first_module/a0b0c0_stage1_share1(4)] ==> [\rand_bit_cycle1[23](4), \sbox_input_share1[0](4), \sbox_input_share1[1](4), \sbox_input_share1[2](4), \rand_bit_cycle1[1](4), \rand_bit_cycle1[2](4), \rand_bit_cycle1[3](4), \rand_bit_cycle1[9](4), \rand_bit_cycle1[10](4), \rand_bit_cycle1[11](4), \rand_bit_cycle3[18](4), \first_module/reg_output_ab_stage1_share3(4), \first_module/reg_output_ac_stage1_share3(4), \first_module/reg_output_ad_stage1_share3(4), \first_module/reg_output_bc_stage1_share3(4), \first_module/reg_output_bd_stage1_share3(4), \first_module/reg_output_cd_stage1_share3(4), \first_module/reg_output_abc_stage1_share3(4), \first_module/reg_output_abd_stage1_share3(4), \first_module/reg_output_acd_stage1_share3(4), \first_module/reg_output_bcd_stage1_share3(4), \first_module/reg_output_abcd_stage1_share3(4), \first_module/output_a_stage2_share3(4), \first_module/output_b_stage2_share3(4), \first_module/output_c_stage2_share3(4), \first_module/output_d_stage2_share3(4), \secon_module/reg_output_ab_stage1_share2(4), \secon_module/reg_output_ac_stage1_share2(4), \secon_module/reg_output_ad_stage1_share2(4), \secon_module/reg_output_bc_stage1_share2(4), \secon_module/reg_output_bd_stage1_share2(4), \secon_module/reg_output_cd_stage1_share2(4), \secon_module/reg_output_abc_stage1_share2(4), \secon_module/reg_output_abd_stage1_share2(4), \secon_module/reg_output_acd_stage1_share2(4), \secon_module/reg_output_bcd_stage1_share2(4), \secon_module/reg_output_abcd_stage1_share2(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x7_share2(4), output_x6_share2(4), output_x5_share2(4), output_x4_share2(4)] -log10(p) = 3.47501 --> OKAY
@[N15(1), \first_module/wire_output_b_stage1_share1(1)] ==> [\first_module/output_b_stage1_share1(1), \rand_bit_cycle2[2](1), \rand_bit_cycle3[8](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.47456 --> OKAY
@[N18(1), \first_module/wire_output_b_stage1_share1(1)] ==> [\first_module/output_b_stage1_share1(1), \rand_bit_cycle2[2](1), \rand_bit_cycle3[8](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.47456 --> OKAY
@[\first_module/a0c0d0_stage1_share1(4), \secon_module/a_share1(4)] ==> [\sbox_input_share2[4](4), \rand_bit_cycle1[32](4), \rand_bit_cycle1[36](4), \rand_bit_cycle1[25](4), \sbox_input_share1[0](4), \sbox_input_share1[2](4), \sbox_input_share1[3](4), \rand_bit_cycle1[1](4), \rand_bit_cycle1[3](4), \rand_bit_cycle1[4](4), \rand_bit_cycle1[9](4), \rand_bit_cycle1[11](4), \rand_bit_cycle1[12](4)] -log10(p) = 3.4745 --> OKAY
@[\output_sbox_share1[2](5), \first_module/wire_output_bd_stage1_share1(5)] ==> [\first_module/b0d0_stage1_share1_reg(5), \first_module/output_b_stage1_share1(5), \first_module/output_d_stage1_share1(5), \first_module/b_pipelined_share1_reg(5), \first_module/d_pipelined_share1_reg(5), \rand_bit_cycle2[9](5), sbox_out_num2_domain_3_reg(5), sbox_out_num2_domain_2_reg(5), sbox_out_num2_domain_1_reg(5)] -log10(p) = 3.47063 --> OKAY
@[\first_module/b_share1(2), \secon_module/wire_output_cd_stage1_share3(4)] ==> [\rand_bit_cycle2[40](4), \rand_bit_cycle2[55](4), \sbox_input_share2[1](2), \rand_bit_cycle1[6](2), \rand_bit_cycle1[10](2)] -log10(p) = 3.46109 --> OKAY
@[\secon_module/a_share1(2), \first_module/wire_output_bcd_stage1_share3(3)] ==> [\rand_bit_cycle2[14](3), \rand_bit_cycle2[29](3), \sbox_input_share2[4](2), \rand_bit_cycle1[32](2), \rand_bit_cycle1[36](2)] -log10(p) = 3.46008 --> OKAY
@[\first_module/wire_output_bcd_stage1_share3(4), \secon_module/a_pipelined_share2_reg(4)] ==> [\secon_module/a_pipelined_share2_reg(4), \rand_bit_cycle2[14](4), \rand_bit_cycle2[29](4)] -log10(p) = 3.45401 --> OKAY
@[\output_sbox_share3[0](2), \secon_module/wire_output_b_stage1_share1(3)] ==> [\secon_module/output_b_stage1_share1(3), \rand_bit_cycle2[32](3), sbox_out_num0_domain_9_reg(2), sbox_out_num0_domain_8_reg(2), sbox_out_num0_domain_7_reg(2)] -log10(p) = 3.45332 --> OKAY
@[\secon_module/a0d0_stage1_share1(3), \first_module/wire_output_ab_stage1_share3(5)] ==> [\rand_bit_cycle2[5](5), \rand_bit_cycle2[20](5), \rand_bit_cycle1[46](3), \sbox_input_share1[4](3), \sbox_input_share1[7](3), \rand_bit_cycle1[28](3), \rand_bit_cycle1[31](3), \rand_bit_cycle1[36](3), \rand_bit_cycle1[39](3)] -log10(p) = 3.45296 --> OKAY
@[\secon_module/wire_output_abd_stage1_share1(1), \first_module/wire_output_d_stage1_share1(4)] ==> [\first_module/output_d_stage1_share1(4), \rand_bit_cycle2[4](4), \secon_module/a0b0_stage1_share1_reg(1), \secon_module/a0d0_stage1_share1_reg(1), \secon_module/b0d0_stage1_share1_reg(1), \secon_module/a0b0d0_stage1_share1_reg(1), \secon_module/output_a_stage1_share1(1), \secon_module/output_b_stage1_share1(1), \secon_module/output_d_stage1_share1(1), \secon_module/a_pipelined_share1_reg(1), \secon_module/b_pipelined_share1_reg(1), \secon_module/d_pipelined_share1_reg(1), \rand_bit_cycle2[42](1)] -log10(p) = 3.45026 --> OKAY
@[\first_module/wire_output_bd_stage1_share1(4), \first_module/wire_output_acd_stage1_share1(5)] ==> [\first_module/a0c0_stage1_share1_reg(5), \first_module/a0d0_stage1_share1_reg(5), \first_module/c0d0_stage1_share1_reg(5), \first_module/a0c0d0_stage1_share1_reg(5), \first_module/output_a_stage1_share1(5), \first_module/output_c_stage1_share1(5), \first_module/output_d_stage1_share1(5), \first_module/a_pipelined_share1_reg(5), \first_module/c_pipelined_share1_reg(5), \first_module/d_pipelined_share1_reg(5), \rand_bit_cycle2[13](5), \first_module/b0d0_stage1_share1_reg(4), \first_module/output_b_stage1_share1(4), \first_module/output_d_stage1_share1(4), \first_module/b_pipelined_share1_reg(4), \first_module/d_pipelined_share1_reg(4), \rand_bit_cycle2[9](4)] -log10(p) = 3.44928 --> OKAY
@[N50(3), \first_module/c_pipelined_share2_reg(5)] ==> [\first_module/c_pipelined_share2_reg(5), \rand_bit_cycle3[23](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \first_module/reg_output_ab_stage1_share3(3), \first_module/reg_output_ac_stage1_share3(3), \first_module/reg_output_ad_stage1_share3(3), \first_module/reg_output_bc_stage1_share3(3), \first_module/reg_output_bd_stage1_share3(3), \first_module/reg_output_cd_stage1_share3(3), \first_module/reg_output_abc_stage1_share3(3), \first_module/reg_output_abd_stage1_share3(3), \first_module/reg_output_acd_stage1_share3(3), \first_module/reg_output_bcd_stage1_share3(3), \first_module/reg_output_abcd_stage1_share3(3), \first_module/output_a_stage2_share3(3), \first_module/output_b_stage2_share3(3), \first_module/output_c_stage2_share3(3), \first_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3)] -log10(p) = 3.44721 --> OKAY
@[N37(2), \first_module/b_share1(4)] ==> [\sbox_input_share2[1](4), \rand_bit_cycle1[6](4), \rand_bit_cycle1[10](4), \rand_bit_cycle3[17](2), \secon_module/reg_output_ab_stage1_share1(2), \secon_module/reg_output_ac_stage1_share1(2), \secon_module/reg_output_ad_stage1_share1(2), \secon_module/reg_output_bc_stage1_share1(2), \secon_module/reg_output_bd_stage1_share1(2), \secon_module/reg_output_cd_stage1_share1(2), \secon_module/reg_output_abc_stage1_share1(2), \secon_module/reg_output_abd_stage1_share1(2), \secon_module/reg_output_acd_stage1_share1(2), \secon_module/reg_output_bcd_stage1_share1(2), \secon_module/reg_output_abcd_stage1_share1(2), output_x7_share1(2), output_x6_share1(2), output_x5_share1(2), output_x4_share1(2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2)] -log10(p) = 3.44688 --> OKAY
@[N29(3), \first_module/wire_output_ac_stage1_share3(5)] ==> [\rand_bit_cycle2[6](5), \rand_bit_cycle2[21](5), \rand_bit_cycle3[15](3), \secon_module/reg_output_ab_stage1_share3(3), \secon_module/reg_output_ac_stage1_share3(3), \secon_module/reg_output_ad_stage1_share3(3), \secon_module/reg_output_bc_stage1_share3(3), \secon_module/reg_output_bd_stage1_share3(3), \secon_module/reg_output_cd_stage1_share3(3), \secon_module/reg_output_abc_stage1_share3(3), \secon_module/reg_output_abd_stage1_share3(3), \secon_module/reg_output_acd_stage1_share3(3), \secon_module/reg_output_bcd_stage1_share3(3), \secon_module/reg_output_abcd_stage1_share3(3), \secon_module/output_a_stage2_share3(3), \secon_module/output_b_stage2_share3(3), \secon_module/output_c_stage2_share3(3), \secon_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3)] -log10(p) = 3.44061 --> OKAY
@[\secon_module/wire_output_c_stage1_share2(3), \first_module/c_share1(5)] ==> [\sbox_input_share2[2](5), \rand_bit_cycle1[7](5), \rand_bit_cycle1[11](5), \secon_module/c_pipelined_share1_reg(3), \secon_module/output_c_stage1_share2(3), \rand_bit_cycle2[48](3)] -log10(p) = 3.43511 --> OKAY
@[\output_sbox_share1[3](4), \secon_module/wire_output_ac_stage1_share2(5)] ==> [\secon_module/a0c0_stage1_share2_reg(5), \secon_module/a_pipelined_share1_reg(5), \secon_module/c_pipelined_share1_reg(5), \secon_module/output_a_stage1_share2(5), \secon_module/output_c_stage1_share2(5), \rand_bit_cycle2[51](5), sbox_out_num3_domain_3_reg(4), sbox_out_num3_domain_2_reg(4), sbox_out_num3_domain_1_reg(4)] -log10(p) = 3.43143 --> OKAY
@[N26(2), N47(2)] ==> [\rand_bit_cycle3[23](2), \rand_bit_cycle3[13](2), \first_module/n158(2), \first_module/reg_output_ab_stage1_share1(2), \first_module/reg_output_ac_stage1_share1(2), \first_module/reg_output_ad_stage1_share1(2), \first_module/reg_output_bc_stage1_share1(2), \first_module/reg_output_bd_stage1_share1(2), \first_module/reg_output_cd_stage1_share1(2), \first_module/reg_output_abc_stage1_share1(2), \first_module/reg_output_abd_stage1_share1(2), \first_module/reg_output_acd_stage1_share1(2), \first_module/reg_output_bcd_stage1_share1(2), \first_module/reg_output_abcd_stage1_share1(2), output_x3_share1(2), output_x1_share1(2), output_x0_share1(2), \secon_module/reg_output_ab_stage1_share3(2), \secon_module/reg_output_ac_stage1_share3(2), \secon_module/reg_output_ad_stage1_share3(2), \secon_module/reg_output_bc_stage1_share3(2), \secon_module/reg_output_bd_stage1_share3(2), \secon_module/reg_output_cd_stage1_share3(2), \secon_module/reg_output_abc_stage1_share3(2), \secon_module/reg_output_abd_stage1_share3(2), \secon_module/reg_output_acd_stage1_share3(2), \secon_module/reg_output_bcd_stage1_share3(2), \secon_module/reg_output_abcd_stage1_share3(2), \secon_module/output_a_stage2_share3(2), \secon_module/output_b_stage2_share3(2), \secon_module/output_c_stage2_share3(2), \secon_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 3.42828 --> OKAY
@[\secon_module/b0c0_stage1_share1(1), N37(4)] ==> [\rand_bit_cycle3[17](4), \secon_module/reg_output_ab_stage1_share1(4), \secon_module/reg_output_ac_stage1_share1(4), \secon_module/reg_output_ad_stage1_share1(4), \secon_module/reg_output_bc_stage1_share1(4), \secon_module/reg_output_bd_stage1_share1(4), \secon_module/reg_output_cd_stage1_share1(4), \secon_module/reg_output_abc_stage1_share1(4), \secon_module/reg_output_abd_stage1_share1(4), \secon_module/reg_output_acd_stage1_share1(4), \secon_module/reg_output_bcd_stage1_share1(4), \secon_module/reg_output_abcd_stage1_share1(4), output_x7_share1(4), output_x6_share1(4), output_x5_share1(4), output_x4_share1(4), \first_module/reg_output_ab_stage1_share3(4), \first_module/reg_output_ac_stage1_share3(4), \first_module/reg_output_ad_stage1_share3(4), \first_module/reg_output_bc_stage1_share3(4), \first_module/reg_output_bd_stage1_share3(4), \first_module/reg_output_cd_stage1_share3(4), \first_module/reg_output_abc_stage1_share3(4), \first_module/reg_output_abd_stage1_share3(4), \first_module/reg_output_acd_stage1_share3(4), \first_module/reg_output_bcd_stage1_share3(4), \first_module/reg_output_abcd_stage1_share3(4), \first_module/output_a_stage2_share3(4), \first_module/output_b_stage2_share3(4), \first_module/output_c_stage2_share3(4), \first_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), \rand_bit_cycle1[47](1), \sbox_input_share1[5](1), \sbox_input_share1[6](1), \rand_bit_cycle1[29](1), \rand_bit_cycle1[30](1), \rand_bit_cycle1[37](1), \rand_bit_cycle1[38](1)] -log10(p) = 3.42717 --> OKAY
@[\first_module/b0c0_stage1_share1(4), \secon_module/wire_output_abd_stage1_share2(4)] ==> [\secon_module/a0b0_stage1_share2_reg(4), \secon_module/a0d0_stage1_share2_reg(4), \secon_module/b0d0_stage1_share2_reg(4), \secon_module/a0b0d0_stage1_share2_reg(4), \secon_module/a_pipelined_share1_reg(4), \secon_module/b_pipelined_share1_reg(4), \secon_module/d_pipelined_share1_reg(4), \secon_module/output_a_stage1_share2(4), \secon_module/output_b_stage1_share2(4), \secon_module/output_d_stage1_share2(4), \rand_bit_cycle2[57](4), \rand_bit_cycle1[20](4), \sbox_input_share1[1](4), \sbox_input_share1[2](4), \rand_bit_cycle1[2](4), \rand_bit_cycle1[3](4), \rand_bit_cycle1[10](4), \rand_bit_cycle1[11](4)] -log10(p) = 3.42661 --> OKAY
@[\first_module/a_share2(4), \first_module/wire_output_c_stage1_share3(5)] ==> [\rand_bit_cycle2[3](5), \rand_bit_cycle2[18](5), \sbox_input_share3[0](4), \rand_bit_cycle1[5](4), \rand_bit_cycle1[1](4)] -log10(p) = 3.42642 --> OKAY
@[\first_module/d_share2(1), \output_sbox_share2[2](3)] ==> [sbox_out_num2_domain_6_reg(3), sbox_out_num2_domain_5_reg(3), sbox_out_num2_domain_4_reg(3), \sbox_input_share3[3](1), \rand_bit_cycle1[8](1), \rand_bit_cycle1[4](1)] -log10(p) = 3.42441 --> OKAY
@[\first_module/wire_output_d_stage1_share1(4), \output_sbox_share1[6](5)] ==> [sbox_out_num6_domain_3_reg(5), sbox_out_num6_domain_2_reg(5), sbox_out_num6_domain_1_reg(5), \first_module/output_d_stage1_share1(4), \rand_bit_cycle2[4](4)] -log10(p) = 3.42086 --> OKAY
@[\secon_module/wire_output_ac_stage1_share3(3), \first_module/wire_output_ad_stage1_share2(4)] ==> [\first_module/a0d0_stage1_share2_reg(4), \first_module/a_pipelined_share1_reg(4), \first_module/d_pipelined_share1_reg(4), \first_module/output_a_stage1_share2(4), \first_module/output_d_stage1_share2(4), \rand_bit_cycle2[22](4), \rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3)] -log10(p) = 3.42064 --> OKAY
@[\secon_module/wire_output_a_stage1_share1(4), \secon_module/b_share1(5)] ==> [\sbox_input_share2[5](5), \rand_bit_cycle1[33](5), \rand_bit_cycle1[37](5), \secon_module/output_a_stage1_share1(4), \rand_bit_cycle2[31](4)] -log10(p) = 3.42052 --> OKAY
@[\first_module/d_pipelined_share2_reg(2), \first_module/wire_output_d_stage1_share1(4)] ==> [\first_module/output_d_stage1_share1(4), \rand_bit_cycle2[4](4), \first_module/d_pipelined_share2_reg(2)] -log10(p) = 3.41972 --> OKAY
@[\secon_module/a0_stage1_share1(2), \first_module/c0d0_stage1_share1(3)] ==> [\rand_bit_cycle1[22](3), \sbox_input_share1[2](3), \sbox_input_share1[3](3), \rand_bit_cycle1[3](3), \rand_bit_cycle1[4](3), \rand_bit_cycle1[11](3), \rand_bit_cycle1[12](3), \rand_bit_cycle1[40](2), \sbox_input_share1[4](2), \rand_bit_cycle1[28](2), \rand_bit_cycle1[36](2)] -log10(p) = 3.41895 --> OKAY
@[\first_module/wire_output_abcd_stage1_share2(3), N50(4)] ==> [\rand_bit_cycle3[23](4), \secon_module/reg_output_ab_stage1_share1(4), \secon_module/reg_output_ac_stage1_share1(4), \secon_module/reg_output_ad_stage1_share1(4), \secon_module/reg_output_bc_stage1_share1(4), \secon_module/reg_output_bd_stage1_share1(4), \secon_module/reg_output_cd_stage1_share1(4), \secon_module/reg_output_abc_stage1_share1(4), \secon_module/reg_output_abd_stage1_share1(4), \secon_module/reg_output_acd_stage1_share1(4), \secon_module/reg_output_bcd_stage1_share1(4), \secon_module/reg_output_abcd_stage1_share1(4), output_x7_share1(4), output_x6_share1(4), output_x5_share1(4), output_x4_share1(4), \first_module/reg_output_ab_stage1_share3(4), \first_module/reg_output_ac_stage1_share3(4), \first_module/reg_output_ad_stage1_share3(4), \first_module/reg_output_bc_stage1_share3(4), \first_module/reg_output_bd_stage1_share3(4), \first_module/reg_output_cd_stage1_share3(4), \first_module/reg_output_abc_stage1_share3(4), \first_module/reg_output_abd_stage1_share3(4), \first_module/reg_output_acd_stage1_share3(4), \first_module/reg_output_bcd_stage1_share3(4), \first_module/reg_output_abcd_stage1_share3(4), \first_module/output_a_stage2_share3(4), \first_module/output_b_stage2_share3(4), \first_module/output_c_stage2_share3(4), \first_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), \first_module/a0b0_stage1_share2_reg(3), \first_module/a0c0_stage1_share2_reg(3), \first_module/a0d0_stage1_share2_reg(3), \first_module/b0c0_stage1_share2_reg(3), \first_module/b0d0_stage1_share2_reg(3), \first_module/c0d0_stage1_share2_reg(3), \first_module/a0b0c0_stage1_share2_reg(3), \first_module/a0b0d0_stage1_share2_reg(3), \first_module/a0c0d0_stage1_share2_reg(3), \first_module/b0c0d0_stage1_share2_reg(3), \first_module/a0b0c0d0_stage1_share2_reg(3), \first_module/a_pipelined_share1_reg(3), \first_module/b_pipelined_share1_reg(3), \first_module/c_pipelined_share1_reg(3), \first_module/d_pipelined_share1_reg(3), \first_module/output_a_stage1_share2(3), \first_module/output_b_stage1_share2(3), \first_module/output_c_stage1_share2(3), \first_module/output_d_stage1_share2(3), \rand_bit_cycle2[30](3)] -log10(p) = 3.41842 --> OKAY
@[N18(2), \first_module/wire_output_abd_stage1_share2(4)] ==> [\first_module/a0b0_stage1_share2_reg(4), \first_module/a0d0_stage1_share2_reg(4), \first_module/b0d0_stage1_share2_reg(4), \first_module/a0b0d0_stage1_share2_reg(4), \first_module/a_pipelined_share1_reg(4), \first_module/b_pipelined_share1_reg(4), \first_module/d_pipelined_share1_reg(4), \first_module/output_a_stage1_share2(4), \first_module/output_b_stage1_share2(4), \first_module/output_d_stage1_share2(4), \rand_bit_cycle2[27](4), \rand_bit_cycle3[8](2), \secon_module/reg_output_ab_stage1_share1(2), \secon_module/reg_output_ac_stage1_share1(2), \secon_module/reg_output_ad_stage1_share1(2), \secon_module/reg_output_bc_stage1_share1(2), \secon_module/reg_output_bd_stage1_share1(2), \secon_module/reg_output_cd_stage1_share1(2), \secon_module/reg_output_abc_stage1_share1(2), \secon_module/reg_output_abd_stage1_share1(2), \secon_module/reg_output_acd_stage1_share1(2), \secon_module/reg_output_bcd_stage1_share1(2), \secon_module/reg_output_abcd_stage1_share1(2), output_x7_share1(2), output_x6_share1(2), output_x5_share1(2), output_x4_share1(2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2)] -log10(p) = 3.41784 --> OKAY
@[N3(5), \first_module/wire_output_bcd_stage1_share2(5)] ==> [\first_module/b0c0_stage1_share2_reg(5), \first_module/b0d0_stage1_share2_reg(5), \first_module/c0d0_stage1_share2_reg(5), \first_module/b0c0d0_stage1_share2_reg(5), \first_module/b_pipelined_share1_reg(5), \first_module/c_pipelined_share1_reg(5), \first_module/d_pipelined_share1_reg(5), \first_module/output_b_stage1_share2(5), \first_module/output_c_stage1_share2(5), \first_module/output_d_stage1_share2(5), \rand_bit_cycle2[29](5), \rand_bit_cycle3[1](5), \secon_module/reg_output_ab_stage1_share1(5), \secon_module/reg_output_ac_stage1_share1(5), \secon_module/reg_output_ad_stage1_share1(5), \secon_module/reg_output_bc_stage1_share1(5), \secon_module/reg_output_bd_stage1_share1(5), \secon_module/reg_output_cd_stage1_share1(5), \secon_module/reg_output_abc_stage1_share1(5), \secon_module/reg_output_abd_stage1_share1(5), \secon_module/reg_output_acd_stage1_share1(5), \secon_module/reg_output_bcd_stage1_share1(5), \secon_module/reg_output_abcd_stage1_share1(5), output_x7_share1(5), output_x6_share1(5), output_x5_share1(5), output_x4_share1(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/n170(5), \first_module/reg_output_ab_stage1_share2(5), \first_module/reg_output_ac_stage1_share2(5), \first_module/reg_output_ad_stage1_share2(5), \first_module/reg_output_bc_stage1_share2(5), \first_module/reg_output_bd_stage1_share2(5), \first_module/reg_output_cd_stage1_share2(5), \first_module/reg_output_abc_stage1_share2(5), \first_module/reg_output_abd_stage1_share2(5), \first_module/reg_output_acd_stage1_share2(5), \first_module/reg_output_bcd_stage1_share2(5), \first_module/reg_output_abcd_stage1_share2(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), output_x3_share2(5), output_x1_share2(5), output_x0_share2(5)] -log10(p) = 3.4159 --> OKAY
@[\first_module/wire_output_bc_stage1_share3(1), \secon_module/d_pipelined_share2_reg(4)] ==> [\secon_module/d_pipelined_share2_reg(4), \rand_bit_cycle2[8](1), \rand_bit_cycle2[23](1)] -log10(p) = 3.41356 --> OKAY
@[\first_module/wire_output_abd_stage1_share2(1), \output_sbox_share3[4](4)] ==> [sbox_out_num4_domain_9_reg(4), sbox_out_num4_domain_8_reg(4), sbox_out_num4_domain_7_reg(4), \first_module/a0b0_stage1_share2_reg(1), \first_module/a0d0_stage1_share2_reg(1), \first_module/b0d0_stage1_share2_reg(1), \first_module/a0b0d0_stage1_share2_reg(1), \first_module/a_pipelined_share1_reg(1), \first_module/b_pipelined_share1_reg(1), \first_module/d_pipelined_share1_reg(1), \first_module/output_a_stage1_share2(1), \first_module/output_b_stage1_share2(1), \first_module/output_d_stage1_share2(1), \rand_bit_cycle2[27](1)] -log10(p) = 3.41319 --> OKAY
@[\secon_module/wire_output_abd_stage1_share2(2), N4(5)] ==> [\rand_bit_cycle3[3](5), \secon_module/reg_output_ab_stage1_share3(5), \secon_module/reg_output_ac_stage1_share3(5), \secon_module/reg_output_ad_stage1_share3(5), \secon_module/reg_output_bc_stage1_share3(5), \secon_module/reg_output_bd_stage1_share3(5), \secon_module/reg_output_cd_stage1_share3(5), \secon_module/reg_output_abc_stage1_share3(5), \secon_module/reg_output_abd_stage1_share3(5), \secon_module/reg_output_acd_stage1_share3(5), \secon_module/reg_output_bcd_stage1_share3(5), \secon_module/reg_output_abcd_stage1_share3(5), \secon_module/output_a_stage2_share3(5), \secon_module/output_b_stage2_share3(5), \secon_module/output_c_stage2_share3(5), \secon_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/n170(5), \first_module/reg_output_ab_stage1_share2(5), \first_module/reg_output_ac_stage1_share2(5), \first_module/reg_output_ad_stage1_share2(5), \first_module/reg_output_bc_stage1_share2(5), \first_module/reg_output_bd_stage1_share2(5), \first_module/reg_output_cd_stage1_share2(5), \first_module/reg_output_abc_stage1_share2(5), \first_module/reg_output_abd_stage1_share2(5), \first_module/reg_output_acd_stage1_share2(5), \first_module/reg_output_bcd_stage1_share2(5), \first_module/reg_output_abcd_stage1_share2(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), output_x3_share2(5), output_x1_share2(5), output_x0_share2(5), \secon_module/a0b0_stage1_share2_reg(2), \secon_module/a0d0_stage1_share2_reg(2), \secon_module/b0d0_stage1_share2_reg(2), \secon_module/a0b0d0_stage1_share2_reg(2), \secon_module/a_pipelined_share1_reg(2), \secon_module/b_pipelined_share1_reg(2), \secon_module/d_pipelined_share1_reg(2), \secon_module/output_a_stage1_share2(2), \secon_module/output_b_stage1_share2(2), \secon_module/output_d_stage1_share2(2), \rand_bit_cycle2[57](2)] -log10(p) = 3.41218 --> OKAY
@[\first_module/wire_output_c_stage1_share2(4), \secon_module/c_share2(5)] ==> [\sbox_input_share3[6](5), \rand_bit_cycle1[34](5), \rand_bit_cycle1[30](5), \first_module/c_pipelined_share1_reg(4), \first_module/output_c_stage1_share2(4), \rand_bit_cycle2[18](4)] -log10(p) = 3.4111 --> OKAY
@[\first_module/wire_output_abcd_stage1_share2(3), N8(5)] ==> [\rand_bit_cycle3[4](5), \first_module/n158(5), \first_module/reg_output_ab_stage1_share1(5), \first_module/reg_output_ac_stage1_share1(5), \first_module/reg_output_ad_stage1_share1(5), \first_module/reg_output_bc_stage1_share1(5), \first_module/reg_output_bd_stage1_share1(5), \first_module/reg_output_cd_stage1_share1(5), \first_module/reg_output_abc_stage1_share1(5), \first_module/reg_output_abd_stage1_share1(5), \first_module/reg_output_acd_stage1_share1(5), \first_module/reg_output_bcd_stage1_share1(5), \first_module/reg_output_abcd_stage1_share1(5), output_x3_share1(5), output_x1_share1(5), output_x0_share1(5), \secon_module/reg_output_ab_stage1_share2(5), \secon_module/reg_output_ac_stage1_share2(5), \secon_module/reg_output_ad_stage1_share2(5), \secon_module/reg_output_bc_stage1_share2(5), \secon_module/reg_output_bd_stage1_share2(5), \secon_module/reg_output_cd_stage1_share2(5), \secon_module/reg_output_abc_stage1_share2(5), \secon_module/reg_output_abd_stage1_share2(5), \secon_module/reg_output_acd_stage1_share2(5), \secon_module/reg_output_bcd_stage1_share2(5), \secon_module/reg_output_abcd_stage1_share2(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), output_x7_share2(5), output_x6_share2(5), output_x5_share2(5), output_x4_share2(5), \first_module/a0b0_stage1_share2_reg(3), \first_module/a0c0_stage1_share2_reg(3), \first_module/a0d0_stage1_share2_reg(3), \first_module/b0c0_stage1_share2_reg(3), \first_module/b0d0_stage1_share2_reg(3), \first_module/c0d0_stage1_share2_reg(3), \first_module/a0b0c0_stage1_share2_reg(3), \first_module/a0b0d0_stage1_share2_reg(3), \first_module/a0c0d0_stage1_share2_reg(3), \first_module/b0c0d0_stage1_share2_reg(3), \first_module/a0b0c0d0_stage1_share2_reg(3), \first_module/a_pipelined_share1_reg(3), \first_module/b_pipelined_share1_reg(3), \first_module/c_pipelined_share1_reg(3), \first_module/d_pipelined_share1_reg(3), \first_module/output_a_stage1_share2(3), \first_module/output_b_stage1_share2(3), \first_module/output_c_stage1_share2(3), \first_module/output_d_stage1_share2(3), \rand_bit_cycle2[30](3)] -log10(p) = 3.4078 --> OKAY
@[N51(1), \secon_module/a_share1(2)] ==> [\sbox_input_share2[4](2), \rand_bit_cycle1[32](2), \rand_bit_cycle1[36](2), \rand_bit_cycle3[24](1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/reg_output_ab_stage1_share2(1), \secon_module/reg_output_ac_stage1_share2(1), \secon_module/reg_output_ad_stage1_share2(1), \secon_module/reg_output_bc_stage1_share2(1), \secon_module/reg_output_bd_stage1_share2(1), \secon_module/reg_output_cd_stage1_share2(1), \secon_module/reg_output_abc_stage1_share2(1), \secon_module/reg_output_abd_stage1_share2(1), \secon_module/reg_output_acd_stage1_share2(1), \secon_module/reg_output_bcd_stage1_share2(1), \secon_module/reg_output_abcd_stage1_share2(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x7_share2(1), output_x6_share2(1), output_x5_share2(1), output_x4_share2(1)] -log10(p) = 3.40677 --> OKAY
@[N49(1), \secon_module/a_share1(2)] ==> [\sbox_input_share2[4](2), \rand_bit_cycle1[32](2), \rand_bit_cycle1[36](2), \rand_bit_cycle3[24](1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/n170(1), \first_module/reg_output_ab_stage1_share2(1), \first_module/reg_output_ac_stage1_share2(1), \first_module/reg_output_ad_stage1_share2(1), \first_module/reg_output_bc_stage1_share2(1), \first_module/reg_output_bd_stage1_share2(1), \first_module/reg_output_cd_stage1_share2(1), \first_module/reg_output_abc_stage1_share2(1), \first_module/reg_output_abd_stage1_share2(1), \first_module/reg_output_acd_stage1_share2(1), \first_module/reg_output_bcd_stage1_share2(1), \first_module/reg_output_abcd_stage1_share2(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x3_share2(1), output_x1_share2(1), output_x0_share2(1)] -log10(p) = 3.40677 --> OKAY
@[\first_module/b_share1(2), \first_module/wire_output_d_stage1_share1(4)] ==> [\first_module/output_d_stage1_share1(4), \rand_bit_cycle2[4](4), \sbox_input_share2[1](2), \rand_bit_cycle1[6](2), \rand_bit_cycle1[10](2)] -log10(p) = 3.4051 --> OKAY
@[\secon_module/wire_output_d_stage1_share3(1), \secon_module/a0b0_stage1_share1(2)] ==> [\rand_bit_cycle1[44](2), \sbox_input_share1[4](2), \sbox_input_share1[5](2), \rand_bit_cycle1[28](2), \rand_bit_cycle1[29](2), \rand_bit_cycle1[36](2), \rand_bit_cycle1[37](2), \rand_bit_cycle2[34](1), \rand_bit_cycle2[49](1)] -log10(p) = 3.40491 --> OKAY
@[\secon_module/wire_output_abcd_stage1_share3(1), \first_module/d_pipelined_share2_reg(5)] ==> [\first_module/d_pipelined_share2_reg(5), \rand_bit_cycle2[45](1), \rand_bit_cycle2[60](1)] -log10(p) = 3.40409 --> OKAY
@[\secon_module/wire_output_b_stage1_share2(2), \first_module/wire_output_cd_stage1_share3(3)] ==> [\rand_bit_cycle2[10](3), \rand_bit_cycle2[25](3), \secon_module/b_pipelined_share1_reg(2), \secon_module/output_b_stage1_share2(2), \rand_bit_cycle2[47](2)] -log10(p) = 3.4038 --> OKAY
@[\secon_module/c0d0_stage1_share1(2), \secon_module/wire_output_d_stage1_share3(5)] ==> [\rand_bit_cycle2[34](5), \rand_bit_cycle2[49](5), \rand_bit_cycle1[49](2), \sbox_input_share1[6](2), \sbox_input_share1[7](2), \rand_bit_cycle1[30](2), \rand_bit_cycle1[31](2), \rand_bit_cycle1[38](2), \rand_bit_cycle1[39](2)] -log10(p) = 3.40139 --> OKAY
@[\secon_module/a_share1(2), \secon_module/wire_output_abcd_stage1_share3(5)] ==> [\rand_bit_cycle2[45](5), \rand_bit_cycle2[60](5), \sbox_input_share2[4](2), \rand_bit_cycle1[32](2), \rand_bit_cycle1[36](2)] -log10(p) = 3.40028 --> OKAY
@[\secon_module/wire_output_abc_stage1_share2(3), \secon_module/wire_output_cd_stage1_share1(5)] ==> [\secon_module/c0d0_stage1_share1_reg(5), \secon_module/output_c_stage1_share1(5), \secon_module/output_d_stage1_share1(5), \secon_module/c_pipelined_share1_reg(5), \secon_module/d_pipelined_share1_reg(5), \rand_bit_cycle2[40](5), \secon_module/a0b0_stage1_share2_reg(3), \secon_module/a0c0_stage1_share2_reg(3), \secon_module/b0c0_stage1_share2_reg(3), \secon_module/a0b0c0_stage1_share2_reg(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \secon_module/output_a_stage1_share2(3), \secon_module/output_b_stage1_share2(3), \secon_module/output_c_stage1_share2(3), \rand_bit_cycle2[56](3)] -log10(p) = 3.39977 --> OKAY
@[N3(3), \secon_module/wire_output_ab_stage1_share2(5)] ==> [\secon_module/a0b0_stage1_share2_reg(5), \secon_module/a_pipelined_share1_reg(5), \secon_module/b_pipelined_share1_reg(5), \secon_module/output_a_stage1_share2(5), \secon_module/output_b_stage1_share2(5), \rand_bit_cycle2[50](5), \rand_bit_cycle3[1](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3)] -log10(p) = 3.39938 --> OKAY
@[\secon_module/wire_output_abd_stage1_share1(2), \output_sbox_share3[0](5)] ==> [sbox_out_num0_domain_9_reg(5), sbox_out_num0_domain_8_reg(5), sbox_out_num0_domain_7_reg(5), \secon_module/a0b0_stage1_share1_reg(2), \secon_module/a0d0_stage1_share1_reg(2), \secon_module/b0d0_stage1_share1_reg(2), \secon_module/a0b0d0_stage1_share1_reg(2), \secon_module/output_a_stage1_share1(2), \secon_module/output_b_stage1_share1(2), \secon_module/output_d_stage1_share1(2), \secon_module/a_pipelined_share1_reg(2), \secon_module/b_pipelined_share1_reg(2), \secon_module/d_pipelined_share1_reg(2), \rand_bit_cycle2[42](2)] -log10(p) = 3.39911 --> OKAY
@[\secon_module/wire_output_abcd_stage1_share1(2), \first_module/a0d0_stage1_share1(5)] ==> [\rand_bit_cycle1[19](5), \sbox_input_share1[0](5), \sbox_input_share1[3](5), \rand_bit_cycle1[1](5), \rand_bit_cycle1[4](5), \rand_bit_cycle1[9](5), \rand_bit_cycle1[12](5), \secon_module/a0b0_stage1_share1_reg(2), \secon_module/a0c0_stage1_share1_reg(2), \secon_module/a0d0_stage1_share1_reg(2), \secon_module/b0c0_stage1_share1_reg(2), \secon_module/b0d0_stage1_share1_reg(2), \secon_module/c0d0_stage1_share1_reg(2), \secon_module/a0b0c0_stage1_share1_reg(2), \secon_module/a0b0d0_stage1_share1_reg(2), \secon_module/a0c0d0_stage1_share1_reg(2), \secon_module/b0c0d0_stage1_share1_reg(2), \secon_module/a0b0c0d0_stage1_share1_reg(2), \secon_module/output_a_stage1_share1(2), \secon_module/output_b_stage1_share1(2), \secon_module/output_c_stage1_share1(2), \secon_module/output_d_stage1_share1(2), \secon_module/a_pipelined_share1_reg(2), \secon_module/b_pipelined_share1_reg(2), \secon_module/c_pipelined_share1_reg(2), \secon_module/d_pipelined_share1_reg(2), \rand_bit_cycle2[45](2)] -log10(p) = 3.39347 --> OKAY
@[\secon_module/wire_output_a_stage1_share2(1), \secon_module/a0b0c0_stage1_share1(4)] ==> [\rand_bit_cycle1[50](4), \sbox_input_share1[4](4), \sbox_input_share1[5](4), \sbox_input_share1[6](4), \rand_bit_cycle1[28](4), \rand_bit_cycle1[29](4), \rand_bit_cycle1[30](4), \rand_bit_cycle1[36](4), \rand_bit_cycle1[37](4), \rand_bit_cycle1[38](4), \secon_module/a_pipelined_share1_reg(1), \secon_module/output_a_stage1_share2(1), \rand_bit_cycle2[46](1)] -log10(p) = 3.39188 --> OKAY
@[\first_module/b_pipelined_share2_reg(3), \secon_module/a0b0c0_stage1_share1(4)] ==> [\rand_bit_cycle1[50](4), \sbox_input_share1[4](4), \sbox_input_share1[5](4), \sbox_input_share1[6](4), \rand_bit_cycle1[28](4), \rand_bit_cycle1[29](4), \rand_bit_cycle1[30](4), \rand_bit_cycle1[36](4), \rand_bit_cycle1[37](4), \rand_bit_cycle1[38](4), \first_module/b_pipelined_share2_reg(3)] -log10(p) = 3.39186 --> OKAY
@[N18(3), N28(3)] ==> [\rand_bit_cycle3[13](3), \rand_bit_cycle3[8](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \first_module/reg_output_ab_stage1_share3(3), \first_module/reg_output_ac_stage1_share3(3), \first_module/reg_output_ad_stage1_share3(3), \first_module/reg_output_bc_stage1_share3(3), \first_module/reg_output_bd_stage1_share3(3), \first_module/reg_output_cd_stage1_share3(3), \first_module/reg_output_abc_stage1_share3(3), \first_module/reg_output_abd_stage1_share3(3), \first_module/reg_output_acd_stage1_share3(3), \first_module/reg_output_bcd_stage1_share3(3), \first_module/reg_output_abcd_stage1_share3(3), \first_module/output_a_stage2_share3(3), \first_module/output_b_stage2_share3(3), \first_module/output_c_stage2_share3(3), \first_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3)] -log10(p) = 3.39167 --> OKAY
@[N22(2), \secon_module/c0_stage1_share1(2)] ==> [\rand_bit_cycle1[42](2), \sbox_input_share1[6](2), \rand_bit_cycle1[30](2), \rand_bit_cycle1[38](2), \rand_bit_cycle3[10](2), \secon_module/reg_output_ab_stage1_share1(2), \secon_module/reg_output_ac_stage1_share1(2), \secon_module/reg_output_ad_stage1_share1(2), \secon_module/reg_output_bc_stage1_share1(2), \secon_module/reg_output_bd_stage1_share1(2), \secon_module/reg_output_cd_stage1_share1(2), \secon_module/reg_output_abc_stage1_share1(2), \secon_module/reg_output_abd_stage1_share1(2), \secon_module/reg_output_acd_stage1_share1(2), \secon_module/reg_output_bcd_stage1_share1(2), \secon_module/reg_output_abcd_stage1_share1(2), output_x7_share1(2), output_x6_share1(2), output_x5_share1(2), output_x4_share1(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/n170(2), \first_module/reg_output_ab_stage1_share2(2), \first_module/reg_output_ac_stage1_share2(2), \first_module/reg_output_ad_stage1_share2(2), \first_module/reg_output_bc_stage1_share2(2), \first_module/reg_output_bd_stage1_share2(2), \first_module/reg_output_cd_stage1_share2(2), \first_module/reg_output_abc_stage1_share2(2), \first_module/reg_output_abd_stage1_share2(2), \first_module/reg_output_acd_stage1_share2(2), \first_module/reg_output_bcd_stage1_share2(2), \first_module/reg_output_abcd_stage1_share2(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x3_share2(2), output_x1_share2(2), output_x0_share2(2)] -log10(p) = 3.3916 --> OKAY
@[\secon_module/b0d0_stage1_share1(1), \secon_module/a_pipelined_share2_reg(3)] ==> [\secon_module/a_pipelined_share2_reg(3), \rand_bit_cycle1[48](1), \sbox_input_share1[5](1), \sbox_input_share1[7](1), \rand_bit_cycle1[29](1), \rand_bit_cycle1[31](1), \rand_bit_cycle1[37](1), \rand_bit_cycle1[39](1)] -log10(p) = 3.39025 --> OKAY
@[\first_module/wire_output_acd_stage1_share3(1), N30(4)] ==> [\rand_bit_cycle3[14](4), \secon_module/reg_output_ab_stage1_share1(4), \secon_module/reg_output_ac_stage1_share1(4), \secon_module/reg_output_ad_stage1_share1(4), \secon_module/reg_output_bc_stage1_share1(4), \secon_module/reg_output_bd_stage1_share1(4), \secon_module/reg_output_cd_stage1_share1(4), \secon_module/reg_output_abc_stage1_share1(4), \secon_module/reg_output_abd_stage1_share1(4), \secon_module/reg_output_acd_stage1_share1(4), \secon_module/reg_output_bcd_stage1_share1(4), \secon_module/reg_output_abcd_stage1_share1(4), output_x7_share1(4), output_x6_share1(4), output_x5_share1(4), output_x4_share1(4), \first_module/reg_output_ab_stage1_share3(4), \first_module/reg_output_ac_stage1_share3(4), \first_module/reg_output_ad_stage1_share3(4), \first_module/reg_output_bc_stage1_share3(4), \first_module/reg_output_bd_stage1_share3(4), \first_module/reg_output_cd_stage1_share3(4), \first_module/reg_output_abc_stage1_share3(4), \first_module/reg_output_abd_stage1_share3(4), \first_module/reg_output_acd_stage1_share3(4), \first_module/reg_output_bcd_stage1_share3(4), \first_module/reg_output_abcd_stage1_share3(4), \first_module/output_a_stage2_share3(4), \first_module/output_b_stage2_share3(4), \first_module/output_c_stage2_share3(4), \first_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), \rand_bit_cycle2[13](1), \rand_bit_cycle2[28](1)] -log10(p) = 3.38624 --> OKAY
@[N31(3), \secon_module/wire_output_ac_stage1_share1(4)] ==> [\secon_module/a0c0_stage1_share1_reg(4), \secon_module/output_a_stage1_share1(4), \secon_module/output_c_stage1_share1(4), \secon_module/a_pipelined_share1_reg(4), \secon_module/c_pipelined_share1_reg(4), \rand_bit_cycle2[36](4), \rand_bit_cycle3[15](3), \first_module/reg_output_ab_stage1_share3(3), \first_module/reg_output_ac_stage1_share3(3), \first_module/reg_output_ad_stage1_share3(3), \first_module/reg_output_bc_stage1_share3(3), \first_module/reg_output_bd_stage1_share3(3), \first_module/reg_output_cd_stage1_share3(3), \first_module/reg_output_abc_stage1_share3(3), \first_module/reg_output_abd_stage1_share3(3), \first_module/reg_output_acd_stage1_share3(3), \first_module/reg_output_bcd_stage1_share3(3), \first_module/reg_output_abcd_stage1_share3(3), \first_module/output_a_stage2_share3(3), \first_module/output_b_stage2_share3(3), \first_module/output_c_stage2_share3(3), \first_module/output_d_stage2_share3(3), \secon_module/reg_output_ab_stage1_share2(3), \secon_module/reg_output_ac_stage1_share2(3), \secon_module/reg_output_ad_stage1_share2(3), \secon_module/reg_output_bc_stage1_share2(3), \secon_module/reg_output_bd_stage1_share2(3), \secon_module/reg_output_cd_stage1_share2(3), \secon_module/reg_output_abc_stage1_share2(3), \secon_module/reg_output_abd_stage1_share2(3), \secon_module/reg_output_acd_stage1_share2(3), \secon_module/reg_output_bcd_stage1_share2(3), \secon_module/reg_output_abcd_stage1_share2(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x7_share2(3), output_x6_share2(3), output_x5_share2(3), output_x4_share2(3)] -log10(p) = 3.38507 --> OKAY
@[\first_module/wire_output_abd_stage1_share1(4), \secon_module/wire_output_abcd_stage1_share1(4)] ==> [\secon_module/a0b0_stage1_share1_reg(4), \secon_module/a0c0_stage1_share1_reg(4), \secon_module/a0d0_stage1_share1_reg(4), \secon_module/b0c0_stage1_share1_reg(4), \secon_module/b0d0_stage1_share1_reg(4), \secon_module/c0d0_stage1_share1_reg(4), \secon_module/a0b0c0_stage1_share1_reg(4), \secon_module/a0b0d0_stage1_share1_reg(4), \secon_module/a0c0d0_stage1_share1_reg(4), \secon_module/b0c0d0_stage1_share1_reg(4), \secon_module/a0b0c0d0_stage1_share1_reg(4), \secon_module/output_a_stage1_share1(4), \secon_module/output_b_stage1_share1(4), \secon_module/output_c_stage1_share1(4), \secon_module/output_d_stage1_share1(4), \secon_module/a_pipelined_share1_reg(4), \secon_module/b_pipelined_share1_reg(4), \secon_module/c_pipelined_share1_reg(4), \secon_module/d_pipelined_share1_reg(4), \rand_bit_cycle2[45](4), \first_module/a0b0_stage1_share1_reg(4), \first_module/a0d0_stage1_share1_reg(4), \first_module/b0d0_stage1_share1_reg(4), \first_module/a0b0d0_stage1_share1_reg(4), \first_module/output_a_stage1_share1(4), \first_module/output_b_stage1_share1(4), \first_module/output_d_stage1_share1(4), \first_module/a_pipelined_share1_reg(4), \first_module/b_pipelined_share1_reg(4), \first_module/d_pipelined_share1_reg(4), \rand_bit_cycle2[12](4)] -log10(p) = 3.3836 --> OKAY
@[\first_module/wire_output_bc_stage1_share2(1), \first_module/c_share1(5)] ==> [\sbox_input_share2[2](5), \rand_bit_cycle1[7](5), \rand_bit_cycle1[11](5), \first_module/b0c0_stage1_share2_reg(1), \first_module/b_pipelined_share1_reg(1), \first_module/c_pipelined_share1_reg(1), \first_module/output_b_stage1_share2(1), \first_module/output_c_stage1_share2(1), \rand_bit_cycle2[23](1)] -log10(p) = 3.37761 --> OKAY
@[\secon_module/wire_output_d_stage1_share2(2), N48(3)] ==> [\rand_bit_cycle3[22](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3), \secon_module/d_pipelined_share1_reg(2), \secon_module/output_d_stage1_share2(2), \rand_bit_cycle2[49](2)] -log10(p) = 3.37724 --> OKAY
@[N37(4), \first_module/wire_output_bd_stage1_share1(5)] ==> [\first_module/b0d0_stage1_share1_reg(5), \first_module/output_b_stage1_share1(5), \first_module/output_d_stage1_share1(5), \first_module/b_pipelined_share1_reg(5), \first_module/d_pipelined_share1_reg(5), \rand_bit_cycle2[9](5), \rand_bit_cycle3[17](4), \secon_module/reg_output_ab_stage1_share1(4), \secon_module/reg_output_ac_stage1_share1(4), \secon_module/reg_output_ad_stage1_share1(4), \secon_module/reg_output_bc_stage1_share1(4), \secon_module/reg_output_bd_stage1_share1(4), \secon_module/reg_output_cd_stage1_share1(4), \secon_module/reg_output_abc_stage1_share1(4), \secon_module/reg_output_abd_stage1_share1(4), \secon_module/reg_output_acd_stage1_share1(4), \secon_module/reg_output_bcd_stage1_share1(4), \secon_module/reg_output_abcd_stage1_share1(4), output_x7_share1(4), output_x6_share1(4), output_x5_share1(4), output_x4_share1(4), \first_module/reg_output_ab_stage1_share3(4), \first_module/reg_output_ac_stage1_share3(4), \first_module/reg_output_ad_stage1_share3(4), \first_module/reg_output_bc_stage1_share3(4), \first_module/reg_output_bd_stage1_share3(4), \first_module/reg_output_cd_stage1_share3(4), \first_module/reg_output_abc_stage1_share3(4), \first_module/reg_output_abd_stage1_share3(4), \first_module/reg_output_acd_stage1_share3(4), \first_module/reg_output_bcd_stage1_share3(4), \first_module/reg_output_abcd_stage1_share3(4), \first_module/output_a_stage2_share3(4), \first_module/output_b_stage2_share3(4), \first_module/output_c_stage2_share3(4), \first_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4)] -log10(p) = 3.37686 --> OKAY
