xrun(64): 18.09-s011: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	xrun(64)	18.09-s011: Started on Dec 07, 2021 at 21:58:30 CST
xrun
	-64bit
	-gui
	-access r
	cpu.v
	cpu_tb.v
file: cpu.v
	module worklib.cpu:v
		errors: 0, warnings: 0
	module worklib.read_0:v
		errors: 0, warnings: 0
	module worklib.mux_5:v
		errors: 0, warnings: 0
	module worklib.control:v
		errors: 0, warnings: 0
	module worklib.get_ALUctr:v
		errors: 0, warnings: 0
	module worklib.decode_func:v
		errors: 0, warnings: 0
	module worklib.set_if_eq:v
		errors: 0, warnings: 0
file: cpu_tb.v
	module worklib.cpu_tb:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	fetch_inst instmem(.clk(clk), .imm16(Imm16), .nPC_sel(nPC_sel), .inst(Inst));
	                                   |
xmelab: *E,CUVPOM (./cpu.v,14|36): Port name 'imm16' is invalid or has multiple connections.
	fetch_inst instmem(.clk(clk), .imm16(Imm16), .nPC_sel(nPC_sel), .inst(Inst));
	                                                    |
xmelab: *E,CUVPOM (./cpu.v,14|53): Port name 'nPC_sel' is invalid or has multiple connections.
	d_mem datamem(.clk(clk), .data_in(busB), .data_out(DataOut), .adr(ALUout), .WrEn(MemWr));
	            |
xmelab: *E,CUVMUR (./cpu.v,44|13): instance 'cpu_tb.cpu1@cpu<module>.datamem' of design unit 'd_mem' is unresolved in 'worklib.cpu:v'.
xrun: *E,ELBERR: Error during elaboration (status 1), exiting.
TOOL:	xrun(64)	18.09-s011: Exiting on Dec 07, 2021 at 21:58:31 CST  (total: 00:00:01)
