[INF:CM0023] Creating log file ../../build/tests/RangeInf/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<189> s<188> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<34> s<2> l<1:1> el<1:7>
n<FullAdder> u<2> t<StringConst> p<34> s<33> l<1:8> el<1:17>
n<A> u<3> t<StringConst> p<6> s<5> l<1:18> el<1:19>
n<> u<4> t<Constant_bit_select> p<5> l<1:19> el<1:19>
n<> u<5> t<Constant_select> p<6> c<4> l<1:19> el<1:19>
n<> u<6> t<Port_reference> p<7> c<3> l<1:18> el<1:19>
n<> u<7> t<Port_expression> p<8> c<6> l<1:18> el<1:19>
n<> u<8> t<Port> p<33> c<7> s<14> l<1:18> el<1:19>
n<B> u<9> t<StringConst> p<12> s<11> l<1:20> el<1:21>
n<> u<10> t<Constant_bit_select> p<11> l<1:21> el<1:21>
n<> u<11> t<Constant_select> p<12> c<10> l<1:21> el<1:21>
n<> u<12> t<Port_reference> p<13> c<9> l<1:20> el<1:21>
n<> u<13> t<Port_expression> p<14> c<12> l<1:20> el<1:21>
n<> u<14> t<Port> p<33> c<13> s<20> l<1:20> el<1:21>
n<Cin> u<15> t<StringConst> p<18> s<17> l<1:22> el<1:25>
n<> u<16> t<Constant_bit_select> p<17> l<1:25> el<1:25>
n<> u<17> t<Constant_select> p<18> c<16> l<1:25> el<1:25>
n<> u<18> t<Port_reference> p<19> c<15> l<1:22> el<1:25>
n<> u<19> t<Port_expression> p<20> c<18> l<1:22> el<1:25>
n<> u<20> t<Port> p<33> c<19> s<26> l<1:22> el<1:25>
n<Sum> u<21> t<StringConst> p<24> s<23> l<1:26> el<1:29>
n<> u<22> t<Constant_bit_select> p<23> l<1:29> el<1:29>
n<> u<23> t<Constant_select> p<24> c<22> l<1:29> el<1:29>
n<> u<24> t<Port_reference> p<25> c<21> l<1:26> el<1:29>
n<> u<25> t<Port_expression> p<26> c<24> l<1:26> el<1:29>
n<> u<26> t<Port> p<33> c<25> s<32> l<1:26> el<1:29>
n<Cout> u<27> t<StringConst> p<30> s<29> l<1:30> el<1:34>
n<> u<28> t<Constant_bit_select> p<29> l<1:34> el<1:34>
n<> u<29> t<Constant_select> p<30> c<28> l<1:34> el<1:34>
n<> u<30> t<Port_reference> p<31> c<27> l<1:30> el<1:34>
n<> u<31> t<Port_expression> p<32> c<30> l<1:30> el<1:34>
n<> u<32> t<Port> p<33> c<31> l<1:30> el<1:34>
n<> u<33> t<List_of_ports> p<34> c<8> l<1:17> el<1:35>
n<> u<34> t<Module_nonansi_header> p<186> c<1> s<52> l<1:1> el<1:36>
n<3> u<35> t<IntConst> p<36> l<2:11> el<2:12>
n<> u<36> t<Primary_literal> p<37> c<35> l<2:11> el<2:12>
n<> u<37> t<Constant_primary> p<38> c<36> l<2:11> el<2:12>
n<> u<38> t<Constant_expression> p<43> c<37> s<42> l<2:11> el<2:12>
n<0> u<39> t<IntConst> p<40> l<2:13> el<2:14>
n<> u<40> t<Primary_literal> p<41> c<39> l<2:13> el<2:14>
n<> u<41> t<Constant_primary> p<42> c<40> l<2:13> el<2:14>
n<> u<42> t<Constant_expression> p<43> c<41> l<2:13> el<2:14>
n<> u<43> t<Constant_range> p<44> c<38> l<2:11> el<2:14>
n<> u<44> t<Packed_dimension> p<45> c<43> l<2:10> el<2:15>
n<> u<45> t<Data_type_or_implicit> p<46> c<44> l<2:10> el<2:15>
n<> u<46> t<Net_port_type> p<50> c<45> s<49> l<2:10> el<2:15>
n<A> u<47> t<StringConst> p<49> s<48> l<2:15> el<2:16>
n<B> u<48> t<StringConst> p<49> l<2:17> el<2:18>
n<> u<49> t<List_of_port_identifiers> p<50> c<47> l<2:15> el<2:18>
n<> u<50> t<Input_declaration> p<51> c<46> l<2:4> el<2:18>
n<> u<51> t<Port_declaration> p<52> c<50> l<2:4> el<2:18>
n<> u<52> t<Module_item> p<186> c<51> s<59> l<2:4> el<2:19>
n<> u<53> t<Data_type_or_implicit> p<54> l<3:10> el<3:10>
n<> u<54> t<Net_port_type> p<57> c<53> s<56> l<3:10> el<3:10>
n<Cin> u<55> t<StringConst> p<56> l<3:10> el<3:13>
n<> u<56> t<List_of_port_identifiers> p<57> c<55> l<3:10> el<3:13>
n<> u<57> t<Input_declaration> p<58> c<54> l<3:4> el<3:13>
n<> u<58> t<Port_declaration> p<59> c<57> l<3:4> el<3:13>
n<> u<59> t<Module_item> p<186> c<58> s<77> l<3:4> el<3:14>
n<> u<60> t<NetType_Wire> p<72> s<71> l<4:11> el<4:15>
n<3> u<61> t<IntConst> p<62> l<4:17> el<4:18>
n<> u<62> t<Primary_literal> p<63> c<61> l<4:17> el<4:18>
n<> u<63> t<Constant_primary> p<64> c<62> l<4:17> el<4:18>
n<> u<64> t<Constant_expression> p<69> c<63> s<68> l<4:17> el<4:18>
n<0> u<65> t<IntConst> p<66> l<4:19> el<4:20>
n<> u<66> t<Primary_literal> p<67> c<65> l<4:19> el<4:20>
n<> u<67> t<Constant_primary> p<68> c<66> l<4:19> el<4:20>
n<> u<68> t<Constant_expression> p<69> c<67> l<4:19> el<4:20>
n<> u<69> t<Constant_range> p<70> c<64> l<4:17> el<4:20>
n<> u<70> t<Packed_dimension> p<71> c<69> l<4:16> el<4:21>
n<> u<71> t<Data_type_or_implicit> p<72> c<70> l<4:16> el<4:21>
n<> u<72> t<Net_port_type> p<75> c<60> s<74> l<4:11> el<4:21>
n<Sum> u<73> t<StringConst> p<74> l<4:21> el<4:24>
n<> u<74> t<List_of_port_identifiers> p<75> c<73> l<4:21> el<4:24>
n<> u<75> t<Output_declaration> p<76> c<72> l<4:4> el<4:24>
n<> u<76> t<Port_declaration> p<77> c<75> l<4:4> el<4:24>
n<> u<77> t<Module_item> p<186> c<76> s<85> l<4:4> el<4:25>
n<> u<78> t<NetType_Wire> p<80> s<79> l<5:11> el<5:15>
n<> u<79> t<Data_type_or_implicit> p<80> l<5:16> el<5:16>
n<> u<80> t<Net_port_type> p<83> c<78> s<82> l<5:11> el<5:15>
n<Cout> u<81> t<StringConst> p<82> l<5:16> el<5:20>
n<> u<82> t<List_of_port_identifiers> p<83> c<81> l<5:16> el<5:20>
n<> u<83> t<Output_declaration> p<84> c<80> l<5:4> el<5:20>
n<> u<84> t<Port_declaration> p<85> c<83> l<5:4> el<5:20>
n<> u<85> t<Module_item> p<186> c<84> s<107> l<5:4> el<5:21>
n<> u<86> t<NetType_Wire> p<101> s<97> l<6:4> el<6:8>
n<4> u<87> t<IntConst> p<88> l<6:10> el<6:11>
n<> u<88> t<Primary_literal> p<89> c<87> l<6:10> el<6:11>
n<> u<89> t<Constant_primary> p<90> c<88> l<6:10> el<6:11>
n<> u<90> t<Constant_expression> p<95> c<89> s<94> l<6:10> el<6:11>
n<0> u<91> t<IntConst> p<92> l<6:12> el<6:13>
n<> u<92> t<Primary_literal> p<93> c<91> l<6:12> el<6:13>
n<> u<93> t<Constant_primary> p<94> c<92> l<6:12> el<6:13>
n<> u<94> t<Constant_expression> p<95> c<93> l<6:12> el<6:13>
n<> u<95> t<Constant_range> p<96> c<90> l<6:10> el<6:13>
n<> u<96> t<Packed_dimension> p<97> c<95> l<6:9> el<6:14>
n<> u<97> t<Data_type_or_implicit> p<101> c<96> s<100> l<6:9> el<6:14>
n<temp> u<98> t<StringConst> p<99> l<6:14> el<6:18>
n<> u<99> t<Net_decl_assignment> p<100> c<98> l<6:14> el<6:18>
n<> u<100> t<List_of_net_decl_assignments> p<101> c<99> l<6:14> el<6:18>
n<> u<101> t<Net_declaration> p<102> c<86> l<6:4> el<6:19>
n<> u<102> t<Package_or_generate_item_declaration> p<103> c<101> l<6:4> el<6:19>
n<> u<103> t<Module_or_generate_item_declaration> p<104> c<102> l<6:4> el<6:19>
n<> u<104> t<Module_common_item> p<105> c<103> l<6:4> el<6:19>
n<> u<105> t<Module_or_generate_item> p<106> c<104> l<6:4> el<6:19>
n<> u<106> t<Non_port_module_item> p<107> c<105> l<6:4> el<6:19>
n<> u<107> t<Module_item> p<186> c<106> s<135> l<6:4> el<6:19>
n<temp> u<108> t<StringConst> p<109> l<7:11> el<7:15>
n<> u<109> t<Ps_or_hierarchical_identifier> p<112> c<108> s<111> l<7:11> el<7:15>
n<> u<110> t<Constant_bit_select> p<111> l<7:15> el<7:15>
n<> u<111> t<Constant_select> p<112> c<110> l<7:15> el<7:15>
n<> u<112> t<Net_lvalue> p<129> c<109> s<128> l<7:11> el<7:15>
n<A> u<113> t<StringConst> p<114> l<7:16> el<7:17>
n<> u<114> t<Primary_literal> p<115> c<113> l<7:16> el<7:17>
n<> u<115> t<Primary> p<116> c<114> l<7:16> el<7:17>
n<> u<116> t<Expression> p<122> c<115> s<121> l<7:16> el<7:17>
n<B> u<117> t<StringConst> p<118> l<7:18> el<7:19>
n<> u<118> t<Primary_literal> p<119> c<117> l<7:18> el<7:19>
n<> u<119> t<Primary> p<120> c<118> l<7:18> el<7:19>
n<> u<120> t<Expression> p<122> c<119> l<7:18> el<7:19>
n<> u<121> t<BinOp_Plus> p<122> s<120> l<7:17> el<7:18>
n<> u<122> t<Expression> p<128> c<116> s<127> l<7:16> el<7:19>
n<Cin> u<123> t<StringConst> p<124> l<7:20> el<7:23>
n<> u<124> t<Primary_literal> p<125> c<123> l<7:20> el<7:23>
n<> u<125> t<Primary> p<126> c<124> l<7:20> el<7:23>
n<> u<126> t<Expression> p<128> c<125> l<7:20> el<7:23>
n<> u<127> t<BinOp_Plus> p<128> s<126> l<7:19> el<7:20>
n<> u<128> t<Expression> p<129> c<122> l<7:16> el<7:23>
n<> u<129> t<Net_assignment> p<130> c<112> l<7:11> el<7:23>
n<> u<130> t<List_of_net_assignments> p<131> c<129> l<7:11> el<7:23>
n<> u<131> t<Continuous_assign> p<132> c<130> l<7:4> el<7:24>
n<> u<132> t<Module_common_item> p<133> c<131> l<7:4> el<7:24>
n<> u<133> t<Module_or_generate_item> p<134> c<132> l<7:4> el<7:24>
n<> u<134> t<Non_port_module_item> p<135> c<133> l<7:4> el<7:24>
n<> u<135> t<Module_item> p<186> c<134> s<163> l<7:4> el<7:24>
n<Sum> u<136> t<StringConst> p<137> l<8:11> el<8:14>
n<> u<137> t<Ps_or_hierarchical_identifier> p<140> c<136> s<139> l<8:11> el<8:14>
n<> u<138> t<Constant_bit_select> p<139> l<8:14> el<8:14>
n<> u<139> t<Constant_select> p<140> c<138> l<8:14> el<8:14>
n<> u<140> t<Net_lvalue> p<157> c<137> s<156> l<8:11> el<8:14>
n<temp> u<141> t<StringConst> p<154> s<153> l<8:15> el<8:19>
n<> u<142> t<Bit_select> p<153> s<152> l<8:19> el<8:19>
n<3> u<143> t<IntConst> p<144> l<8:20> el<8:21>
n<> u<144> t<Primary_literal> p<145> c<143> l<8:20> el<8:21>
n<> u<145> t<Constant_primary> p<146> c<144> l<8:20> el<8:21>
n<> u<146> t<Constant_expression> p<151> c<145> s<150> l<8:20> el<8:21>
n<0> u<147> t<IntConst> p<148> l<8:22> el<8:23>
n<> u<148> t<Primary_literal> p<149> c<147> l<8:22> el<8:23>
n<> u<149> t<Constant_primary> p<150> c<148> l<8:22> el<8:23>
n<> u<150> t<Constant_expression> p<151> c<149> l<8:22> el<8:23>
n<> u<151> t<Constant_range> p<152> c<146> l<8:20> el<8:23>
n<> u<152> t<Part_select_range> p<153> c<151> l<8:20> el<8:23>
n<> u<153> t<Select> p<154> c<142> l<8:19> el<8:24>
n<> u<154> t<Complex_func_call> p<155> c<141> l<8:15> el<8:24>
n<> u<155> t<Primary> p<156> c<154> l<8:15> el<8:24>
n<> u<156> t<Expression> p<157> c<155> l<8:15> el<8:24>
n<> u<157> t<Net_assignment> p<158> c<140> l<8:11> el<8:24>
n<> u<158> t<List_of_net_assignments> p<159> c<157> l<8:11> el<8:24>
n<> u<159> t<Continuous_assign> p<160> c<158> l<8:4> el<8:25>
n<> u<160> t<Module_common_item> p<161> c<159> l<8:4> el<8:25>
n<> u<161> t<Module_or_generate_item> p<162> c<160> l<8:4> el<8:25>
n<> u<162> t<Non_port_module_item> p<163> c<161> l<8:4> el<8:25>
n<> u<163> t<Module_item> p<186> c<162> s<185> l<8:4> el<8:25>
n<Cout> u<164> t<StringConst> p<165> l<9:11> el<9:15>
n<> u<165> t<Ps_or_hierarchical_identifier> p<168> c<164> s<167> l<9:11> el<9:15>
n<> u<166> t<Constant_bit_select> p<167> l<9:15> el<9:15>
n<> u<167> t<Constant_select> p<168> c<166> l<9:15> el<9:15>
n<> u<168> t<Net_lvalue> p<179> c<165> s<178> l<9:11> el<9:15>
n<temp> u<169> t<StringConst> p<176> s<175> l<9:16> el<9:20>
n<4> u<170> t<IntConst> p<171> l<9:21> el<9:22>
n<> u<171> t<Primary_literal> p<172> c<170> l<9:21> el<9:22>
n<> u<172> t<Primary> p<173> c<171> l<9:21> el<9:22>
n<> u<173> t<Expression> p<174> c<172> l<9:21> el<9:22>
n<> u<174> t<Bit_select> p<175> c<173> l<9:20> el<9:23>
n<> u<175> t<Select> p<176> c<174> l<9:20> el<9:23>
n<> u<176> t<Complex_func_call> p<177> c<169> l<9:16> el<9:23>
n<> u<177> t<Primary> p<178> c<176> l<9:16> el<9:23>
n<> u<178> t<Expression> p<179> c<177> l<9:16> el<9:23>
n<> u<179> t<Net_assignment> p<180> c<168> l<9:11> el<9:23>
n<> u<180> t<List_of_net_assignments> p<181> c<179> l<9:11> el<9:23>
n<> u<181> t<Continuous_assign> p<182> c<180> l<9:4> el<9:24>
n<> u<182> t<Module_common_item> p<183> c<181> l<9:4> el<9:24>
n<> u<183> t<Module_or_generate_item> p<184> c<182> l<9:4> el<9:24>
n<> u<184> t<Non_port_module_item> p<185> c<183> l<9:4> el<9:24>
n<> u<185> t<Module_item> p<186> c<184> l<9:4> el<9:24>
n<> u<186> t<Module_declaration> p<187> c<34> l<1:1> el<10:10>
n<> u<187> t<Description> p<188> c<186> l<1:1> el<10:10>
n<> u<188> t<Source_text> p<189> c<187> l<1:1> el<10:10>
n<> u<189> t<Top_level_rule> l<1:1> el<13:1>
[WRN:PA0205] dut.sv:1: No timescale set for "FullAdder".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@FullAdder".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@FullAdder".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/tests/RangeInf/slpp_all//surelog.uhdm...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/RangeInf/slpp_all//surelog.uhdm.chk.html...

[INF:UH0710] Loading UHDM DB: ../../build/tests/RangeInf/slpp_all//surelog.uhdm...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@FullAdder)
|vpiName:work@FullAdder
|vpiElaborated:1
|uhdmallPackages:
\_package: builtin (builtin::), parent:work@FullAdder
  |vpiDefName:builtin
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiClassDefn:
  \_class_defn: (builtin::array), parent:builtin::
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue), parent:builtin::
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string), parent:builtin::
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system), parent:builtin::
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4:1: , endln:30:9, parent:work@FullAdder
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:6:3, endln:7:14, parent:work@mailbox
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4:1: , endln:30:9, parent:work@FullAdder
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiName:bound
      |vpiDirection:1
      |vpiExpr:
      \_constant: , line:6:29, endln:6:30
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
      |vpiTypedef:
      \_int_typespec: , line:6:17, endln:6:20
  |vpiMethod:
  \_function: (work@mailbox::num), line:9:3, endln:10:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiReturn:
    \_int_var: , line:9:12, endln:9:15
  |vpiMethod:
  \_task: (work@mailbox::put), line:12:3, endln:13:10, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::put
      |vpiName:message
      |vpiDirection:1
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:15:3, endln:16:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiReturn:
    \_logic_var: 
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:1
  |vpiMethod:
  \_task: (work@mailbox::get), line:18:3, endln:19:10, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::get
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:21:3, endln:22:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiReturn:
    \_int_var: , line:21:12, endln:21:15
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_task: (work@mailbox::peek), line:24:3, endln:25:10, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::peek
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:27:3, endln:28:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiReturn:
    \_int_var: , line:27:12, endln:27:15
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:6
|uhdmallClasses:
\_class_defn: (work@process) ${SURELOG_DIR}/build/bin/sv/builtin.sv:33:1: , endln:55:9, parent:work@FullAdder
  |vpiName:work@process
  |vpiMethod:
  \_function: (work@process::self), line:37:3, endln:37:9, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiReturn:
    \_ref_var: , line:37:19, endln:37:26
  |vpiMethod:
  \_function: (work@process::status), line:40:3, endln:41:14, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiReturn:
    \_int_var: , line:40:12, endln:40:17
      |vpiTypespec:
      \_enum_typespec: (state), line:35:66, endln:35:71
        |vpiName:state
        |vpiEnumConst:
        \_enum_const: (FINISHED), line:35:18, endln:35:26
          |vpiName:FINISHED
          |vpiDecompile:0
          |INT:0
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (RUNNING), line:35:28, endln:35:35
          |vpiName:RUNNING
          |vpiDecompile:1
          |INT:1
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (WAITING), line:35:37, endln:35:44
          |vpiName:WAITING
          |vpiDecompile:2
          |INT:2
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (SUSPENDED), line:35:46, endln:35:55
          |vpiName:SUSPENDED
          |vpiDecompile:3
          |INT:3
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (KILLED), line:35:57, endln:35:63
          |vpiName:KILLED
          |vpiDecompile:4
          |INT:4
          |vpiSize:64
  |vpiMethod:
  \_task: (work@process::kill), line:43:3, endln:44:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiStmt:
    \_begin: (work@process::kill), parent:work@process::kill
      |vpiFullName:work@process::kill
  |vpiMethod:
  \_task: (work@process::await), line:46:3, endln:47:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiStmt:
    \_begin: (work@process::await), parent:work@process::await
      |vpiFullName:work@process::await
  |vpiMethod:
  \_task: (work@process::suspend), line:49:3, endln:50:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiStmt:
    \_begin: (work@process::suspend), parent:work@process::suspend
      |vpiFullName:work@process::suspend
  |vpiMethod:
  \_task: (work@process::resume), line:52:3, endln:53:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiStmt:
    \_begin: (work@process::resume), parent:work@process::resume
      |vpiFullName:work@process::resume
  |vpiTypedef:
  \_enum_typespec: (state), line:35:66, endln:35:71, parent:work@process
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:35:18, endln:35:26, parent:state
      |vpiName:FINISHED
      |vpiDecompile:0
      |INT:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:35:28, endln:35:35, parent:state
      |vpiName:RUNNING
      |vpiDecompile:1
      |INT:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:35:37, endln:35:44, parent:state
      |vpiName:WAITING
      |vpiDecompile:2
      |INT:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:35:46, endln:35:55, parent:state
      |vpiName:SUSPENDED
      |vpiDecompile:3
      |INT:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:35:57, endln:35:63, parent:state
      |vpiName:KILLED
      |vpiDecompile:4
      |INT:4
      |vpiSize:64
|uhdmallClasses:
\_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58:1: , endln:72:9, parent:work@FullAdder
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:60:3, endln:61:14, parent:work@semaphore
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58:1: , endln:72:9, parent:work@FullAdder
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiName:keyCount
      |vpiDirection:1
      |vpiExpr:
      \_constant: , line:60:31, endln:60:32
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
      |vpiTypedef:
      \_int_typespec: , line:60:16, endln:60:19
  |vpiMethod:
  \_task: (work@semaphore::put), line:63:3, endln:64:10, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::put
      |vpiName:keyCount
      |vpiDirection:1
      |vpiExpr:
      \_constant: , line:63:27, endln:63:28
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
      |vpiTypedef:
      \_int_typespec: , line:63:12, endln:63:15
  |vpiMethod:
  \_task: (work@semaphore::get), line:66:3, endln:67:10, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::get
      |vpiName:keyCount
      |vpiDirection:1
      |vpiExpr:
      \_constant: , line:66:27, endln:66:28
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
      |vpiTypedef:
      \_int_typespec: , line:66:12, endln:66:15
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:69:3, endln:70:14, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiReturn:
    \_int_var: , line:69:12, endln:69:15
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiName:keyCount
      |vpiDirection:1
      |vpiExpr:
      \_constant: , line:69:39, endln:69:40
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
      |vpiTypedef:
      \_int_typespec: , line:69:24, endln:69:27
|uhdmallModules:
\_module: work@FullAdder (work@FullAdder) dut.sv:1:1: , endln:10:10, parent:work@FullAdder
  |vpiDefName:work@FullAdder
  |vpiFullName:work@FullAdder
  |vpiPort:
  \_port: (A), line:1:18, parent:work@FullAdder
    |vpiName:A
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@FullAdder.A), line:1:18, parent:work@FullAdder
        |vpiName:A
        |vpiFullName:work@FullAdder.A
  |vpiPort:
  \_port: (B), line:1:20, parent:work@FullAdder
    |vpiName:B
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@FullAdder.B), line:1:20, parent:work@FullAdder
        |vpiName:B
        |vpiFullName:work@FullAdder.B
  |vpiPort:
  \_port: (Cin), line:1:22, parent:work@FullAdder
    |vpiName:Cin
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@FullAdder.Cin), line:1:22, parent:work@FullAdder
        |vpiName:Cin
        |vpiFullName:work@FullAdder.Cin
  |vpiPort:
  \_port: (Sum), line:1:26, parent:work@FullAdder
    |vpiName:Sum
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@FullAdder.Sum), line:1:26, parent:work@FullAdder
        |vpiName:Sum
        |vpiFullName:work@FullAdder.Sum
        |vpiNetType:1
  |vpiPort:
  \_port: (Cout), line:1:30, parent:work@FullAdder
    |vpiName:Cout
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@FullAdder.Cout), line:1:30, parent:work@FullAdder
        |vpiName:Cout
        |vpiFullName:work@FullAdder.Cout
        |vpiNetType:1
  |vpiContAssign:
  \_cont_assign: , line:7:11, endln:7:23, parent:work@FullAdder
    |vpiRhs:
    \_operation: , line:7:16, endln:7:19
      |vpiOpType:24
      |vpiOperand:
      \_operation: , line:7:16, endln:7:17
        |vpiOpType:24
        |vpiOperand:
        \_ref_obj: (work@FullAdder.A), line:7:16, endln:7:17
          |vpiName:A
          |vpiFullName:work@FullAdder.A
        |vpiOperand:
        \_ref_obj: (work@FullAdder.B), line:7:18, endln:7:19
          |vpiName:B
          |vpiFullName:work@FullAdder.B
          |vpiActual:
          \_logic_net: (work@FullAdder.B), line:1:20, endln:1:21, parent:work@FullAdder
            |vpiName:B
            |vpiFullName:work@FullAdder.B
            |vpiRange:
            \_range: , line:2:11, endln:2:14
              |vpiLeftRange:
              \_constant: , line:2:11, endln:2:12
                |vpiConstType:9
                |vpiDecompile:3
                |vpiSize:64
                |UINT:3
              |vpiRightRange:
              \_constant: , line:2:13, endln:2:14
                |vpiConstType:9
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
      |vpiOperand:
      \_ref_obj: (work@FullAdder.Cin), line:7:20, endln:7:23
        |vpiName:Cin
        |vpiFullName:work@FullAdder.Cin
        |vpiActual:
        \_logic_net: (work@FullAdder.Cin), line:1:22, endln:1:25, parent:work@FullAdder
          |vpiName:Cin
          |vpiFullName:work@FullAdder.Cin
    |vpiLhs:
    \_ref_obj: (work@FullAdder.temp), line:7:11, endln:7:15
      |vpiName:temp
      |vpiFullName:work@FullAdder.temp
  |vpiContAssign:
  \_cont_assign: , line:8:11, endln:8:24, parent:work@FullAdder
    |vpiRhs:
    \_part_select: , line:8:15, endln:8:24, parent:work@FullAdder.temp
      |vpiConstantSelect:1
      |vpiParent:
      \_ref_obj: temp (work@FullAdder.temp)
      |vpiLeftRange:
      \_constant: , line:8:20, endln:8:21
        |vpiConstType:9
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
      |vpiRightRange:
      \_constant: , line:8:22, endln:8:23
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
    |vpiLhs:
    \_ref_obj: (work@FullAdder.Sum), line:8:11, endln:8:14
      |vpiName:Sum
      |vpiFullName:work@FullAdder.Sum
  |vpiContAssign:
  \_cont_assign: , line:9:11, endln:9:23, parent:work@FullAdder
    |vpiRhs:
    \_bit_select: (work@FullAdder.temp), line:9:16, endln:9:23, parent:work@FullAdder.temp
      |vpiName:temp
      |vpiFullName:work@FullAdder.temp
      |vpiIndex:
      \_constant: , line:9:21, endln:9:22, parent:work@FullAdder.temp
        |vpiConstType:9
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
    |vpiLhs:
    \_ref_obj: (work@FullAdder.Cout), line:9:11, endln:9:15
      |vpiName:Cout
      |vpiFullName:work@FullAdder.Cout
  |vpiNet:
  \_logic_net: (work@FullAdder.temp), line:6:14, parent:work@FullAdder
    |vpiName:temp
    |vpiFullName:work@FullAdder.temp
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@FullAdder.A), line:1:18, parent:work@FullAdder
  |vpiNet:
  \_logic_net: (work@FullAdder.B), line:1:20, parent:work@FullAdder
  |vpiNet:
  \_logic_net: (work@FullAdder.Cin), line:1:22, parent:work@FullAdder
  |vpiNet:
  \_logic_net: (work@FullAdder.Sum), line:1:26, parent:work@FullAdder
  |vpiNet:
  \_logic_net: (work@FullAdder.Cout), line:1:30, parent:work@FullAdder
|uhdmtopModules:
\_module: work@FullAdder (work@FullAdder) dut.sv:1:1: , endln:10:10
  |vpiDefName:work@FullAdder
  |vpiName:work@FullAdder
  |vpiPort:
  \_port: (A), line:1:18, endln:1:19, parent:work@FullAdder
    |vpiName:A
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@FullAdder.A), parent:A
      |vpiName:A
      |vpiFullName:work@FullAdder.A
      |vpiActual:
      \_logic_net: (work@FullAdder.A), line:1:18, endln:1:19, parent:work@FullAdder
        |vpiName:A
        |vpiFullName:work@FullAdder.A
        |vpiRange:
        \_range: , line:2:11, endln:2:14
          |vpiLeftRange:
          \_constant: , line:2:11, endln:2:12
            |vpiConstType:9
            |vpiDecompile:3
            |vpiSize:64
            |UINT:3
          |vpiRightRange:
          \_constant: , line:2:13, endln:2:14
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
    |vpiInstance:
    \_module: work@FullAdder (work@FullAdder) dut.sv:1:1: , endln:10:10
  |vpiPort:
  \_port: (B), line:1:20, endln:1:21, parent:work@FullAdder
    |vpiName:B
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@FullAdder.B), parent:B
      |vpiName:B
      |vpiFullName:work@FullAdder.B
      |vpiActual:
      \_logic_net: (work@FullAdder.B), line:1:20, endln:1:21, parent:work@FullAdder
        |vpiName:B
        |vpiFullName:work@FullAdder.B
        |vpiRange:
        \_range: , line:2:11, endln:2:14
          |vpiLeftRange:
          \_constant: , line:2:11, endln:2:12
            |vpiConstType:9
            |vpiDecompile:3
            |vpiSize:64
            |UINT:3
          |vpiRightRange:
          \_constant: , line:2:13, endln:2:14
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
    |vpiInstance:
    \_module: work@FullAdder (work@FullAdder) dut.sv:1:1: , endln:10:10
  |vpiPort:
  \_port: (Cin), line:1:22, endln:1:25, parent:work@FullAdder
    |vpiName:Cin
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@FullAdder.Cin), parent:Cin
      |vpiName:Cin
      |vpiFullName:work@FullAdder.Cin
      |vpiActual:
      \_logic_net: (work@FullAdder.Cin), line:1:22, endln:1:25, parent:work@FullAdder
        |vpiName:Cin
        |vpiFullName:work@FullAdder.Cin
    |vpiInstance:
    \_module: work@FullAdder (work@FullAdder) dut.sv:1:1: , endln:10:10
  |vpiPort:
  \_port: (Sum), line:1:26, endln:1:29, parent:work@FullAdder
    |vpiName:Sum
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@FullAdder.Sum), parent:Sum
      |vpiName:Sum
      |vpiFullName:work@FullAdder.Sum
      |vpiActual:
      \_logic_net: (work@FullAdder.Sum), line:1:26, endln:1:29, parent:work@FullAdder
        |vpiName:Sum
        |vpiFullName:work@FullAdder.Sum
        |vpiNetType:1
        |vpiRange:
        \_range: , line:4:17, endln:4:20
          |vpiLeftRange:
          \_constant: , line:4:17, endln:4:18
            |vpiConstType:9
            |vpiDecompile:3
            |vpiSize:64
            |UINT:3
          |vpiRightRange:
          \_constant: , line:4:19, endln:4:20
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
    |vpiInstance:
    \_module: work@FullAdder (work@FullAdder) dut.sv:1:1: , endln:10:10
  |vpiPort:
  \_port: (Cout), line:1:30, endln:1:34, parent:work@FullAdder
    |vpiName:Cout
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@FullAdder.Cout), parent:Cout
      |vpiName:Cout
      |vpiFullName:work@FullAdder.Cout
      |vpiActual:
      \_logic_net: (work@FullAdder.Cout), line:1:30, endln:1:34, parent:work@FullAdder
        |vpiName:Cout
        |vpiFullName:work@FullAdder.Cout
        |vpiNetType:1
    |vpiInstance:
    \_module: work@FullAdder (work@FullAdder) dut.sv:1:1: , endln:10:10
  |vpiContAssign:
  \_cont_assign: , line:7:11, endln:7:23, parent:work@FullAdder
    |vpiRhs:
    \_operation: , line:7:16, endln:7:19
      |vpiOpType:24
      |vpiOperand:
      \_operation: , line:7:16, endln:7:17
        |vpiOpType:24
        |vpiOperand:
        \_ref_obj: (work@FullAdder.A), line:7:16, endln:7:17
          |vpiName:A
          |vpiFullName:work@FullAdder.A
          |vpiActual:
          \_logic_net: (work@FullAdder.A), line:1:18, endln:1:19, parent:work@FullAdder
        |vpiOperand:
        \_ref_obj: (work@FullAdder.B), line:7:18, endln:7:19
          |vpiName:B
          |vpiFullName:work@FullAdder.B
          |vpiActual:
          \_logic_net: (work@FullAdder.B), line:1:20, endln:1:21, parent:work@FullAdder
      |vpiOperand:
      \_ref_obj: (work@FullAdder.Cin), line:7:20, endln:7:23
        |vpiName:Cin
        |vpiFullName:work@FullAdder.Cin
        |vpiActual:
        \_logic_net: (work@FullAdder.Cin), line:1:22, endln:1:25, parent:work@FullAdder
    |vpiLhs:
    \_ref_obj: (work@FullAdder.temp), line:7:11, endln:7:15
      |vpiName:temp
      |vpiFullName:work@FullAdder.temp
      |vpiActual:
      \_logic_net: (work@FullAdder.temp), line:6:14, endln:6:18, parent:work@FullAdder
        |vpiName:temp
        |vpiFullName:work@FullAdder.temp
        |vpiNetType:1
        |vpiRange:
        \_range: , line:6:10, endln:6:13
          |vpiLeftRange:
          \_constant: , line:6:10, endln:6:11
            |vpiConstType:9
            |vpiDecompile:4
            |vpiSize:64
            |UINT:4
          |vpiRightRange:
          \_constant: , line:6:12, endln:6:13
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
  |vpiContAssign:
  \_cont_assign: , line:8:11, endln:8:24, parent:work@FullAdder
    |vpiRhs:
    \_part_select: , line:8:15, endln:8:24, parent:work@FullAdder.temp
      |vpiConstantSelect:1
      |vpiParent:
      \_ref_obj: (work@FullAdder.temp), parent:work@FullAdder.temp
      |vpiLeftRange:
      \_constant: , line:8:20, endln:8:21
        |vpiConstType:9
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
      |vpiRightRange:
      \_constant: , line:8:22, endln:8:23
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
    |vpiLhs:
    \_ref_obj: (work@FullAdder.Sum), line:8:11, endln:8:14
      |vpiName:Sum
      |vpiFullName:work@FullAdder.Sum
      |vpiActual:
      \_logic_net: (work@FullAdder.Sum), line:1:26, endln:1:29, parent:work@FullAdder
  |vpiContAssign:
  \_cont_assign: , line:9:11, endln:9:23, parent:work@FullAdder
    |vpiRhs:
    \_bit_select: (work@FullAdder.temp), line:9:16, endln:9:23, parent:work@FullAdder.temp
      |vpiName:temp
      |vpiFullName:work@FullAdder.temp
      |vpiIndex:
      \_constant: , line:9:21, endln:9:22, parent:work@FullAdder.temp
        |vpiConstType:9
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
    |vpiLhs:
    \_ref_obj: (work@FullAdder.Cout), line:9:11, endln:9:15
      |vpiName:Cout
      |vpiFullName:work@FullAdder.Cout
      |vpiActual:
      \_logic_net: (work@FullAdder.Cout), line:1:30, endln:1:34, parent:work@FullAdder
  |vpiNet:
  \_logic_net: (work@FullAdder.temp), line:6:14, endln:6:18, parent:work@FullAdder
  |vpiNet:
  \_logic_net: (work@FullAdder.A), line:1:18, endln:1:19, parent:work@FullAdder
  |vpiNet:
  \_logic_net: (work@FullAdder.B), line:1:20, endln:1:21, parent:work@FullAdder
  |vpiNet:
  \_logic_net: (work@FullAdder.Cin), line:1:22, endln:1:25, parent:work@FullAdder
  |vpiNet:
  \_logic_net: (work@FullAdder.Sum), line:1:26, endln:1:29, parent:work@FullAdder
  |vpiNet:
  \_logic_net: (work@FullAdder.Cout), line:1:30, endln:1:34, parent:work@FullAdder
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

