// Seed: 3558963265
module module_0 #(
    parameter id_8 = 32'd40
) (
    input wor id_0,
    input uwire id_1,
    input wor id_2,
    output uwire id_3,
    input uwire id_4,
    input uwire id_5,
    input supply0 id_6,
    input uwire id_7,
    input tri _id_8,
    input wand id_9,
    output wire id_10
);
  logic [1 : id_8] id_12;
  wire id_13 = id_2;
  assign module_1.id_17 = 0;
endmodule
module module_1 #(
    parameter id_12 = 32'd45,
    parameter id_25 = 32'd72,
    parameter id_3  = 32'd46
) (
    output wand id_0,
    output wor id_1,
    output tri id_2,
    input supply1 _id_3,
    output wor id_4,
    output tri id_5,
    input tri0 id_6,
    output tri id_7,
    output wand id_8,
    input tri id_9,
    output wire id_10,
    input wand id_11,
    input uwire _id_12,
    input tri id_13,
    input uwire id_14,
    output supply1 id_15,
    input tri id_16,
    input wire id_17,
    output uwire id_18,
    output tri0 id_19,
    input supply1 id_20
);
  wire id_22;
  wire [id_12 : 1 'h0] \id_23 ;
  assign id_4  = -1;
  assign id_10 = id_12;
  assign id_19 = -1 <= -1;
  assign id_19 = -1 ? 1 : id_9;
  wire id_24;
  assign id_18 = id_6;
  parameter integer id_25 = 1;
  wire [1 : -1  *  id_3] id_26;
  assign id_19 = 1;
  assign id_10 = 1;
  module_0 modCall_1 (
      id_14,
      id_11,
      id_13,
      id_5,
      id_16,
      id_16,
      id_14,
      id_20,
      id_25,
      id_9,
      id_2
  );
  wire id_27;
  ;
  defparam id_25.id_25 = id_25;
  wire id_28;
  assign id_0 = 1;
endmodule
