Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Apr 13 16:14:28 2019
| Host         : MAHAN-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    24 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            8 |
|      5 |            1 |
|     12 |            1 |
|    16+ |           14 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              63 |           25 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              54 |           22 |
| Yes          | No                    | No                     |             335 |          107 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             127 |           28 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                      Enable Signal                     |                          Set/Reset Signal                         | Slice Load Count | Bel Load Count |
+--------------+--------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+
|  ap_clk      | bd_0_i/hls_inst/inst/in_data_keep_V_0_load_A           |                                                                   |                1 |              4 |
|  ap_clk      | bd_0_i/hls_inst/inst/in_data_keep_V_0_load_B           |                                                                   |                1 |              4 |
|  ap_clk      | bd_0_i/hls_inst/inst/in_data_strb_V_0_load_A           |                                                                   |                1 |              4 |
|  ap_clk      | bd_0_i/hls_inst/inst/in_data_strb_V_0_load_B           |                                                                   |                1 |              4 |
|  ap_clk      | bd_0_i/hls_inst/inst/out_data_keep_V_1_load_A          |                                                                   |                1 |              4 |
|  ap_clk      | bd_0_i/hls_inst/inst/out_data_strb_V_1_load_B          |                                                                   |                1 |              4 |
|  ap_clk      | bd_0_i/hls_inst/inst/out_data_keep_V_1_load_B          |                                                                   |                1 |              4 |
|  ap_clk      | bd_0_i/hls_inst/inst/out_data_strb_V_1_load_A          |                                                                   |                1 |              4 |
|  ap_clk      | bd_0_i/hls_inst/inst/hailstone_AXILiteS_s_axi_U/waddr  |                                                                   |                1 |              5 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_192_in                          |                                                                   |                5 |             12 |
|  ap_clk      | bd_0_i/hls_inst/inst/i_reg_3320                        |                                                                   |                9 |             31 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_NS_fsm1                        | bd_0_i/hls_inst/inst/i_op_assign_reg_119                          |                7 |             31 |
|  ap_clk      | bd_0_i/hls_inst/inst/cur1_reg_130[30]_i_1_n_0          |                                                                   |               13 |             31 |
|  ap_clk      | bd_0_i/hls_inst/inst/in_data_data_V_0_load_A           |                                                                   |               13 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/in_data_data_V_0_load_B           |                                                                   |               15 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/out_data_data_V_1_load_A          |                                                                   |               11 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/out_data_data_V_1_load_B          |                                                                   |                8 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state2                  |                                                                   |               10 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state5                  | bd_0_i/hls_inst/inst/val_assign_reg_140                           |                7 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/hailstone_AXILiteS_s_axi_U/ar_hs  | bd_0_i/hls_inst/inst/hailstone_AXILiteS_s_axi_U/rdata[31]_i_1_n_0 |                7 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/hailstone_AXILiteS_s_axi_U/p_0_in | bd_0_i/hls_inst/inst/hailstone_AXILiteS_s_axi_U/ap_rst_n_inv      |                7 |             32 |
|  ap_clk      |                                                        | bd_0_i/hls_inst/inst/hailstone_AXILiteS_s_axi_U/ap_rst_n_inv      |               22 |             54 |
|  ap_clk      |                                                        |                                                                   |               25 |             63 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_NS_fsm[4]                      |                                                                   |               14 |             64 |
+--------------+--------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+


