{
  "design": {
    "design_info": {
      "boundary_crc": "0x6AF8AB96101132FB",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../EDiC.gen/sources_1/bd/control_bd",
      "name": "control_bd",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "control_0": "",
      "instrDecode": "",
      "xlconstant_0": ""
    },
    "ports": {
      "i_flagNegative": {
        "direction": "I"
      },
      "i_instrCode": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "i_reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "o_ctrlAluNOE": {
        "direction": "O"
      },
      "o_ctrlAluOp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "o_ctrlAluSub": {
        "direction": "O"
      },
      "o_ctrlAluYNWE": {
        "direction": "O"
      },
      "o_ctrlMemInstrNOE": {
        "direction": "O"
      },
      "o_ctrlMemInstrNWE": {
        "direction": "O"
      },
      "o_ctrlMemMar0NWE": {
        "direction": "O"
      },
      "o_ctrlMemMar1NWE": {
        "direction": "O"
      },
      "o_ctrlMemPCLoadN": {
        "direction": "O"
      },
      "o_ctrlMemRamNOE": {
        "direction": "O"
      },
      "o_ctrlMemRamNWE": {
        "direction": "O"
      },
      "o_ctrlMemSPNEn": {
        "direction": "O"
      },
      "o_ctrlMemSPUp": {
        "direction": "O"
      },
      "o_ctrlRegAluSel": {
        "direction": "O"
      },
      "o_ctrlReg0NWE": {
        "direction": "O"
      },
      "o_ctrlReg1NWE": {
        "direction": "O"
      },
      "i_nclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "control_bd_i_nclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "i_flagCarry": {
        "direction": "I"
      },
      "i_flagOverflow": {
        "direction": "I"
      },
      "o_ctrlInstrFinishedN": {
        "direction": "O"
      },
      "o_ctrlMemPCNEn": {
        "direction": "O"
      },
      "o_ctrlReg0BusNOE": {
        "direction": "O"
      },
      "o_ctrlReg1BusNOE": {
        "direction": "O"
      },
      "i_halt": {
        "direction": "I"
      },
      "o_ctrlMemInstrImmToRamAddr": {
        "direction": "O"
      },
      "o_ctrlMemPCToRamN": {
        "direction": "O"
      },
      "o_ctrlMemPCFromImm": {
        "direction": "O"
      },
      "i_flagZero": {
        "direction": "I"
      }
    },
    "components": {
      "control_0": {
        "vlnv": "xilinx.com:module_ref:control:1.0",
        "xci_name": "control_bd_control_0_0",
        "xci_path": "ip/control_bd_control_0_0/control_bd_control_0_0.xci",
        "inst_hier_path": "control_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "control",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_nclk": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "control_bd_i_nclk",
                "value_src": "default_prop"
              }
            }
          },
          "i_reset": {
            "type": "rst",
            "direction": "I"
          },
          "i_instrCode": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "o_decodeAddr": {
            "direction": "O",
            "left": "14",
            "right": "0"
          },
          "i_decodeData": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "i_halt": {
            "direction": "I"
          },
          "i_flagNegative": {
            "direction": "I"
          },
          "i_flagZero": {
            "direction": "I"
          },
          "i_flagCarry": {
            "direction": "I"
          },
          "i_flagOverflow": {
            "direction": "I"
          },
          "o_ctrlAluOp": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "o_ctrlAluSub": {
            "direction": "O"
          },
          "o_ctrlAluYNWE": {
            "direction": "O"
          },
          "o_ctrlAluNOE": {
            "direction": "O"
          },
          "o_ctrlReg0NWE": {
            "direction": "O"
          },
          "o_ctrlReg1NWE": {
            "direction": "O"
          },
          "o_ctrlRegAluSel": {
            "direction": "O"
          },
          "o_ctrlReg0BusNOE": {
            "direction": "O"
          },
          "o_ctrlReg1BusNOE": {
            "direction": "O"
          },
          "o_ctrlMemPCLoadN": {
            "direction": "O"
          },
          "o_ctrlMemPCNEn": {
            "direction": "O"
          },
          "o_ctrlMemPCFromImm": {
            "direction": "O"
          },
          "o_ctrlMemSPUp": {
            "direction": "O"
          },
          "o_ctrlMemSPNEn": {
            "direction": "O"
          },
          "o_ctrlMemInstrNWE": {
            "direction": "O"
          },
          "o_ctrlMemInstrNOE": {
            "direction": "O"
          },
          "o_ctrlMemMar0NWE": {
            "direction": "O"
          },
          "o_ctrlMemMar1NWE": {
            "direction": "O"
          },
          "o_ctrlMemInstrImmToRamAddr": {
            "direction": "O"
          },
          "o_ctrlMemRamNWE": {
            "direction": "O"
          },
          "o_ctrlMemRamNOE": {
            "direction": "O"
          },
          "o_ctrlMemPCToRamN": {
            "direction": "O"
          },
          "o_ctrlInstrFinishedN": {
            "direction": "O"
          }
        }
      },
      "instrDecode": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "control_bd_instrRom_0",
        "xci_path": "ip/control_bd_instrRom_0/control_bd_instrRom_0.xci",
        "inst_hier_path": "instrDecode",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../../microCodeRom.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Use_ENA_Pin"
          },
          "Fill_Remaining_Memory_Locations": {
            "value": "false"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "32768"
          },
          "Write_Width_A": {
            "value": "24"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "control_bd_xlconstant_0_0",
        "xci_path": "ip/control_bd_xlconstant_0_0/control_bd_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0"
      }
    },
    "nets": {
      "control_0_o_ctrlAluNOE": {
        "ports": [
          "control_0/o_ctrlAluNOE",
          "o_ctrlAluNOE"
        ]
      },
      "control_0_o_ctrlAluOp": {
        "ports": [
          "control_0/o_ctrlAluOp",
          "o_ctrlAluOp"
        ]
      },
      "control_0_o_ctrlAluSub": {
        "ports": [
          "control_0/o_ctrlAluSub",
          "o_ctrlAluSub"
        ]
      },
      "control_0_o_ctrlAluYNWE": {
        "ports": [
          "control_0/o_ctrlAluYNWE",
          "o_ctrlAluYNWE"
        ]
      },
      "control_0_o_ctrlInstrFinishedN": {
        "ports": [
          "control_0/o_ctrlInstrFinishedN",
          "o_ctrlInstrFinishedN"
        ]
      },
      "control_0_o_ctrlMemInstrImmToRamAddr": {
        "ports": [
          "control_0/o_ctrlMemInstrImmToRamAddr",
          "o_ctrlMemInstrImmToRamAddr"
        ]
      },
      "control_0_o_ctrlMemInstrNOE": {
        "ports": [
          "control_0/o_ctrlMemInstrNOE",
          "o_ctrlMemInstrNOE"
        ]
      },
      "control_0_o_ctrlMemInstrNWE": {
        "ports": [
          "control_0/o_ctrlMemInstrNWE",
          "o_ctrlMemInstrNWE"
        ]
      },
      "control_0_o_ctrlMemMar0NWE": {
        "ports": [
          "control_0/o_ctrlMemMar0NWE",
          "o_ctrlMemMar0NWE"
        ]
      },
      "control_0_o_ctrlMemMar1NWE": {
        "ports": [
          "control_0/o_ctrlMemMar1NWE",
          "o_ctrlMemMar1NWE"
        ]
      },
      "control_0_o_ctrlMemPCFromImm": {
        "ports": [
          "control_0/o_ctrlMemPCFromImm",
          "o_ctrlMemPCFromImm"
        ]
      },
      "control_0_o_ctrlMemPCLoadN": {
        "ports": [
          "control_0/o_ctrlMemPCLoadN",
          "o_ctrlMemPCLoadN"
        ]
      },
      "control_0_o_ctrlMemPCNEn": {
        "ports": [
          "control_0/o_ctrlMemPCNEn",
          "o_ctrlMemPCNEn"
        ]
      },
      "control_0_o_ctrlMemPCToRamN": {
        "ports": [
          "control_0/o_ctrlMemPCToRamN",
          "o_ctrlMemPCToRamN"
        ]
      },
      "control_0_o_ctrlMemRamNOE": {
        "ports": [
          "control_0/o_ctrlMemRamNOE",
          "o_ctrlMemRamNOE"
        ]
      },
      "control_0_o_ctrlMemRamNWE": {
        "ports": [
          "control_0/o_ctrlMemRamNWE",
          "o_ctrlMemRamNWE"
        ]
      },
      "control_0_o_ctrlMemSPNEn": {
        "ports": [
          "control_0/o_ctrlMemSPNEn",
          "o_ctrlMemSPNEn"
        ]
      },
      "control_0_o_ctrlMemSPUp": {
        "ports": [
          "control_0/o_ctrlMemSPUp",
          "o_ctrlMemSPUp"
        ]
      },
      "control_0_o_ctrlReg0BusNOE": {
        "ports": [
          "control_0/o_ctrlReg0BusNOE",
          "o_ctrlReg0BusNOE"
        ]
      },
      "control_0_o_ctrlReg0NWE": {
        "ports": [
          "control_0/o_ctrlReg0NWE",
          "o_ctrlReg0NWE"
        ]
      },
      "control_0_o_ctrlReg1BusNOE": {
        "ports": [
          "control_0/o_ctrlReg1BusNOE",
          "o_ctrlReg1BusNOE"
        ]
      },
      "control_0_o_ctrlReg1NWE": {
        "ports": [
          "control_0/o_ctrlReg1NWE",
          "o_ctrlReg1NWE"
        ]
      },
      "control_0_o_ctrlRegAluSel": {
        "ports": [
          "control_0/o_ctrlRegAluSel",
          "o_ctrlRegAluSel"
        ]
      },
      "control_0_o_decodeAddr": {
        "ports": [
          "control_0/o_decodeAddr",
          "instrDecode/addra"
        ]
      },
      "i_flagCarry_0_1": {
        "ports": [
          "i_flagCarry",
          "control_0/i_flagCarry"
        ]
      },
      "i_flagNegative_0_1": {
        "ports": [
          "i_flagNegative",
          "control_0/i_flagNegative"
        ]
      },
      "i_flagOverflow_0_1": {
        "ports": [
          "i_flagOverflow",
          "control_0/i_flagOverflow"
        ]
      },
      "i_flagZero_0_1": {
        "ports": [
          "i_flagZero",
          "control_0/i_flagZero"
        ]
      },
      "i_halt_0_1": {
        "ports": [
          "i_halt",
          "control_0/i_halt"
        ]
      },
      "i_instrCode_0_1": {
        "ports": [
          "i_instrCode",
          "control_0/i_instrCode"
        ]
      },
      "i_nclk_1": {
        "ports": [
          "i_nclk",
          "control_0/i_nclk",
          "instrDecode/clka"
        ]
      },
      "i_reset_0_1": {
        "ports": [
          "i_reset",
          "control_0/i_reset"
        ]
      },
      "instrDecode_douta": {
        "ports": [
          "instrDecode/douta",
          "control_0/i_decodeData"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "instrDecode/ena"
        ]
      }
    }
  }
}