Nice â€” awesome DFT checklist. I can do any of the three options you listed. To be most useful right away, Iâ€™ll **start by giving concise, interview-ready answers for the first chunk of questions (DFT Basics â†’ Scan Timing / Multi-clock test)** so you can see the level/detail Iâ€™ll use. If you like the style Iâ€™ll continue and finish the rest (MBIST, BIST, JTAG, ATPG, advanced, case problems) or jump straight to practical artifacts (scan FF RTL, scan insertion TCL, SDC, MBIST FSM, ATPG report, or a mock interview).

Below are compact, high-value answers you can use in interviews or expand into writeups. If you want longer explanations, diagrams, or code next, say which and Iâ€™ll produce them.

# ðŸŸ¦ DFT BASICS â€” concise answers

**1. What is DFT and why is it needed?**
Design For Testability (DFT) are techniques added to an IC during design to make manufacturing and field testing practical, cost-effective, and with high coverage. Needed because complex SoCs have huge controllability/observability gaps, so pure functional tests miss faults; DFT enables structural fault detection, speeds up diagnostics, reduces ATE time, and improves yield.

**2. What types of testing do we do in DFT? Structural vs Functional test**

* *Structural test*: Detect manufacturing defects modeled as faults (stuck-at, delay, bridging). Uses ATPG, scan, BIST.
* *Functional test*: Exercising functional vectors â€” catches logical bugs and some defects but is generally lower defect-detection efficiency and slower for mass test.

**3. Difference between fault simulation and functional simulation**

* *Fault simulation*: Simulates models of physical defects (e.g., stuck-at) under test patterns to compute fault coverage. Uses a good fault list and compaction techniques.
* *Functional simulation*: Simulates RTL/netlist with stimulus to verify logical correctness â€” not designed to measure manufacturing-defect detectability.

**4. What is fault coverage? Types?**
Fault coverage = fraction of targeted fault list detected by a given test set. Types: single-fault coverage (stuck-at), transition/delay coverage, path delay coverage, IDDQ coverage, bridging-fault coverage, pattern-dependent coverage (power/capture). Also structural vs behavioral coverage distinctions.

**5. What is ATPG? Whatâ€™s the goal?**
Automatic Test Pattern Generation â€” tool/algorithm to produce patterns that detect modeled faults. Goal: maximize fault coverage while minimizing pattern count, test application time, and power during capture.

**6. Fault models (stuck-at, transition, IDDQ, bridging, stuck-open)**

* *Stuck-at*: Node permanently 0/1 â€” classical gate-level model.
* *Transition (stuck-transition)*: Used for delay faults (slow-to-rise/fall).
* *IDDQ*: Quiescent current testing to detect leakage-inducing defects.
* *Bridging*: Two nets shorted â€” can be modeled as dominant/driven; challenging for ATPG.
* *Stuck-open*: Pass transistor/open causing floating behavior â€” needs special test/initialization strategies.

**7. Observability and controllability**

* *Controllability*: Ease of setting a node to 0/1 from primary inputs/scan.
* *Observability*: Ease of observing a nodeâ€™s value at primary outputs/scan out. DFT techniques (scan test points, boundary scan) increase both.

**8. What is a test point? Why insert it?**
Test point = added logic (control or observation) to improve controllability/observability of internal nodes for ATPG. Inserted when fault coverage low or for timing/clock domain debug. Types: control TP (force node value), observation TP (route internal node to a scan/PO).

---

# ðŸŸ© SCAN DESIGN â€” concise answers

**9. Why do we add scan?**
Scan converts sequential elements into a shift-chain for deterministic controllability/observability of sequential state, enabling combinational ATPG to effectively test sequential circuits and reach high structural coverage.

**10. MUXed scan flip-flop â€” structure + timing**
A muxed-scan FF adds a 2:1 mux before D: one input from functional D, other from scan shift-in. Scan_enable selects shift path. Timing: extra mux adds combinational delay to D -> Q (capture path) and insertion affects setup; SED (scan enable) gating and hold during shift are critical.

**11. What is a scan chain? How does it operate?**
A serial chain of scan FFs (or multiple chains) where during *shift* mode you serially load and unload test vectors (scan-in/scan-out). During *capture* you apply functional clocks to capture responses. Modes: shift, capture, and sometimes preprocess/postprocess.

**12. Scan-in, scan-out, capture, shift â€” short**

* *Scan-in/out*: Serially shift test vector into/out of chain during shift cycles.
* *Shift*: Repeated clock pulses with scan_enable active for serial load/unload.
* *Capture*: Switch to functional mode and apply one/two clocks to capture the circuit response into scan cells.

**13. Internal scan vs boundary scan**

* *Internal scan*: On-chip scan chains that expose internal FFs to ATPG. Used for manufacturing stuck-at/delay tests.
* *Boundary scan (IEEE 1149.1)*: Flip-flops at chip IO to test board-level interconnects, allow EXTEST/INTEST etc. Focuses on board test and in-circuit visibility.

**14. How do you partition scan chains?**
Partition by balancing chain lengths (shift time), physical placement to minimize routing, clock domain (keep same clock domain), power domains, test compression strategy, and ATE port constraints. Also consider yield and ECO constraints.

**15. What happens if scan_enable toggles during shift mode?**
If scan_enable toggles, you can corrupt the shifted pattern, create metastability or mixed-mode capture, and cause X propagation. It breaks deterministic loading â€” ATPG patterns assume stable SE during shift. Tools/constraints require SE stable; ensure SE domain synchronous and glitch-free.

**16. What is scan chain reordering? Why?**
Reordering changes the physical order of FFs in chains (without changing functional connectivity) to reduce routing congestion, balance chain lengths, or improve test compression and timing. Done in PNR with scan-chain-aware placement.

**17. Issues due to long scan chains?**

* Long shift time â†’ higher test cost.
* Increased shift power and IR-drop during shift.
* Timing/hold problems in shift domain.
* Single chain failure kills visibility for many FFs â€” reduce by multiple chains.

**18. What is lock-up latch? Where & why used?**
A lock-up latch (or hold latch) is used to capture data around clock gating when clocks are disabled â€” avoids combinational glitching or to break timing cycles when gating removes the clock. In test, used to maintain state during power/clock management transitions.

**19. What causes X-propagation in scan and how to fix it?**
X-propagation from uninitialized memories, tristates, asynchronous resets, or crosstalk can drive unknowns into scan chains. Fixes: initialize RAMs/registers, use X-fill/drive circuits, force safe values via control TPs, apply ATPG X-sensing, and ensure proper reset sequencing. Use masking/compaction solutions for X in signatures.

---

# ðŸŸ§ SCAN TIMING & MULTI-CLOCK TEST â€” concise answers

**20. What is scan shift timing mode?**
A timing mode where flip-flops are clocked repeatedly with scan_enable active; timing paths differ (shift clocks are usually slower). Shift-clock timing constraints and hold checks are critical because different clock trees and gating may apply.

**21. Why is hold critical in shift mode?**
During shift, the scan clock toggles frequently and data shifts through adjacent FFs â€” insufficient hold time causes data overwrite or corruption. Since shift clocks can be fast and routing paths short, hold violations are frequent and require careful constraints or insertion of hold fixes (buffers, hold-FFs).

**22. Why is setup more critical in capture mode?**
Capture mode uses functional clocks and is where ATPG tests are launched and captured; setup ensures correct sampling of DUT response. Fault detection depends on reliable capture sampling â€” setup failures here cause false fails or missed faults.

**23. How do you handle scan chains across different clocks?**
Prefer to group scan cells by clock domain into separate chains, or add synchronizers for SE and shift clocks. Solutions: domain-specific chains, use multi-domain scan insertion (one chain per clock), use boundary cells at CDC points, ensure SE domain crossing is safe and constant during shift.

**24. What is test clock gating bypass?**
A mechanism to bypass gating during test so clocks required by scan/ATPG are visible and functional; typically test mode forces clock enables to open. Ensures gated clocks donâ€™t block scan or capture operation. Controlled via test mode signals in clock-gating cells.

**25. What constraints are required in test mode?**
Typical SDC: set_test_mode true, declare scan clocks and shift/capture clocks, set false paths across scan muxes or scan enable pins, set_disable_timing or false_path for SE signals, and ensure proper IO/clock gating checks. Example lines were shown in your SDC snippet.

---

If this level works for you Iâ€™ll continue and cover:

* MBIST/Mem test (March tests, repair, BISR)
* LBIST basics, LFSR/MISR, aliasing & power reduction
* JTAG/1149.x details
* ATPG/compression (EDT, X-compactors, LOC/LOS)
* Advanced DFT (power gating, chiplets, IJTAG)
* Case-based problem answers
* AND/OR produce the practical artifacts (scan-FF RTL, scan insertion TCL, SDC, ATPG report example, MBIST SV FSM) and a mock interview.

Which should I do next?
A â€” Finish all QA answers now (complete handbook)
B â€” Produce practical coding artifacts (scan FF RTL + scan insertion TCL + SDC + ATPG example)
C â€” Build a combined DFT + PDE + RTL mock interview set (45-minute simulation + answers + grading rubric)

Or I can continue straight through and finish the remaining Qs (MBIST â†’ Advanced â†’ Cases) without you choosing. What do you want me to produce *right now*?


Perfect â€” continuing exactly from **Q26 â†’ Q65** with the same **concise interview-grade** format.
(You already have Q1â€“Q25 above.)

---

# ðŸŸ¥ MBIST / MEMORY TESTING (Q26â€“Q32)

**26. Why canâ€™t you just use scan for embedded memories?**
Memories are dense cell arrays without scan flops â†’ internal nodes not directly controllable/observable â†’ massive area/timing overhead if replaced by scan â†’ so dedicated MBIST needed.

**27. MBIST architecture â€” main blocks**

* **Address generator** (up/down/random)
* **Data/background pattern generator**
* **March algorithm controller**
* **Comparator** (read compare)
* **BISR fuse/repair logic** (optional)
* **Interface to memory wrapper** (write enable, chip enable)

**28. Common Memory March algorithms**

* **March Câˆ’** (most common: detects stuck-at, transition, coupling)
* **March LR** (Leftâ€“Right, covers decoder faults)
* **March B** (higher coverage, more cycles)

**29. What are repair schemes?**
Mapping faulty memory rows/columns to **spare rows/columns** â†’ improves yield.

**30. What is BISR?**
**Built-In Self-Repair**: Automatic detection (via MBIST) + repair using fuse map programming to remap faulty locations.

**31. Explain redundancy (spare rows/columns)**
Extra rows/columns built into RAM. On failures, fuse-based address redirection routes access to spare instead of bad cell.

**32. ECC vs BISR â€” which is better?**

* **ECC** = Corrects soft errors (alpha particle hits, noise) at runtime
* **BISR** = Repairs manufacturing defects permanently
  Often **both** used in high-reliability SoCs.

---

# ðŸŸª LOGIC BIST (LBIST) (Q33â€“Q37)

**33. What is LBIST? When is it used?**
On-chip pseudo-random test pattern generation (LFSR) + response compaction (MISR).
Used in automotive, aerospace, servers â†’ **in-field periodic self-test**, safety compliance (ASIL, ISO-26262).

**34. What is LFSR? What is MISR?**

* **LFSR**: Linear feedback shift register â†’ generates pseudo-random stimuli
* **MISR**: Multiple-input signature register â†’ compresses responses into signature

**35. What is signature analysis?**
Final MISR value = **signature**. Compare with expected (golden) signature â†’ if mismatch = fail.

**36. What is aliasing in LBIST? How minimized?**
Different fault responses produce same MISR signature.
Reduce by:

* Using primitive-polynomial LFSR/MISR
* Larger MISR width
* Pattern count increase

**37. Power issues in LBIST â€” how reduced?**
Random patterns toggle too many nets â†’ IR drop.
Fixes: weighted pseudo-random patterns, clock gating, phase shifters, low-power X-fill, reduce shift frequency.

---

# ðŸŸ« JTAG / IEEE 1149.1 (Q38â€“Q42)

**38. Why do we need boundary scan?**
To test board-level interconnect faults (opens/shorts) **without probes**.

**39. Explain TAP controller state machine**
16-state FSM controlling scan path:
**Test-Logic-Reset â†’ Run-Test â†’ DR states â†’ IR states**
Transitions controlled by **TMS** on **TCK**.

**40. EXTEST vs INTEST vs BYPASS**

* **EXTEST**: Test board traces between chips
* **INTEST**: Test internal logic via boundary cells
* **BYPASS**: Skip the chip to shorten chain

**41. Difference between 1149.1 and 1149.6**
1149.6 supports high-speed differential IO testing (AC-coupled nets).

**42. How is JTAG used for board testing?**
Chain several ICs â†’ shift patterns through â†’ detect soldering defects, shorts/opens.

---

# ðŸ”· ATPG & FAULT COVERAGE (Q43â€“Q49)

**43. What is test compression and why needed?**
Reduces scan-in/out volume â†’ fewer patterns â†’ lower test time/cost.
Using **decompressors (EDT)** + **compactors (X-compactor)** inside chip.

**44. What are EDT and X-compactors?**

* **EDT**: Embedded Deterministic Test decompressor â†’ expands small tester pattern to wide scan chain stimuli
* **X-compactor**: Compresses scan-out while handling unknowns (X-masking/canceling)

**45. What is capture power and how reduced?**
High toggling during at-speed capture â†’ IR drop â†’ false fails.
Reduce by: low-power ATPG, segment capture, clock staggering, power-aware fill, gated FFs.

**46. Launch-on-Capture (LOC) vs Launch-on-Shift (LOS)**

* **LOC**: Launch occurs during functional capture clock
* **LOS**: Launch directly from last shift â†’ more coverage but harder timing (shift path = functional path)

**47. Why can LOS detect more faults?**
Allows **robust transition launch** on more internal nodes â†’ tests more delay paths.

**48. Reasons for low fault coverage**

* Uncontrollable/Unobservable nodes
* Uninitialized RAMs, black box logic
* Clock gating without bypass
* Asynchronous logic / CDC
* Low-quality scan insertion

**49. How to improve coverage w/o RTL changes**

* Insert Test Points
* Enable test compression
* Handle X sources better
* Split/rebalance scan chains
* Fix DFT rule violations (e.g., bypass gating)

---

# ðŸ”¶ PHYSICAL DFT + TIMING (Q50â€“Q54)

**50. Scan chain constraints during PnR**

* Location-aware chain stitching
* Same clock domain grouping
* Minimize long routing
* Avoid crossing voltage/power domains

**51. Why is hold fixing critical in scan mode?**
Shift path is very short â†’ hold fails common â†’ buffer insertion or scan reordering needed.

**52. Power constraints impacting testing**
During shift/capture â†’ huge simultaneous toggling â†’ IR drop, overheating.
Use low-power X-fill, slow shift clocks, domain-wise test.

**53. SCANcell vs Non-scan cell rules**
Every sequential element must be scannable except special cases (RAM flops, analog blocks).
Ensure **consistent scan enables** and no latches in logic path unless designed for scan.

**54. DFT checks at RTL / Netlist / GLS**

| Stage          | Focus                                                      |
| -------------- | ---------------------------------------------------------- |
| RTL            | DFT rule checks, clock gating test mode logic              |
| Netlist        | Scan connectivity, test mode timing, compression structure |
| Gate Sim (GLS) | Pattern validation, X-propagation, real delays             |

---

# ðŸš€ ADVANCED DFT (Q55â€“Q60)

**55. Hierarchical DFT in chiplets**
Test wrappers per die/IP â†’ local ATPG â†’ compressed test data â†’ top-level interconnect test using **die-to-die boundary scan**.

**56. DFT in power-gated designs**
Need **test power controller** to wake one island at a time, isolate shut-down domains, and route scan around powered-off logic.

**57. DFT challenges in CDC logic**
Clock domains require isolation; SE path must be synchronous. Add boundary cells, lock-up flops, domain-wise scan.

**58. IEEE 1687 (IJTAG)**
Standard for **in-chip embedded instruments** access network (sensors, monitors) using reconfigurable scan paths.

**59. How partial scan impacts ATPG**
Leaves some sequential elements un-scanned â†’ lower coverage, harder algorithms, more patterns â†’ used when area/power tight.

**60. Compression ratio impacts**

| Higher Compression | Effect                                 |
| ------------------ | -------------------------------------- |
| â†‘ Ratio            | â†“ Patterns, â†“ ATE time                 |
| Too high           | ATPG runtime â†‘, aliasing â†‘, coverage â†“ |

---

# ðŸ§  CASE-BASED PRACTICALS (Q61â€“Q65)

**61. Scan chain fails in GLS â€” what checks?**

* Scan order mismatch vs ATPG definition
* SE glitching
* Floating reset values â†’ Xs
* Wrong clock/phase usage
* Incomplete stitching

**62. Low transition coverage â€” root cause?**

* Insufficient at-speed clocks
* Clock gating not bypassed
* LOS disabled
* Reconvergent fan-out masking transitions

**63. Setup clean, hold fail in shift â€” why?**
Shift mode path shorter â†’ hold violations even if capture ok â†’ fix by reordering / buffers.

**64. Clock gating blocks scan â€” what to do?**
Force gating enable high in **test mode** or use integrated clock gating cells with **test override** pins.

**65. Testbench mismatch in gate sim â€” likely root cause?**
X-propagation, async resets not synchronized, incorrect SE during capture, uninitialized memories, wrong scan IO connection.

---


# DFT Practical Artifacts

This document contains ready-to-use practical artifacts you requested:

* **Scan FF RTL (SystemVerilog)** â€” `scan_ff.sv`
* **Scan chain wrapper (SystemVerilog)** â€” `scan_chain_wrapper.sv`
* **Scan insertion TCL** â€” `insert_scan.tcl`
* **Test-mode SDC constraints** â€” `test_mode.sdc`
* **Sample ATPG logs & fault coverage report** â€” `atpg_sample_logs.txt` and `fault_coverage.md`
* **MBIST SystemVerilog FSM** â€” `mbist_fsm.sv`
* **JTAG Boundary Scan Example** â€” `jtag_boundary_example.sv`

---

## 1) `scan_ff.sv` â€” MUXed-scan flip-flop (SystemVerilog)

```systemverilog
// scan_ff.sv
module scan_ff (
    input  logic clk,
    input  logic rst_n,
    input  logic se,        // scan enable
    input  logic si,        // scan in
    input  logic d,         // functional data
    output logic q,
    output logic so        // scan out
);

    logic scan_d;

    // 2:1 MUX before D
    always_comb begin
        scan_d = se ? si : d;
    end

    // Positive-edge FF. Reset active low synchronous
    always_ff @(posedge clk) begin
        if (!rst_n)
            q <= 1'b0;
        else
            q <= scan_d;
    end

    // scan-out is Q (simple implementation: chain via q)
    assign so = q;

endmodule
```

Notes:

* This is a minimal muxed-scan FF. In real flow, cell library provides timing-annotated cell, inverted clocks, reset polarity, hold fixes and clock-gating-aware cells.
* For hold timing, consider adding small buffer flip-flops or retiming during PnR.

---

## 2) `scan_chain_wrapper.sv` â€” simple multi-chain instantiation

```systemverilog
// scan_chain_wrapper.sv
module scan_chain_wrapper #(
    parameter NUM_CHAINS = 2,
    parameter CHAIN_LEN  = 128
) (
    input  logic clk,
    input  logic rst_n,
    input  logic se,
    input  logic tck,
    input  logic tms,
    input  logic test_reset,
    input  logic [NUM_CHAINS-1:0] si, // parallel scan-in per chain
    output logic [NUM_CHAINS-1:0] so
);

    // Example flattened instantiation: create chains of scan_ff
    genvar c, i;
    generate
        for (c = 0; c < NUM_CHAINS; c++) begin : chain
            logic chain_si;
            logic chain_so;
            logic [CHAIN_LEN-1:0] q;

            assign chain_si = si[c];

            for (i = 0; i < CHAIN_LEN; i++) begin : cells
                if (i == 0) begin
                    scan_ff ff_i (
                        .clk(clk),
                        .rst_n(rst_n),
                        .se(se),
                        .si(chain_si),
                        .d(1'b0), // functional connect as needed
                        .q(q[i]),
                        .so()
                    );
                end else begin
                    scan_ff ff_i (
                        .clk(clk),
                        .rst_n(rst_n),
                        .se(se),
                        .si(q[i-1]),
                        .d(1'b0),
                        .q(q[i]),
                        .so()
                    );
                end
            end

            assign chain_so = q[CHAIN_LEN-1];
            assign so[c] = chain_so;
        end
    endgenerate

endmodule
```

Notes:

* This wrapper is illustrative. In real designs the scan chain stitches existing flop instances rather than new test-only cells.
* Keep chains per clock domain and balance lengths.

---

## 3) `insert_scan.tcl` â€” sample scan insertion script (for typical EDA flows)

```tcl
# insert_scan.tcl
# Usage: source insert_scan.tcl
# Expects a synthesized netlist (to be scanned) and uses a simple flow:
# 1) create scan cells for flops
# 2) stitch scan chains by placement order
# 3) generate scan chain report

puts "Starting scan insertion script..."

# Set variables (user should set these)
set design_top "top"
set scan_chain_count 4
set target_chain_length 256

# Step: identify flops
set flops [get_cells -hier -filter "is_sequential == true && !is_ram_cell"]
puts "Found [llength $flops] sequential cells"

# Example: apply scan to each flop (tool-specific commands expected)
# This is pseudo-TCL for vendor tools (Synopsys DFT or Mentor Tessent have their own commands)

# Pseudo-commands follow -- replace with actual tool commands
foreach flop $flops {
    # create scan wrapper for flop
    # dft_create_scan_cell -cell $flop
}

# Partition into chains (simple round-robin)
set idx 0
foreach flop $flops {
    set chain_idx [expr {$idx % $scan_chain_count}]
    # assign to chain (tool-specific)
    # dft_assign_to_chain -cell $flop -chain $chain_idx

    incr idx
}

# Generate chain balancing report
puts "Generated $scan_chain_count scan chains; target length $target_chain_length"

# export scan chain info
# dft_write_scan_chains -file scan_chains.rpt
puts "Scan insertion completed. Please run tool-specific legalization and timing closure."
```

Notes:

* Real flows use tool-specific commands (Mentor Tessent `dft_insert_scan`, Synopsys `create_scan_chain`, etc.). Replace pseudo commands with vendor equivalents.
* After insertion, run synthesis/PnR timing closure and re-generate SDF/STA reports.

---

## 4) `test_mode.sdc` â€” Example SDC constraints for test mode

```sdc
# test_mode.sdc
# Put the design in test mode for STA
set_test_mode true

# Define scan enable pin (replace with actual port)
set_scan_enable_pin [get_ports -hierarchical se]
set_disable_timing -from $set_scan_enable_pin
set_disable_timing -to   $set_scan_enable_pin

# Declare shift clock and function clock groups
# Replace scan_clk and func_clk by actual clock names
create_clock -name scan_clk -period 100 -waveform {0 50} [get_pins -of_objects [get_ports scan_clk_pin]]
create_clock -name func_clk -period 10 -waveform {0 5} [get_pins -of_objects [get_ports func_clk_pin]]

# False paths across scan chain muxes
# Assuming scan_mux pins named scan_mux_sel
set_scan_mux_sel [get_ports -hierarchical scan_mux_sel]
set_false_path -from $set_scan_mux_sel
set_false_path -to   $set_scan_mux_sel

# Clock gating: treat gating control as false path
set_disable_timing -from [get_ports -hierarchical clock_gating_enable]
set_disable_timing -to   [get_ports -hierarchical clock_gating_enable]

# If using multiple clock domains for shift, set path exceptions
# Example: false path between different scan domains
# set_false_path -from [get_clocks -filter "name == func_clk"] -to [get_clocks -filter "name == scan_clk"]

# end of SDC
```

Notes:

* Replace placeholder port names with actual top-level pins.
* `set_test_mode true` will instruct STA tools to assume test muxes are in test position; verify with your STA tool docs.

---

## 5) Sample ATPG logs & fault coverage report

### `atpg_sample_logs.txt` (mock)

```
ATPG started: 2025-11-28 12:00:00
Pattern generation mode: Combinational + Sequential (scan)
Target fault model: single stuck-at
Total faults in list: 1,245,678

Running ATPG...
Pass 1: detected 1,010,234 faults (coverage 81.05%)
Insert test points: 2,345 inserted to improve coverage
Re-run ATPG...
Pass 2: detected 1,160,500 faults (coverage 93.19%)
Compression ratio applied: 16:1 (EDT)
Final pattern count: 12,350
Total ATPG runtime: 3h 12m

Launch type: LOS enabled for transition faults
Transition coverage (delay faults): 88.2%
Inferred bridging coverage (approx): 76.5%

Signature compaction: MISR width 32
X-detection rate after mask: residual Xs = 0.02%

ATPG finished: 2025-11-28 15:12:00
```

### `fault_coverage.md` (mock summary)

| Fault Type | Total Faults | Detected | Coverage (%) |
| ---------- | -----------: | -------: | -----------: |
| Stuck-at   |    1,000,000 |  950,000 |        95.00 |
| Transition |      200,000 |  176,400 |        88.20 |
| Bridging   |       45,678 |   34,961 |        76.54 |
| IDDQ       |       10,000 |    9,200 |        92.00 |

**Overall (weighted)**: 93.19% (after test point insertion and compression)

Notes:

* These are example numbers to show report format. Real runs will produce detailed per-fault, per-cell reports and vector lists.

---

## 6) `mbist_fsm.sv` â€” Simple MBIST controller FSM (SystemVerilog)

```systemverilog
// mbist_fsm.sv
module mbist_fsm (
    input  logic clk,
    input  logic rst_n,
    input  logic start,
    output logic done,
    output logic fail,

    // memory interface
    output logic mem_we,
    output logic [31:0] mem_addr,
    output logic [31:0] mem_wdata,
    input  logic [31:0] mem_rdata
);

    typedef enum logic [2:0] {
        IDLE,
        WRITE_ALL,
        READ_CHECK,
        MARCH_FORWARD,
        MARCH_BACKWARD,
        REPORT
    } state_t;

    state_t state, nxt;

    // simple address counter
    logic [31:0] addr_cnt;

    // simple data pattern (walking 1 example)
    function logic [31:0] pattern(input logic [31:0] addr);
        return 32'hA5A5A5A5 ^ addr;
    endfunction

    // FSM sequential
    always_ff @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            state <= IDLE;
            addr_cnt <= 0;
            done <= 0;
            fail <= 0;
        end else begin
            state <= nxt;
        end
    end

    // FSM combinational
    always_comb begin
        nxt = state;
        done = 1'b0;
        mem_we = 1'b0;
        mem_addr = addr_cnt;
        mem_wdata = '0;
        case (state)
            IDLE: begin
                if (start) begin
                    addr_cnt = 0;
                    fail = 0;
                    nxt = WRITE_ALL;
                end
            end
            WRITE_ALL: begin
                mem_we = 1'b1;
                mem_wdata = pattern(addr_cnt);
                if (addr_cnt == 32'h0000FFFF) begin
                    nxt = READ_CHECK;
                end else begin
                    addr_cnt = addr_cnt + 1;
                end
            end
            READ_CHECK: begin
                mem_we = 1'b0;
                if (mem_rdata !== pattern(addr_cnt)) begin
                    fail = 1;
                    nxt = REPORT;
                end else begin
                    if (addr_cnt == 32'h0000FFFF) begin
                        nxt = MARCH_FORWARD;
                        addr_cnt = 0;
                    end else begin
                        addr_cnt = addr_cnt + 1;
                    end
                end
            end
            MARCH_FORWARD: begin
                // example op, can expand to March C-/B
                // for demo, we just do a read then write of inverted pattern
                mem_we = 1'b0;
                if (mem_rdata !== pattern(addr_cnt)) begin
                    fail = 1;
                    nxt = REPORT;
                end else begin
                    mem_we = 1'b1;
                    mem_wdata = ~pattern(addr_cnt);
                    if (addr_cnt == 32'h0000FFFF) begin
                        nxt = MARCH_BACKWARD;
                        addr_cnt = 0;
                    end else begin
                        addr_cnt = addr_cnt + 1;
                    end
                end
            end
            MARCH_BACKWARD: begin
                mem_we = 1'b0;
                // check inverted pattern
                if (mem_rdata !== ~pattern(addr_cnt)) begin
                    fail = 1;
                    nxt = REPORT;
                end else begin
                    if (addr_cnt == 32'h0000FFFF) begin
                        nxt = REPORT;
                    end else begin
                        addr_cnt = addr_cnt + 1;
                    end
                end
            end
            REPORT: begin
                done = 1;
                nxt = IDLE;
            end
            default: nxt = IDLE;
        endcase
    end

endmodule
```

Notes:

* This MBIST FSM is intentionally simple to illustrate design. Production MBIST controllers implement parameterized March algorithms, multi-port memories, multiple address/data generators, ECC interaction, BISR hooks, and repair execution.
* Replace `32'h0000FFFF` with `MEM_DEPTH-1` in parameterized designs.

---

## 7) `jtag_boundary_example.sv` â€” Minimal boundary-scan cell & TAP top (illustrative)

```systemverilog
// jtag_boundary_example.sv
module boundary_cell (
    input  logic tdi,
    input  logic capture_en,
    input  logic update_en,
    input  logic shift_en,
    input  logic parallel_in,
    output logic tdo
);
    logic sr; // serial register
    logic boundary_reg; // parallel register

    always_ff @(posedge shift_en) begin
        if (shift_en) sr <= tdi; // shift chain
    end

    always_ff @(posedge capture_en) begin
        boundary_reg <= parallel_in; // capture from core pin
    end

    always_ff @(posedge update_en) begin
        // update the parallel output (connect to pad)
        // in real boundary cells update is a pulse
    end

    assign tdo = sr;
endmodule

// Simple TAP top (VERY simplified, not full FSM)
module jtag_tap_top (
    input logic tck,
    input logic tms,
    input logic tdi,
    output logic tdo
);
    // For real designs use vendor-provided TAP controller or full 16-state FSM
    // This example shows how boundary cells chain

    logic capture_en, shift_en, update_en;

    // ... TAP FSM driving capture/shift/update

    // instantiate boundary cell chain (2 cells example)
    logic so0;
    boundary_cell bc0(.tdi(tdi), .capture_en(capture_en), .update_en(update_en), .shift_en(shift_en), .parallel_in(1'b0), .tdo(so0));
    boundary_cell bc1(.tdi(so0), .capture_en(capture_en), .update_en(update_en), .shift_en(shift_en), .parallel_in(1'b1), .tdo(tdo));

endmodule
```

Notes:

* JTAG/TAP is standardized; in practice use a robust TAP controller implementation (16 states) and boundary-scan cell macros provided by your cell library or tools.

---

## Final Notes & How to use

1. These artifacts are templates & illustrative â€” integrate them into your EDA flow with tool-specific commands and library cells.
2. Replace placeholder pin names / memory depths / chain lengths with your actual design values.
3. After scan insertion, run synthesis â†’ PnR â†’ STA (with `test_mode.sdc`) and then ATPG. Use vendor ATPG tools like Synopsys TetraMAX, Mentor Tessent, or Cadence Modus.


