{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1573388220366 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ProgramCounter_8Bits EP4CE10F17I7 " "Selected device EP4CE10F17I7 for design \"ProgramCounter_8Bits\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1573388220371 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573388220407 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573388220407 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1573388220487 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1573388220495 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17A7 " "Device EP4CE10F17A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573388220646 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C7 " "Device EP4CE10F17C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573388220646 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17A7 " "Device EP4CE6F17A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573388220646 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C7 " "Device EP4CE6F17C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573388220646 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17I7 " "Device EP4CE6F17I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573388220646 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17A7 " "Device EP4CE15F17A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573388220646 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C7 " "Device EP4CE15F17C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573388220646 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17I7 " "Device EP4CE15F17I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573388220646 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17A7 " "Device EP4CE22F17A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573388220646 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C7 " "Device EP4CE22F17C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573388220646 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17I7 " "Device EP4CE22F17I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573388220646 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1573388220646 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/" { { 0 { 0 ""} 0 129 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573388220648 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/" { { 0 { 0 ""} 0 131 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573388220648 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573388220648 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573388220648 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573388220648 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1573388220648 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1573388220649 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "20 20 " "No exact pin location assignment(s) for 20 pins of 20 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_PC.PC_COUNT_OUT\[0\] " "Pin o_PC.PC_COUNT_OUT\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { o_PC.PC_COUNT_OUT[0] } } } { "ProgramCounterTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 11 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_PC.PC_COUNT_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388221012 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_PC.PC_COUNT_OUT\[1\] " "Pin o_PC.PC_COUNT_OUT\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { o_PC.PC_COUNT_OUT[1] } } } { "ProgramCounterTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 11 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_PC.PC_COUNT_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388221012 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_PC.PC_COUNT_OUT\[2\] " "Pin o_PC.PC_COUNT_OUT\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { o_PC.PC_COUNT_OUT[2] } } } { "ProgramCounterTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 11 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_PC.PC_COUNT_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388221012 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_PC.PC_COUNT_OUT\[3\] " "Pin o_PC.PC_COUNT_OUT\[3\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { o_PC.PC_COUNT_OUT[3] } } } { "ProgramCounterTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 11 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_PC.PC_COUNT_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388221012 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_PC.PC_COUNT_OUT\[4\] " "Pin o_PC.PC_COUNT_OUT\[4\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { o_PC.PC_COUNT_OUT[4] } } } { "ProgramCounterTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 11 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_PC.PC_COUNT_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388221012 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_PC.PC_COUNT_OUT\[5\] " "Pin o_PC.PC_COUNT_OUT\[5\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { o_PC.PC_COUNT_OUT[5] } } } { "ProgramCounterTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 11 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_PC.PC_COUNT_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388221012 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_PC.PC_COUNT_OUT\[6\] " "Pin o_PC.PC_COUNT_OUT\[6\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { o_PC.PC_COUNT_OUT[6] } } } { "ProgramCounterTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 11 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_PC.PC_COUNT_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388221012 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_PC.PC_COUNT_OUT\[7\] " "Pin o_PC.PC_COUNT_OUT\[7\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { o_PC.PC_COUNT_OUT[7] } } } { "ProgramCounterTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 11 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_PC.PC_COUNT_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388221012 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_PC.PC_DATA_IN\[0\] " "Pin i_PC.PC_DATA_IN\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { i_PC.PC_DATA_IN[0] } } } { "ProgramCounterTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 10 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_PC.PC_DATA_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388221012 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_PC.Load " "Pin i_PC.Load not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { i_PC.Load } } } { "ProgramCounterTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 10 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_PC.Load } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388221012 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_PC.RESET " "Pin i_PC.RESET not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { i_PC.RESET } } } { "ProgramCounterTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 10 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_PC.RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388221012 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_PC.PC_DATA_IN\[1\] " "Pin i_PC.PC_DATA_IN\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { i_PC.PC_DATA_IN[1] } } } { "ProgramCounterTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 10 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_PC.PC_DATA_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388221012 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_PC.PC_DATA_IN\[2\] " "Pin i_PC.PC_DATA_IN\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { i_PC.PC_DATA_IN[2] } } } { "ProgramCounterTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 10 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_PC.PC_DATA_IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388221012 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_PC.PC_DATA_IN\[3\] " "Pin i_PC.PC_DATA_IN\[3\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { i_PC.PC_DATA_IN[3] } } } { "ProgramCounterTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 10 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_PC.PC_DATA_IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388221012 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_PC.PC_DATA_IN\[4\] " "Pin i_PC.PC_DATA_IN\[4\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { i_PC.PC_DATA_IN[4] } } } { "ProgramCounterTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 10 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_PC.PC_DATA_IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388221012 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_PC.PC_DATA_IN\[5\] " "Pin i_PC.PC_DATA_IN\[5\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { i_PC.PC_DATA_IN[5] } } } { "ProgramCounterTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 10 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_PC.PC_DATA_IN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388221012 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_PC.PC_DATA_IN\[6\] " "Pin i_PC.PC_DATA_IN\[6\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { i_PC.PC_DATA_IN[6] } } } { "ProgramCounterTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 10 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_PC.PC_DATA_IN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388221012 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_PC.PC_DATA_IN\[7\] " "Pin i_PC.PC_DATA_IN\[7\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { i_PC.PC_DATA_IN[7] } } } { "ProgramCounterTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 10 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_PC.PC_DATA_IN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388221012 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_PC.Write_Data " "Pin i_PC.Write_Data not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { i_PC.Write_Data } } } { "ProgramCounterTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 10 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_PC.Write_Data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388221012 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_PC.Count " "Pin i_PC.Count not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { i_PC.Count } } } { "ProgramCounterTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 10 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_PC.Count } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388221012 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1573388221012 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProgramCounter_8Bits.sdc " "Synopsys Design Constraints File file not found: 'ProgramCounter_8Bits.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1573388221175 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1573388221176 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CMUX1\|Selector0  from: datac  to: combout " "Cell: CMUX1\|Selector0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1573388221178 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\GenerateCMUX:1:CMUX\|Selector0  from: datac  to: combout " "Cell: \\GenerateCMUX:1:CMUX\|Selector0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1573388221178 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\GenerateCMUX:2:CMUX\|Selector0  from: datac  to: combout " "Cell: \\GenerateCMUX:2:CMUX\|Selector0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1573388221178 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\GenerateCMUX:3:CMUX\|Selector0  from: datac  to: combout " "Cell: \\GenerateCMUX:3:CMUX\|Selector0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1573388221178 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\GenerateCMUX:4:CMUX\|Selector0  from: datac  to: combout " "Cell: \\GenerateCMUX:4:CMUX\|Selector0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1573388221178 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\GenerateCMUX:5:CMUX\|Selector0  from: datac  to: combout " "Cell: \\GenerateCMUX:5:CMUX\|Selector0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1573388221178 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\GenerateCMUX:6:CMUX\|Selector0  from: datac  to: combout " "Cell: \\GenerateCMUX:6:CMUX\|Selector0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1573388221178 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\GenerateCMUX:7:CMUX\|Selector0  from: datac  to: combout " "Cell: \\GenerateCMUX:7:CMUX\|Selector0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1573388221178 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1573388221178 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1573388221178 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1573388221179 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1573388221179 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MUX_2_1:\\GenerateCMUX:7:CMUX\|Selector0  " "Automatically promoted node MUX_2_1:\\GenerateCMUX:7:CMUX\|Selector0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573388221187 ""}  } { { "MUX_2_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/MUX_2_1.vhd" 19 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MUX_2_1:\GenerateCMUX:7:CMUX|Selector0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573388221187 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_PC.RESET~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node i_PC.RESET~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573388221189 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DFF_1:\\GenerateDFFs:0:DFFn\|QN~0 " "Destination node DFF_1:\\GenerateDFFs:0:DFFn\|QN~0" {  } { { "DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 10 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DFF_1:\GenerateDFFs:0:DFFn|QN~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573388221189 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DFF_1:\\GenerateDFFs:1:DFFn\|QN~0 " "Destination node DFF_1:\\GenerateDFFs:1:DFFn\|QN~0" {  } { { "DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 10 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DFF_1:\GenerateDFFs:1:DFFn|QN~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573388221189 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DFF_1:\\GenerateDFFs:2:DFFn\|QN~0 " "Destination node DFF_1:\\GenerateDFFs:2:DFFn\|QN~0" {  } { { "DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 10 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DFF_1:\GenerateDFFs:2:DFFn|QN~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573388221189 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DFF_1:\\GenerateDFFs:3:DFFn\|QN~0 " "Destination node DFF_1:\\GenerateDFFs:3:DFFn\|QN~0" {  } { { "DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 10 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DFF_1:\GenerateDFFs:3:DFFn|QN~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573388221189 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DFF_1:\\GenerateDFFs:4:DFFn\|QN~0 " "Destination node DFF_1:\\GenerateDFFs:4:DFFn\|QN~0" {  } { { "DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 10 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DFF_1:\GenerateDFFs:4:DFFn|QN~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573388221189 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DFF_1:\\GenerateDFFs:5:DFFn\|QN~0 " "Destination node DFF_1:\\GenerateDFFs:5:DFFn\|QN~0" {  } { { "DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 10 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DFF_1:\GenerateDFFs:5:DFFn|QN~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573388221189 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DFF_1:\\GenerateDFFs:6:DFFn\|QN~0 " "Destination node DFF_1:\\GenerateDFFs:6:DFFn\|QN~0" {  } { { "DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 10 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DFF_1:\GenerateDFFs:6:DFFn|QN~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573388221189 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DFF_1:\\GenerateDFFs:7:DFFn\|QN~0 " "Destination node DFF_1:\\GenerateDFFs:7:DFFn\|QN~0" {  } { { "DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 10 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DFF_1:\GenerateDFFs:7:DFFn|QN~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573388221189 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1573388221189 ""}  } { { "ProgramCounterTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 10 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_PC.RESET~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573388221189 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1573388221419 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1573388221419 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1573388221420 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573388221420 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573388221420 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1573388221421 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1573388221421 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1573388221421 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1573388221429 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1573388221430 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1573388221430 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "19 unused 2.5V 11 8 0 " "Number of I/O pins in group: 19 (unused VREF, 2.5V VCCIO, 11 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1573388221431 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1573388221431 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1573388221431 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573388221432 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573388221432 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573388221432 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573388221432 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573388221432 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573388221432 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573388221432 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573388221432 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1573388221432 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1573388221432 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573388221447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1573388222174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573388222222 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1573388222227 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1573388222568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573388222568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1573388222801 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1573388223130 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1573388223130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573388223425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1573388223426 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1573388223426 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1573388223432 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573388223491 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573388223618 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573388223670 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573388223842 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573388224306 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounter_8Bits.fit.smsg " "Generated suppressed messages file D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounter_8Bits.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1573388224702 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4961 " "Peak virtual memory: 4961 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573388225061 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 10 12:17:05 2019 " "Processing ended: Sun Nov 10 12:17:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573388225061 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573388225061 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573388225061 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1573388225061 ""}
