{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1535205735115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1535205735145 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 25 22:02:14 2018 " "Processing started: Sat Aug 25 22:02:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1535205735145 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1535205735145 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Asyn_Fifo -c Asyn_Fifo " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Asyn_Fifo -c Asyn_Fifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1535205735146 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1535205737506 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Asyn_Fifo_7_1200mv_125c_slow.vo C:/Users/Administrator/Desktop/FIFO-design/simulation/modelsim/ simulation " "Generated file Asyn_Fifo_7_1200mv_125c_slow.vo in folder \"C:/Users/Administrator/Desktop/FIFO-design/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1535205737577 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1535205737661 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Asyn_Fifo_7_1200mv_-40c_slow.vo C:/Users/Administrator/Desktop/FIFO-design/simulation/modelsim/ simulation " "Generated file Asyn_Fifo_7_1200mv_-40c_slow.vo in folder \"C:/Users/Administrator/Desktop/FIFO-design/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1535205737717 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1535205737826 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Asyn_Fifo_min_1200mv_-40c_fast.vo C:/Users/Administrator/Desktop/FIFO-design/simulation/modelsim/ simulation " "Generated file Asyn_Fifo_min_1200mv_-40c_fast.vo in folder \"C:/Users/Administrator/Desktop/FIFO-design/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1535205737872 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1535205737924 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Asyn_Fifo.vo C:/Users/Administrator/Desktop/FIFO-design/simulation/modelsim/ simulation " "Generated file Asyn_Fifo.vo in folder \"C:/Users/Administrator/Desktop/FIFO-design/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1535205737957 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Asyn_Fifo_7_1200mv_125c_v_slow.sdo C:/Users/Administrator/Desktop/FIFO-design/simulation/modelsim/ simulation " "Generated file Asyn_Fifo_7_1200mv_125c_v_slow.sdo in folder \"C:/Users/Administrator/Desktop/FIFO-design/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1535205738064 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Asyn_Fifo_7_1200mv_-40c_v_slow.sdo C:/Users/Administrator/Desktop/FIFO-design/simulation/modelsim/ simulation " "Generated file Asyn_Fifo_7_1200mv_-40c_v_slow.sdo in folder \"C:/Users/Administrator/Desktop/FIFO-design/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1535205738139 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Asyn_Fifo_min_1200mv_-40c_v_fast.sdo C:/Users/Administrator/Desktop/FIFO-design/simulation/modelsim/ simulation " "Generated file Asyn_Fifo_min_1200mv_-40c_v_fast.sdo in folder \"C:/Users/Administrator/Desktop/FIFO-design/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1535205738229 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Asyn_Fifo_v.sdo C:/Users/Administrator/Desktop/FIFO-design/simulation/modelsim/ simulation " "Generated file Asyn_Fifo_v.sdo in folder \"C:/Users/Administrator/Desktop/FIFO-design/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1535205738386 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "517 " "Peak virtual memory: 517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1535205738496 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 25 22:02:18 2018 " "Processing ended: Sat Aug 25 22:02:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1535205738496 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1535205738496 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1535205738496 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1535205738496 ""}
