<stg><name>mq_meta_table</name>


<trans_list>

<trans id="67" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64" op_3_bw="16" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="32">
<![CDATA[
entry:13  %tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P.i64P.i16P.i1P.i1P.i1P.i1P(i16* @mq_metaReqFifo_V_idx, i64* @mq_metaReqFifo_V_ent, i16* @mq_metaReqFifo_V_ent_3, i1* @mq_metaReqFifo_V_ent_4, i1* @mq_metaReqFifo_V_ent_1, i1* @mq_metaReqFifo_V_wri, i1* @mq_metaReqFifo_V_app, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:14  br i1 %tmp, label %0, label %"mq_meta_table<ap_uint<64>, 2048>.exit"

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="100" op_0_bw="100" op_1_bw="16" op_2_bw="64" op_3_bw="16" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
:0  %empty = call { i16, i64, i16, i1, i1, i1, i1 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i64P.i16P.i1P.i1P.i1P.i1P(i16* @mq_metaReqFifo_V_idx, i64* @mq_metaReqFifo_V_ent, i16* @mq_metaReqFifo_V_ent_3, i1* @mq_metaReqFifo_V_ent_4, i1* @mq_metaReqFifo_V_ent_1, i1* @mq_metaReqFifo_V_wri, i1* @mq_metaReqFifo_V_app) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="100">
<![CDATA[
:1  %tmp_idx_V = extractvalue { i16, i64, i16, i1, i1, i1, i1 } %empty, 0

]]></Node>
<StgValue><ssdm name="tmp_idx_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="100">
<![CDATA[
:2  %tmp_entry_value_V = extractvalue { i16, i64, i16, i1, i1, i1, i1 } %empty, 1

]]></Node>
<StgValue><ssdm name="tmp_entry_value_V"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="100">
<![CDATA[
:3  %tmp_entry_next_V = extractvalue { i16, i64, i16, i1, i1, i1, i1 } %empty, 2

]]></Node>
<StgValue><ssdm name="tmp_entry_next_V"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="100">
<![CDATA[
:4  %tmp_entry_valid = extractvalue { i16, i64, i16, i1, i1, i1, i1 } %empty, 3

]]></Node>
<StgValue><ssdm name="tmp_entry_valid"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="100">
<![CDATA[
:5  %tmp_entry_isTail = extractvalue { i16, i64, i16, i1, i1, i1, i1 } %empty, 4

]]></Node>
<StgValue><ssdm name="tmp_entry_isTail"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="100">
<![CDATA[
:6  %tmp_write = extractvalue { i16, i64, i16, i1, i1, i1, i1 } %empty, 5

]]></Node>
<StgValue><ssdm name="tmp_write"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="100">
<![CDATA[
:7  %tmp_append = extractvalue { i16, i64, i16, i1, i1, i1, i1 } %empty, 6

]]></Node>
<StgValue><ssdm name="tmp_append"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="16">
<![CDATA[
:8  %zext_ln544 = zext i16 %tmp_idx_V to i64

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %tmp_write, label %1, label %2

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_write" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_append, label %3, label %4

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_write" val="0"/>
<literal name="tmp_append" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %meta_table_value_V_a_1 = getelementptr [2048 x i64]* @meta_table_value_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="meta_table_value_V_a_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_write" val="0"/>
<literal name="tmp_append" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="11">
<![CDATA[
:1  %tmp_value_V = load i64* %meta_table_value_V_a_1, align 16

]]></Node>
<StgValue><ssdm name="tmp_value_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_write" val="0"/>
<literal name="tmp_append" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %meta_table_next_V_ad_2 = getelementptr [2048 x i16]* @meta_table_next_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="meta_table_next_V_ad_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_write" val="0"/>
<literal name="tmp_append" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="11">
<![CDATA[
:3  %tmp_next_V = load i16* %meta_table_next_V_ad_2, align 8

]]></Node>
<StgValue><ssdm name="tmp_next_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_write" val="0"/>
<literal name="tmp_append" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %meta_table_valid_add_1 = getelementptr [2048 x i1]* @meta_table_valid, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="meta_table_valid_add_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_write" val="0"/>
<literal name="tmp_append" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="11">
<![CDATA[
:5  %tmp_valid = load i1* %meta_table_valid_add_1, align 2

]]></Node>
<StgValue><ssdm name="tmp_valid"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_write" val="0"/>
<literal name="tmp_append" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %meta_table_isTail_ad_2 = getelementptr [2048 x i1]* @meta_table_isTail, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="meta_table_isTail_ad_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_write" val="0"/>
<literal name="tmp_append" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="11">
<![CDATA[
:7  %tmp_isTail = load i1* %meta_table_isTail_ad_2, align 1

]]></Node>
<StgValue><ssdm name="tmp_isTail"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_write" val="0"/>
<literal name="tmp_append" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %meta_table_next_V_ad_1 = getelementptr [2048 x i16]* @meta_table_next_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="meta_table_next_V_ad_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_write" val="0"/>
<literal name="tmp_append" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
:1  store i16 %tmp_entry_next_V, i16* %meta_table_next_V_ad_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_write" val="0"/>
<literal name="tmp_append" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %meta_table_isTail_ad_1 = getelementptr [2048 x i1]* @meta_table_isTail, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="meta_table_isTail_ad_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_write" val="0"/>
<literal name="tmp_append" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="11">
<![CDATA[
:3  store i1 false, i1* %meta_table_isTail_ad_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln218"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %meta_table_value_V_a = getelementptr [2048 x i64]* @meta_table_value_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="meta_table_value_V_a"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="64" op_1_bw="11">
<![CDATA[
:1  store i64 %tmp_entry_value_V, i64* %meta_table_value_V_a, align 16

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %meta_table_next_V_ad = getelementptr [2048 x i16]* @meta_table_next_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="meta_table_next_V_ad"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
:3  store i16 %tmp_entry_next_V, i16* %meta_table_next_V_ad, align 8

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %meta_table_valid_add = getelementptr [2048 x i1]* @meta_table_valid, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="meta_table_valid_add"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="11">
<![CDATA[
:5  store i1 %tmp_entry_valid, i1* %meta_table_valid_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %meta_table_isTail_ad = getelementptr [2048 x i1]* @meta_table_isTail, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="meta_table_isTail_ad"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="11">
<![CDATA[
:7  store i1 %tmp_entry_isTail, i1* %meta_table_isTail_ad, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i1* @mq_metaReqFifo_V_app, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i1* @mq_metaReqFifo_V_ent_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(i16* @mq_metaReqFifo_V_ent_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecInterface(i1* @mq_metaReqFifo_V_ent_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4  call void (...)* @_ssdm_op_SpecInterface(i64* @mq_metaReqFifo_V_ent, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5  call void (...)* @_ssdm_op_SpecInterface(i16* @mq_metaReqFifo_V_idx, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6  call void (...)* @_ssdm_op_SpecInterface(i1* @mq_metaReqFifo_V_wri, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7  call void (...)* @_ssdm_op_SpecInterface(i1* @mq_metaRspFifo_V_isT, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8  call void (...)* @_ssdm_op_SpecInterface(i16* @mq_metaRspFifo_V_nex, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9  call void (...)* @_ssdm_op_SpecInterface(i1* @mq_metaRspFifo_V_val_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10  call void (...)* @_ssdm_op_SpecInterface(i64* @mq_metaRspFifo_V_val, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:11  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln200"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="16" op_3_bw="1" op_4_bw="1" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
entry:12  call void (...)* @_ssdm_op_SpecMemCore([2048 x i64]* @meta_table_value_V, [2048 x i16]* @meta_table_next_V, [2048 x i1]* @meta_table_valid, [2048 x i1]* @meta_table_isTail, [1 x i8]* @p_str112, [13 x i8]* @p_str87, [1 x i8]* @p_str112, i32 -1, [1 x i8]* @p_str112, [1 x i8]* @p_str112, [1 x i8]* @p_str112, [1 x i8]* @p_str112, [1 x i8]* @p_str112) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln204"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_write" val="0"/>
<literal name="tmp_append" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="11">
<![CDATA[
:1  %tmp_value_V = load i64* %meta_table_value_V_a_1, align 16

]]></Node>
<StgValue><ssdm name="tmp_value_V"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_write" val="0"/>
<literal name="tmp_append" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="11">
<![CDATA[
:3  %tmp_next_V = load i16* %meta_table_next_V_ad_2, align 8

]]></Node>
<StgValue><ssdm name="tmp_next_V"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_write" val="0"/>
<literal name="tmp_append" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="11">
<![CDATA[
:5  %tmp_valid = load i1* %meta_table_valid_add_1, align 2

]]></Node>
<StgValue><ssdm name="tmp_valid"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_write" val="0"/>
<literal name="tmp_append" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="11">
<![CDATA[
:7  %tmp_isTail = load i1* %meta_table_isTail_ad_2, align 1

]]></Node>
<StgValue><ssdm name="tmp_isTail"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_write" val="0"/>
<literal name="tmp_append" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="16" op_3_bw="1" op_4_bw="1" op_5_bw="64" op_6_bw="16" op_7_bw="1" op_8_bw="1">
<![CDATA[
:8  call void @_ssdm_op_Write.ap_fifo.volatile.i64P.i16P.i1P.i1P(i64* @mq_metaRspFifo_V_val, i16* @mq_metaRspFifo_V_nex, i1* @mq_metaRspFifo_V_val_1, i1* @mq_metaRspFifo_V_isT, i64 %tmp_value_V, i16 %tmp_next_V, i1 %tmp_valid, i1 %tmp_isTail) nounwind

]]></Node>
<StgValue><ssdm name="write_ln223"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_write" val="0"/>
<literal name="tmp_append" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_write" val="0"/>
<literal name="tmp_append" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %5

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_write" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %6

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %"mq_meta_table<ap_uint<64>, 2048>.exit"

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0">
<![CDATA[
mq_meta_table<ap_uint<64>, 2048>.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
