DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "NSK600_lib"
unitName "typedef_p"
)
]
instances [
(Instance
name "i2_7_div_clk"
duLibraryName "NSK600_lib"
duName "div_clk"
elements [
]
mwi 0
uid 1133,0
)
(Instance
name "i2_1_v24"
duLibraryName "NSK600_lib"
duName "serial_port"
elements [
]
mwi 0
uid 3649,0
)
(Instance
name "i2_4_v24"
duLibraryName "NSK600_lib"
duName "serial_port"
elements [
]
mwi 0
uid 3714,0
)
(Instance
name "i2_5_v24"
duLibraryName "NSK600_lib"
duName "serial_port"
elements [
]
mwi 0
uid 3779,0
)
(Instance
name "i2_2_v24"
duLibraryName "NSK600_lib"
duName "serial_port"
elements [
]
mwi 0
uid 3844,0
)
(Instance
name "i2_3_v24"
duLibraryName "NSK600_lib"
duName "serial_port"
elements [
]
mwi 0
uid 3909,0
)
(Instance
name "i2_6_v24"
duLibraryName "NSK600_lib"
duName "serial_port"
elements [
]
mwi 0
uid 3974,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
]
libraryRefs [
"ieee"
"NSK600_lib"
]
)
version "26.1"
appVersion "2005.3 (Build 74)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Project_ETL600\\IC_Design\\NSK600_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Project_ETL600\\IC_Design\\NSK600_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Project_ETL600\\IC_Design\\NSK600_lib\\hds\\v24_ports\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Project_ETL600\\IC_Design\\NSK600_lib\\hds\\v24_ports\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Project_ETL600\\IC_Design\\NSK600_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Author"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "C:\\Project_ETL600\\IC_Design\\NSK600_lib\\hds\\v24_ports"
)
(vvPair
variable "d_logical"
value "C:\\Project_ETL600\\IC_Design\\NSK600_lib\\hds\\v24_ports"
)
(vvPair
variable "date"
value "2007-04-13"
)
(vvPair
variable "day"
value "Fr"
)
(vvPair
variable "day_long"
value "Freitag"
)
(vvPair
variable "dd"
value "13"
)
(vvPair
variable "entity_name"
value "v24_ports"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "CH-L-0012267"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "NSK600_lib"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/NSK600_lib/concat"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/NSK600_lib/work/"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/NSK600_lib/implementation/"
)
(vvPair
variable "library_downstream_Synplify"
value "$HDS_PROJECT_DIR/NSK600_lib/synplify"
)
(vvPair
variable "mm"
value "04"
)
(vvPair
variable "module_name"
value "v24_ports"
)
(vvPair
variable "month"
value "Apr"
)
(vvPair
variable "month_long"
value "April"
)
(vvPair
variable "p"
value "C:\\Project_ETL600\\IC_Design\\NSK600_lib\\hds\\v24_ports\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Project_ETL600\\IC_Design\\NSK600_lib\\hds\\v24_ports\\struct.bd"
)
(vvPair
variable "project_name"
value "O4CV"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\Modeltech_6.1e\\win32pe"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "C:/Programme/Precision Synthesis 2006a.112/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "time"
value "11:33:00"
)
(vvPair
variable "unit"
value "v24_ports"
)
(vvPair
variable "user"
value "chmaglo1"
)
(vvPair
variable "version"
value "2005.3 (Build 74)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2007"
)
(vvPair
variable "yy"
value "07"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 687,0
optionalChildren [
*1 (Net
uid 21,0
decl (Decl
n "cts1"
t "std_logic"
o 22
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,11800,96000,12600"
st "cts1          : std_logic"
)
)
*2 (Net
uid 35,0
decl (Decl
n "cts2"
t "std_logic"
o 23
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,12600,96000,13400"
st "cts2          : std_logic"
)
)
*3 (Net
uid 49,0
decl (Decl
n "cts3"
t "std_logic"
o 24
suid 3,0
)
declText (MLText
uid 50,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,13400,96000,14200"
st "cts3          : std_logic"
)
)
*4 (Net
uid 63,0
decl (Decl
n "cts4"
t "std_logic"
o 25
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,14200,96000,15000"
st "cts4          : std_logic"
)
)
*5 (Net
uid 77,0
decl (Decl
n "cts5"
t "std_logic"
o 26
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,15000,96000,15800"
st "cts5          : std_logic"
)
)
*6 (Net
uid 91,0
decl (Decl
n "cts6"
t "std_logic"
o 27
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,15800,96000,16600"
st "cts6          : std_logic"
)
)
*7 (Net
uid 105,0
decl (Decl
n "dcd1"
t "std_logic"
o 28
suid 7,0
)
declText (MLText
uid 106,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,16600,96000,17400"
st "dcd1          : std_logic"
)
)
*8 (Net
uid 119,0
decl (Decl
n "dcd2"
t "std_logic"
o 29
suid 8,0
)
declText (MLText
uid 120,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,17400,96000,18200"
st "dcd2          : std_logic"
)
)
*9 (Net
uid 133,0
decl (Decl
n "dcd3"
t "std_logic"
o 30
suid 9,0
)
declText (MLText
uid 134,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,18200,96000,19000"
st "dcd3          : std_logic"
)
)
*10 (Net
uid 147,0
decl (Decl
n "dcd4"
t "std_logic"
o 31
suid 10,0
)
declText (MLText
uid 148,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,19000,96000,19800"
st "dcd4          : std_logic"
)
)
*11 (Net
uid 161,0
decl (Decl
n "dcd5"
t "std_logic"
o 32
suid 11,0
)
declText (MLText
uid 162,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,19800,96000,20600"
st "dcd5          : std_logic"
)
)
*12 (Net
uid 175,0
decl (Decl
n "dcd6"
t "std_logic"
o 33
suid 12,0
)
declText (MLText
uid 176,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,20600,96000,21400"
st "dcd6          : std_logic"
)
)
*13 (Net
uid 189,0
decl (Decl
n "rts1"
t "std_logic"
o 4
suid 13,0
)
declText (MLText
uid 190,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,-2600,96000,-1800"
st "rts1          : std_logic"
)
)
*14 (Net
uid 203,0
decl (Decl
n "rts2"
t "std_logic"
o 5
suid 14,0
)
declText (MLText
uid 204,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,-1800,96000,-1000"
st "rts2          : std_logic"
)
)
*15 (Net
uid 217,0
decl (Decl
n "rts3"
t "std_logic"
o 6
suid 15,0
)
declText (MLText
uid 218,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,-1000,96000,-200"
st "rts3          : std_logic"
)
)
*16 (Net
uid 231,0
decl (Decl
n "rts4"
t "std_logic"
o 7
suid 16,0
)
declText (MLText
uid 232,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,-200,96000,600"
st "rts4          : std_logic"
)
)
*17 (Net
uid 245,0
decl (Decl
n "rts5"
t "std_logic"
o 8
suid 17,0
)
declText (MLText
uid 246,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,600,96000,1400"
st "rts5          : std_logic"
)
)
*18 (Net
uid 259,0
decl (Decl
n "rts6"
t "std_logic"
o 9
suid 18,0
)
declText (MLText
uid 260,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,1400,96000,2200"
st "rts6          : std_logic"
)
)
*19 (Net
uid 273,0
decl (Decl
n "rxc1"
t "std_logic"
o 34
suid 19,0
)
declText (MLText
uid 274,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,21400,96000,22200"
st "rxc1          : std_logic"
)
)
*20 (Net
uid 287,0
decl (Decl
n "rxc2"
t "std_logic"
o 35
suid 20,0
)
declText (MLText
uid 288,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,22200,96000,23000"
st "rxc2          : std_logic"
)
)
*21 (Net
uid 301,0
decl (Decl
n "rxc3"
t "std_logic"
o 36
suid 21,0
)
declText (MLText
uid 302,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,23000,96000,23800"
st "rxc3          : std_logic"
)
)
*22 (Net
uid 315,0
decl (Decl
n "rxc4"
t "std_logic"
o 37
suid 22,0
)
declText (MLText
uid 316,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,23800,96000,24600"
st "rxc4          : std_logic"
)
)
*23 (Net
uid 329,0
decl (Decl
n "rxc5"
t "std_logic"
o 38
suid 23,0
)
declText (MLText
uid 330,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,24600,96000,25400"
st "rxc5          : std_logic"
)
)
*24 (Net
uid 343,0
decl (Decl
n "rxc6"
t "std_logic"
o 39
suid 24,0
)
declText (MLText
uid 344,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,25400,96000,26200"
st "rxc6          : std_logic"
)
)
*25 (Net
uid 357,0
decl (Decl
n "rxd1"
t "std_logic"
o 40
suid 25,0
)
declText (MLText
uid 358,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,26200,96000,27000"
st "rxd1          : std_logic"
)
)
*26 (Net
uid 371,0
decl (Decl
n "rxd2"
t "std_logic"
o 41
suid 26,0
)
declText (MLText
uid 372,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,27000,96000,27800"
st "rxd2          : std_logic"
)
)
*27 (Net
uid 385,0
decl (Decl
n "rxd3"
t "std_logic"
o 42
suid 27,0
)
declText (MLText
uid 386,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,27800,96000,28600"
st "rxd3          : std_logic"
)
)
*28 (Net
uid 399,0
decl (Decl
n "rxd4"
t "std_logic"
o 43
suid 28,0
)
declText (MLText
uid 400,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,28600,96000,29400"
st "rxd4          : std_logic"
)
)
*29 (Net
uid 413,0
decl (Decl
n "rxd5"
t "std_logic"
o 44
suid 29,0
)
declText (MLText
uid 414,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,29400,96000,30200"
st "rxd5          : std_logic"
)
)
*30 (Net
uid 427,0
decl (Decl
n "rxd6"
t "std_logic"
o 45
suid 30,0
)
declText (MLText
uid 428,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,30200,96000,31000"
st "rxd6          : std_logic"
)
)
*31 (Net
uid 441,0
decl (Decl
n "txd1"
t "std_logic"
o 16
suid 31,0
)
declText (MLText
uid 442,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,7000,96000,7800"
st "txd1          : std_logic"
)
)
*32 (Net
uid 455,0
decl (Decl
n "txd2"
t "std_logic"
o 17
suid 32,0
)
declText (MLText
uid 456,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,7800,96000,8600"
st "txd2          : std_logic"
)
)
*33 (Net
uid 469,0
decl (Decl
n "txd3"
t "std_logic"
o 18
suid 33,0
)
declText (MLText
uid 470,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,8600,96000,9400"
st "txd3          : std_logic"
)
)
*34 (Net
uid 483,0
decl (Decl
n "txd4"
t "std_logic"
o 19
suid 34,0
)
declText (MLText
uid 484,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,9400,96000,10200"
st "txd4          : std_logic"
)
)
*35 (Net
uid 497,0
decl (Decl
n "txd5"
t "std_logic"
o 20
suid 35,0
)
declText (MLText
uid 498,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,10200,96000,11000"
st "txd5          : std_logic"
)
)
*36 (Net
uid 511,0
decl (Decl
n "txd6"
t "std_logic"
o 21
suid 36,0
)
declText (MLText
uid 512,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,11000,96000,11800"
st "txd6          : std_logic"
)
)
*37 (PortIoIn
uid 625,0
shape (CompositeShape
uid 626,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 627,0
sl 0
ro 270
xt "-2000,-6375,-500,-5625"
)
(Line
uid 628,0
sl 0
ro 270
xt "-500,-6000,0,-6000"
pts [
"-500,-6000"
"0,-6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 629,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 630,0
va (VaSet
isHidden 1
)
xt "-4300,-6500,-3000,-5500"
st "clk"
ju 2
blo "-3000,-5700"
tm "WireNameMgr"
)
)
)
*38 (GlobalConnector
uid 631,0
shape (Circle
uid 632,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "4000,-7000,6000,-5000"
radius 1000
)
name (Text
uid 633,0
va (VaSet
font "Arial,8,1"
)
xt "4500,-6500,5500,-5500"
st "G"
blo "4500,-5700"
)
)
*39 (Net
uid 638,0
decl (Decl
n "clk"
t "std_logic"
o 1
suid 37,0
)
declText (MLText
uid 639,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,-5000,96000,-4200"
st "clk           : std_logic"
)
)
*40 (PortIoIn
uid 640,0
shape (CompositeShape
uid 641,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 642,0
sl 0
ro 270
xt "-2000,-4375,-500,-3625"
)
(Line
uid 643,0
sl 0
ro 270
xt "-500,-4000,0,-4000"
pts [
"-500,-4000"
"0,-4000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 644,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 645,0
va (VaSet
isHidden 1
)
xt "-5900,-4500,-3000,-3500"
st "reset_n"
ju 2
blo "-3000,-3700"
tm "WireNameMgr"
)
)
)
*41 (GlobalConnector
uid 646,0
shape (Circle
uid 647,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "4000,-5000,6000,-3000"
radius 1000
)
name (Text
uid 648,0
va (VaSet
font "Arial,8,1"
)
xt "4500,-4500,5500,-3500"
st "G"
blo "4500,-3700"
)
)
*42 (Net
uid 653,0
decl (Decl
n "reset_n"
t "std_logic"
o 3
suid 38,0
)
declText (MLText
uid 654,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,-3400,96000,-2600"
st "reset_n       : std_logic"
)
)
*43 (Blk
uid 1133,0
shape (Rectangle
uid 1134,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "50000,-8000,58000,-4000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1135,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*44 (Text
uid 1136,0
va (VaSet
font "Arial,8,1"
)
xt "51500,-7500,56500,-6500"
st "NSK600_lib"
blo "51500,-6700"
tm "BdLibraryNameMgr"
)
*45 (Text
uid 1137,0
va (VaSet
font "Arial,8,1"
)
xt "51500,-6500,54500,-5500"
st "div_clk"
blo "51500,-5700"
tm "BlkNameMgr"
)
*46 (Text
uid 1138,0
va (VaSet
font "Arial,8,1"
)
xt "51500,-5500,56700,-4500"
st "i2_7_div_clk"
blo "51500,-4700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1139,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1140,0
text (MLText
uid 1141,0
va (VaSet
font "Courier New,8,0"
)
xt "51500,2500,51500,2500"
)
header ""
)
elements [
]
)
gi *47 (BdGenericInterface
uid 1142,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1143,0
text (MLText
uid 1144,0
va (VaSet
font "Courier New,8,0"
)
xt "58000,-11000,58000,-11000"
)
header "Generic Declarations"
)
elements [
]
)
)
*48 (Net
uid 1155,0
decl (Decl
n "enp_122m"
t "std_logic"
o 59
suid 39,0
)
declText (MLText
uid 1156,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,-200,99500,600"
st "SIGNAL enp_122m      : std_logic"
)
)
*49 (PortIoOut
uid 1185,0
shape (CompositeShape
uid 1186,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1187,0
sl 0
ro 90
xt "-2000,-2375,-500,-1625"
)
(Line
uid 1188,0
sl 0
ro 90
xt "-500,-2000,0,-2000"
pts [
"0,-2000"
"-500,-2000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1189,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1190,0
va (VaSet
isHidden 1
)
xt "-4800,-2500,-3000,-1500"
st "rxd1"
ju 2
blo "-3000,-1700"
tm "WireNameMgr"
)
)
)
*50 (PortIoOut
uid 1191,0
shape (CompositeShape
uid 1192,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1193,0
sl 0
ro 90
xt "-2000,-1375,-500,-625"
)
(Line
uid 1194,0
sl 0
ro 90
xt "-500,-1000,0,-1000"
pts [
"0,-1000"
"-500,-1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1195,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1196,0
va (VaSet
isHidden 1
)
xt "-4800,-1500,-3000,-500"
st "cts1"
ju 2
blo "-3000,-700"
tm "WireNameMgr"
)
)
)
*51 (PortIoOut
uid 1197,0
shape (CompositeShape
uid 1198,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1199,0
sl 0
ro 90
xt "-2000,-375,-500,375"
)
(Line
uid 1200,0
sl 0
ro 90
xt "-500,0,0,0"
pts [
"0,0"
"-500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1201,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1202,0
va (VaSet
isHidden 1
)
xt "-5000,-500,-3000,500"
st "dcd1"
ju 2
blo "-3000,300"
tm "WireNameMgr"
)
)
)
*52 (PortIoOut
uid 1203,0
shape (CompositeShape
uid 1204,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1205,0
sl 0
ro 90
xt "-2000,625,-500,1375"
)
(Line
uid 1206,0
sl 0
ro 90
xt "-500,1000,0,1000"
pts [
"0,1000"
"-500,1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1207,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1208,0
va (VaSet
isHidden 1
)
xt "-4800,500,-3000,1500"
st "rxc1"
ju 2
blo "-3000,1300"
tm "WireNameMgr"
)
)
)
*53 (PortIoIn
uid 1209,0
shape (CompositeShape
uid 1210,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1211,0
sl 0
ro 270
xt "-2000,1625,-500,2375"
)
(Line
uid 1212,0
sl 0
ro 270
xt "-500,2000,0,2000"
pts [
"-500,2000"
"0,2000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1213,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1214,0
va (VaSet
isHidden 1
)
xt "-4700,1500,-3000,2500"
st "txd1"
ju 2
blo "-3000,2300"
tm "WireNameMgr"
)
)
)
*54 (PortIoIn
uid 1215,0
shape (CompositeShape
uid 1216,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1217,0
sl 0
ro 270
xt "-2000,2625,-500,3375"
)
(Line
uid 1218,0
sl 0
ro 270
xt "-500,3000,0,3000"
pts [
"-500,3000"
"0,3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1219,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1220,0
va (VaSet
isHidden 1
)
xt "-4700,2500,-3000,3500"
st "rts1"
ju 2
blo "-3000,3300"
tm "WireNameMgr"
)
)
)
*55 (PortIoOut
uid 1221,0
shape (CompositeShape
uid 1222,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1223,0
sl 0
ro 90
xt "-2000,5625,-500,6375"
)
(Line
uid 1224,0
sl 0
ro 90
xt "-500,6000,0,6000"
pts [
"0,6000"
"-500,6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1225,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1226,0
va (VaSet
isHidden 1
)
xt "-4800,5500,-3000,6500"
st "rxd2"
ju 2
blo "-3000,6300"
tm "WireNameMgr"
)
)
)
*56 (PortIoOut
uid 1227,0
shape (CompositeShape
uid 1228,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1229,0
sl 0
ro 90
xt "-2000,6625,-500,7375"
)
(Line
uid 1230,0
sl 0
ro 90
xt "-500,7000,0,7000"
pts [
"0,7000"
"-500,7000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1231,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1232,0
va (VaSet
isHidden 1
)
xt "-4800,6500,-3000,7500"
st "cts2"
ju 2
blo "-3000,7300"
tm "WireNameMgr"
)
)
)
*57 (PortIoOut
uid 1233,0
shape (CompositeShape
uid 1234,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1235,0
sl 0
ro 90
xt "-2000,7625,-500,8375"
)
(Line
uid 1236,0
sl 0
ro 90
xt "-500,8000,0,8000"
pts [
"0,8000"
"-500,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1237,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1238,0
va (VaSet
isHidden 1
)
xt "-5000,7500,-3000,8500"
st "dcd2"
ju 2
blo "-3000,8300"
tm "WireNameMgr"
)
)
)
*58 (PortIoOut
uid 1239,0
shape (CompositeShape
uid 1240,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1241,0
sl 0
ro 90
xt "-2000,8625,-500,9375"
)
(Line
uid 1242,0
sl 0
ro 90
xt "-500,9000,0,9000"
pts [
"0,9000"
"-500,9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1243,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1244,0
va (VaSet
isHidden 1
)
xt "-4800,8500,-3000,9500"
st "rxc2"
ju 2
blo "-3000,9300"
tm "WireNameMgr"
)
)
)
*59 (PortIoIn
uid 1245,0
shape (CompositeShape
uid 1246,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1247,0
sl 0
ro 270
xt "-2000,9625,-500,10375"
)
(Line
uid 1248,0
sl 0
ro 270
xt "-500,10000,0,10000"
pts [
"-500,10000"
"0,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1249,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1250,0
va (VaSet
isHidden 1
)
xt "-4700,9500,-3000,10500"
st "txd2"
ju 2
blo "-3000,10300"
tm "WireNameMgr"
)
)
)
*60 (PortIoIn
uid 1251,0
shape (CompositeShape
uid 1252,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1253,0
sl 0
ro 270
xt "-2000,10625,-500,11375"
)
(Line
uid 1254,0
sl 0
ro 270
xt "-500,11000,0,11000"
pts [
"-500,11000"
"0,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1255,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1256,0
va (VaSet
isHidden 1
)
xt "-4700,10500,-3000,11500"
st "rts2"
ju 2
blo "-3000,11300"
tm "WireNameMgr"
)
)
)
*61 (PortIoOut
uid 1257,0
shape (CompositeShape
uid 1258,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1259,0
sl 0
ro 90
xt "-2000,13625,-500,14375"
)
(Line
uid 1260,0
sl 0
ro 90
xt "-500,14000,0,14000"
pts [
"0,14000"
"-500,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1261,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1262,0
va (VaSet
isHidden 1
)
xt "-4800,13500,-3000,14500"
st "rxd3"
ju 2
blo "-3000,14300"
tm "WireNameMgr"
)
)
)
*62 (PortIoOut
uid 1263,0
shape (CompositeShape
uid 1264,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1265,0
sl 0
ro 90
xt "-2000,14625,-500,15375"
)
(Line
uid 1266,0
sl 0
ro 90
xt "-500,15000,0,15000"
pts [
"0,15000"
"-500,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1267,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1268,0
va (VaSet
isHidden 1
)
xt "-4800,14500,-3000,15500"
st "cts3"
ju 2
blo "-3000,15300"
tm "WireNameMgr"
)
)
)
*63 (PortIoOut
uid 1269,0
shape (CompositeShape
uid 1270,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1271,0
sl 0
ro 90
xt "-2000,15625,-500,16375"
)
(Line
uid 1272,0
sl 0
ro 90
xt "-500,16000,0,16000"
pts [
"0,16000"
"-500,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1273,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1274,0
va (VaSet
isHidden 1
)
xt "-5000,15500,-3000,16500"
st "dcd3"
ju 2
blo "-3000,16300"
tm "WireNameMgr"
)
)
)
*64 (PortIoOut
uid 1275,0
shape (CompositeShape
uid 1276,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1277,0
sl 0
ro 90
xt "-2000,16625,-500,17375"
)
(Line
uid 1278,0
sl 0
ro 90
xt "-500,17000,0,17000"
pts [
"0,17000"
"-500,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1279,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1280,0
va (VaSet
isHidden 1
)
xt "-4800,16500,-3000,17500"
st "rxc3"
ju 2
blo "-3000,17300"
tm "WireNameMgr"
)
)
)
*65 (PortIoIn
uid 1281,0
shape (CompositeShape
uid 1282,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1283,0
sl 0
ro 270
xt "-2000,17625,-500,18375"
)
(Line
uid 1284,0
sl 0
ro 270
xt "-500,18000,0,18000"
pts [
"-500,18000"
"0,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1285,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1286,0
va (VaSet
isHidden 1
)
xt "-4700,17500,-3000,18500"
st "txd3"
ju 2
blo "-3000,18300"
tm "WireNameMgr"
)
)
)
*66 (PortIoIn
uid 1287,0
shape (CompositeShape
uid 1288,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1289,0
sl 0
ro 270
xt "-2000,18625,-500,19375"
)
(Line
uid 1290,0
sl 0
ro 270
xt "-500,19000,0,19000"
pts [
"-500,19000"
"0,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1291,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1292,0
va (VaSet
isHidden 1
)
xt "-4700,18500,-3000,19500"
st "rts3"
ju 2
blo "-3000,19300"
tm "WireNameMgr"
)
)
)
*67 (PortIoOut
uid 1293,0
shape (CompositeShape
uid 1294,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1295,0
sl 0
ro 90
xt "-2000,21625,-500,22375"
)
(Line
uid 1296,0
sl 0
ro 90
xt "-500,22000,0,22000"
pts [
"0,22000"
"-500,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1297,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1298,0
va (VaSet
isHidden 1
)
xt "-4800,21500,-3000,22500"
st "rxd4"
ju 2
blo "-3000,22300"
tm "WireNameMgr"
)
)
)
*68 (PortIoOut
uid 1299,0
shape (CompositeShape
uid 1300,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1301,0
sl 0
ro 90
xt "-2000,22625,-500,23375"
)
(Line
uid 1302,0
sl 0
ro 90
xt "-500,23000,0,23000"
pts [
"0,23000"
"-500,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1303,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1304,0
va (VaSet
isHidden 1
)
xt "-4800,22500,-3000,23500"
st "cts4"
ju 2
blo "-3000,23300"
tm "WireNameMgr"
)
)
)
*69 (PortIoOut
uid 1305,0
shape (CompositeShape
uid 1306,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1307,0
sl 0
ro 90
xt "-2000,23625,-500,24375"
)
(Line
uid 1308,0
sl 0
ro 90
xt "-500,24000,0,24000"
pts [
"0,24000"
"-500,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1309,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1310,0
va (VaSet
isHidden 1
)
xt "-5000,23500,-3000,24500"
st "dcd4"
ju 2
blo "-3000,24300"
tm "WireNameMgr"
)
)
)
*70 (PortIoOut
uid 1311,0
shape (CompositeShape
uid 1312,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1313,0
sl 0
ro 90
xt "-2000,24625,-500,25375"
)
(Line
uid 1314,0
sl 0
ro 90
xt "-500,25000,0,25000"
pts [
"0,25000"
"-500,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1315,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1316,0
va (VaSet
isHidden 1
)
xt "-4800,24500,-3000,25500"
st "rxc4"
ju 2
blo "-3000,25300"
tm "WireNameMgr"
)
)
)
*71 (PortIoIn
uid 1317,0
shape (CompositeShape
uid 1318,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1319,0
sl 0
ro 270
xt "-2000,25625,-500,26375"
)
(Line
uid 1320,0
sl 0
ro 270
xt "-500,26000,0,26000"
pts [
"-500,26000"
"0,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1321,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1322,0
va (VaSet
isHidden 1
)
xt "-4700,25500,-3000,26500"
st "txd4"
ju 2
blo "-3000,26300"
tm "WireNameMgr"
)
)
)
*72 (PortIoIn
uid 1323,0
shape (CompositeShape
uid 1324,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1325,0
sl 0
ro 270
xt "-2000,26625,-500,27375"
)
(Line
uid 1326,0
sl 0
ro 270
xt "-500,27000,0,27000"
pts [
"-500,27000"
"0,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1327,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1328,0
va (VaSet
isHidden 1
)
xt "-4700,26500,-3000,27500"
st "rts4"
ju 2
blo "-3000,27300"
tm "WireNameMgr"
)
)
)
*73 (PortIoOut
uid 1329,0
shape (CompositeShape
uid 1330,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1331,0
sl 0
ro 90
xt "-2000,29625,-500,30375"
)
(Line
uid 1332,0
sl 0
ro 90
xt "-500,30000,0,30000"
pts [
"0,30000"
"-500,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1333,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1334,0
va (VaSet
isHidden 1
)
xt "-4800,29500,-3000,30500"
st "rxd5"
ju 2
blo "-3000,30300"
tm "WireNameMgr"
)
)
)
*74 (PortIoOut
uid 1335,0
shape (CompositeShape
uid 1336,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1337,0
sl 0
ro 90
xt "-2000,30625,-500,31375"
)
(Line
uid 1338,0
sl 0
ro 90
xt "-500,31000,0,31000"
pts [
"0,31000"
"-500,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1339,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1340,0
va (VaSet
isHidden 1
)
xt "-4800,30500,-3000,31500"
st "cts5"
ju 2
blo "-3000,31300"
tm "WireNameMgr"
)
)
)
*75 (PortIoOut
uid 1341,0
shape (CompositeShape
uid 1342,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1343,0
sl 0
ro 90
xt "-2000,31625,-500,32375"
)
(Line
uid 1344,0
sl 0
ro 90
xt "-500,32000,0,32000"
pts [
"0,32000"
"-500,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1345,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1346,0
va (VaSet
isHidden 1
)
xt "-5000,31500,-3000,32500"
st "dcd5"
ju 2
blo "-3000,32300"
tm "WireNameMgr"
)
)
)
*76 (PortIoOut
uid 1347,0
shape (CompositeShape
uid 1348,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1349,0
sl 0
ro 90
xt "-2000,32625,-500,33375"
)
(Line
uid 1350,0
sl 0
ro 90
xt "-500,33000,0,33000"
pts [
"0,33000"
"-500,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1351,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1352,0
va (VaSet
isHidden 1
)
xt "-4800,32500,-3000,33500"
st "rxc5"
ju 2
blo "-3000,33300"
tm "WireNameMgr"
)
)
)
*77 (PortIoIn
uid 1353,0
shape (CompositeShape
uid 1354,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1355,0
sl 0
ro 270
xt "-2000,33625,-500,34375"
)
(Line
uid 1356,0
sl 0
ro 270
xt "-500,34000,0,34000"
pts [
"-500,34000"
"0,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1357,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1358,0
va (VaSet
isHidden 1
)
xt "-4700,33500,-3000,34500"
st "txd5"
ju 2
blo "-3000,34300"
tm "WireNameMgr"
)
)
)
*78 (PortIoIn
uid 1359,0
shape (CompositeShape
uid 1360,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1361,0
sl 0
ro 270
xt "-2000,34625,-500,35375"
)
(Line
uid 1362,0
sl 0
ro 270
xt "-500,35000,0,35000"
pts [
"-500,35000"
"0,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1363,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1364,0
va (VaSet
isHidden 1
)
xt "-4700,34500,-3000,35500"
st "rts5"
ju 2
blo "-3000,35300"
tm "WireNameMgr"
)
)
)
*79 (PortIoOut
uid 1365,0
shape (CompositeShape
uid 1366,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1367,0
sl 0
ro 90
xt "-2000,37625,-500,38375"
)
(Line
uid 1368,0
sl 0
ro 90
xt "-500,38000,0,38000"
pts [
"0,38000"
"-500,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1369,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1370,0
va (VaSet
isHidden 1
)
xt "-4800,37500,-3000,38500"
st "rxd6"
ju 2
blo "-3000,38300"
tm "WireNameMgr"
)
)
)
*80 (PortIoOut
uid 1371,0
shape (CompositeShape
uid 1372,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1373,0
sl 0
ro 90
xt "-2000,38625,-500,39375"
)
(Line
uid 1374,0
sl 0
ro 90
xt "-500,39000,0,39000"
pts [
"0,39000"
"-500,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1375,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1376,0
va (VaSet
isHidden 1
)
xt "-4800,38500,-3000,39500"
st "cts6"
ju 2
blo "-3000,39300"
tm "WireNameMgr"
)
)
)
*81 (PortIoOut
uid 1377,0
shape (CompositeShape
uid 1378,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1379,0
sl 0
ro 90
xt "-2000,39625,-500,40375"
)
(Line
uid 1380,0
sl 0
ro 90
xt "-500,40000,0,40000"
pts [
"0,40000"
"-500,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1381,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1382,0
va (VaSet
isHidden 1
)
xt "-5000,39500,-3000,40500"
st "dcd6"
ju 2
blo "-3000,40300"
tm "WireNameMgr"
)
)
)
*82 (PortIoOut
uid 1383,0
shape (CompositeShape
uid 1384,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1385,0
sl 0
ro 90
xt "-2000,40625,-500,41375"
)
(Line
uid 1386,0
sl 0
ro 90
xt "-500,41000,0,41000"
pts [
"0,41000"
"-500,41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1387,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1388,0
va (VaSet
isHidden 1
)
xt "-4800,40500,-3000,41500"
st "rxc6"
ju 2
blo "-3000,41300"
tm "WireNameMgr"
)
)
)
*83 (PortIoIn
uid 1389,0
shape (CompositeShape
uid 1390,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1391,0
sl 0
ro 270
xt "-2000,41625,-500,42375"
)
(Line
uid 1392,0
sl 0
ro 270
xt "-500,42000,0,42000"
pts [
"-500,42000"
"0,42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1393,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1394,0
va (VaSet
isHidden 1
)
xt "-4700,41500,-3000,42500"
st "txd6"
ju 2
blo "-3000,42300"
tm "WireNameMgr"
)
)
)
*84 (PortIoIn
uid 1395,0
shape (CompositeShape
uid 1396,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1397,0
sl 0
ro 270
xt "-2000,42625,-500,43375"
)
(Line
uid 1398,0
sl 0
ro 270
xt "-500,43000,0,43000"
pts [
"-500,43000"
"0,43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1399,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1400,0
va (VaSet
isHidden 1
)
xt "-4700,42500,-3000,43500"
st "rts6"
ju 2
blo "-3000,43300"
tm "WireNameMgr"
)
)
)
*85 (PortIoIn
uid 1771,0
shape (CompositeShape
uid 1772,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1773,0
sl 0
ro 90
xt "60500,2625,62000,3375"
)
(Line
uid 1774,0
sl 0
ro 90
xt "60000,3000,60500,3000"
pts [
"60500,3000"
"60000,3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1775,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1776,0
va (VaSet
isHidden 1
)
xt "63000,2500,66300,3500"
st "rx_v24_1"
blo "63000,3300"
tm "WireNameMgr"
)
)
)
*86 (Net
uid 1783,0
decl (Decl
n "rx_v24_1"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 10
suid 40,0
)
declText (MLText
uid 1784,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,2200,106000,3000"
st "rx_v24_1      : std_logic_vector(2 DOWNTO 0)"
)
)
*87 (PortIoIn
uid 1785,0
shape (CompositeShape
uid 1786,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1787,0
sl 0
ro 90
xt "60500,10625,62000,11375"
)
(Line
uid 1788,0
sl 0
ro 90
xt "60000,11000,60500,11000"
pts [
"60500,11000"
"60000,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1789,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1790,0
va (VaSet
isHidden 1
)
xt "63000,10500,66300,11500"
st "rx_v24_2"
blo "63000,11300"
tm "WireNameMgr"
)
)
)
*88 (Net
uid 1797,0
decl (Decl
n "rx_v24_2"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 11
suid 41,0
)
declText (MLText
uid 1798,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,3000,106000,3800"
st "rx_v24_2      : std_logic_vector(2 DOWNTO 0)"
)
)
*89 (Net
uid 1811,0
decl (Decl
n "status_v24_1"
t "t_status_v24_x"
o 60
suid 42,0
)
declText (MLText
uid 1812,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,600,102000,1400"
st "SIGNAL status_v24_1  : t_status_v24_x"
)
)
*90 (Net
uid 1825,0
decl (Decl
n "status_v24_2"
t "t_status_v24_x"
o 61
suid 43,0
)
declText (MLText
uid 1826,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,1400,102000,2200"
st "SIGNAL status_v24_2  : t_status_v24_x"
)
)
*91 (PortIoOut
uid 1827,0
shape (CompositeShape
uid 1828,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1829,0
sl 0
ro 270
xt "60500,1625,62000,2375"
)
(Line
uid 1830,0
sl 0
ro 270
xt "60000,2000,60500,2000"
pts [
"60000,2000"
"60500,2000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1831,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1832,0
va (VaSet
isHidden 1
)
xt "63000,1500,66200,2500"
st "tx_v24_1"
blo "63000,2300"
tm "WireNameMgr"
)
)
)
*92 (Net
uid 1839,0
decl (Decl
n "tx_v24_1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 47
suid 44,0
)
declText (MLText
uid 1840,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,31800,106000,32600"
st "tx_v24_1      : std_logic_vector(2 DOWNTO 0)"
)
)
*93 (PortIoOut
uid 1841,0
shape (CompositeShape
uid 1842,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1843,0
sl 0
ro 270
xt "60500,9625,62000,10375"
)
(Line
uid 1844,0
sl 0
ro 270
xt "60000,10000,60500,10000"
pts [
"60000,10000"
"60500,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1845,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1846,0
va (VaSet
isHidden 1
)
xt "63000,9500,66200,10500"
st "tx_v24_2"
blo "63000,10300"
tm "WireNameMgr"
)
)
)
*94 (Net
uid 1853,0
decl (Decl
n "tx_v24_2"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 48
suid 45,0
)
declText (MLText
uid 1854,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,32600,106000,33400"
st "tx_v24_2      : std_logic_vector(2 DOWNTO 0)"
)
)
*95 (PortIoOut
uid 2601,0
shape (CompositeShape
uid 2602,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2603,0
sl 0
ro 270
xt "60500,17625,62000,18375"
)
(Line
uid 2604,0
sl 0
ro 270
xt "60000,18000,60500,18000"
pts [
"60000,18000"
"60500,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2605,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2606,0
va (VaSet
isHidden 1
)
xt "63000,17500,66200,18500"
st "tx_v24_3"
blo "63000,18300"
tm "WireNameMgr"
)
)
)
*96 (PortIoIn
uid 2607,0
shape (CompositeShape
uid 2608,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2609,0
sl 0
ro 90
xt "60500,18625,62000,19375"
)
(Line
uid 2610,0
sl 0
ro 90
xt "60000,19000,60500,19000"
pts [
"60500,19000"
"60000,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2611,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2612,0
va (VaSet
isHidden 1
)
xt "63000,18500,66300,19500"
st "rx_v24_3"
blo "63000,19300"
tm "WireNameMgr"
)
)
)
*97 (PortIoOut
uid 2625,0
shape (CompositeShape
uid 2626,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2627,0
sl 0
ro 270
xt "60500,25625,62000,26375"
)
(Line
uid 2628,0
sl 0
ro 270
xt "60000,26000,60500,26000"
pts [
"60000,26000"
"60500,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2629,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2630,0
va (VaSet
isHidden 1
)
xt "63000,25500,66200,26500"
st "tx_v24_4"
blo "63000,26300"
tm "WireNameMgr"
)
)
)
*98 (PortIoIn
uid 2631,0
shape (CompositeShape
uid 2632,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2633,0
sl 0
ro 90
xt "60500,26625,62000,27375"
)
(Line
uid 2634,0
sl 0
ro 90
xt "60000,27000,60500,27000"
pts [
"60500,27000"
"60000,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2635,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2636,0
va (VaSet
isHidden 1
)
xt "63000,26500,66300,27500"
st "rx_v24_4"
blo "63000,27300"
tm "WireNameMgr"
)
)
)
*99 (PortIoOut
uid 2697,0
shape (CompositeShape
uid 2698,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2699,0
sl 0
ro 270
xt "60500,33625,62000,34375"
)
(Line
uid 2700,0
sl 0
ro 270
xt "60000,34000,60500,34000"
pts [
"60000,34000"
"60500,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2701,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2702,0
va (VaSet
isHidden 1
)
xt "63000,33500,66200,34500"
st "tx_v24_5"
blo "63000,34300"
tm "WireNameMgr"
)
)
)
*100 (PortIoIn
uid 2703,0
shape (CompositeShape
uid 2704,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2705,0
sl 0
ro 90
xt "60500,34625,62000,35375"
)
(Line
uid 2706,0
sl 0
ro 90
xt "60000,35000,60500,35000"
pts [
"60500,35000"
"60000,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2707,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2708,0
va (VaSet
isHidden 1
)
xt "63000,34500,66300,35500"
st "rx_v24_5"
blo "63000,35300"
tm "WireNameMgr"
)
)
)
*101 (PortIoOut
uid 2721,0
shape (CompositeShape
uid 2722,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2723,0
sl 0
ro 270
xt "60500,41625,62000,42375"
)
(Line
uid 2724,0
sl 0
ro 270
xt "60000,42000,60500,42000"
pts [
"60000,42000"
"60500,42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2725,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2726,0
va (VaSet
isHidden 1
)
xt "63000,41500,66200,42500"
st "tx_v24_6"
blo "63000,42300"
tm "WireNameMgr"
)
)
)
*102 (PortIoIn
uid 2727,0
shape (CompositeShape
uid 2728,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2729,0
sl 0
ro 90
xt "60500,42625,62000,43375"
)
(Line
uid 2730,0
sl 0
ro 90
xt "60000,43000,60500,43000"
pts [
"60500,43000"
"60000,43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2731,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2732,0
va (VaSet
isHidden 1
)
xt "63000,42500,66300,43500"
st "rx_v24_6"
blo "63000,43300"
tm "WireNameMgr"
)
)
)
*103 (Net
uid 2807,0
decl (Decl
n "status_v24_3"
t "t_status_v24_x"
o 62
suid 46,0
)
declText (MLText
uid 2808,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,2200,102000,3000"
st "SIGNAL status_v24_3  : t_status_v24_x"
)
)
*104 (Net
uid 2809,0
decl (Decl
n "tx_v24_3"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 49
suid 47,0
)
declText (MLText
uid 2810,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,33400,106000,34200"
st "tx_v24_3      : std_logic_vector(2 DOWNTO 0)"
)
)
*105 (Net
uid 2811,0
decl (Decl
n "rx_v24_3"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 12
suid 48,0
)
declText (MLText
uid 2812,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,3800,106000,4600"
st "rx_v24_3      : std_logic_vector(2 DOWNTO 0)"
)
)
*106 (Net
uid 2815,0
decl (Decl
n "status_v24_4"
t "t_status_v24_x"
o 63
suid 49,0
)
declText (MLText
uid 2816,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,3000,102000,3800"
st "SIGNAL status_v24_4  : t_status_v24_x"
)
)
*107 (Net
uid 2817,0
decl (Decl
n "tx_v24_4"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 50
suid 50,0
)
declText (MLText
uid 2818,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,34200,106000,35000"
st "tx_v24_4      : std_logic_vector(2 DOWNTO 0)"
)
)
*108 (Net
uid 2821,0
decl (Decl
n "status_v24_5"
t "t_status_v24_x"
o 64
suid 51,0
)
declText (MLText
uid 2822,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,3800,102000,4600"
st "SIGNAL status_v24_5  : t_status_v24_x"
)
)
*109 (Net
uid 2823,0
decl (Decl
n "tx_v24_5"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 51
suid 52,0
)
declText (MLText
uid 2824,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,35000,106000,35800"
st "tx_v24_5      : std_logic_vector(2 DOWNTO 0)"
)
)
*110 (Net
uid 2825,0
decl (Decl
n "rx_v24_5"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 14
suid 53,0
)
declText (MLText
uid 2826,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,5400,106000,6200"
st "rx_v24_5      : std_logic_vector(2 DOWNTO 0)"
)
)
*111 (Net
uid 2829,0
decl (Decl
n "status_v24_6"
t "t_status_v24_x"
o 65
suid 54,0
)
declText (MLText
uid 2830,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,4600,102000,5400"
st "SIGNAL status_v24_6  : t_status_v24_x"
)
)
*112 (Net
uid 2831,0
decl (Decl
n "tx_v24_6"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 52
suid 55,0
)
declText (MLText
uid 2832,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,35800,106000,36600"
st "tx_v24_6      : std_logic_vector(2 DOWNTO 0)"
)
)
*113 (Net
uid 2833,0
decl (Decl
n "rx_v24_6"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 15
suid 56,0
)
declText (MLText
uid 2834,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,6200,106000,7000"
st "rx_v24_6      : std_logic_vector(2 DOWNTO 0)"
)
)
*114 (Net
uid 2835,0
decl (Decl
n "rx_v24_4"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 13
suid 57,0
)
declText (MLText
uid 2836,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,4600,106000,5400"
st "rx_v24_4      : std_logic_vector(2 DOWNTO 0)"
)
)
*115 (PortIoIn
uid 2941,0
shape (CompositeShape
uid 2942,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2943,0
sl 0
ro 90
xt "70500,-6375,72000,-5625"
)
(Line
uid 2944,0
sl 0
ro 90
xt "70000,-6000,70500,-6000"
pts [
"70500,-6000"
"70000,-6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2945,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2946,0
va (VaSet
)
xt "73000,-6500,77600,-5500"
st "control_v24"
blo "73000,-5700"
tm "WireNameMgr"
)
)
)
*116 (HdlText
uid 3077,0
optionalChildren [
*117 (EmbeddedText
uid 3142,0
commentText (CommentText
uid 3143,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 3144,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "70000,-1000,85000,42000"
)
oxt "0,0,18000,5000"
text (MLText
uid 3145,0
va (VaSet
isHidden 1
)
xt "70200,-800,82400,12200"
st "
control_v24_1 <= control_v24(1);
control_v24_2 <= control_v24(2);
control_v24_3 <= control_v24(3);
control_v24_4 <= control_v24(4);
control_v24_5 <= control_v24(5);
control_v24_6 <= control_v24(6);

status_v24(1) <= status_v24_1;
status_v24(2) <= status_v24_2;
status_v24(3) <= status_v24_3;
status_v24(4) <= status_v24_4;
status_v24(5) <= status_v24_5;
status_v24(6) <= status_v24_6;
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 43000
visibleWidth 15000
)
)
)
]
shape (Rectangle
uid 3078,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "67000,-1000,70000,42000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 3079,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*118 (Text
uid 3080,0
va (VaSet
font "Arial,8,1"
)
xt "68150,6000,69850,7000"
st "eb1"
blo "68150,6800"
tm "HdlTextNameMgr"
)
*119 (Text
uid 3081,0
va (VaSet
font "Arial,8,1"
)
xt "68150,7000,68950,8000"
st "1"
blo "68150,7800"
tm "HdlTextNumberMgr"
)
]
)
)
*120 (Net
uid 3130,0
decl (Decl
n "control_v24_1"
t "t_control_v24_x"
o 53
suid 58,0
)
declText (MLText
uid 3131,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,-5000,102500,-4200"
st "SIGNAL control_v24_1 : t_control_v24_x"
)
)
*121 (Net
uid 3132,0
decl (Decl
n "control_v24_2"
t "t_control_v24_x"
o 54
suid 59,0
)
declText (MLText
uid 3133,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,-4200,102500,-3400"
st "SIGNAL control_v24_2 : t_control_v24_x"
)
)
*122 (Net
uid 3134,0
decl (Decl
n "control_v24_4"
t "t_control_v24_x"
o 56
suid 60,0
)
declText (MLText
uid 3135,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,-2600,102500,-1800"
st "SIGNAL control_v24_4 : t_control_v24_x"
)
)
*123 (Net
uid 3136,0
decl (Decl
n "control_v24_3"
t "t_control_v24_x"
o 55
suid 61,0
)
declText (MLText
uid 3137,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,-3400,102500,-2600"
st "SIGNAL control_v24_3 : t_control_v24_x"
)
)
*124 (Net
uid 3138,0
decl (Decl
n "control_v24_5"
t "t_control_v24_x"
o 57
suid 62,0
)
declText (MLText
uid 3139,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,-1800,102500,-1000"
st "SIGNAL control_v24_5 : t_control_v24_x"
)
)
*125 (Net
uid 3140,0
decl (Decl
n "control_v24_6"
t "t_control_v24_x"
o 58
suid 63,0
)
declText (MLText
uid 3141,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,-1000,102500,-200"
st "SIGNAL control_v24_6 : t_control_v24_x"
)
)
*126 (Net
uid 3146,0
decl (Decl
n "control_v24"
t "t_control_v24"
o 2
suid 64,0
)
declText (MLText
uid 3147,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,-4200,98000,-3400"
st "control_v24   : t_control_v24"
)
)
*127 (PortIoOut
uid 3148,0
shape (CompositeShape
uid 3149,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3150,0
sl 0
ro 270
xt "70500,-5375,72000,-4625"
)
(Line
uid 3151,0
sl 0
ro 270
xt "70000,-5000,70500,-5000"
pts [
"70000,-5000"
"70500,-5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3152,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3153,0
va (VaSet
)
xt "73000,-5500,77300,-4500"
st "status_v24"
blo "73000,-4700"
tm "WireNameMgr"
)
)
)
*128 (Net
uid 3162,0
decl (Decl
n "status_v24"
t "t_status_v24"
o 46
suid 65,0
)
declText (MLText
uid 3163,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "82000,31000,97500,31800"
st "status_v24    : t_status_v24"
)
)
*129 (SaComponent
uid 3649,0
optionalChildren [
*130 (CptPort
uid 3593,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3594,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27000,-375,27750,375"
)
tg (CPTG
uid 3595,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3596,0
va (VaSet
)
xt "21400,-500,26000,500"
st "control_v24"
ju 2
blo "26000,300"
)
)
thePort (LogicalPort
decl (Decl
n "control_v24"
t "t_control_v24_x"
o 2
suid 1,0
)
)
)
*131 (CptPort
uid 3597,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3598,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,-1375,11000,-625"
)
tg (CPTG
uid 3599,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3600,0
va (VaSet
)
xt "12000,-1500,13400,-500"
st "cts"
blo "12000,-700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cts"
t "std_logic"
o 8
suid 2,0
)
)
)
*132 (CptPort
uid 3601,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3602,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,-375,11000,375"
)
tg (CPTG
uid 3603,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3604,0
va (VaSet
)
xt "12000,-500,13600,500"
st "dcd"
blo "12000,300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dcd"
t "std_logic"
o 9
suid 3,0
)
)
)
*133 (CptPort
uid 3605,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3606,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27000,-2375,27750,-1625"
)
tg (CPTG
uid 3607,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3608,0
va (VaSet
)
xt "22200,-2500,26000,-1500"
st "enp_122m"
ju 2
blo "26000,-1700"
)
)
thePort (LogicalPort
decl (Decl
n "enp_122m"
t "std_logic"
o 3
suid 4,0
)
)
)
*134 (CptPort
uid 3609,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3610,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,2625,11000,3375"
)
tg (CPTG
uid 3611,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3612,0
va (VaSet
)
xt "12000,2500,13300,3500"
st "rts"
blo "12000,3300"
)
)
thePort (LogicalPort
decl (Decl
n "rts"
t "std_logic"
o 5
suid 5,0
)
)
)
*135 (CptPort
uid 3613,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3614,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27000,2625,27750,3375"
)
tg (CPTG
uid 3615,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3616,0
va (VaSet
)
xt "23500,2500,26000,3500"
st "rx_v24"
ju 2
blo "26000,3300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_v24"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 6
suid 6,0
)
)
)
*136 (CptPort
uid 3617,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3618,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,625,11000,1375"
)
tg (CPTG
uid 3619,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3620,0
va (VaSet
)
xt "12000,500,13400,1500"
st "rxc"
blo "12000,1300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxc"
t "std_logic"
o 12
suid 7,0
)
)
)
*137 (CptPort
uid 3621,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3622,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,-2375,11000,-1625"
)
tg (CPTG
uid 3623,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3624,0
va (VaSet
)
xt "12000,-2500,13400,-1500"
st "rxd"
blo "12000,-1700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxd"
t "std_logic"
o 13
suid 8,0
)
)
)
*138 (CptPort
uid 3625,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3626,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27000,625,27750,1375"
)
tg (CPTG
uid 3627,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3628,0
va (VaSet
)
xt "21700,500,26000,1500"
st "status_v24"
ju 2
blo "26000,1300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "status_v24"
t "t_status_v24_x"
o 14
suid 9,0
)
)
)
*139 (CptPort
uid 3629,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3630,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27000,1625,27750,2375"
)
tg (CPTG
uid 3631,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3632,0
va (VaSet
)
xt "23600,1500,26000,2500"
st "tx_v24"
ju 2
blo "26000,2300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_v24"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 15
suid 10,0
)
)
)
*140 (CptPort
uid 3633,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3634,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,1625,11000,2375"
)
tg (CPTG
uid 3635,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3636,0
va (VaSet
)
xt "12000,1500,13300,2500"
st "txd"
blo "12000,2300"
)
)
thePort (LogicalPort
decl (Decl
n "txd"
t "std_logic"
o 7
suid 11,0
)
)
)
*141 (CptPort
uid 3637,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3638,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20625,-3750,21375,-3000"
)
tg (CPTG
uid 3639,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3640,0
ro 270
va (VaSet
)
xt "20500,-2000,21500,-700"
st "clk"
ju 2
blo "21300,-2000"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 12,0
)
)
)
*142 (CptPort
uid 3641,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3642,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19625,-3750,20375,-3000"
)
tg (CPTG
uid 3643,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3644,0
ro 270
va (VaSet
)
xt "19500,-2000,20500,900"
st "reset_n"
ju 2
blo "20300,-2000"
)
)
thePort (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 4
suid 13,0
)
)
)
*143 (CptPort
uid 3645,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3646,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27000,-1375,27750,-625"
)
tg (CPTG
uid 3647,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3648,0
va (VaSet
)
xt "21400,-1500,26000,-500"
st "enp_over16"
ju 2
blo "26000,-700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "enp_over16"
t "std_logic"
o 10
suid 2014,0
)
)
)
*144 (CptPort
uid 4049,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4050,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,3625,11000,4375"
)
tg (CPTG
uid 4051,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4052,0
va (VaSet
)
xt "12000,3500,16900,4500"
st "enp_rx_char"
blo "12000,4300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "enp_rx_char"
t "std_logic"
o 11
suid 2016,0
)
)
)
]
shape (Rectangle
uid 3650,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "11000,-3000,27000,5000"
)
oxt "15000,6000,31000,13000"
ttg (MlTextGroup
uid 3651,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*145 (Text
uid 3652,0
va (VaSet
font "Arial,8,1"
)
xt "14500,-2500,19500,-1500"
st "NSK600_lib"
blo "14500,-1700"
tm "BdLibraryNameMgr"
)
*146 (Text
uid 3653,0
va (VaSet
font "Arial,8,1"
)
xt "14500,-1500,19200,-500"
st "serial_port"
blo "14500,-700"
tm "CptNameMgr"
)
*147 (Text
uid 3654,0
va (VaSet
font "Arial,8,1"
)
xt "14500,-500,18000,500"
st "i2_1_v24"
blo "14500,300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3655,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3656,0
text (MLText
uid 3657,0
va (VaSet
font "Courier New,8,0"
)
xt "2500,-17700,2500,-17700"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*148 (SaComponent
uid 3714,0
optionalChildren [
*149 (CptPort
uid 3658,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3659,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,23625,46750,24375"
)
tg (CPTG
uid 3660,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3661,0
va (VaSet
)
xt "40400,23500,45000,24500"
st "control_v24"
ju 2
blo "45000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "control_v24"
t "t_control_v24_x"
o 2
suid 1,0
)
)
)
*150 (CptPort
uid 3662,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3663,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29250,22625,30000,23375"
)
tg (CPTG
uid 3664,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3665,0
va (VaSet
)
xt "31000,22500,32400,23500"
st "cts"
blo "31000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cts"
t "std_logic"
o 8
suid 2,0
)
)
)
*151 (CptPort
uid 3666,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3667,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29250,23625,30000,24375"
)
tg (CPTG
uid 3668,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3669,0
va (VaSet
)
xt "31000,23500,32600,24500"
st "dcd"
blo "31000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dcd"
t "std_logic"
o 9
suid 3,0
)
)
)
*152 (CptPort
uid 3670,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3671,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,21625,46750,22375"
)
tg (CPTG
uid 3672,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3673,0
va (VaSet
)
xt "41200,21500,45000,22500"
st "enp_122m"
ju 2
blo "45000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "enp_122m"
t "std_logic"
o 3
suid 4,0
)
)
)
*153 (CptPort
uid 3674,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3675,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29250,26625,30000,27375"
)
tg (CPTG
uid 3676,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3677,0
va (VaSet
)
xt "31000,26500,32300,27500"
st "rts"
blo "31000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "rts"
t "std_logic"
o 5
suid 5,0
)
)
)
*154 (CptPort
uid 3678,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3679,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,26625,46750,27375"
)
tg (CPTG
uid 3680,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3681,0
va (VaSet
)
xt "42500,26500,45000,27500"
st "rx_v24"
ju 2
blo "45000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_v24"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 6
suid 6,0
)
)
)
*155 (CptPort
uid 3682,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3683,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29250,24625,30000,25375"
)
tg (CPTG
uid 3684,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3685,0
va (VaSet
)
xt "31000,24500,32400,25500"
st "rxc"
blo "31000,25300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxc"
t "std_logic"
o 12
suid 7,0
)
)
)
*156 (CptPort
uid 3686,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3687,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29250,21625,30000,22375"
)
tg (CPTG
uid 3688,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3689,0
va (VaSet
)
xt "31000,21500,32400,22500"
st "rxd"
blo "31000,22300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxd"
t "std_logic"
o 13
suid 8,0
)
)
)
*157 (CptPort
uid 3690,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3691,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,24625,46750,25375"
)
tg (CPTG
uid 3692,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3693,0
va (VaSet
)
xt "40700,24500,45000,25500"
st "status_v24"
ju 2
blo "45000,25300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "status_v24"
t "t_status_v24_x"
o 14
suid 9,0
)
)
)
*158 (CptPort
uid 3694,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3695,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,25625,46750,26375"
)
tg (CPTG
uid 3696,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3697,0
va (VaSet
)
xt "42600,25500,45000,26500"
st "tx_v24"
ju 2
blo "45000,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_v24"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 15
suid 10,0
)
)
)
*159 (CptPort
uid 3698,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3699,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29250,25625,30000,26375"
)
tg (CPTG
uid 3700,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3701,0
va (VaSet
)
xt "31000,25500,32300,26500"
st "txd"
blo "31000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "txd"
t "std_logic"
o 7
suid 11,0
)
)
)
*160 (CptPort
uid 3702,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3703,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39625,20250,40375,21000"
)
tg (CPTG
uid 3704,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3705,0
ro 270
va (VaSet
)
xt "39500,22000,40500,23300"
st "clk"
ju 2
blo "40300,22000"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 12,0
)
)
)
*161 (CptPort
uid 3706,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3707,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38625,20250,39375,21000"
)
tg (CPTG
uid 3708,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3709,0
ro 270
va (VaSet
)
xt "38500,22000,39500,24900"
st "reset_n"
ju 2
blo "39300,22000"
)
)
thePort (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 4
suid 13,0
)
)
)
*162 (CptPort
uid 3710,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3711,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,22625,46750,23375"
)
tg (CPTG
uid 3712,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3713,0
va (VaSet
)
xt "40400,22500,45000,23500"
st "enp_over16"
ju 2
blo "45000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "enp_over16"
t "std_logic"
o 10
suid 2014,0
)
)
)
*163 (CptPort
uid 4061,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4062,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29250,27625,30000,28375"
)
tg (CPTG
uid 4063,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4064,0
va (VaSet
)
xt "31000,27500,35900,28500"
st "enp_rx_char"
blo "31000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "enp_rx_char"
t "std_logic"
o 11
suid 2016,0
)
)
)
]
shape (Rectangle
uid 3715,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "30000,21000,46000,29000"
)
oxt "15000,6000,31000,13000"
ttg (MlTextGroup
uid 3716,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*164 (Text
uid 3717,0
va (VaSet
font "Arial,8,1"
)
xt "33500,21500,38500,22500"
st "NSK600_lib"
blo "33500,22300"
tm "BdLibraryNameMgr"
)
*165 (Text
uid 3718,0
va (VaSet
font "Arial,8,1"
)
xt "33500,22500,38200,23500"
st "serial_port"
blo "33500,23300"
tm "CptNameMgr"
)
*166 (Text
uid 3719,0
va (VaSet
font "Arial,8,1"
)
xt "33500,23500,37000,24500"
st "i2_4_v24"
blo "33500,24300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3720,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3721,0
text (MLText
uid 3722,0
va (VaSet
font "Courier New,8,0"
)
xt "21500,6300,21500,6300"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*167 (SaComponent
uid 3779,0
optionalChildren [
*168 (CptPort
uid 3723,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3724,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27000,31625,27750,32375"
)
tg (CPTG
uid 3725,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3726,0
va (VaSet
)
xt "21400,31500,26000,32500"
st "control_v24"
ju 2
blo "26000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "control_v24"
t "t_control_v24_x"
o 2
suid 1,0
)
)
)
*169 (CptPort
uid 3727,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3728,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,30625,11000,31375"
)
tg (CPTG
uid 3729,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3730,0
va (VaSet
)
xt "12000,30500,13400,31500"
st "cts"
blo "12000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cts"
t "std_logic"
o 8
suid 2,0
)
)
)
*170 (CptPort
uid 3731,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3732,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,31625,11000,32375"
)
tg (CPTG
uid 3733,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3734,0
va (VaSet
)
xt "12000,31500,13600,32500"
st "dcd"
blo "12000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dcd"
t "std_logic"
o 9
suid 3,0
)
)
)
*171 (CptPort
uid 3735,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3736,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27000,29625,27750,30375"
)
tg (CPTG
uid 3737,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3738,0
va (VaSet
)
xt "22200,29500,26000,30500"
st "enp_122m"
ju 2
blo "26000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "enp_122m"
t "std_logic"
o 3
suid 4,0
)
)
)
*172 (CptPort
uid 3739,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3740,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,34625,11000,35375"
)
tg (CPTG
uid 3741,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3742,0
va (VaSet
)
xt "12000,34500,13300,35500"
st "rts"
blo "12000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "rts"
t "std_logic"
o 5
suid 5,0
)
)
)
*173 (CptPort
uid 3743,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3744,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27000,34625,27750,35375"
)
tg (CPTG
uid 3745,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3746,0
va (VaSet
)
xt "23500,34500,26000,35500"
st "rx_v24"
ju 2
blo "26000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_v24"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 6
suid 6,0
)
)
)
*174 (CptPort
uid 3747,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3748,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,32625,11000,33375"
)
tg (CPTG
uid 3749,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3750,0
va (VaSet
)
xt "12000,32500,13400,33500"
st "rxc"
blo "12000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxc"
t "std_logic"
o 12
suid 7,0
)
)
)
*175 (CptPort
uid 3751,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3752,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,29625,11000,30375"
)
tg (CPTG
uid 3753,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3754,0
va (VaSet
)
xt "12000,29500,13400,30500"
st "rxd"
blo "12000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxd"
t "std_logic"
o 13
suid 8,0
)
)
)
*176 (CptPort
uid 3755,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3756,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27000,32625,27750,33375"
)
tg (CPTG
uid 3757,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3758,0
va (VaSet
)
xt "21700,32500,26000,33500"
st "status_v24"
ju 2
blo "26000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "status_v24"
t "t_status_v24_x"
o 14
suid 9,0
)
)
)
*177 (CptPort
uid 3759,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3760,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27000,33625,27750,34375"
)
tg (CPTG
uid 3761,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3762,0
va (VaSet
)
xt "23600,33500,26000,34500"
st "tx_v24"
ju 2
blo "26000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_v24"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 15
suid 10,0
)
)
)
*178 (CptPort
uid 3763,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3764,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,33625,11000,34375"
)
tg (CPTG
uid 3765,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3766,0
va (VaSet
)
xt "12000,33500,13300,34500"
st "txd"
blo "12000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "txd"
t "std_logic"
o 7
suid 11,0
)
)
)
*179 (CptPort
uid 3767,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3768,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20625,28250,21375,29000"
)
tg (CPTG
uid 3769,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3770,0
ro 270
va (VaSet
)
xt "20500,30000,21500,31300"
st "clk"
ju 2
blo "21300,30000"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 12,0
)
)
)
*180 (CptPort
uid 3771,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3772,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19625,28250,20375,29000"
)
tg (CPTG
uid 3773,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3774,0
ro 270
va (VaSet
)
xt "19500,30000,20500,32900"
st "reset_n"
ju 2
blo "20300,30000"
)
)
thePort (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 4
suid 13,0
)
)
)
*181 (CptPort
uid 3775,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3776,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27000,30625,27750,31375"
)
tg (CPTG
uid 3777,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3778,0
va (VaSet
)
xt "21400,30500,26000,31500"
st "enp_over16"
ju 2
blo "26000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "enp_over16"
t "std_logic"
o 10
suid 2014,0
)
)
)
*182 (CptPort
uid 4065,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4066,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,35625,11000,36375"
)
tg (CPTG
uid 4067,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4068,0
va (VaSet
)
xt "12000,35500,16900,36500"
st "enp_rx_char"
blo "12000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "enp_rx_char"
t "std_logic"
o 11
suid 2016,0
)
)
)
]
shape (Rectangle
uid 3780,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "11000,29000,27000,37000"
)
oxt "15000,6000,31000,13000"
ttg (MlTextGroup
uid 3781,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*183 (Text
uid 3782,0
va (VaSet
font "Arial,8,1"
)
xt "14500,29500,19500,30500"
st "NSK600_lib"
blo "14500,30300"
tm "BdLibraryNameMgr"
)
*184 (Text
uid 3783,0
va (VaSet
font "Arial,8,1"
)
xt "14500,30500,19200,31500"
st "serial_port"
blo "14500,31300"
tm "CptNameMgr"
)
*185 (Text
uid 3784,0
va (VaSet
font "Arial,8,1"
)
xt "14500,31500,18000,32500"
st "i2_5_v24"
blo "14500,32300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3785,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3786,0
text (MLText
uid 3787,0
va (VaSet
font "Courier New,8,0"
)
xt "2500,14300,2500,14300"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*186 (SaComponent
uid 3844,0
optionalChildren [
*187 (CptPort
uid 3788,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3789,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,7625,46750,8375"
)
tg (CPTG
uid 3790,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3791,0
va (VaSet
)
xt "40400,7500,45000,8500"
st "control_v24"
ju 2
blo "45000,8300"
)
)
thePort (LogicalPort
decl (Decl
n "control_v24"
t "t_control_v24_x"
o 2
suid 1,0
)
)
)
*188 (CptPort
uid 3792,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3793,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29250,6625,30000,7375"
)
tg (CPTG
uid 3794,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3795,0
va (VaSet
)
xt "31000,6500,32400,7500"
st "cts"
blo "31000,7300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cts"
t "std_logic"
o 8
suid 2,0
)
)
)
*189 (CptPort
uid 3796,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3797,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29250,7625,30000,8375"
)
tg (CPTG
uid 3798,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3799,0
va (VaSet
)
xt "31000,7500,32600,8500"
st "dcd"
blo "31000,8300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dcd"
t "std_logic"
o 9
suid 3,0
)
)
)
*190 (CptPort
uid 3800,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3801,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,5625,46750,6375"
)
tg (CPTG
uid 3802,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3803,0
va (VaSet
)
xt "41200,5500,45000,6500"
st "enp_122m"
ju 2
blo "45000,6300"
)
)
thePort (LogicalPort
decl (Decl
n "enp_122m"
t "std_logic"
o 3
suid 4,0
)
)
)
*191 (CptPort
uid 3804,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3805,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29250,10625,30000,11375"
)
tg (CPTG
uid 3806,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3807,0
va (VaSet
)
xt "31000,10500,32300,11500"
st "rts"
blo "31000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "rts"
t "std_logic"
o 5
suid 5,0
)
)
)
*192 (CptPort
uid 3808,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3809,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,10625,46750,11375"
)
tg (CPTG
uid 3810,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3811,0
va (VaSet
)
xt "42500,10500,45000,11500"
st "rx_v24"
ju 2
blo "45000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_v24"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 6
suid 6,0
)
)
)
*193 (CptPort
uid 3812,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3813,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29250,8625,30000,9375"
)
tg (CPTG
uid 3814,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3815,0
va (VaSet
)
xt "31000,8500,32400,9500"
st "rxc"
blo "31000,9300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxc"
t "std_logic"
o 12
suid 7,0
)
)
)
*194 (CptPort
uid 3816,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3817,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29250,5625,30000,6375"
)
tg (CPTG
uid 3818,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3819,0
va (VaSet
)
xt "31000,5500,32400,6500"
st "rxd"
blo "31000,6300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxd"
t "std_logic"
o 13
suid 8,0
)
)
)
*195 (CptPort
uid 3820,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3821,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,8625,46750,9375"
)
tg (CPTG
uid 3822,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3823,0
va (VaSet
)
xt "40700,8500,45000,9500"
st "status_v24"
ju 2
blo "45000,9300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "status_v24"
t "t_status_v24_x"
o 14
suid 9,0
)
)
)
*196 (CptPort
uid 3824,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3825,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,9625,46750,10375"
)
tg (CPTG
uid 3826,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3827,0
va (VaSet
)
xt "42600,9500,45000,10500"
st "tx_v24"
ju 2
blo "45000,10300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_v24"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 15
suid 10,0
)
)
)
*197 (CptPort
uid 3828,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3829,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29250,9625,30000,10375"
)
tg (CPTG
uid 3830,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3831,0
va (VaSet
)
xt "31000,9500,32300,10500"
st "txd"
blo "31000,10300"
)
)
thePort (LogicalPort
decl (Decl
n "txd"
t "std_logic"
o 7
suid 11,0
)
)
)
*198 (CptPort
uid 3832,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3833,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39625,4250,40375,5000"
)
tg (CPTG
uid 3834,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3835,0
ro 270
va (VaSet
)
xt "39500,6000,40500,7300"
st "clk"
ju 2
blo "40300,6000"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 12,0
)
)
)
*199 (CptPort
uid 3836,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3837,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38625,4250,39375,5000"
)
tg (CPTG
uid 3838,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3839,0
ro 270
va (VaSet
)
xt "38500,6000,39500,8900"
st "reset_n"
ju 2
blo "39300,6000"
)
)
thePort (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 4
suid 13,0
)
)
)
*200 (CptPort
uid 3840,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3841,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,6625,46750,7375"
)
tg (CPTG
uid 3842,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3843,0
va (VaSet
)
xt "40400,6500,45000,7500"
st "enp_over16"
ju 2
blo "45000,7300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "enp_over16"
t "std_logic"
o 10
suid 2014,0
)
)
)
*201 (CptPort
uid 4053,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4054,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29250,11625,30000,12375"
)
tg (CPTG
uid 4055,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4056,0
va (VaSet
)
xt "31000,11500,35900,12500"
st "enp_rx_char"
blo "31000,12300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "enp_rx_char"
t "std_logic"
o 11
suid 2016,0
)
)
)
]
shape (Rectangle
uid 3845,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "30000,5000,46000,13000"
)
oxt "15000,6000,31000,13000"
ttg (MlTextGroup
uid 3846,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*202 (Text
uid 3847,0
va (VaSet
font "Arial,8,1"
)
xt "33500,5500,38500,6500"
st "NSK600_lib"
blo "33500,6300"
tm "BdLibraryNameMgr"
)
*203 (Text
uid 3848,0
va (VaSet
font "Arial,8,1"
)
xt "33500,6500,38200,7500"
st "serial_port"
blo "33500,7300"
tm "CptNameMgr"
)
*204 (Text
uid 3849,0
va (VaSet
font "Arial,8,1"
)
xt "33500,7500,37000,8500"
st "i2_2_v24"
blo "33500,8300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3850,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3851,0
text (MLText
uid 3852,0
va (VaSet
font "Courier New,8,0"
)
xt "21500,-9700,21500,-9700"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*205 (SaComponent
uid 3909,0
optionalChildren [
*206 (CptPort
uid 3853,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3854,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27000,15625,27750,16375"
)
tg (CPTG
uid 3855,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3856,0
va (VaSet
)
xt "21400,15500,26000,16500"
st "control_v24"
ju 2
blo "26000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "control_v24"
t "t_control_v24_x"
o 2
suid 1,0
)
)
)
*207 (CptPort
uid 3857,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3858,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,14625,11000,15375"
)
tg (CPTG
uid 3859,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3860,0
va (VaSet
)
xt "12000,14500,13400,15500"
st "cts"
blo "12000,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cts"
t "std_logic"
o 8
suid 2,0
)
)
)
*208 (CptPort
uid 3861,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3862,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,15625,11000,16375"
)
tg (CPTG
uid 3863,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3864,0
va (VaSet
)
xt "12000,15500,13600,16500"
st "dcd"
blo "12000,16300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dcd"
t "std_logic"
o 9
suid 3,0
)
)
)
*209 (CptPort
uid 3865,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3866,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27000,13625,27750,14375"
)
tg (CPTG
uid 3867,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3868,0
va (VaSet
)
xt "22200,13500,26000,14500"
st "enp_122m"
ju 2
blo "26000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "enp_122m"
t "std_logic"
o 3
suid 4,0
)
)
)
*210 (CptPort
uid 3869,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3870,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,18625,11000,19375"
)
tg (CPTG
uid 3871,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3872,0
va (VaSet
)
xt "12000,18500,13300,19500"
st "rts"
blo "12000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "rts"
t "std_logic"
o 5
suid 5,0
)
)
)
*211 (CptPort
uid 3873,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3874,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27000,18625,27750,19375"
)
tg (CPTG
uid 3875,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3876,0
va (VaSet
)
xt "23500,18500,26000,19500"
st "rx_v24"
ju 2
blo "26000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_v24"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 6
suid 6,0
)
)
)
*212 (CptPort
uid 3877,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3878,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,16625,11000,17375"
)
tg (CPTG
uid 3879,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3880,0
va (VaSet
)
xt "12000,16500,13400,17500"
st "rxc"
blo "12000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxc"
t "std_logic"
o 12
suid 7,0
)
)
)
*213 (CptPort
uid 3881,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3882,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,13625,11000,14375"
)
tg (CPTG
uid 3883,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3884,0
va (VaSet
)
xt "12000,13500,13400,14500"
st "rxd"
blo "12000,14300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxd"
t "std_logic"
o 13
suid 8,0
)
)
)
*214 (CptPort
uid 3885,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3886,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27000,16625,27750,17375"
)
tg (CPTG
uid 3887,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3888,0
va (VaSet
)
xt "21700,16500,26000,17500"
st "status_v24"
ju 2
blo "26000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "status_v24"
t "t_status_v24_x"
o 14
suid 9,0
)
)
)
*215 (CptPort
uid 3889,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3890,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27000,17625,27750,18375"
)
tg (CPTG
uid 3891,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3892,0
va (VaSet
)
xt "23600,17500,26000,18500"
st "tx_v24"
ju 2
blo "26000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_v24"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 15
suid 10,0
)
)
)
*216 (CptPort
uid 3893,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3894,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,17625,11000,18375"
)
tg (CPTG
uid 3895,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3896,0
va (VaSet
)
xt "12000,17500,13300,18500"
st "txd"
blo "12000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "txd"
t "std_logic"
o 7
suid 11,0
)
)
)
*217 (CptPort
uid 3897,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3898,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20625,12250,21375,13000"
)
tg (CPTG
uid 3899,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3900,0
ro 270
va (VaSet
)
xt "20500,14000,21500,15300"
st "clk"
ju 2
blo "21300,14000"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 12,0
)
)
)
*218 (CptPort
uid 3901,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3902,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19625,12250,20375,13000"
)
tg (CPTG
uid 3903,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3904,0
ro 270
va (VaSet
)
xt "19500,14000,20500,16900"
st "reset_n"
ju 2
blo "20300,14000"
)
)
thePort (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 4
suid 13,0
)
)
)
*219 (CptPort
uid 3905,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3906,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27000,14625,27750,15375"
)
tg (CPTG
uid 3907,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3908,0
va (VaSet
)
xt "21400,14500,26000,15500"
st "enp_over16"
ju 2
blo "26000,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "enp_over16"
t "std_logic"
o 10
suid 2014,0
)
)
)
*220 (CptPort
uid 4057,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4058,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,19625,11000,20375"
)
tg (CPTG
uid 4059,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4060,0
va (VaSet
)
xt "12000,19500,16900,20500"
st "enp_rx_char"
blo "12000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "enp_rx_char"
t "std_logic"
o 11
suid 2016,0
)
)
)
]
shape (Rectangle
uid 3910,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "11000,13000,27000,21000"
)
oxt "15000,6000,31000,13000"
ttg (MlTextGroup
uid 3911,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*221 (Text
uid 3912,0
va (VaSet
font "Arial,8,1"
)
xt "14500,13500,19500,14500"
st "NSK600_lib"
blo "14500,14300"
tm "BdLibraryNameMgr"
)
*222 (Text
uid 3913,0
va (VaSet
font "Arial,8,1"
)
xt "14500,14500,19200,15500"
st "serial_port"
blo "14500,15300"
tm "CptNameMgr"
)
*223 (Text
uid 3914,0
va (VaSet
font "Arial,8,1"
)
xt "14500,15500,18000,16500"
st "i2_3_v24"
blo "14500,16300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3915,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3916,0
text (MLText
uid 3917,0
va (VaSet
font "Courier New,8,0"
)
xt "2500,-1700,2500,-1700"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*224 (SaComponent
uid 3974,0
optionalChildren [
*225 (CptPort
uid 3918,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3919,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,39625,46750,40375"
)
tg (CPTG
uid 3920,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3921,0
va (VaSet
)
xt "40400,39500,45000,40500"
st "control_v24"
ju 2
blo "45000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "control_v24"
t "t_control_v24_x"
o 2
suid 1,0
)
)
)
*226 (CptPort
uid 3922,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3923,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29250,38625,30000,39375"
)
tg (CPTG
uid 3924,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3925,0
va (VaSet
)
xt "31000,38500,32400,39500"
st "cts"
blo "31000,39300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cts"
t "std_logic"
o 8
suid 2,0
)
)
)
*227 (CptPort
uid 3926,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3927,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29250,39625,30000,40375"
)
tg (CPTG
uid 3928,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3929,0
va (VaSet
)
xt "31000,39500,32600,40500"
st "dcd"
blo "31000,40300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dcd"
t "std_logic"
o 9
suid 3,0
)
)
)
*228 (CptPort
uid 3930,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3931,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,37625,46750,38375"
)
tg (CPTG
uid 3932,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3933,0
va (VaSet
)
xt "41200,37500,45000,38500"
st "enp_122m"
ju 2
blo "45000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "enp_122m"
t "std_logic"
o 3
suid 4,0
)
)
)
*229 (CptPort
uid 3934,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3935,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29250,42625,30000,43375"
)
tg (CPTG
uid 3936,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3937,0
va (VaSet
)
xt "31000,42500,32300,43500"
st "rts"
blo "31000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "rts"
t "std_logic"
o 5
suid 5,0
)
)
)
*230 (CptPort
uid 3938,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3939,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,42625,46750,43375"
)
tg (CPTG
uid 3940,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3941,0
va (VaSet
)
xt "42500,42500,45000,43500"
st "rx_v24"
ju 2
blo "45000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_v24"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 6
suid 6,0
)
)
)
*231 (CptPort
uid 3942,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3943,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29250,40625,30000,41375"
)
tg (CPTG
uid 3944,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3945,0
va (VaSet
)
xt "31000,40500,32400,41500"
st "rxc"
blo "31000,41300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxc"
t "std_logic"
o 12
suid 7,0
)
)
)
*232 (CptPort
uid 3946,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3947,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29250,37625,30000,38375"
)
tg (CPTG
uid 3948,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3949,0
va (VaSet
)
xt "31000,37500,32400,38500"
st "rxd"
blo "31000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxd"
t "std_logic"
o 13
suid 8,0
)
)
)
*233 (CptPort
uid 3950,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3951,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,40625,46750,41375"
)
tg (CPTG
uid 3952,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3953,0
va (VaSet
)
xt "40700,40500,45000,41500"
st "status_v24"
ju 2
blo "45000,41300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "status_v24"
t "t_status_v24_x"
o 14
suid 9,0
)
)
)
*234 (CptPort
uid 3954,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3955,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,41625,46750,42375"
)
tg (CPTG
uid 3956,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3957,0
va (VaSet
)
xt "42600,41500,45000,42500"
st "tx_v24"
ju 2
blo "45000,42300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_v24"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 15
suid 10,0
)
)
)
*235 (CptPort
uid 3958,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3959,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29250,41625,30000,42375"
)
tg (CPTG
uid 3960,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3961,0
va (VaSet
)
xt "31000,41500,32300,42500"
st "txd"
blo "31000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "txd"
t "std_logic"
o 7
suid 11,0
)
)
)
*236 (CptPort
uid 3962,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3963,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39625,36250,40375,37000"
)
tg (CPTG
uid 3964,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3965,0
ro 270
va (VaSet
)
xt "39500,38000,40500,39300"
st "clk"
ju 2
blo "40300,38000"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 12,0
)
)
)
*237 (CptPort
uid 3966,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3967,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38625,36250,39375,37000"
)
tg (CPTG
uid 3968,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3969,0
ro 270
va (VaSet
)
xt "38500,38000,39500,40900"
st "reset_n"
ju 2
blo "39300,38000"
)
)
thePort (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 4
suid 13,0
)
)
)
*238 (CptPort
uid 3970,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3971,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,38625,46750,39375"
)
tg (CPTG
uid 3972,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3973,0
va (VaSet
)
xt "40400,38500,45000,39500"
st "enp_over16"
ju 2
blo "45000,39300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "enp_over16"
t "std_logic"
o 10
suid 2014,0
)
)
)
*239 (CptPort
uid 4069,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4070,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29250,43625,30000,44375"
)
tg (CPTG
uid 4071,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4072,0
va (VaSet
)
xt "31000,43500,35900,44500"
st "enp_rx_char"
blo "31000,44300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "enp_rx_char"
t "std_logic"
o 11
suid 2016,0
)
)
)
]
shape (Rectangle
uid 3975,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "30000,37000,46000,45000"
)
oxt "15000,6000,31000,13000"
ttg (MlTextGroup
uid 3976,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*240 (Text
uid 3977,0
va (VaSet
font "Arial,8,1"
)
xt "33500,37500,38500,38500"
st "NSK600_lib"
blo "33500,38300"
tm "BdLibraryNameMgr"
)
*241 (Text
uid 3978,0
va (VaSet
font "Arial,8,1"
)
xt "33500,38500,38200,39500"
st "serial_port"
blo "33500,39300"
tm "CptNameMgr"
)
*242 (Text
uid 3979,0
va (VaSet
font "Arial,8,1"
)
xt "33500,39500,37000,40500"
st "i2_6_v24"
blo "33500,40300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3980,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3981,0
text (MLText
uid 3982,0
va (VaSet
font "Courier New,8,0"
)
xt "21500,22300,21500,22300"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*243 (Wire
uid 634,0
shape (OrthoPolyLine
uid 635,0
va (VaSet
vasetType 3
)
xt "0,-6000,4000,-6000"
pts [
"0,-6000"
"4000,-6000"
]
)
start &37
end &38
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 636,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 637,0
va (VaSet
)
xt "0,-7000,1300,-6000"
st "clk"
blo "0,-6200"
tm "WireNameMgr"
)
)
on &39
)
*244 (Wire
uid 649,0
shape (OrthoPolyLine
uid 650,0
va (VaSet
vasetType 3
)
xt "0,-4000,4000,-4000"
pts [
"0,-4000"
"4000,-4000"
]
)
start &40
end &41
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 651,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 652,0
va (VaSet
)
xt "0,-5000,2900,-4000"
st "reset_n"
blo "0,-4200"
tm "WireNameMgr"
)
)
on &42
)
*245 (Wire
uid 1147,0
optionalChildren [
*246 (BdJunction
uid 2581,0
ps "OnConnectorStrategy"
shape (Circle
uid 2582,0
va (VaSet
vasetType 1
)
xt "53600,5600,54400,6400"
radius 400
)
)
*247 (BdJunction
uid 2587,0
ps "OnConnectorStrategy"
shape (Circle
uid 2588,0
va (VaSet
vasetType 1
)
xt "53600,-2396,54400,-1596"
radius 400
)
)
*248 (BdJunction
uid 2785,0
ps "OnConnectorStrategy"
shape (Circle
uid 2786,0
va (VaSet
vasetType 1
)
xt "53600,13600,54400,14400"
radius 400
)
)
*249 (BdJunction
uid 2791,0
ps "OnConnectorStrategy"
shape (Circle
uid 2792,0
va (VaSet
vasetType 1
)
xt "53600,21600,54400,22400"
radius 400
)
)
*250 (BdJunction
uid 2803,0
ps "OnConnectorStrategy"
shape (Circle
uid 2804,0
va (VaSet
vasetType 1
)
xt "53600,29600,54400,30400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1148,0
va (VaSet
vasetType 3
)
xt "46750,-4000,54000,38000"
pts [
"54000,-4000"
"54000,38000"
"46750,38000"
]
)
start &43
end &228
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1153,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1154,0
va (VaSet
)
xt "55000,-4000,58800,-3000"
st "enp_122m"
blo "55000,-3200"
tm "WireNameMgr"
)
)
on &48
)
*251 (Wire
uid 1401,0
shape (OrthoPolyLine
uid 1402,0
va (VaSet
vasetType 3
)
xt "0,-2000,10250,-2000"
pts [
"10250,-2000"
"0,-2000"
]
)
start &137
end &49
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1405,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1406,0
va (VaSet
)
xt "0,-3000,1800,-2000"
st "rxd1"
blo "0,-2200"
tm "WireNameMgr"
)
)
on &25
)
*252 (Wire
uid 1407,0
shape (OrthoPolyLine
uid 1408,0
va (VaSet
vasetType 3
)
xt "0,2000,10250,2000"
pts [
"10250,2000"
"0,2000"
]
)
start &140
end &53
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1411,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1412,0
va (VaSet
)
xt "0,1000,1700,2000"
st "txd1"
blo "0,1800"
tm "WireNameMgr"
)
)
on &31
)
*253 (Wire
uid 1413,0
shape (OrthoPolyLine
uid 1414,0
va (VaSet
vasetType 3
)
xt "0,1000,10250,1000"
pts [
"10250,1000"
"0,1000"
]
)
start &136
end &52
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1417,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1418,0
va (VaSet
)
xt "0,0,1800,1000"
st "rxc1"
blo "0,800"
tm "WireNameMgr"
)
)
on &19
)
*254 (Wire
uid 1419,0
shape (OrthoPolyLine
uid 1420,0
va (VaSet
vasetType 3
)
xt "0,-1000,10250,-1000"
pts [
"10250,-1000"
"0,-1000"
]
)
start &131
end &50
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1423,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1424,0
va (VaSet
)
xt "0,-2000,1800,-1000"
st "cts1"
blo "0,-1200"
tm "WireNameMgr"
)
)
on &1
)
*255 (Wire
uid 1425,0
shape (OrthoPolyLine
uid 1426,0
va (VaSet
vasetType 3
)
xt "0,0,10250,0"
pts [
"10250,0"
"0,0"
]
)
start &132
end &51
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1429,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1430,0
va (VaSet
)
xt "0,-1000,2000,0"
st "dcd1"
blo "0,-200"
tm "WireNameMgr"
)
)
on &7
)
*256 (Wire
uid 1431,0
shape (OrthoPolyLine
uid 1432,0
va (VaSet
vasetType 3
)
xt "0,3000,10250,3000"
pts [
"10250,3000"
"0,3000"
]
)
start &134
end &54
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1435,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1436,0
va (VaSet
)
xt "0,2000,1700,3000"
st "rts1"
blo "0,2800"
tm "WireNameMgr"
)
)
on &13
)
*257 (Wire
uid 1437,0
shape (OrthoPolyLine
uid 1438,0
va (VaSet
vasetType 3
)
xt "0,10000,29250,10000"
pts [
"29250,10000"
"0,10000"
]
)
start &197
end &59
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1441,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1442,0
va (VaSet
)
xt "0,9000,1700,10000"
st "txd2"
blo "0,9800"
tm "WireNameMgr"
)
)
on &32
)
*258 (Wire
uid 1443,0
shape (OrthoPolyLine
uid 1444,0
va (VaSet
vasetType 3
)
xt "0,8000,29250,8000"
pts [
"29250,8000"
"0,8000"
]
)
start &189
end &57
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1447,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1448,0
va (VaSet
)
xt "0,7000,2000,8000"
st "dcd2"
blo "0,7800"
tm "WireNameMgr"
)
)
on &8
)
*259 (Wire
uid 1449,0
shape (OrthoPolyLine
uid 1450,0
va (VaSet
vasetType 3
)
xt "0,9000,29250,9000"
pts [
"29250,9000"
"0,9000"
]
)
start &193
end &58
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1453,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1454,0
va (VaSet
)
xt "0,8000,1800,9000"
st "rxc2"
blo "0,8800"
tm "WireNameMgr"
)
)
on &20
)
*260 (Wire
uid 1455,0
shape (OrthoPolyLine
uid 1456,0
va (VaSet
vasetType 3
)
xt "0,6000,29250,6000"
pts [
"29250,6000"
"0,6000"
]
)
start &194
end &55
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1459,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1460,0
va (VaSet
)
xt "0,5000,1800,6000"
st "rxd2"
blo "0,5800"
tm "WireNameMgr"
)
)
on &26
)
*261 (Wire
uid 1461,0
shape (OrthoPolyLine
uid 1462,0
va (VaSet
vasetType 3
)
xt "0,7000,29250,7000"
pts [
"29250,7000"
"0,7000"
]
)
start &188
end &56
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1465,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1466,0
va (VaSet
)
xt "0,6000,1800,7000"
st "cts2"
blo "0,6800"
tm "WireNameMgr"
)
)
on &2
)
*262 (Wire
uid 1467,0
shape (OrthoPolyLine
uid 1468,0
va (VaSet
vasetType 3
)
xt "0,16000,10250,16000"
pts [
"10250,16000"
"0,16000"
]
)
start &208
end &63
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1471,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1472,0
va (VaSet
)
xt "0,15000,2000,16000"
st "dcd3"
blo "0,15800"
tm "WireNameMgr"
)
)
on &9
)
*263 (Wire
uid 1473,0
shape (OrthoPolyLine
uid 1474,0
va (VaSet
vasetType 3
)
xt "0,11000,29250,11000"
pts [
"29250,11000"
"0,11000"
]
)
start &191
end &60
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1477,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1478,0
va (VaSet
)
xt "0,10000,1700,11000"
st "rts2"
blo "0,10800"
tm "WireNameMgr"
)
)
on &14
)
*264 (Wire
uid 1479,0
shape (OrthoPolyLine
uid 1480,0
va (VaSet
vasetType 3
)
xt "0,14000,10250,14000"
pts [
"10250,14000"
"0,14000"
]
)
start &213
end &61
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1483,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1484,0
va (VaSet
)
xt "0,13000,1800,14000"
st "rxd3"
blo "0,13800"
tm "WireNameMgr"
)
)
on &27
)
*265 (Wire
uid 1485,0
shape (OrthoPolyLine
uid 1486,0
va (VaSet
vasetType 3
)
xt "0,15000,10250,15000"
pts [
"10250,15000"
"0,15000"
]
)
start &207
end &62
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1489,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1490,0
va (VaSet
)
xt "0,14000,1800,15000"
st "cts3"
blo "0,14800"
tm "WireNameMgr"
)
)
on &3
)
*266 (Wire
uid 1491,0
shape (OrthoPolyLine
uid 1492,0
va (VaSet
vasetType 3
)
xt "0,18000,10250,18000"
pts [
"10250,18000"
"0,18000"
]
)
start &216
end &65
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1495,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1496,0
va (VaSet
)
xt "0,17000,1700,18000"
st "txd3"
blo "0,17800"
tm "WireNameMgr"
)
)
on &33
)
*267 (Wire
uid 1497,0
shape (OrthoPolyLine
uid 1498,0
va (VaSet
vasetType 3
)
xt "0,19000,10250,19000"
pts [
"10250,19000"
"0,19000"
]
)
start &210
end &66
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1501,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1502,0
va (VaSet
)
xt "0,18000,1700,19000"
st "rts3"
blo "0,18800"
tm "WireNameMgr"
)
)
on &15
)
*268 (Wire
uid 1503,0
shape (OrthoPolyLine
uid 1504,0
va (VaSet
vasetType 3
)
xt "0,17000,10250,17000"
pts [
"10250,17000"
"0,17000"
]
)
start &212
end &64
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1507,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1508,0
va (VaSet
)
xt "0,16000,1800,17000"
st "rxc3"
blo "0,16800"
tm "WireNameMgr"
)
)
on &21
)
*269 (Wire
uid 1509,0
shape (OrthoPolyLine
uid 1510,0
va (VaSet
vasetType 3
)
xt "0,23000,29250,23000"
pts [
"29250,23000"
"0,23000"
]
)
start &150
end &68
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1513,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1514,0
va (VaSet
)
xt "0,22000,1800,23000"
st "cts4"
blo "0,22800"
tm "WireNameMgr"
)
)
on &4
)
*270 (Wire
uid 1515,0
shape (OrthoPolyLine
uid 1516,0
va (VaSet
vasetType 3
)
xt "0,26000,29250,26000"
pts [
"29250,26000"
"0,26000"
]
)
start &159
end &71
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1519,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1520,0
va (VaSet
)
xt "0,25000,1700,26000"
st "txd4"
blo "0,25800"
tm "WireNameMgr"
)
)
on &34
)
*271 (Wire
uid 1521,0
shape (OrthoPolyLine
uid 1522,0
va (VaSet
vasetType 3
)
xt "0,24000,29250,24000"
pts [
"29250,24000"
"0,24000"
]
)
start &151
end &69
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1525,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1526,0
va (VaSet
)
xt "0,23000,2000,24000"
st "dcd4"
blo "0,23800"
tm "WireNameMgr"
)
)
on &10
)
*272 (Wire
uid 1527,0
shape (OrthoPolyLine
uid 1528,0
va (VaSet
vasetType 3
)
xt "0,27000,29250,27000"
pts [
"29250,27000"
"0,27000"
]
)
start &153
end &72
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1531,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1532,0
va (VaSet
)
xt "0,26000,1700,27000"
st "rts4"
blo "0,26800"
tm "WireNameMgr"
)
)
on &16
)
*273 (Wire
uid 1533,0
shape (OrthoPolyLine
uid 1534,0
va (VaSet
vasetType 3
)
xt "0,25000,29250,25000"
pts [
"29250,25000"
"0,25000"
]
)
start &155
end &70
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1537,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1538,0
va (VaSet
)
xt "0,24000,1800,25000"
st "rxc4"
blo "0,24800"
tm "WireNameMgr"
)
)
on &22
)
*274 (Wire
uid 1539,0
shape (OrthoPolyLine
uid 1540,0
va (VaSet
vasetType 3
)
xt "0,22000,29250,22000"
pts [
"29250,22000"
"0,22000"
]
)
start &156
end &67
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1543,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1544,0
va (VaSet
)
xt "0,21000,1800,22000"
st "rxd4"
blo "0,21800"
tm "WireNameMgr"
)
)
on &28
)
*275 (Wire
uid 1545,0
shape (OrthoPolyLine
uid 1546,0
va (VaSet
vasetType 3
)
xt "0,34000,10250,34000"
pts [
"10250,34000"
"0,34000"
]
)
start &178
end &77
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1549,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1550,0
va (VaSet
)
xt "0,33000,1700,34000"
st "txd5"
blo "0,33800"
tm "WireNameMgr"
)
)
on &35
)
*276 (Wire
uid 1551,0
shape (OrthoPolyLine
uid 1552,0
va (VaSet
vasetType 3
)
xt "0,32000,10250,32000"
pts [
"10250,32000"
"0,32000"
]
)
start &170
end &75
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1555,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1556,0
va (VaSet
)
xt "0,31000,2000,32000"
st "dcd5"
blo "0,31800"
tm "WireNameMgr"
)
)
on &11
)
*277 (Wire
uid 1557,0
shape (OrthoPolyLine
uid 1558,0
va (VaSet
vasetType 3
)
xt "0,33000,10250,33000"
pts [
"10250,33000"
"0,33000"
]
)
start &174
end &76
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1561,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1562,0
va (VaSet
)
xt "0,32000,1800,33000"
st "rxc5"
blo "0,32800"
tm "WireNameMgr"
)
)
on &23
)
*278 (Wire
uid 1563,0
shape (OrthoPolyLine
uid 1564,0
va (VaSet
vasetType 3
)
xt "0,30000,10250,30000"
pts [
"10250,30000"
"0,30000"
]
)
start &175
end &73
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1567,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1568,0
va (VaSet
)
xt "0,29000,1800,30000"
st "rxd5"
blo "0,29800"
tm "WireNameMgr"
)
)
on &29
)
*279 (Wire
uid 1569,0
shape (OrthoPolyLine
uid 1570,0
va (VaSet
vasetType 3
)
xt "0,31000,10250,31000"
pts [
"10250,31000"
"0,31000"
]
)
start &169
end &74
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1573,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1574,0
va (VaSet
)
xt "0,30000,1800,31000"
st "cts5"
blo "0,30800"
tm "WireNameMgr"
)
)
on &5
)
*280 (Wire
uid 1575,0
shape (OrthoPolyLine
uid 1576,0
va (VaSet
vasetType 3
)
xt "0,40000,29250,40000"
pts [
"29250,40000"
"0,40000"
]
)
start &227
end &81
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1579,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1580,0
va (VaSet
)
xt "0,39000,2000,40000"
st "dcd6"
blo "0,39800"
tm "WireNameMgr"
)
)
on &12
)
*281 (Wire
uid 1581,0
shape (OrthoPolyLine
uid 1582,0
va (VaSet
vasetType 3
)
xt "0,35000,10250,35000"
pts [
"10250,35000"
"0,35000"
]
)
start &172
end &78
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1585,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1586,0
va (VaSet
)
xt "0,34000,1700,35000"
st "rts5"
blo "0,34800"
tm "WireNameMgr"
)
)
on &17
)
*282 (Wire
uid 1587,0
shape (OrthoPolyLine
uid 1588,0
va (VaSet
vasetType 3
)
xt "0,39000,29250,39000"
pts [
"29250,39000"
"0,39000"
]
)
start &226
end &80
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1591,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1592,0
va (VaSet
)
xt "0,38000,1800,39000"
st "cts6"
blo "0,38800"
tm "WireNameMgr"
)
)
on &6
)
*283 (Wire
uid 1593,0
shape (OrthoPolyLine
uid 1594,0
va (VaSet
vasetType 3
)
xt "0,42000,29250,42000"
pts [
"29250,42000"
"0,42000"
]
)
start &235
end &83
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1597,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1598,0
va (VaSet
)
xt "0,41000,1700,42000"
st "txd6"
blo "0,41800"
tm "WireNameMgr"
)
)
on &36
)
*284 (Wire
uid 1599,0
shape (OrthoPolyLine
uid 1600,0
va (VaSet
vasetType 3
)
xt "0,43000,29250,43000"
pts [
"29250,43000"
"0,43000"
]
)
start &229
end &84
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1603,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1604,0
va (VaSet
)
xt "0,42000,1700,43000"
st "rts6"
blo "0,42800"
tm "WireNameMgr"
)
)
on &18
)
*285 (Wire
uid 1605,0
shape (OrthoPolyLine
uid 1606,0
va (VaSet
vasetType 3
)
xt "0,41000,29250,41000"
pts [
"29250,41000"
"0,41000"
]
)
start &231
end &82
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1609,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1610,0
va (VaSet
)
xt "0,40000,1800,41000"
st "rxc6"
blo "0,40800"
tm "WireNameMgr"
)
)
on &24
)
*286 (Wire
uid 1611,0
shape (OrthoPolyLine
uid 1612,0
va (VaSet
vasetType 3
)
xt "0,38000,29250,38000"
pts [
"29250,38000"
"0,38000"
]
)
start &232
end &79
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1615,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1616,0
va (VaSet
)
xt "0,37000,1800,38000"
st "rxd6"
blo "0,37800"
tm "WireNameMgr"
)
)
on &30
)
*287 (Wire
uid 1777,0
shape (OrthoPolyLine
uid 1778,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "27750,3000,60000,3000"
pts [
"60000,3000"
"27750,3000"
]
)
start &85
end &135
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1781,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1782,0
va (VaSet
)
xt "54000,2000,59900,3000"
st "rx_v24_1 : (3:0)"
blo "54000,2800"
tm "WireNameMgr"
)
)
on &86
)
*288 (Wire
uid 1791,0
shape (OrthoPolyLine
uid 1792,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46750,11000,60000,11000"
pts [
"60000,11000"
"46750,11000"
]
)
start &87
end &192
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1795,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1796,0
va (VaSet
)
xt "54000,10000,59900,11000"
st "rx_v24_2 : (3:0)"
blo "54000,10800"
tm "WireNameMgr"
)
)
on &88
)
*289 (Wire
uid 1805,0
shape (OrthoPolyLine
uid 1806,0
va (VaSet
vasetType 3
)
xt "27750,1000,67000,1000"
pts [
"27750,1000"
"67000,1000"
]
)
start &138
end &116
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 1809,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1810,0
va (VaSet
)
xt "61000,0,66100,1000"
st "status_v24_1"
blo "61000,800"
tm "WireNameMgr"
)
)
on &89
)
*290 (Wire
uid 1819,0
shape (OrthoPolyLine
uid 1820,0
va (VaSet
vasetType 3
)
xt "46750,9000,67000,9000"
pts [
"46750,9000"
"67000,9000"
]
)
start &195
end &116
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 1823,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1824,0
va (VaSet
)
xt "61000,8000,66100,9000"
st "status_v24_2"
blo "61000,8800"
tm "WireNameMgr"
)
)
on &90
)
*291 (Wire
uid 1833,0
shape (OrthoPolyLine
uid 1834,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "27750,2000,60000,2000"
pts [
"27750,2000"
"60000,2000"
]
)
start &139
end &91
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1837,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1838,0
va (VaSet
)
xt "54000,1000,59800,2000"
st "tx_v24_1 : (2:0)"
blo "54000,1800"
tm "WireNameMgr"
)
)
on &92
)
*292 (Wire
uid 1847,0
shape (OrthoPolyLine
uid 1848,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46750,10000,60000,10000"
pts [
"46750,10000"
"60000,10000"
]
)
start &196
end &93
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1851,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1852,0
va (VaSet
)
xt "54000,9000,59800,10000"
st "tx_v24_2 : (2:0)"
blo "54000,9800"
tm "WireNameMgr"
)
)
on &94
)
*293 (Wire
uid 2052,0
shape (OrthoPolyLine
uid 2053,0
va (VaSet
vasetType 3
)
xt "20000,-4000,20000,-3750"
pts [
"20000,-4000"
"20000,-3750"
]
)
end &142
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2056,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2057,0
ro 270
va (VaSet
isHidden 1
)
xt "19000,-1600,20000,1300"
st "reset_n"
blo "19800,1300"
tm "WireNameMgr"
)
)
on &42
)
*294 (Wire
uid 2060,0
shape (OrthoPolyLine
uid 2061,0
va (VaSet
vasetType 3
)
xt "21000,-4000,21000,-3750"
pts [
"21000,-3750"
"21000,-4000"
]
)
start &141
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2064,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2065,0
ro 270
va (VaSet
isHidden 1
)
xt "20000,-6350,21000,-5050"
st "clk"
blo "20800,-5050"
tm "WireNameMgr"
)
)
on &39
)
*295 (Wire
uid 2273,0
shape (OrthoPolyLine
uid 2274,0
va (VaSet
vasetType 3
)
xt "40000,4000,40000,4250"
pts [
"40000,4250"
"40000,4000"
]
)
start &198
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2277,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2278,0
ro 270
va (VaSet
isHidden 1
)
xt "39000,1650,40000,2950"
st "clk"
blo "39800,2950"
tm "WireNameMgr"
)
)
on &39
)
*296 (Wire
uid 2279,0
shape (OrthoPolyLine
uid 2280,0
va (VaSet
vasetType 3
)
xt "39000,4000,39000,4250"
pts [
"39000,4000"
"39000,4250"
]
)
end &199
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2283,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2284,0
ro 270
va (VaSet
isHidden 1
)
xt "38000,6400,39000,9300"
st "reset_n"
blo "38800,9300"
tm "WireNameMgr"
)
)
on &42
)
*297 (Wire
uid 2346,0
shape (OrthoPolyLine
uid 2347,0
va (VaSet
vasetType 3
)
xt "21000,12000,21000,12250"
pts [
"21000,12250"
"21000,12000"
]
)
start &217
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2350,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2351,0
ro 270
va (VaSet
isHidden 1
)
xt "20000,9650,21000,10950"
st "clk"
blo "20800,10950"
tm "WireNameMgr"
)
)
on &39
)
*298 (Wire
uid 2352,0
shape (OrthoPolyLine
uid 2353,0
va (VaSet
vasetType 3
)
xt "20000,12000,20000,12250"
pts [
"20000,12000"
"20000,12250"
]
)
end &218
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2356,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2357,0
ro 270
va (VaSet
isHidden 1
)
xt "19000,14400,20000,17300"
st "reset_n"
blo "19800,17300"
tm "WireNameMgr"
)
)
on &42
)
*299 (Wire
uid 2419,0
shape (OrthoPolyLine
uid 2420,0
va (VaSet
vasetType 3
)
xt "40000,20000,40000,20250"
pts [
"40000,20250"
"40000,20000"
]
)
start &160
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2423,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2424,0
ro 270
va (VaSet
isHidden 1
)
xt "39000,17650,40000,18950"
st "clk"
blo "39800,18950"
tm "WireNameMgr"
)
)
on &39
)
*300 (Wire
uid 2425,0
shape (OrthoPolyLine
uid 2426,0
va (VaSet
vasetType 3
)
xt "39000,20000,39000,20250"
pts [
"39000,20000"
"39000,20250"
]
)
end &161
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2429,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2430,0
ro 270
va (VaSet
isHidden 1
)
xt "38000,22400,39000,25300"
st "reset_n"
blo "38800,25300"
tm "WireNameMgr"
)
)
on &42
)
*301 (Wire
uid 2492,0
shape (OrthoPolyLine
uid 2493,0
va (VaSet
vasetType 3
)
xt "21000,28000,21000,28250"
pts [
"21000,28250"
"21000,28000"
]
)
start &179
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2496,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2497,0
ro 270
va (VaSet
isHidden 1
)
xt "20000,25650,21000,26950"
st "clk"
blo "20800,26950"
tm "WireNameMgr"
)
)
on &39
)
*302 (Wire
uid 2498,0
shape (OrthoPolyLine
uid 2499,0
va (VaSet
vasetType 3
)
xt "20000,28000,20000,28250"
pts [
"20000,28000"
"20000,28250"
]
)
end &180
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2502,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2503,0
ro 270
va (VaSet
isHidden 1
)
xt "19000,30400,20000,33300"
st "reset_n"
blo "19800,33300"
tm "WireNameMgr"
)
)
on &42
)
*303 (Wire
uid 2565,0
shape (OrthoPolyLine
uid 2566,0
va (VaSet
vasetType 3
)
xt "40000,36000,40000,36250"
pts [
"40000,36250"
"40000,36000"
]
)
start &236
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2569,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2570,0
ro 270
va (VaSet
isHidden 1
)
xt "39000,33650,40000,34950"
st "clk"
blo "39800,34950"
tm "WireNameMgr"
)
)
on &39
)
*304 (Wire
uid 2571,0
shape (OrthoPolyLine
uid 2572,0
va (VaSet
vasetType 3
)
xt "39000,36000,39000,36250"
pts [
"39000,36000"
"39000,36250"
]
)
end &237
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2575,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2576,0
ro 270
va (VaSet
isHidden 1
)
xt "38000,38400,39000,41300"
st "reset_n"
blo "38800,41300"
tm "WireNameMgr"
)
)
on &42
)
*305 (Wire
uid 2577,0
shape (OrthoPolyLine
uid 2578,0
va (VaSet
vasetType 3
)
xt "46750,6000,54000,6000"
pts [
"54000,6000"
"46750,6000"
]
)
start &246
end &190
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2579,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2580,0
va (VaSet
)
xt "48750,5000,52550,6000"
st "enp_122m"
blo "48750,5800"
tm "WireNameMgr"
)
)
on &48
)
*306 (Wire
uid 2583,0
shape (OrthoPolyLine
uid 2584,0
va (VaSet
vasetType 3
)
xt "27750,-2000,54000,-1996"
pts [
"54000,-1996"
"41000,-1996"
"41000,-2000"
"27750,-2000"
]
)
start &247
end &133
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2585,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2586,0
va (VaSet
)
xt "29750,-3000,33550,-2000"
st "enp_122m"
blo "29750,-2200"
tm "WireNameMgr"
)
)
on &48
)
*307 (Wire
uid 2637,0
shape (OrthoPolyLine
uid 2638,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "27750,19000,60000,19000"
pts [
"60000,19000"
"27750,19000"
]
)
start &96
end &211
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2641,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2642,0
va (VaSet
)
xt "54000,18000,59900,19000"
st "rx_v24_3 : (3:0)"
blo "54000,18800"
tm "WireNameMgr"
)
)
on &105
)
*308 (Wire
uid 2643,0
shape (OrthoPolyLine
uid 2644,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46750,27000,60000,27000"
pts [
"60000,27000"
"46750,27000"
]
)
start &98
end &154
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2647,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2648,0
va (VaSet
)
xt "54000,26000,59900,27000"
st "rx_v24_4 : (3:0)"
blo "54000,26800"
tm "WireNameMgr"
)
)
on &114
)
*309 (Wire
uid 2661,0
shape (OrthoPolyLine
uid 2662,0
va (VaSet
vasetType 3
)
xt "27750,17000,67000,17000"
pts [
"27750,17000"
"67000,17000"
]
)
start &214
end &116
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2665,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2666,0
va (VaSet
)
xt "61000,16000,66100,17000"
st "status_v24_3"
blo "61000,16800"
tm "WireNameMgr"
)
)
on &103
)
*310 (Wire
uid 2667,0
shape (OrthoPolyLine
uid 2668,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "27750,18000,60000,18000"
pts [
"27750,18000"
"60000,18000"
]
)
start &215
end &95
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2671,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2672,0
va (VaSet
)
xt "54000,17000,59800,18000"
st "tx_v24_3 : (2:0)"
blo "54000,17800"
tm "WireNameMgr"
)
)
on &104
)
*311 (Wire
uid 2673,0
shape (OrthoPolyLine
uid 2674,0
va (VaSet
vasetType 3
)
xt "46750,25000,67000,25000"
pts [
"46750,25000"
"67000,25000"
]
)
start &157
end &116
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2677,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2678,0
va (VaSet
)
xt "61000,24000,66100,25000"
st "status_v24_4"
blo "61000,24800"
tm "WireNameMgr"
)
)
on &106
)
*312 (Wire
uid 2679,0
shape (OrthoPolyLine
uid 2680,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46750,26000,60000,26000"
pts [
"46750,26000"
"60000,26000"
]
)
start &158
end &97
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2683,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2684,0
va (VaSet
)
xt "54000,25000,59800,26000"
st "tx_v24_4 : (2:0)"
blo "54000,25800"
tm "WireNameMgr"
)
)
on &107
)
*313 (Wire
uid 2733,0
shape (OrthoPolyLine
uid 2734,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "27750,35000,60000,35000"
pts [
"60000,35000"
"27750,35000"
]
)
start &100
end &173
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2737,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2738,0
va (VaSet
)
xt "54000,34000,59900,35000"
st "rx_v24_5 : (3:0)"
blo "54000,34800"
tm "WireNameMgr"
)
)
on &110
)
*314 (Wire
uid 2739,0
shape (OrthoPolyLine
uid 2740,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46750,43000,60000,43000"
pts [
"60000,43000"
"46750,43000"
]
)
start &102
end &230
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2743,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2744,0
va (VaSet
)
xt "54000,42000,59900,43000"
st "rx_v24_6 : (3:0)"
blo "54000,42800"
tm "WireNameMgr"
)
)
on &113
)
*315 (Wire
uid 2757,0
shape (OrthoPolyLine
uid 2758,0
va (VaSet
vasetType 3
)
xt "27750,33000,67000,33000"
pts [
"27750,33000"
"67000,33000"
]
)
start &176
end &116
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2761,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2762,0
va (VaSet
)
xt "61000,32000,66100,33000"
st "status_v24_5"
blo "61000,32800"
tm "WireNameMgr"
)
)
on &108
)
*316 (Wire
uid 2763,0
shape (OrthoPolyLine
uid 2764,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "27750,34000,60000,34000"
pts [
"27750,34000"
"60000,34000"
]
)
start &177
end &99
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2767,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2768,0
va (VaSet
)
xt "54000,33000,59800,34000"
st "tx_v24_5 : (2:0)"
blo "54000,33800"
tm "WireNameMgr"
)
)
on &109
)
*317 (Wire
uid 2769,0
shape (OrthoPolyLine
uid 2770,0
va (VaSet
vasetType 3
)
xt "46750,41000,67000,41000"
pts [
"46750,41000"
"67000,41000"
]
)
start &233
end &116
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2773,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2774,0
va (VaSet
)
xt "61000,40000,66100,41000"
st "status_v24_6"
blo "61000,40800"
tm "WireNameMgr"
)
)
on &111
)
*318 (Wire
uid 2775,0
shape (OrthoPolyLine
uid 2776,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46750,42000,60000,42000"
pts [
"46750,42000"
"60000,42000"
]
)
start &234
end &101
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2779,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2780,0
va (VaSet
)
xt "54000,41000,59800,42000"
st "tx_v24_6 : (2:0)"
blo "54000,41800"
tm "WireNameMgr"
)
)
on &112
)
*319 (Wire
uid 2781,0
shape (OrthoPolyLine
uid 2782,0
va (VaSet
vasetType 3
)
xt "27750,14000,54000,14000"
pts [
"54000,14000"
"27750,14000"
]
)
start &248
end &209
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2783,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2784,0
va (VaSet
)
xt "29750,13000,33550,14000"
st "enp_122m"
blo "29750,13800"
tm "WireNameMgr"
)
)
on &48
)
*320 (Wire
uid 2787,0
shape (OrthoPolyLine
uid 2788,0
va (VaSet
vasetType 3
)
xt "46750,22000,54000,22000"
pts [
"54000,22000"
"46750,22000"
]
)
start &249
end &152
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2789,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2790,0
va (VaSet
)
xt "48750,21000,52550,22000"
st "enp_122m"
blo "48750,21800"
tm "WireNameMgr"
)
)
on &48
)
*321 (Wire
uid 2799,0
shape (OrthoPolyLine
uid 2800,0
va (VaSet
vasetType 3
)
xt "27750,30000,54000,30000"
pts [
"54000,30000"
"27750,30000"
]
)
start &250
end &171
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2801,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2802,0
va (VaSet
)
xt "29750,29000,33550,30000"
st "enp_122m"
blo "29750,29800"
tm "WireNameMgr"
)
)
on &48
)
*322 (Wire
uid 2947,0
shape (OrthoPolyLine
uid 2948,0
va (VaSet
vasetType 3
)
xt "68000,-6000,70000,-1000"
pts [
"70000,-6000"
"68000,-6000"
"68000,-1000"
]
)
start &115
end &116
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2951,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2952,0
va (VaSet
isHidden 1
)
xt "83000,38000,87600,39000"
st "control_v24"
blo "83000,38800"
tm "WireNameMgr"
)
)
on &126
)
*323 (Wire
uid 3084,0
shape (OrthoPolyLine
uid 3085,0
va (VaSet
vasetType 3
)
xt "27750,0,67000,0"
pts [
"27750,0"
"67000,0"
]
)
start &130
end &116
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 3088,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3089,0
va (VaSet
)
xt "56000,-1000,61400,0"
st "control_v24_1"
blo "56000,-200"
tm "WireNameMgr"
)
)
on &120
)
*324 (Wire
uid 3092,0
shape (OrthoPolyLine
uid 3093,0
va (VaSet
vasetType 3
)
xt "46750,8000,67000,8000"
pts [
"46750,8000"
"67000,8000"
]
)
start &187
end &116
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 3096,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3097,0
va (VaSet
)
xt "56000,7000,61400,8000"
st "control_v24_2"
blo "56000,7800"
tm "WireNameMgr"
)
)
on &121
)
*325 (Wire
uid 3100,0
shape (OrthoPolyLine
uid 3101,0
va (VaSet
vasetType 3
)
xt "46750,24000,67000,24000"
pts [
"46750,24000"
"67000,24000"
]
)
start &149
end &116
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 3104,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3105,0
va (VaSet
)
xt "56000,23000,61400,24000"
st "control_v24_4"
blo "56000,23800"
tm "WireNameMgr"
)
)
on &122
)
*326 (Wire
uid 3108,0
shape (OrthoPolyLine
uid 3109,0
va (VaSet
vasetType 3
)
xt "27750,32000,67000,32000"
pts [
"27750,32000"
"67000,32000"
]
)
start &168
end &116
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 3112,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3113,0
va (VaSet
)
xt "56000,31000,61400,32000"
st "control_v24_5"
blo "56000,31800"
tm "WireNameMgr"
)
)
on &124
)
*327 (Wire
uid 3116,0
shape (OrthoPolyLine
uid 3117,0
va (VaSet
vasetType 3
)
xt "46750,40000,67000,40000"
pts [
"46750,40000"
"67000,40000"
]
)
start &225
end &116
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 3120,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3121,0
va (VaSet
)
xt "56000,39000,61400,40000"
st "control_v24_6"
blo "56000,39800"
tm "WireNameMgr"
)
)
on &125
)
*328 (Wire
uid 3124,0
shape (OrthoPolyLine
uid 3125,0
va (VaSet
vasetType 3
)
xt "27750,16000,67000,16000"
pts [
"27750,16000"
"67000,16000"
]
)
start &206
end &116
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 3128,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3129,0
va (VaSet
)
xt "56000,15000,61400,16000"
st "control_v24_3"
blo "56000,15800"
tm "WireNameMgr"
)
)
on &123
)
*329 (Wire
uid 3156,0
shape (OrthoPolyLine
uid 3157,0
va (VaSet
vasetType 3
)
xt "69000,-5000,70000,-1000"
pts [
"70000,-5000"
"69000,-5000"
"69000,-1000"
]
)
start &127
end &116
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3160,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3161,0
va (VaSet
isHidden 1
)
xt "64000,-6000,68300,-5000"
st "status_v24"
blo "64000,-5200"
tm "WireNameMgr"
)
)
on &128
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *330 (PackageList
uid 688,0
stg "VerticalLayoutStrategy"
textVec [
*331 (Text
uid 689,0
va (VaSet
font "arial,8,1"
)
xt "32000,-11000,37400,-10000"
st "Package List"
blo "32000,-10200"
)
*332 (MLText
uid 690,0
va (VaSet
)
xt "32000,-10000,44400,-3000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.numeric_std.all;
USE ieee.std_logic_unsigned.all;
LIBRARY NSK600_lib;
USE NSK600_lib.typedef_p.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 691,0
stg "VerticalLayoutStrategy"
textVec [
*333 (Text
uid 692,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*334 (Text
uid 693,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*335 (MLText
uid 694,0
va (VaSet
isHidden 1
)
xt "20000,2000,27100,3000"
st "`timescale 1ns/1ps"
tm "BdCompilerDirectivesTextMgr"
)
*336 (Text
uid 695,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,3000,30100,4000"
st "Post-module directives:"
blo "20000,3800"
)
*337 (MLText
uid 696,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*338 (Text
uid 697,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,29900,5000"
st "End-module directives:"
blo "20000,4800"
)
*339 (MLText
uid 698,0
va (VaSet
isHidden 1
)
xt "20000,5000,20000,5000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "80,60,1363,1064"
viewArea "-3300,-14400,81018,43284"
cachedDiagramExtent "-5900,-11000,106000,45000"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\CH-F-BAPRN00001\\P1197,winspool,"
fileName "CH-P-BAP1197"
toPrinter 1
xMargin 49
yMargin 49
paperWidth 1523
paperHeight 1077
windowsPaperWidth 1523
windowsPaperHeight 1077
paperType "A3"
windowsPaperName "A3"
useAdjustTo 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-9000,-49000"
active 1
lastUid 4138,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*340 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*341 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*342 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,3200,6500"
st "I0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
gi *343 (BdGenericInterface
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "8000,0,8000,0"
)
header "Generic Declarations"
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*344 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*345 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*346 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,1550,6500"
st "I0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*347 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*348 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*349 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,1900,6500"
st "I0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*350 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*351 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*352 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,1500,6500"
st "I0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*353 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*354 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*355 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1050,6500"
st "I0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*356 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*357 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*358 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*359 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*360 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*361 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "80000,-7000,85400,-6000"
st "Declarations"
blo "80000,-6200"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "80000,-6000,82700,-5000"
st "Ports:"
blo "80000,-5200"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "80000,-6000,83800,-5000"
st "Pre User:"
blo "80000,-5200"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "80000,-7000,80000,-7000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "80000,-6000,87100,-5000"
st "Diagram Signals:"
blo "80000,-5200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "80000,-6000,84700,-5000"
st "Post User:"
blo "80000,-5200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "80000,-7000,80000,-7000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 65,0
usingSuid 1
emptyRow *362 (LEmptyRow
)
uid 3511,0
optionalChildren [
*363 (RefLabelRowHdr
)
*364 (TitleRowHdr
)
*365 (FilterRowHdr
)
*366 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*367 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*368 (GroupColHdr
tm "GroupColHdrMgr"
)
*369 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*370 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*371 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*372 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*373 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*374 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*375 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "cts1"
t "std_logic"
o 22
suid 1,0
)
)
uid 3380,0
)
*376 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "cts2"
t "std_logic"
o 23
suid 2,0
)
)
uid 3382,0
)
*377 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "cts3"
t "std_logic"
o 24
suid 3,0
)
)
uid 3384,0
)
*378 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "cts4"
t "std_logic"
o 25
suid 4,0
)
)
uid 3386,0
)
*379 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "cts5"
t "std_logic"
o 26
suid 5,0
)
)
uid 3388,0
)
*380 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "cts6"
t "std_logic"
o 27
suid 6,0
)
)
uid 3390,0
)
*381 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dcd1"
t "std_logic"
o 28
suid 7,0
)
)
uid 3392,0
)
*382 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dcd2"
t "std_logic"
o 29
suid 8,0
)
)
uid 3394,0
)
*383 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dcd3"
t "std_logic"
o 30
suid 9,0
)
)
uid 3396,0
)
*384 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dcd4"
t "std_logic"
o 31
suid 10,0
)
)
uid 3398,0
)
*385 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dcd5"
t "std_logic"
o 32
suid 11,0
)
)
uid 3400,0
)
*386 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dcd6"
t "std_logic"
o 33
suid 12,0
)
)
uid 3402,0
)
*387 (LeafLogPort
port (LogicalPort
decl (Decl
n "rts1"
t "std_logic"
o 4
suid 13,0
)
)
uid 3404,0
)
*388 (LeafLogPort
port (LogicalPort
decl (Decl
n "rts2"
t "std_logic"
o 5
suid 14,0
)
)
uid 3406,0
)
*389 (LeafLogPort
port (LogicalPort
decl (Decl
n "rts3"
t "std_logic"
o 6
suid 15,0
)
)
uid 3408,0
)
*390 (LeafLogPort
port (LogicalPort
decl (Decl
n "rts4"
t "std_logic"
o 7
suid 16,0
)
)
uid 3410,0
)
*391 (LeafLogPort
port (LogicalPort
decl (Decl
n "rts5"
t "std_logic"
o 8
suid 17,0
)
)
uid 3412,0
)
*392 (LeafLogPort
port (LogicalPort
decl (Decl
n "rts6"
t "std_logic"
o 9
suid 18,0
)
)
uid 3414,0
)
*393 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rxc1"
t "std_logic"
o 34
suid 19,0
)
)
uid 3416,0
)
*394 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rxc2"
t "std_logic"
o 35
suid 20,0
)
)
uid 3418,0
)
*395 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rxc3"
t "std_logic"
o 36
suid 21,0
)
)
uid 3420,0
)
*396 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rxc4"
t "std_logic"
o 37
suid 22,0
)
)
uid 3422,0
)
*397 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rxc5"
t "std_logic"
o 38
suid 23,0
)
)
uid 3424,0
)
*398 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rxc6"
t "std_logic"
o 39
suid 24,0
)
)
uid 3426,0
)
*399 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rxd1"
t "std_logic"
o 40
suid 25,0
)
)
uid 3428,0
)
*400 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rxd2"
t "std_logic"
o 41
suid 26,0
)
)
uid 3430,0
)
*401 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rxd3"
t "std_logic"
o 42
suid 27,0
)
)
uid 3432,0
)
*402 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rxd4"
t "std_logic"
o 43
suid 28,0
)
)
uid 3434,0
)
*403 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rxd5"
t "std_logic"
o 44
suid 29,0
)
)
uid 3436,0
)
*404 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rxd6"
t "std_logic"
o 45
suid 30,0
)
)
uid 3438,0
)
*405 (LeafLogPort
port (LogicalPort
decl (Decl
n "txd1"
t "std_logic"
o 16
suid 31,0
)
)
uid 3440,0
)
*406 (LeafLogPort
port (LogicalPort
decl (Decl
n "txd2"
t "std_logic"
o 17
suid 32,0
)
)
uid 3442,0
)
*407 (LeafLogPort
port (LogicalPort
decl (Decl
n "txd3"
t "std_logic"
o 18
suid 33,0
)
)
uid 3444,0
)
*408 (LeafLogPort
port (LogicalPort
decl (Decl
n "txd4"
t "std_logic"
o 19
suid 34,0
)
)
uid 3446,0
)
*409 (LeafLogPort
port (LogicalPort
decl (Decl
n "txd5"
t "std_logic"
o 20
suid 35,0
)
)
uid 3448,0
)
*410 (LeafLogPort
port (LogicalPort
decl (Decl
n "txd6"
t "std_logic"
o 21
suid 36,0
)
)
uid 3450,0
)
*411 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 37,0
)
)
uid 3452,0
)
*412 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 3
suid 38,0
)
)
uid 3454,0
)
*413 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "enp_122m"
t "std_logic"
o 59
suid 39,0
)
)
uid 3456,0
)
*414 (LeafLogPort
port (LogicalPort
decl (Decl
n "rx_v24_1"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 10
suid 40,0
)
)
uid 3458,0
)
*415 (LeafLogPort
port (LogicalPort
decl (Decl
n "rx_v24_2"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 11
suid 41,0
)
)
uid 3460,0
)
*416 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "status_v24_1"
t "t_status_v24_x"
o 60
suid 42,0
)
)
uid 3462,0
)
*417 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "status_v24_2"
t "t_status_v24_x"
o 61
suid 43,0
)
)
uid 3464,0
)
*418 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tx_v24_1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 47
suid 44,0
)
)
uid 3466,0
)
*419 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tx_v24_2"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 48
suid 45,0
)
)
uid 3468,0
)
*420 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "status_v24_3"
t "t_status_v24_x"
o 62
suid 46,0
)
)
uid 3470,0
)
*421 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tx_v24_3"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 49
suid 47,0
)
)
uid 3472,0
)
*422 (LeafLogPort
port (LogicalPort
decl (Decl
n "rx_v24_3"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 12
suid 48,0
)
)
uid 3474,0
)
*423 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "status_v24_4"
t "t_status_v24_x"
o 63
suid 49,0
)
)
uid 3476,0
)
*424 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tx_v24_4"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 50
suid 50,0
)
)
uid 3478,0
)
*425 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "status_v24_5"
t "t_status_v24_x"
o 64
suid 51,0
)
)
uid 3480,0
)
*426 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tx_v24_5"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 51
suid 52,0
)
)
uid 3482,0
)
*427 (LeafLogPort
port (LogicalPort
decl (Decl
n "rx_v24_5"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 14
suid 53,0
)
)
uid 3484,0
)
*428 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "status_v24_6"
t "t_status_v24_x"
o 65
suid 54,0
)
)
uid 3486,0
)
*429 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tx_v24_6"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 52
suid 55,0
)
)
uid 3488,0
)
*430 (LeafLogPort
port (LogicalPort
decl (Decl
n "rx_v24_6"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 15
suid 56,0
)
)
uid 3490,0
)
*431 (LeafLogPort
port (LogicalPort
decl (Decl
n "rx_v24_4"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 13
suid 57,0
)
)
uid 3492,0
)
*432 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "control_v24_1"
t "t_control_v24_x"
o 53
suid 58,0
)
)
uid 3494,0
)
*433 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "control_v24_2"
t "t_control_v24_x"
o 54
suid 59,0
)
)
uid 3496,0
)
*434 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "control_v24_4"
t "t_control_v24_x"
o 56
suid 60,0
)
)
uid 3498,0
)
*435 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "control_v24_3"
t "t_control_v24_x"
o 55
suid 61,0
)
)
uid 3500,0
)
*436 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "control_v24_5"
t "t_control_v24_x"
o 57
suid 62,0
)
)
uid 3502,0
)
*437 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "control_v24_6"
t "t_control_v24_x"
o 58
suid 63,0
)
)
uid 3504,0
)
*438 (LeafLogPort
port (LogicalPort
decl (Decl
n "control_v24"
t "t_control_v24"
o 2
suid 64,0
)
)
uid 3506,0
)
*439 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "status_v24"
t "t_status_v24"
o 46
suid 65,0
)
)
uid 3508,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 3524,0
optionalChildren [
*440 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *441 (MRCItem
litem &362
pos 65
dimension 20
)
uid 3526,0
optionalChildren [
*442 (MRCItem
litem &363
pos 0
dimension 20
uid 3527,0
)
*443 (MRCItem
litem &364
pos 1
dimension 23
uid 3528,0
)
*444 (MRCItem
litem &365
pos 2
hidden 1
dimension 20
uid 3529,0
)
*445 (MRCItem
litem &375
pos 1
dimension 20
uid 3381,0
)
*446 (MRCItem
litem &376
pos 2
dimension 20
uid 3383,0
)
*447 (MRCItem
litem &377
pos 3
dimension 20
uid 3385,0
)
*448 (MRCItem
litem &378
pos 4
dimension 20
uid 3387,0
)
*449 (MRCItem
litem &379
pos 5
dimension 20
uid 3389,0
)
*450 (MRCItem
litem &380
pos 6
dimension 20
uid 3391,0
)
*451 (MRCItem
litem &381
pos 7
dimension 20
uid 3393,0
)
*452 (MRCItem
litem &382
pos 8
dimension 20
uid 3395,0
)
*453 (MRCItem
litem &383
pos 9
dimension 20
uid 3397,0
)
*454 (MRCItem
litem &384
pos 10
dimension 20
uid 3399,0
)
*455 (MRCItem
litem &385
pos 11
dimension 20
uid 3401,0
)
*456 (MRCItem
litem &386
pos 12
dimension 20
uid 3403,0
)
*457 (MRCItem
litem &387
pos 13
dimension 20
uid 3405,0
)
*458 (MRCItem
litem &388
pos 14
dimension 20
uid 3407,0
)
*459 (MRCItem
litem &389
pos 15
dimension 20
uid 3409,0
)
*460 (MRCItem
litem &390
pos 16
dimension 20
uid 3411,0
)
*461 (MRCItem
litem &391
pos 17
dimension 20
uid 3413,0
)
*462 (MRCItem
litem &392
pos 18
dimension 20
uid 3415,0
)
*463 (MRCItem
litem &393
pos 25
dimension 20
uid 3417,0
)
*464 (MRCItem
litem &394
pos 26
dimension 20
uid 3419,0
)
*465 (MRCItem
litem &395
pos 27
dimension 20
uid 3421,0
)
*466 (MRCItem
litem &396
pos 28
dimension 20
uid 3423,0
)
*467 (MRCItem
litem &397
pos 29
dimension 20
uid 3425,0
)
*468 (MRCItem
litem &398
pos 30
dimension 20
uid 3427,0
)
*469 (MRCItem
litem &399
pos 31
dimension 20
uid 3429,0
)
*470 (MRCItem
litem &400
pos 32
dimension 20
uid 3431,0
)
*471 (MRCItem
litem &401
pos 33
dimension 20
uid 3433,0
)
*472 (MRCItem
litem &402
pos 34
dimension 20
uid 3435,0
)
*473 (MRCItem
litem &403
pos 35
dimension 20
uid 3437,0
)
*474 (MRCItem
litem &404
pos 36
dimension 20
uid 3439,0
)
*475 (MRCItem
litem &405
pos 44
dimension 20
uid 3441,0
)
*476 (MRCItem
litem &406
pos 45
dimension 20
uid 3443,0
)
*477 (MRCItem
litem &407
pos 46
dimension 20
uid 3445,0
)
*478 (MRCItem
litem &408
pos 47
dimension 20
uid 3447,0
)
*479 (MRCItem
litem &409
pos 48
dimension 20
uid 3449,0
)
*480 (MRCItem
litem &410
pos 49
dimension 20
uid 3451,0
)
*481 (MRCItem
litem &411
pos 50
dimension 20
uid 3453,0
)
*482 (MRCItem
litem &412
pos 51
dimension 20
uid 3455,0
)
*483 (MRCItem
litem &413
pos 52
dimension 20
uid 3457,0
)
*484 (MRCItem
litem &414
pos 19
dimension 20
uid 3459,0
)
*485 (MRCItem
litem &415
pos 20
dimension 20
uid 3461,0
)
*486 (MRCItem
litem &416
pos 53
dimension 20
uid 3463,0
)
*487 (MRCItem
litem &417
pos 54
dimension 20
uid 3465,0
)
*488 (MRCItem
litem &418
pos 38
dimension 20
uid 3467,0
)
*489 (MRCItem
litem &419
pos 39
dimension 20
uid 3469,0
)
*490 (MRCItem
litem &420
pos 55
dimension 20
uid 3471,0
)
*491 (MRCItem
litem &421
pos 40
dimension 20
uid 3473,0
)
*492 (MRCItem
litem &422
pos 21
dimension 20
uid 3475,0
)
*493 (MRCItem
litem &423
pos 56
dimension 20
uid 3477,0
)
*494 (MRCItem
litem &424
pos 41
dimension 20
uid 3479,0
)
*495 (MRCItem
litem &425
pos 57
dimension 20
uid 3481,0
)
*496 (MRCItem
litem &426
pos 42
dimension 20
uid 3483,0
)
*497 (MRCItem
litem &427
pos 23
dimension 20
uid 3485,0
)
*498 (MRCItem
litem &428
pos 58
dimension 20
uid 3487,0
)
*499 (MRCItem
litem &429
pos 43
dimension 20
uid 3489,0
)
*500 (MRCItem
litem &430
pos 24
dimension 20
uid 3491,0
)
*501 (MRCItem
litem &431
pos 22
dimension 20
uid 3493,0
)
*502 (MRCItem
litem &432
pos 59
dimension 20
uid 3495,0
)
*503 (MRCItem
litem &433
pos 60
dimension 20
uid 3497,0
)
*504 (MRCItem
litem &434
pos 61
dimension 20
uid 3499,0
)
*505 (MRCItem
litem &435
pos 62
dimension 20
uid 3501,0
)
*506 (MRCItem
litem &436
pos 63
dimension 20
uid 3503,0
)
*507 (MRCItem
litem &437
pos 64
dimension 20
uid 3505,0
)
*508 (MRCItem
litem &438
pos 0
dimension 20
uid 3507,0
)
*509 (MRCItem
litem &439
pos 37
dimension 20
uid 3509,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 3530,0
optionalChildren [
*510 (MRCItem
litem &366
pos 0
dimension 20
uid 3531,0
)
*511 (MRCItem
litem &368
pos 1
dimension 50
uid 3532,0
)
*512 (MRCItem
litem &369
pos 2
dimension 100
uid 3533,0
)
*513 (MRCItem
litem &370
pos 3
dimension 50
uid 3534,0
)
*514 (MRCItem
litem &371
pos 4
dimension 100
uid 3535,0
)
*515 (MRCItem
litem &372
pos 5
dimension 100
uid 3536,0
)
*516 (MRCItem
litem &373
pos 6
dimension 50
uid 3537,0
)
*517 (MRCItem
litem &374
pos 7
dimension 80
uid 3538,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 3525,0
vaOverrides [
]
)
]
)
uid 3510,0
)
)
