Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Dec 29 09:21:08 2025
| Host         : salvage running 64-bit unknown
| Command      : report_timing -file /home/ptracton/src/Gemini_IP/IP/interface/UART/sim/synthesis/uart_apb/uart_apb_timing.rpt
| Design       : uart_apb
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 paddr[6]
                            (input port)
  Destination:            prdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.440ns  (logic 3.874ns (60.151%)  route 2.566ns (39.849%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  paddr[6] (IN)
                         net (fo=0)                   0.000     0.000    paddr[6]
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  paddr_IBUF[6]_inst/O
                         net (fo=10, unplaced)        0.800     1.722    core_inst/paddr_IBUF[6]
                         LUT5 (Prop_lut5_I4_O)        0.124     1.846 f  core_inst/prdata_OBUF[31]_inst_i_2/O
                         net (fo=29, unplaced)        0.518     2.364    core_inst/prdata_OBUF[31]_inst_i_2_n_0
                         LUT4 (Prop_lut4_I3_O)        0.118     2.482 f  core_inst/prdata_OBUF[4]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     2.931    core_inst/prdata_OBUF[4]_inst_i_4_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.055 r  core_inst/prdata_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.855    prdata_OBUF[4]
                         OBUF (Prop_obuf_I_O)         2.585     6.440 r  prdata_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.440    prdata[4]
                                                                      r  prdata[4] (OUT)
  -------------------------------------------------------------------    -------------------




