{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713664199996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713664199997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 20:49:59 2024 " "Processing started: Sat Apr 20 20:49:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713664199997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664199997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pong2 -c PE2_gtbuckner42 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pong2 -c PE2_gtbuckner42" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664199997 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713664200263 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713664200263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_boot/synthesis/dual_boot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dual_boot/synthesis/dual_boot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dual_boot-rtl " "Found design unit 1: dual_boot-rtl" {  } { { "dual_boot/synthesis/dual_boot.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/dual_boot.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206710 ""} { "Info" "ISGN_ENTITY_NAME" "1 dual_boot " "Found entity 1: dual_boot" {  } { { "dual_boot/synthesis/dual_boot.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/dual_boot.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664206710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_boot/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_boot/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "dual_boot/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664206711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_boot/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_boot/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "dual_boot/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664206713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_boot/synthesis/submodules/altera_dual_boot.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_boot/synthesis/submodules/altera_dual_boot.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dual_boot " "Found entity 1: altera_dual_boot" {  } { { "dual_boot/synthesis/submodules/altera_dual_boot.v" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/altera_dual_boot.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664206714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_dual_boot_avmm " "Found entity 1: alt_dual_boot_avmm" {  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664206772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_boot/synthesis/submodules/rtl/alt_dual_boot.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_dual_boot " "Found entity 1: alt_dual_boot" {  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664206846 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spi.sv(86) " "Verilog HDL information at spi.sv(86): always construct contains both blocking and non-blocking assignments" {  } { { "Components/spi.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/Components/spi.sv" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1713664206847 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "active ACTIVE spi.sv(19) " "Verilog HDL Declaration information at spi.sv(19): object \"active\" differs only in case from object \"ACTIVE\" in the same scope" {  } { { "Components/spi.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/Components/spi.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713664206847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/spi.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/spi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "Components/spi.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/Components/spi.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664206847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/gsensor.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/gsensor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gsensor " "Found entity 1: gsensor" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/Components/gsensor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664206849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/adxl345_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/adxl345_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADXL345_controller-ADXL345_controller_structural " "Found design unit 1: ADXL345_controller-ADXL345_controller_structural" {  } { { "Components/ADXL345_controller.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/Components/ADXL345_controller.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206850 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADXL345_controller " "Found entity 1: ADXL345_controller" {  } { { "Components/ADXL345_controller.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/Components/ADXL345_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664206850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/7segmentdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/7segmentdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_7segment-Behavioral " "Found design unit 1: bcd_7segment-Behavioral" {  } { { "Components/7segmentDecoder.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/Components/7segmentDecoder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206851 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_7segment " "Found entity 1: bcd_7segment" {  } { { "Components/7segmentDecoder.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/Components/7segmentDecoder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664206851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664206852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ttu.vhdl 60 29 " "Found 60 design units, including 29 entities, in source file ttu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TTU " "Found design unit 1: TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 TTU-body " "Found design unit 2: TTU-body" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 EX_PACKAGE-A1 " "Found design unit 3: EX_PACKAGE-A1" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 INV_TTU-RTL " "Found design unit 4: INV_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 134 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR2_TTU-RTL " "Found design unit 5: OR2_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 158 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 or3_TTU-RTL " "Found design unit 6: or3_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 179 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 OR4_TTU-RTL " "Found design unit 7: OR4_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 201 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 AND2_TTU-RTL " "Found design unit 8: AND2_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 224 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 AND3_TTU-RTL " "Found design unit 9: AND3_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 245 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 AND4_TTU-RTL " "Found design unit 10: AND4_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 267 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 XOR2_TTU-RTL " "Found design unit 11: XOR2_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 290 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 XOR3_TTU-RTL " "Found design unit 12: XOR3_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 311 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 XOR4_TTU-RTL " "Found design unit 13: XOR4_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 333 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 NOR2_TTU-RTL " "Found design unit 14: NOR2_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 NOR3_TTU-RTL " "Found design unit 15: NOR3_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 377 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 NOR4_TTU-RTL " "Found design unit 16: NOR4_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 399 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 NAND2_TTU-RTL " "Found design unit 17: NAND2_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 422 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 NAND3_TTU-RTL " "Found design unit 18: NAND3_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 443 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 NAND4_TTU-RTL " "Found design unit 19: NAND4_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 465 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 XNOR2_TTU-RTL " "Found design unit 20: XNOR2_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 488 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 XNOR3_TTU-RTL " "Found design unit 21: XNOR3_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 509 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 XNOR4_TTU-RTL " "Found design unit 22: XNOR4_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 531 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "23 decoder_3to8_TTU-behavioral " "Found design unit 23: decoder_3to8_TTU-behavioral" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 552 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "24 mux_2to1_TTU-behavioral " "Found design unit 24: mux_2to1_TTU-behavioral" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 577 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "25 mux_4to1_TTU-behavioral " "Found design unit 25: mux_4to1_TTU-behavioral" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 601 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "26 SR_LATCH_TTU-RTL " "Found design unit 26: SR_LATCH_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 632 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "27 SRFF_TTU-RTL " "Found design unit 27: SRFF_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 652 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "28 DFF_TTU-RTL " "Found design unit 28: DFF_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 684 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "29 bin2seg7-behavorial " "Found design unit 29: bin2seg7-behavorial" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 718 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "30 PRNG_gtbuckner42-mySol " "Found design unit 30: PRNG_gtbuckner42-mySol" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 818 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "31 ripple_counter-arch_rtl " "Found design unit 31: ripple_counter-arch_rtl" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 937 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_PACKAGE " "Found entity 1: EX_PACKAGE" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_ENTITY_NAME" "2 INV_TTU " "Found entity 2: INV_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_ENTITY_NAME" "3 OR2_TTU " "Found entity 3: OR2_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR3_TTU " "Found entity 4: OR3_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_ENTITY_NAME" "5 OR4_TTU " "Found entity 5: OR4_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_ENTITY_NAME" "6 AND2_TTU " "Found entity 6: AND2_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_ENTITY_NAME" "7 AND3_TTU " "Found entity 7: AND3_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 237 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_ENTITY_NAME" "8 AND4_TTU " "Found entity 8: AND4_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 258 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_ENTITY_NAME" "9 XOR2_TTU " "Found entity 9: XOR2_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 283 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_ENTITY_NAME" "10 XOR3_TTU " "Found entity 10: XOR3_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 303 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_ENTITY_NAME" "11 XOR4_TTU " "Found entity 11: XOR4_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 324 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_ENTITY_NAME" "12 NOR2_TTU " "Found entity 12: NOR2_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 349 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_ENTITY_NAME" "13 NOR3_TTU " "Found entity 13: NOR3_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 369 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_ENTITY_NAME" "14 NOR4_TTU " "Found entity 14: NOR4_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_ENTITY_NAME" "15 NAND2_TTU " "Found entity 15: NAND2_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 415 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_ENTITY_NAME" "16 NAND3_TTU " "Found entity 16: NAND3_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_ENTITY_NAME" "17 NAND4_TTU " "Found entity 17: NAND4_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 456 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_ENTITY_NAME" "18 XNOR2_TTU " "Found entity 18: XNOR2_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_ENTITY_NAME" "19 XNOR3_TTU " "Found entity 19: XNOR3_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 501 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_ENTITY_NAME" "20 XNOR4_TTU " "Found entity 20: XNOR4_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 522 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_ENTITY_NAME" "21 decoder_3to8_TTU " "Found entity 21: decoder_3to8_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_ENTITY_NAME" "22 mux_2to1_TTU " "Found entity 22: mux_2to1_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 571 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_ENTITY_NAME" "23 mux_4to1_TTU " "Found entity 23: mux_4to1_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_ENTITY_NAME" "24 SR_LATCH_TTU " "Found entity 24: SR_LATCH_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_ENTITY_NAME" "25 SRFF_TTU " "Found entity 25: SRFF_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 643 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_ENTITY_NAME" "26 DFF_TTU " "Found entity 26: DFF_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 676 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_ENTITY_NAME" "27 bin2seg7 " "Found entity 27: bin2seg7" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 710 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_ENTITY_NAME" "28 PRNG_gtbuckner42 " "Found entity 28: PRNG_gtbuckner42" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""} { "Info" "ISGN_ENTITY_NAME" "29 ripple_counter " "Found entity 29: ripple_counter" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 927 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664206854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll_25_175.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_pll_25_175.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pll_25_175-SYN " "Found design unit 1: vga_pll_25_175-SYN" {  } { { "vga_pll_25_175.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/vga_pll_25_175.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206856 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_25_175 " "Found entity 1: vga_pll_25_175" {  } { { "vga_pll_25_175.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/vga_pll_25_175.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664206856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/vga_controller.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206857 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/vga_controller.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664206857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator-behavior " "Found design unit 1: hw_image_generator-behavior" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206858 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator " "Found entity 1: hw_image_generator" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664206858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw6p3modified.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw6p3modified.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw6p3Modified-mysol " "Found design unit 1: hw6p3Modified-mysol" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw6p3Modified.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206859 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw6p3Modified " "Found entity 1: hw6p3Modified" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw6p3Modified.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664206859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pe2_gtbuckner42.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pe2_gtbuckner42.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PE2_gtbuckner42-vga_structural " "Found design unit 1: PE2_gtbuckner42-vga_structural" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206860 ""} { "Info" "ISGN_ENTITY_NAME" "1 PE2_gtbuckner42 " "Found entity 1: PE2_gtbuckner42" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664206860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664206860 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PE2_gtbuckner42 " "Elaborating entity \"PE2_gtbuckner42\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713664207005 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GSENSOR_CS_N PE2_gtbuckner42.vhd(32) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(32): used implicit default value for signal \"GSENSOR_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713664207010 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GSENSOR_SCLK PE2_gtbuckner42.vhd(33) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(33): used implicit default value for signal \"GSENSOR_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713664207010 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dFix PE2_gtbuckner42.vhd(37) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(37): used explicit default value for signal \"dFix\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713664207010 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ledFix PE2_gtbuckner42.vhd(38) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(38): used explicit default value for signal \"ledFix\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713664207010 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "max10_clk PE2_gtbuckner42.vhd(173) " "Verilog HDL or VHDL warning at PE2_gtbuckner42.vhd(173): object \"max10_clk\" assigned a value but never read" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713664207010 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "upper_box PE2_gtbuckner42.vhd(180) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(180): used explicit default value for signal \"upper_box\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 180 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713664207010 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "upper_box_h PE2_gtbuckner42.vhd(181) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(181): used explicit default value for signal \"upper_box_h\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 181 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713664207010 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "lower_box_h PE2_gtbuckner42.vhd(182) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(182): used explicit default value for signal \"lower_box_h\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 182 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713664207010 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "lower_box PE2_gtbuckner42.vhd(183) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(183): used explicit default value for signal \"lower_box\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 183 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713664207010 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Middle_box_w PE2_gtbuckner42.vhd(184) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(184): used explicit default value for signal \"Middle_box_w\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 184 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713664207010 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Middle_box PE2_gtbuckner42.vhd(185) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(185): used explicit default value for signal \"Middle_box\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 185 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713664207010 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "left_paddle_x PE2_gtbuckner42.vhd(189) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(189): used explicit default value for signal \"left_paddle_x\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 189 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713664207010 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "right_paddle_x PE2_gtbuckner42.vhd(191) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(191): used explicit default value for signal \"right_paddle_x\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 191 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713664207010 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "paddle_width PE2_gtbuckner42.vhd(192) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(192): used explicit default value for signal \"paddle_width\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 192 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713664207010 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "paddle_height PE2_gtbuckner42.vhd(193) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(193): used explicit default value for signal \"paddle_height\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 193 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713664207010 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "left_paddle_middle PE2_gtbuckner42.vhd(194) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(194): used explicit default value for signal \"left_paddle_middle\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 194 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713664207010 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "right_paddle_middle PE2_gtbuckner42.vhd(195) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(195): used explicit default value for signal \"right_paddle_middle\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 195 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713664207010 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ball_size PE2_gtbuckner42.vhd(222) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(222): used explicit default value for signal \"ball_size\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 222 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713664207010 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ball1_row_middle PE2_gtbuckner42.vhd(223) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(223): used explicit default value for signal \"ball1_row_middle\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 223 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713664207010 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "y_factor_inv PE2_gtbuckner42.vhd(225) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(225): used explicit default value for signal \"y_factor_inv\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 225 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713664207010 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "seed PE2_gtbuckner42.vhd(229) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(229): used explicit default value for signal \"seed\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 229 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713664207010 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "seed2 PE2_gtbuckner42.vhd(230) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(230): used explicit default value for signal \"seed2\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 230 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713664207010 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_L_score PE2_gtbuckner42.vhd(309) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(309): signal \"player_L_score\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207010 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_R_score PE2_gtbuckner42.vhd(309) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(309): signal \"player_R_score\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207010 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Next_State PE2_gtbuckner42.vhd(300) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(300): inferring latch(es) for signal or variable \"Next_State\", which holds its previous value in one or more paths through the process" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 300 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713664207010 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball1_col PE2_gtbuckner42.vhd(339) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(339): signal \"ball1_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207010 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball1_row PE2_gtbuckner42.vhd(340) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(340): signal \"ball1_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207010 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "scalarx PE2_gtbuckner42.vhd(341) " "VHDL Variable Declaration warning at PE2_gtbuckner42.vhd(341): used initial value expression for variable \"scalarx\" because variable was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 341 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713664207010 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "scalary PE2_gtbuckner42.vhd(342) " "VHDL Variable Declaration warning at PE2_gtbuckner42.vhd(342): used initial value expression for variable \"scalary\" because variable was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 342 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713664207010 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "x_speed_default PE2_gtbuckner42.vhd(347) " "VHDL Variable Declaration warning at PE2_gtbuckner42.vhd(347): used initial value expression for variable \"x_speed_default\" because variable was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 347 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713664207010 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "x_speed_max PE2_gtbuckner42.vhd(348) " "VHDL Variable Declaration warning at PE2_gtbuckner42.vhd(348): used initial value expression for variable \"x_speed_max\" because variable was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 348 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713664207010 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Current_State PE2_gtbuckner42.vhd(356) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(356): signal \"Current_State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 356 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207010 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Current_State PE2_gtbuckner42.vhd(440) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(440): signal \"Current_State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 440 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207010 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Psuedo_Random_Num PE2_gtbuckner42.vhd(457) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(457): signal \"Psuedo_Random_Num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 457 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207010 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Psuedo_Random_Num2 PE2_gtbuckner42.vhd(458) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(458): signal \"Psuedo_Random_Num2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 458 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207010 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Psuedo_Random_Num PE2_gtbuckner42.vhd(459) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(459): signal \"Psuedo_Random_Num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 459 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207010 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Psuedo_Random_Num2 PE2_gtbuckner42.vhd(462) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(462): signal \"Psuedo_Random_Num2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 462 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207010 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Current_State PE2_gtbuckner42.vhd(478) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(478): signal \"Current_State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 478 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207010 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_L_scored PE2_gtbuckner42.vhd(480) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(480): signal \"player_L_scored\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 480 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207010 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_L_score PE2_gtbuckner42.vhd(481) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(481): signal \"player_L_score\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 481 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_L_score PE2_gtbuckner42.vhd(484) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(484): signal \"player_L_score\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 484 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_L_score PE2_gtbuckner42.vhd(485) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(485): signal \"player_L_score\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 485 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_R_score PE2_gtbuckner42.vhd(487) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(487): signal \"player_R_score\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 487 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_R_score PE2_gtbuckner42.vhd(490) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(490): signal \"player_R_score\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 490 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_R_score PE2_gtbuckner42.vhd(491) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(491): signal \"player_R_score\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 491 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Psuedo_Random_Num PE2_gtbuckner42.vhd(495) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(495): signal \"Psuedo_Random_Num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 495 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Psuedo_Random_Num2 PE2_gtbuckner42.vhd(496) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(496): signal \"Psuedo_Random_Num2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 496 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Psuedo_Random_Num PE2_gtbuckner42.vhd(497) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(497): signal \"Psuedo_Random_Num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 497 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Psuedo_Random_Num2 PE2_gtbuckner42.vhd(500) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(500): signal \"Psuedo_Random_Num2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 500 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "player_L_score PE2_gtbuckner42.vhd(337) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(337): inferring latch(es) for signal or variable \"player_L_score\", which holds its previous value in one or more paths through the process" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "player_R_score PE2_gtbuckner42.vhd(337) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(337): inferring latch(es) for signal or variable \"player_R_score\", which holds its previous value in one or more paths through the process" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "player_L_scoreLSBs PE2_gtbuckner42.vhd(337) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(337): inferring latch(es) for signal or variable \"player_L_scoreLSBs\", which holds its previous value in one or more paths through the process" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "player_L_scoreMSBs PE2_gtbuckner42.vhd(337) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(337): inferring latch(es) for signal or variable \"player_L_scoreMSBs\", which holds its previous value in one or more paths through the process" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Player_R_scoreLSBs PE2_gtbuckner42.vhd(337) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(337): inferring latch(es) for signal or variable \"Player_R_scoreLSBs\", which holds its previous value in one or more paths through the process" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Player_R_scoreMSBs PE2_gtbuckner42.vhd(337) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(337): inferring latch(es) for signal or variable \"Player_R_scoreMSBs\", which holds its previous value in one or more paths through the process" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "var_L_score PE2_gtbuckner42.vhd(337) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(337): inferring latch(es) for signal or variable \"var_L_score\", which holds its previous value in one or more paths through the process" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "var_R_score PE2_gtbuckner42.vhd(337) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(337): inferring latch(es) for signal or variable \"var_R_score\", which holds its previous value in one or more paths through the process" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "move_amt PE2_gtbuckner42.vhd(525) " "VHDL Variable Declaration warning at PE2_gtbuckner42.vhd(525): used initial value expression for variable \"move_amt\" because variable was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 525 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rotary_DT PE2_gtbuckner42.vhd(581) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(581): signal \"Rotary_DT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 581 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rst_game PE2_gtbuckner42.vhd(587) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(587): signal \"Rst_game\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 587 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "move_amt PE2_gtbuckner42.vhd(605) " "VHDL Variable Declaration warning at PE2_gtbuckner42.vhd(605): used initial value expression for variable \"move_amt\" because variable was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 605 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rotary_DT2 PE2_gtbuckner42.vhd(661) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(661): signal \"Rotary_DT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 661 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rst_game PE2_gtbuckner42.vhd(667) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(667): signal \"Rst_game\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 667 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_x PE2_gtbuckner42.vhd(49) " "Output port \"data_x\" at PE2_gtbuckner42.vhd(49) has no driver" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_y PE2_gtbuckner42.vhd(50) " "Output port \"data_y\" at PE2_gtbuckner42.vhd(50) has no driver" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_z PE2_gtbuckner42.vhd(51) " "Output port \"data_z\" at PE2_gtbuckner42.vhd(51) has no driver" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "buzz_sig PE2_gtbuckner42.vhd(55) " "Output port \"buzz_sig\" at PE2_gtbuckner42.vhd(55) has no driver" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Player_R_scoreMSBs\[0\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"Player_R_scoreMSBs\[0\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Player_R_scoreMSBs\[1\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"Player_R_scoreMSBs\[1\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Player_R_scoreMSBs\[2\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"Player_R_scoreMSBs\[2\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Player_R_scoreMSBs\[3\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"Player_R_scoreMSBs\[3\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Player_R_scoreLSBs\[0\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"Player_R_scoreLSBs\[0\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Player_R_scoreLSBs\[1\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"Player_R_scoreLSBs\[1\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Player_R_scoreLSBs\[2\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"Player_R_scoreLSBs\[2\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Player_R_scoreLSBs\[3\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"Player_R_scoreLSBs\[3\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_scoreMSBs\[0\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_L_scoreMSBs\[0\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_scoreMSBs\[1\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_L_scoreMSBs\[1\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_scoreMSBs\[2\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_L_scoreMSBs\[2\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_scoreMSBs\[3\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_L_scoreMSBs\[3\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_scoreLSBs\[0\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_L_scoreLSBs\[0\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_scoreLSBs\[1\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_L_scoreLSBs\[1\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_scoreLSBs\[2\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_L_scoreLSBs\[2\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_scoreLSBs\[3\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_L_scoreLSBs\[3\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[0\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_R_score\[0\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[1\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_R_score\[1\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[2\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_R_score\[2\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[3\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_R_score\[3\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[4\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_R_score\[4\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[5\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_R_score\[5\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[6\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_R_score\[6\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[7\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_R_score\[7\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[8\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_R_score\[8\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[9\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_R_score\[9\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[10\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_R_score\[10\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[11\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_R_score\[11\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207011 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[12\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_R_score\[12\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[13\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_R_score\[13\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[14\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_R_score\[14\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[15\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_R_score\[15\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[16\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_R_score\[16\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[17\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_R_score\[17\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[18\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_R_score\[18\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[19\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_R_score\[19\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[20\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_R_score\[20\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[21\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_R_score\[21\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[22\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_R_score\[22\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[23\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_R_score\[23\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[24\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_R_score\[24\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[25\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_R_score\[25\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[26\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_R_score\[26\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[27\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_R_score\[27\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[28\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_R_score\[28\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[29\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_R_score\[29\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[30\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_R_score\[30\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[31\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_R_score\[31\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[0\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_L_score\[0\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[1\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_L_score\[1\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[2\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_L_score\[2\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[3\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_L_score\[3\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[4\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_L_score\[4\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[5\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_L_score\[5\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[6\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_L_score\[6\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[7\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_L_score\[7\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[8\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_L_score\[8\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[9\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_L_score\[9\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[10\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_L_score\[10\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[11\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_L_score\[11\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[12\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_L_score\[12\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[13\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_L_score\[13\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[14\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_L_score\[14\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[15\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_L_score\[15\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[16\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_L_score\[16\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[17\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_L_score\[17\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[18\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_L_score\[18\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[19\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_L_score\[19\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[20\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_L_score\[20\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[21\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_L_score\[21\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[22\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_L_score\[22\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[23\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_L_score\[23\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[24\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_L_score\[24\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[25\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_L_score\[25\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[26\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_L_score\[26\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[27\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_L_score\[27\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[28\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_L_score\[28\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[29\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_L_score\[29\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[30\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_L_score\[30\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[31\] PE2_gtbuckner42.vhd(337) " "Inferred latch for \"player_L_score\[31\]\" at PE2_gtbuckner42.vhd(337)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207012 "|PE2_gtbuckner42"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PRNG_gtbuckner42 PRNG_gtbuckner42:PRGN_1 " "Elaborating entity \"PRNG_gtbuckner42\" for hierarchy \"PRNG_gtbuckner42:PRGN_1\"" {  } { { "PE2_gtbuckner42.vhd" "PRGN_1" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713664207013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_25_175 vga_pll_25_175:U1 " "Elaborating entity \"vga_pll_25_175\" for hierarchy \"vga_pll_25_175:U1\"" {  } { { "PE2_gtbuckner42.vhd" "U1" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713664207014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_pll_25_175:U1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_pll_25_175:U1\|altpll:altpll_component\"" {  } { { "vga_pll_25_175.vhd" "altpll_component" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/vga_pll_25_175.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713664207034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pll_25_175:U1\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_pll_25_175:U1\|altpll:altpll_component\"" {  } { { "vga_pll_25_175.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/vga_pll_25_175.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713664207035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pll_25_175:U1\|altpll:altpll_component " "Instantiated megafunction \"vga_pll_25_175:U1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 147 " "Parameter \"clk0_divide_by\" = \"147\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 74 " "Parameter \"clk0_multiply_by\" = \"74\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_pll_25_175 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_pll_25_175\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207035 ""}  } { { "vga_pll_25_175.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/vga_pll_25_175.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713664207035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_pll_25_175_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_pll_25_175_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_25_175_altpll " "Found entity 1: vga_pll_25_175_altpll" {  } { { "db/vga_pll_25_175_altpll.v" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/vga_pll_25_175_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664207070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_25_175_altpll vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated " "Elaborating entity \"vga_pll_25_175_altpll\" for hierarchy \"vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713664207070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:U2 " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:U2\"" {  } { { "PE2_gtbuckner42.vhd" "U2" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713664207072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_image_generator hw_image_generator:U3 " "Elaborating entity \"hw_image_generator\" for hierarchy \"hw_image_generator:U3\"" {  } { { "PE2_gtbuckner42.vhd" "U3" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713664207073 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "img_0 hw_image_generator.vhd(99) " "VHDL Signal Declaration warning at hw_image_generator.vhd(99): used explicit default value for signal \"img_0\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 99 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713664207074 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "img_1 hw_image_generator.vhd(104) " "VHDL Signal Declaration warning at hw_image_generator.vhd(104): used explicit default value for signal \"img_1\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 104 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713664207074 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "img_2 hw_image_generator.vhd(109) " "VHDL Signal Declaration warning at hw_image_generator.vhd(109): used explicit default value for signal \"img_2\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 109 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713664207074 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "img_3 hw_image_generator.vhd(114) " "VHDL Signal Declaration warning at hw_image_generator.vhd(114): used explicit default value for signal \"img_3\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 114 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713664207074 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "img_4 hw_image_generator.vhd(119) " "VHDL Signal Declaration warning at hw_image_generator.vhd(119): used explicit default value for signal \"img_4\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 119 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713664207074 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "img_5 hw_image_generator.vhd(124) " "VHDL Signal Declaration warning at hw_image_generator.vhd(124): used explicit default value for signal \"img_5\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 124 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713664207074 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "img_6 hw_image_generator.vhd(129) " "VHDL Signal Declaration warning at hw_image_generator.vhd(129): used explicit default value for signal \"img_6\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 129 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "img_7 hw_image_generator.vhd(134) " "VHDL Signal Declaration warning at hw_image_generator.vhd(134): used explicit default value for signal \"img_7\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 134 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "img_8 hw_image_generator.vhd(139) " "VHDL Signal Declaration warning at hw_image_generator.vhd(139): used explicit default value for signal \"img_8\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 139 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "img_9 hw_image_generator.vhd(144) " "VHDL Signal Declaration warning at hw_image_generator.vhd(144): used explicit default value for signal \"img_9\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 144 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "color hw_image_generator.vhd(303) " "VHDL Signal Declaration warning at hw_image_generator.vhd(303): used explicit default value for signal \"color\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 303 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "color hw_image_generator.vhd(312) " "VHDL Process Statement warning at hw_image_generator.vhd(312): signal \"color\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 312 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "upper_box hw_image_generator.vhd(326) " "VHDL Process Statement warning at hw_image_generator.vhd(326): signal \"upper_box\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "upper_box_h hw_image_generator.vhd(326) " "VHDL Process Statement warning at hw_image_generator.vhd(326): signal \"upper_box_h\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "color hw_image_generator.vhd(327) " "VHDL Process Statement warning at hw_image_generator.vhd(327): signal \"color\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 327 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lower_box hw_image_generator.vhd(330) " "VHDL Process Statement warning at hw_image_generator.vhd(330): signal \"lower_box\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lower_box_h hw_image_generator.vhd(330) " "VHDL Process Statement warning at hw_image_generator.vhd(330): signal \"lower_box_h\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "color hw_image_generator.vhd(331) " "VHDL Process Statement warning at hw_image_generator.vhd(331): signal \"color\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 331 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Middle_box hw_image_generator.vhd(335) " "VHDL Process Statement warning at hw_image_generator.vhd(335): signal \"Middle_box\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Middle_box_w hw_image_generator.vhd(335) " "VHDL Process Statement warning at hw_image_generator.vhd(335): signal \"Middle_box_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "upper_box hw_image_generator.vhd(335) " "VHDL Process Statement warning at hw_image_generator.vhd(335): signal \"upper_box\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "upper_box_h hw_image_generator.vhd(335) " "VHDL Process Statement warning at hw_image_generator.vhd(335): signal \"upper_box_h\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lower_box hw_image_generator.vhd(336) " "VHDL Process Statement warning at hw_image_generator.vhd(336): signal \"lower_box\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 336 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "upper_box hw_image_generator.vhd(342) " "VHDL Process Statement warning at hw_image_generator.vhd(342): signal \"upper_box\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 342 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "upper_box_h hw_image_generator.vhd(342) " "VHDL Process Statement warning at hw_image_generator.vhd(342): signal \"upper_box_h\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 342 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "color hw_image_generator.vhd(343) " "VHDL Process Statement warning at hw_image_generator.vhd(343): signal \"color\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_paddle_x hw_image_generator.vhd(349) " "VHDL Process Statement warning at hw_image_generator.vhd(349): signal \"right_paddle_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "paddle_width hw_image_generator.vhd(349) " "VHDL Process Statement warning at hw_image_generator.vhd(349): signal \"paddle_width\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_paddle_y hw_image_generator.vhd(349) " "VHDL Process Statement warning at hw_image_generator.vhd(349): signal \"right_paddle_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "paddle_height hw_image_generator.vhd(349) " "VHDL Process Statement warning at hw_image_generator.vhd(349): signal \"paddle_height\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "color hw_image_generator.vhd(350) " "VHDL Process Statement warning at hw_image_generator.vhd(350): signal \"color\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 350 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left_paddle_x hw_image_generator.vhd(353) " "VHDL Process Statement warning at hw_image_generator.vhd(353): signal \"left_paddle_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 353 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "paddle_width hw_image_generator.vhd(353) " "VHDL Process Statement warning at hw_image_generator.vhd(353): signal \"paddle_width\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 353 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left_paddle_y hw_image_generator.vhd(353) " "VHDL Process Statement warning at hw_image_generator.vhd(353): signal \"left_paddle_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 353 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "paddle_height hw_image_generator.vhd(353) " "VHDL Process Statement warning at hw_image_generator.vhd(353): signal \"paddle_height\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 353 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "color hw_image_generator.vhd(354) " "VHDL Process Statement warning at hw_image_generator.vhd(354): signal \"color\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 354 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball1_row hw_image_generator.vhd(358) " "VHDL Process Statement warning at hw_image_generator.vhd(358): signal \"ball1_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 358 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_size hw_image_generator.vhd(358) " "VHDL Process Statement warning at hw_image_generator.vhd(358): signal \"ball_size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 358 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball1_col hw_image_generator.vhd(358) " "VHDL Process Statement warning at hw_image_generator.vhd(358): signal \"ball1_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 358 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "color hw_image_generator.vhd(359) " "VHDL Process Statement warning at hw_image_generator.vhd(359): signal \"color\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 359 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red hw_image_generator.vhd(311) " "VHDL Process Statement warning at hw_image_generator.vhd(311): inferring latch(es) for signal or variable \"red\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 311 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "green hw_image_generator.vhd(311) " "VHDL Process Statement warning at hw_image_generator.vhd(311): inferring latch(es) for signal or variable \"green\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 311 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue hw_image_generator.vhd(311) " "VHDL Process Statement warning at hw_image_generator.vhd(311): inferring latch(es) for signal or variable \"blue\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 311 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[4\] hw_image_generator.vhd(311) " "Inferred latch for \"blue\[4\]\" at hw_image_generator.vhd(311)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[5\] hw_image_generator.vhd(311) " "Inferred latch for \"blue\[5\]\" at hw_image_generator.vhd(311)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[6\] hw_image_generator.vhd(311) " "Inferred latch for \"blue\[6\]\" at hw_image_generator.vhd(311)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[7\] hw_image_generator.vhd(311) " "Inferred latch for \"blue\[7\]\" at hw_image_generator.vhd(311)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[4\] hw_image_generator.vhd(311) " "Inferred latch for \"green\[4\]\" at hw_image_generator.vhd(311)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[5\] hw_image_generator.vhd(311) " "Inferred latch for \"green\[5\]\" at hw_image_generator.vhd(311)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[6\] hw_image_generator.vhd(311) " "Inferred latch for \"green\[6\]\" at hw_image_generator.vhd(311)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[7\] hw_image_generator.vhd(311) " "Inferred latch for \"green\[7\]\" at hw_image_generator.vhd(311)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[4\] hw_image_generator.vhd(311) " "Inferred latch for \"red\[4\]\" at hw_image_generator.vhd(311)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[5\] hw_image_generator.vhd(311) " "Inferred latch for \"red\[5\]\" at hw_image_generator.vhd(311)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[6\] hw_image_generator.vhd(311) " "Inferred latch for \"red\[6\]\" at hw_image_generator.vhd(311)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[7\] hw_image_generator.vhd(311) " "Inferred latch for \"red\[7\]\" at hw_image_generator.vhd(311)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207075 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_7segment bcd_7segment:U4 " "Elaborating entity \"bcd_7segment\" for hierarchy \"bcd_7segment:U4\"" {  } { { "PE2_gtbuckner42.vhd" "U4" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713664207076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_boot dual_boot:dualboot " "Elaborating entity \"dual_boot\" for hierarchy \"dual_boot:dualboot\"" {  } { { "PE2_gtbuckner42.vhd" "dualboot" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713664207077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dual_boot dual_boot:dualboot\|altera_dual_boot:dual_boot " "Elaborating entity \"altera_dual_boot\" for hierarchy \"dual_boot:dualboot\|altera_dual_boot:dual_boot\"" {  } { { "dual_boot/synthesis/dual_boot.vhd" "dual_boot" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/dual_boot.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713664207078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dual_boot_avmm dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp " "Elaborating entity \"alt_dual_boot_avmm\" for hierarchy \"dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\"" {  } { { "dual_boot/synthesis/submodules/altera_dual_boot.v" "alt_dual_boot_avmm_comp" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/altera_dual_boot.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713664207104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dual_boot dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot " "Elaborating entity \"alt_dual_boot\" for hierarchy \"dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\"" {  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "alt_dual_boot" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713664207157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg\"" {  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" "read_reg" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713664207195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg " "Elaborated megafunction instantiation \"dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg\"" {  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" 286 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713664207196 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg " "Instantiated megafunction \"dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 41 " "Parameter \"lpm_width\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207196 ""}  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" 286 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713664207196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg\"" {  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" "write_reg" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713664207197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg " "Elaborated megafunction instantiation \"dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg\"" {  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" 324 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713664207198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg " "Instantiated megafunction \"dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 41 " "Parameter \"lpm_width\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207198 ""}  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" 324 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713664207198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter " "Elaborating entity \"lpm_counter\" for hierarchy \"dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\"" {  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" "counter" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713664207215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter " "Elaborated megafunction instantiation \"dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\"" {  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" 339 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713664207215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter " "Instantiated megafunction \"dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664207215 ""}  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" 339 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713664207215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d7i " "Found entity 1: cntr_d7i" {  } { { "db/cntr_d7i.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/cntr_d7i.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664207245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664207245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d7i dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\|cntr_d7i:auto_generated " "Elaborating entity \"cntr_d7i\" for hierarchy \"dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\|cntr_d7i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713664207245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller dual_boot:dualboot\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"dual_boot:dualboot\|altera_reset_controller:rst_controller\"" {  } { { "dual_boot/synthesis/dual_boot.vhd" "rst_controller" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/dual_boot.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713664207247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer dual_boot:dualboot\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"dual_boot:dualboot\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "dual_boot/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713664207248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer dual_boot:dualboot\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"dual_boot:dualboot\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "dual_boot/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713664207249 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hw_image_generator:U3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hw_image_generator:U3\|Mod0\"" {  } { { "hw_image_generator.vhd" "Mod0" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 342 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713664208794 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "PE2_gtbuckner42.vhd" "Div1" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 371 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713664208794 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "PE2_gtbuckner42.vhd" "Div0" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 370 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713664208794 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "PE2_gtbuckner42.vhd" "Mult1" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 424 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713664208794 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "PE2_gtbuckner42.vhd" "Div3" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 424 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713664208794 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "PE2_gtbuckner42.vhd" "Mult0" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 406 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713664208794 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "PE2_gtbuckner42.vhd" "Div2" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 406 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713664208794 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "PE2_gtbuckner42.vhd" "Mod0" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 471 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713664208794 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1713664208794 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hw_image_generator:U3\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"hw_image_generator:U3\|lpm_divide:Mod0\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 342 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713664208822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hw_image_generator:U3\|lpm_divide:Mod0 " "Instantiated megafunction \"hw_image_generator:U3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664208822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664208822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664208822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664208822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664208822 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd" 342 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713664208822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25o " "Found entity 1: lpm_divide_25o" {  } { { "db/lpm_divide_25o.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/lpm_divide_25o.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664208856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664208856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664208865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664208865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/alt_u_div_ske.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664208911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664208911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664208954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664208954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664208989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664208989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/lpm_abs_8b9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664208997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664208997 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 371 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713664209006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664209006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664209006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664209006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664209006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664209006 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 371 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713664209006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0do.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0do.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0do " "Found entity 1: lpm_divide_0do" {  } { { "db/lpm_divide_0do.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/lpm_divide_0do.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664209040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664209040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_5dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_5dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_5dg " "Found entity 1: abs_divider_5dg" {  } { { "db/abs_divider_5dg.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/abs_divider_5dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664209048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664209048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uke " "Found entity 1: alt_u_div_uke" {  } { { "db/alt_u_div_uke.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/alt_u_div_uke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664209084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664209084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_9b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_9b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_9b9 " "Found entity 1: lpm_abs_9b9" {  } { { "db/lpm_abs_9b9.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/lpm_abs_9b9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664209103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664209103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 424 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713664209129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664209129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664209129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664209129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664209129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664209129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664209129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664209129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664209129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664209129 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 424 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713664209129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qgs " "Found entity 1: mult_qgs" {  } { { "db/mult_qgs.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/mult_qgs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664209168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664209168 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div3 " "Elaborated megafunction instantiation \"lpm_divide:Div3\"" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 424 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713664209175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div3 " "Instantiated megafunction \"lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664209175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664209175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664209175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664209175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664209175 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 424 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713664209175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibo " "Found entity 1: lpm_divide_ibo" {  } { { "db/lpm_divide_ibo.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/lpm_divide_ibo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664209213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664209213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/abs_divider_nbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664209221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664209221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2ie " "Found entity 1: alt_u_div_2ie" {  } { { "db/alt_u_div_2ie.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/alt_u_div_2ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664209254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664209254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_r99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_r99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_r99 " "Found entity 1: lpm_abs_r99" {  } { { "db/lpm_abs_r99.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/lpm_abs_r99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664209269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664209269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 471 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713664209284 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664209284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664209284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664209284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664209284 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 471 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713664209284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3nl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3nl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3nl " "Found entity 1: lpm_divide_3nl" {  } { { "db/lpm_divide_3nl.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/lpm_divide_3nl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664209319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664209319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2nh " "Found entity 1: sign_div_unsign_2nh" {  } { { "db/sign_div_unsign_2nh.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/sign_div_unsign_2nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664209326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664209326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eke " "Found entity 1: alt_u_div_eke" {  } { { "db/alt_u_div_eke.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/alt_u_div_eke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713664209339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664209339 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 406 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713664209527 "|PE2_gtbuckner42|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 406 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713664209527 "|PE2_gtbuckner42|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult1\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"lpm_mult:Mult1\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 424 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713664209527 "|PE2_gtbuckner42|lpm_mult:Mult1|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult1\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"lpm_mult:Mult1\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 424 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713664209527 "|PE2_gtbuckner42|lpm_mult:Mult1|mult_qgs:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1713664209527 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1713664209527 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "323 " "Ignored 323 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "155 " "Ignored 155 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1713664209922 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "168 " "Ignored 168 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1713664209922 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1713664209922 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713664209929 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713664209929 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1713664209929 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "player_L_score\[0\] player_L_scoreLSBs\[0\] " "Duplicate LATCH primitive \"player_L_score\[0\]\" merged with LATCH primitive \"player_L_scoreLSBs\[0\]\"" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664209939 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "player_L_score\[1\] player_L_scoreLSBs\[1\] " "Duplicate LATCH primitive \"player_L_score\[1\]\" merged with LATCH primitive \"player_L_scoreLSBs\[1\]\"" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664209939 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "player_L_score\[2\] player_L_scoreLSBs\[2\] " "Duplicate LATCH primitive \"player_L_score\[2\]\" merged with LATCH primitive \"player_L_scoreLSBs\[2\]\"" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664209939 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "player_L_score\[3\] player_L_scoreLSBs\[3\] " "Duplicate LATCH primitive \"player_L_score\[3\]\" merged with LATCH primitive \"player_L_scoreLSBs\[3\]\"" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664209939 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "player_R_score\[0\] Player_R_scoreLSBs\[0\] " "Duplicate LATCH primitive \"player_R_score\[0\]\" merged with LATCH primitive \"Player_R_scoreLSBs\[0\]\"" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664209939 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "player_R_score\[1\] Player_R_scoreLSBs\[1\] " "Duplicate LATCH primitive \"player_R_score\[1\]\" merged with LATCH primitive \"Player_R_scoreLSBs\[1\]\"" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664209939 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "player_R_score\[2\] Player_R_scoreLSBs\[2\] " "Duplicate LATCH primitive \"player_R_score\[2\]\" merged with LATCH primitive \"Player_R_scoreLSBs\[2\]\"" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664209939 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "player_R_score\[3\] Player_R_scoreLSBs\[3\] " "Duplicate LATCH primitive \"player_R_score\[3\]\" merged with LATCH primitive \"Player_R_scoreLSBs\[3\]\"" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713664209939 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1713664209939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_scoreMSBs\[0\] " "Latch player_L_scoreMSBs\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209941 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_scoreMSBs\[1\] " "Latch player_L_scoreMSBs\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209941 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_scoreMSBs\[2\] " "Latch player_L_scoreMSBs\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209941 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_scoreMSBs\[3\] " "Latch player_L_scoreMSBs\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209941 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_scoreLSBs\[0\] " "Latch player_L_scoreLSBs\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209941 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_scoreLSBs\[1\] " "Latch player_L_scoreLSBs\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209941 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_scoreLSBs\[2\] " "Latch player_L_scoreLSBs\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209941 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_scoreLSBs\[3\] " "Latch player_L_scoreLSBs\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209941 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Player_R_scoreMSBs\[0\] " "Latch Player_R_scoreMSBs\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209941 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Player_R_scoreMSBs\[1\] " "Latch Player_R_scoreMSBs\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209941 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Player_R_scoreMSBs\[2\] " "Latch Player_R_scoreMSBs\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209941 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Player_R_scoreMSBs\[3\] " "Latch Player_R_scoreMSBs\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209942 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Player_R_scoreLSBs\[0\] " "Latch Player_R_scoreLSBs\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209942 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Player_R_scoreLSBs\[1\] " "Latch Player_R_scoreLSBs\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209942 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Player_R_scoreLSBs\[2\] " "Latch Player_R_scoreLSBs\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209942 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Player_R_scoreLSBs\[3\] " "Latch Player_R_scoreLSBs\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209942 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[4\] " "Latch player_L_score\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209942 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[31\] " "Latch player_L_score\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209942 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[30\] " "Latch player_L_score\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209942 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[29\] " "Latch player_L_score\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209942 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[28\] " "Latch player_L_score\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209942 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[27\] " "Latch player_L_score\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209942 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[26\] " "Latch player_L_score\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209942 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[25\] " "Latch player_L_score\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209942 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[24\] " "Latch player_L_score\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209942 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[23\] " "Latch player_L_score\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209942 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[22\] " "Latch player_L_score\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209942 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[21\] " "Latch player_L_score\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209942 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[20\] " "Latch player_L_score\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209942 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[19\] " "Latch player_L_score\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209942 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[18\] " "Latch player_L_score\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209942 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[17\] " "Latch player_L_score\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209942 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[16\] " "Latch player_L_score\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209942 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[15\] " "Latch player_L_score\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209942 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[14\] " "Latch player_L_score\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209942 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[13\] " "Latch player_L_score\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209942 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[12\] " "Latch player_L_score\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209942 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[11\] " "Latch player_L_score\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209943 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[10\] " "Latch player_L_score\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209943 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[9\] " "Latch player_L_score\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209943 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[8\] " "Latch player_L_score\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209943 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[7\] " "Latch player_L_score\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209943 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[6\] " "Latch player_L_score\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209943 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[5\] " "Latch player_L_score\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209943 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[4\] " "Latch player_R_score\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209943 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[31\] " "Latch player_R_score\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209943 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[30\] " "Latch player_R_score\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209943 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[29\] " "Latch player_R_score\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209943 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[28\] " "Latch player_R_score\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209943 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[27\] " "Latch player_R_score\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209943 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[26\] " "Latch player_R_score\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209943 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[25\] " "Latch player_R_score\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209943 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[24\] " "Latch player_R_score\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209943 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[23\] " "Latch player_R_score\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209943 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[22\] " "Latch player_R_score\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209943 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[21\] " "Latch player_R_score\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209943 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[20\] " "Latch player_R_score\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209943 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[19\] " "Latch player_R_score\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209943 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[18\] " "Latch player_R_score\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209943 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[17\] " "Latch player_R_score\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209943 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[16\] " "Latch player_R_score\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209943 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[15\] " "Latch player_R_score\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209944 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[14\] " "Latch player_R_score\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209944 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[13\] " "Latch player_R_score\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209944 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[12\] " "Latch player_R_score\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209944 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[11\] " "Latch player_R_score\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209944 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[10\] " "Latch player_R_score\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209944 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[9\] " "Latch player_R_score\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209944 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[8\] " "Latch player_R_score\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209944 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[7\] " "Latch player_R_score\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209944 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[6\] " "Latch player_R_score\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209944 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[5\] " "Latch player_R_score\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713664209944 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 337 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713664209944 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "vga_controller.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/vga_controller.vhd" 43 -1 0 } } { "vga_controller.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/vga_controller.vhd" 44 -1 0 } } { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl" 872 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1713664209957 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1713664209957 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713664209958 "|PE2_gtbuckner42|\moveball_and_set_Scoreboard_once_scored:y_inc[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[30\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[30\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[30\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[30\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713664209958 "|PE2_gtbuckner42|\moveball_and_set_Scoreboard_once_scored:y_inc[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[29\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[29\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[29\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[29\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713664209958 "|PE2_gtbuckner42|\moveball_and_set_Scoreboard_once_scored:y_inc[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[28\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[28\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[28\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[28\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713664209958 "|PE2_gtbuckner42|\moveball_and_set_Scoreboard_once_scored:y_inc[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[27\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[27\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[27\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[27\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713664209958 "|PE2_gtbuckner42|\moveball_and_set_Scoreboard_once_scored:y_inc[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[26\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[26\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[26\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[26\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713664209958 "|PE2_gtbuckner42|\moveball_and_set_Scoreboard_once_scored:y_inc[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[25\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[25\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[25\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[25\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713664209958 "|PE2_gtbuckner42|\moveball_and_set_Scoreboard_once_scored:y_inc[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[24\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[24\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[24\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[24\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713664209958 "|PE2_gtbuckner42|\moveball_and_set_Scoreboard_once_scored:y_inc[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[23\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[23\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[23\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[23\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713664209958 "|PE2_gtbuckner42|\moveball_and_set_Scoreboard_once_scored:y_inc[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[22\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[22\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[22\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[22\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713664209958 "|PE2_gtbuckner42|\moveball_and_set_Scoreboard_once_scored:y_inc[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[21\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[21\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[21\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[21\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713664209958 "|PE2_gtbuckner42|\moveball_and_set_Scoreboard_once_scored:y_inc[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[20\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[20\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[20\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[20\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713664209958 "|PE2_gtbuckner42|\moveball_and_set_Scoreboard_once_scored:y_inc[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[19\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[19\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[19\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[19\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713664209958 "|PE2_gtbuckner42|\moveball_and_set_Scoreboard_once_scored:y_inc[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[18\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[18\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[18\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[18\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713664209958 "|PE2_gtbuckner42|\moveball_and_set_Scoreboard_once_scored:y_inc[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[17\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[17\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[17\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[17\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713664209958 "|PE2_gtbuckner42|\moveball_and_set_Scoreboard_once_scored:y_inc[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[16\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[16\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[16\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[16\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713664209958 "|PE2_gtbuckner42|\moveball_and_set_Scoreboard_once_scored:y_inc[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[15\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[15\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[15\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[15\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713664209958 "|PE2_gtbuckner42|\moveball_and_set_Scoreboard_once_scored:y_inc[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[14\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[14\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[14\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[14\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713664209958 "|PE2_gtbuckner42|\moveball_and_set_Scoreboard_once_scored:y_inc[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[13\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[13\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[13\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[13\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713664209958 "|PE2_gtbuckner42|\moveball_and_set_Scoreboard_once_scored:y_inc[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[12\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[12\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[12\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[12\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713664209958 "|PE2_gtbuckner42|\moveball_and_set_Scoreboard_once_scored:y_inc[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[11\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[11\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[11\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[11\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713664209958 "|PE2_gtbuckner42|\moveball_and_set_Scoreboard_once_scored:y_inc[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[10\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[10\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[10\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[10\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[10\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[10\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713664209958 "|PE2_gtbuckner42|\moveball_and_set_Scoreboard_once_scored:y_inc[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[9\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[9\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[9\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[9\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[9\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[9\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713664209958 "|PE2_gtbuckner42|\moveball_and_set_Scoreboard_once_scored:y_inc[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[8\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[8\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[8\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[8\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[8\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713664209958 "|PE2_gtbuckner42|\moveball_and_set_Scoreboard_once_scored:y_inc[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[7\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[7\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[7\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[7\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[7\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[7\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713664209958 "|PE2_gtbuckner42|\moveball_and_set_Scoreboard_once_scored:y_inc[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[6\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[6\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[6\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[6\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[6\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[6\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713664209958 "|PE2_gtbuckner42|\moveball_and_set_Scoreboard_once_scored:y_inc[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[5\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[5\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[5\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[5\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[5\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[5\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713664209958 "|PE2_gtbuckner42|\moveball_and_set_Scoreboard_once_scored:y_inc[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[4\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[4\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[4\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[4\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[4\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[4\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713664209958 "|PE2_gtbuckner42|\moveball_and_set_Scoreboard_once_scored:y_inc[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[3\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[3\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[3\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[3\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[3\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[3\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713664209958 "|PE2_gtbuckner42|\moveball_and_set_Scoreboard_once_scored:y_inc[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[2\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[2\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[2\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[2\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[2\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[2\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713664209958 "|PE2_gtbuckner42|\moveball_and_set_Scoreboard_once_scored:y_inc[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[1\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[1\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[1\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[1\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[1\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[1\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713664209958 "|PE2_gtbuckner42|\moveball_and_set_Scoreboard_once_scored:y_inc[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1713664209958 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "red_m\[4\] GND " "Pin \"red_m\[4\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|red_m[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_m\[5\] GND " "Pin \"red_m\[5\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|red_m[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_m\[6\] GND " "Pin \"red_m\[6\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|red_m[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_m\[7\] GND " "Pin \"red_m\[7\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|red_m[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_m\[4\] GND " "Pin \"green_m\[4\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|green_m[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_m\[5\] GND " "Pin \"green_m\[5\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|green_m[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_m\[6\] GND " "Pin \"green_m\[6\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|green_m[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_m\[7\] GND " "Pin \"green_m\[7\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|green_m[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_m\[4\] GND " "Pin \"blue_m\[4\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|blue_m[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_m\[5\] GND " "Pin \"blue_m\[5\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|blue_m[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_m\[6\] GND " "Pin \"blue_m\[6\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|blue_m[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_m\[7\] GND " "Pin \"blue_m\[7\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|blue_m[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|GSENSOR_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "dFix\[0\] VCC " "Pin \"dFix\[0\]\" is stuck at VCC" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|dFix[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dFix\[1\] VCC " "Pin \"dFix\[1\]\" is stuck at VCC" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|dFix[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dFix\[2\] VCC " "Pin \"dFix\[2\]\" is stuck at VCC" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|dFix[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dFix\[3\] VCC " "Pin \"dFix\[3\]\" is stuck at VCC" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|dFix[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dFix\[4\] VCC " "Pin \"dFix\[4\]\" is stuck at VCC" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|dFix[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dFix\[5\] VCC " "Pin \"dFix\[5\]\" is stuck at VCC" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|dFix[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledFix\[0\] GND " "Pin \"ledFix\[0\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|ledFix[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledFix\[1\] GND " "Pin \"ledFix\[1\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|ledFix[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledFix\[2\] GND " "Pin \"ledFix\[2\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|ledFix[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledFix\[3\] GND " "Pin \"ledFix\[3\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|ledFix[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledFix\[4\] GND " "Pin \"ledFix\[4\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|ledFix[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledFix\[5\] GND " "Pin \"ledFix\[5\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|ledFix[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledFix\[6\] GND " "Pin \"ledFix\[6\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|ledFix[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledFix\[7\] GND " "Pin \"ledFix\[7\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|ledFix[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledFix\[8\] GND " "Pin \"ledFix\[8\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|ledFix[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledFix\[9\] GND " "Pin \"ledFix\[9\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|ledFix[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[0\] GND " "Pin \"hex3\[0\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|hex3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[1\] GND " "Pin \"hex3\[1\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|hex3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[2\] GND " "Pin \"hex3\[2\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|hex3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[3\] GND " "Pin \"hex3\[3\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|hex3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[4\] GND " "Pin \"hex3\[4\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|hex3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[5\] GND " "Pin \"hex3\[5\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|hex3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[6\] VCC " "Pin \"hex3\[6\]\" is stuck at VCC" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|hex3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[0\] GND " "Pin \"hex2\[0\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|hex2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[1\] GND " "Pin \"hex2\[1\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|hex2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[2\] GND " "Pin \"hex2\[2\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|hex2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[3\] GND " "Pin \"hex2\[3\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|hex2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[4\] GND " "Pin \"hex2\[4\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|hex2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[5\] GND " "Pin \"hex2\[5\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|hex2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[6\] VCC " "Pin \"hex2\[6\]\" is stuck at VCC" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|hex2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_x\[0\] GND " "Pin \"data_x\[0\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_x[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_x\[1\] GND " "Pin \"data_x\[1\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_x[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_x\[2\] GND " "Pin \"data_x\[2\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_x[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_x\[3\] GND " "Pin \"data_x\[3\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_x[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_x\[4\] GND " "Pin \"data_x\[4\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_x[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_x\[5\] GND " "Pin \"data_x\[5\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_x[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_x\[6\] GND " "Pin \"data_x\[6\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_x[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_x\[7\] GND " "Pin \"data_x\[7\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_x[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_x\[8\] GND " "Pin \"data_x\[8\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_x[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_x\[9\] GND " "Pin \"data_x\[9\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_x[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_x\[10\] GND " "Pin \"data_x\[10\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_x[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_x\[11\] GND " "Pin \"data_x\[11\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_x[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_x\[12\] GND " "Pin \"data_x\[12\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_x[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_x\[13\] GND " "Pin \"data_x\[13\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_x[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_x\[14\] GND " "Pin \"data_x\[14\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_x[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_x\[15\] GND " "Pin \"data_x\[15\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_x[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_y\[0\] GND " "Pin \"data_y\[0\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_y[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_y\[1\] GND " "Pin \"data_y\[1\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_y[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_y\[2\] GND " "Pin \"data_y\[2\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_y[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_y\[3\] GND " "Pin \"data_y\[3\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_y[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_y\[4\] GND " "Pin \"data_y\[4\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_y[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_y\[5\] GND " "Pin \"data_y\[5\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_y[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_y\[6\] GND " "Pin \"data_y\[6\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_y[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_y\[7\] GND " "Pin \"data_y\[7\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_y[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_y\[8\] GND " "Pin \"data_y\[8\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_y[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_y\[9\] GND " "Pin \"data_y\[9\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_y[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_y\[10\] GND " "Pin \"data_y\[10\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_y[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_y\[11\] GND " "Pin \"data_y\[11\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_y[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_y\[12\] GND " "Pin \"data_y\[12\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_y[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_y\[13\] GND " "Pin \"data_y\[13\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_y[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_y\[14\] GND " "Pin \"data_y\[14\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_y[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_y\[15\] GND " "Pin \"data_y\[15\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_y[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_z\[0\] GND " "Pin \"data_z\[0\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_z[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_z\[1\] GND " "Pin \"data_z\[1\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_z[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_z\[2\] GND " "Pin \"data_z\[2\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_z[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_z\[3\] GND " "Pin \"data_z\[3\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_z[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_z\[4\] GND " "Pin \"data_z\[4\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_z[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_z\[5\] GND " "Pin \"data_z\[5\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_z[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_z\[6\] GND " "Pin \"data_z\[6\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_z[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_z\[7\] GND " "Pin \"data_z\[7\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_z[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_z\[8\] GND " "Pin \"data_z\[8\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_z[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_z\[9\] GND " "Pin \"data_z\[9\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_z[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_z\[10\] GND " "Pin \"data_z\[10\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_z[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_z\[11\] GND " "Pin \"data_z\[11\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_z[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_z\[12\] GND " "Pin \"data_z\[12\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_z[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_z\[13\] GND " "Pin \"data_z\[13\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_z[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_z\[14\] GND " "Pin \"data_z\[14\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_z[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_z\[15\] GND " "Pin \"data_z\[15\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|data_z[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "buzz_sig GND " "Pin \"buzz_sig\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713664214260 "|PE2_gtbuckner42|buzz_sig"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713664214260 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713664214403 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:U2\|row\[31\] Low " "Register vga_controller:U2\|row\[31\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/vga_controller.vhd" 65 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713664214539 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:U2\|column\[31\] Low " "Register vga_controller:U2\|column\[31\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/vga_controller.vhd" 65 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713664214539 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:U2\|row\[0\] Low " "Register vga_controller:U2\|row\[0\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/vga_controller.vhd" 65 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713664214539 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:U2\|column\[0\] Low " "Register vga_controller:U2\|column\[0\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/vga_controller.vhd" 65 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713664214539 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\move_paddle_R:paddle_y\[5\] Low " "Register \\move_paddle_R:paddle_y\[5\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713664214539 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\move_paddle_R:paddle_y\[3\] High " "Register \\move_paddle_R:paddle_y\[3\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713664214539 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\move_paddle_R:paddle_y\[2\] High " "Register \\move_paddle_R:paddle_y\[2\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713664214539 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\move_paddle_L:paddle_y\[5\] Low " "Register \\move_paddle_L:paddle_y\[5\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713664214539 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\move_paddle_L:paddle_y\[3\] High " "Register \\move_paddle_L:paddle_y\[3\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713664214539 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\move_paddle_L:paddle_y\[2\] High " "Register \\move_paddle_L:paddle_y\[2\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713664214539 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\moveball_and_set_Scoreboard_once_scored:enable Low " "Register \\moveball_and_set_Scoreboard_once_scored:enable will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713664214539 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\moveball_and_set_Scoreboard_once_scored:x_inc\[8\] High " "Register \\moveball_and_set_Scoreboard_once_scored:x_inc\[8\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713664214539 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\moveball_and_set_Scoreboard_once_scored:x_inc\[7\] High " "Register \\moveball_and_set_Scoreboard_once_scored:x_inc\[7\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713664214539 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\moveball_and_set_Scoreboard_once_scored:x_inc\[4\] High " "Register \\moveball_and_set_Scoreboard_once_scored:x_inc\[4\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713664214539 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1713664214539 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713664217158 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Add26~4 " "Logic cell \"Add26~4\"" {  } { { "PE2_gtbuckner42.vhd" "Add26~4" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 471 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1713664217176 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add26~6 " "Logic cell \"Add26~6\"" {  } { { "PE2_gtbuckner42.vhd" "Add26~6" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 471 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1713664217176 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add26~8 " "Logic cell \"Add26~8\"" {  } { { "PE2_gtbuckner42.vhd" "Add26~8" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd" 471 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1713664217176 ""} { "Info" "ISCL_SCL_CELL_NAME" "dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk " "Logic cell \"dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk\"" {  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "dual_boot_int_clk" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1713664217176 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1713664217176 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/output_files/PE2_gtbuckner42.map.smsg " "Generated suppressed messages file C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/output_files/PE2_gtbuckner42.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664217334 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713664217855 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713664217855 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7928 " "Implemented 7928 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713664218136 ""} { "Info" "ICUT_CUT_TM_OPINS" "135 " "Implemented 135 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713664218136 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1713664218136 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7769 " "Implemented 7769 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713664218136 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1713664218136 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1713664218136 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713664218136 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 405 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 405 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4977 " "Peak virtual memory: 4977 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713664218185 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 20:50:18 2024 " "Processing ended: Sat Apr 20 20:50:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713664218185 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713664218185 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713664218185 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713664218185 ""}
