/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Mon May 15 16:31:15 EDT 2023
 * 
 */

/* Generation options: */
#ifndef __mktop_pipelined_h__
#define __mktop_pipelined_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkpipelined.h"


/* Class declaration for the mktop_pipelined module */
class MOD_mktop_pipelined : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt32> INST_cycle_count;
  MOD_BRAM<tUInt8,tUWide,tUInt8> INST_d_cache_cache_data_memory;
  MOD_Reg<tUInt8> INST_d_cache_cache_data_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_d_cache_cache_data_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_d_cache_cache_data_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_d_cache_cache_data_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_d_cache_cache_data_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_d_cache_cache_data_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_d_cache_cache_data_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_d_cache_cache_data_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_d_cache_cache_data_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_d_cache_cache_data_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_d_cache_cache_data_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_d_cache_cache_data_serverAdapter_writeWithResp;
  MOD_Reg<tUInt32> INST_d_cache_count;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_0;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_1;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_10;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_11;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_12;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_13;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_14;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_15;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_2;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_3;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_4;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_5;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_6;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_7;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_8;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_9;
  MOD_Reg<tUInt32> INST_d_cache_hitCount;
  MOD_CReg<tUInt64> INST_d_cache_hitQ_rv;
  MOD_Fifo<tUInt8> INST_d_cache_loadOffsetQ;
  MOD_Wire<tUInt8> INST_d_cache_lockL1_port_0;
  MOD_Wire<tUInt8> INST_d_cache_lockL1_port_1;
  MOD_Reg<tUInt8> INST_d_cache_lockL1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_d_cache_lockL1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_d_cache_lockL1_register;
  MOD_Fifo<tUWide> INST_d_cache_memReqQ;
  MOD_Fifo<tUWide> INST_d_cache_memRespQ;
  MOD_Reg<tUInt32> INST_d_cache_missCount;
  MOD_Reg<tUWide> INST_d_cache_missReq;
  MOD_Wire<tUInt8> INST_d_cache_mshr_port_0;
  MOD_Wire<tUInt8> INST_d_cache_mshr_port_1;
  MOD_Reg<tUInt8> INST_d_cache_mshr_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_d_cache_mshr_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_d_cache_mshr_register;
  MOD_Fifo<tUWide> INST_d_cache_storeQ;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_0;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_1;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_10;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_11;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_12;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_13;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_14;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_15;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_2;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_3;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_4;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_5;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_6;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_7;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_8;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_9;
  MOD_Reg<tUInt8> INST_d_cache_validArray_0;
  MOD_Reg<tUInt8> INST_d_cache_validArray_1;
  MOD_Reg<tUInt8> INST_d_cache_validArray_10;
  MOD_Reg<tUInt8> INST_d_cache_validArray_11;
  MOD_Reg<tUInt8> INST_d_cache_validArray_12;
  MOD_Reg<tUInt8> INST_d_cache_validArray_13;
  MOD_Reg<tUInt8> INST_d_cache_validArray_14;
  MOD_Reg<tUInt8> INST_d_cache_validArray_15;
  MOD_Reg<tUInt8> INST_d_cache_validArray_2;
  MOD_Reg<tUInt8> INST_d_cache_validArray_3;
  MOD_Reg<tUInt8> INST_d_cache_validArray_4;
  MOD_Reg<tUInt8> INST_d_cache_validArray_5;
  MOD_Reg<tUInt8> INST_d_cache_validArray_6;
  MOD_Reg<tUInt8> INST_d_cache_validArray_7;
  MOD_Reg<tUInt8> INST_d_cache_validArray_8;
  MOD_Reg<tUInt8> INST_d_cache_validArray_9;
  MOD_BRAM<tUInt32,tUWide,tUInt8> INST_dram_bram_memory;
  MOD_Reg<tUInt8> INST_dram_bram_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_dram_bram_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_dram_bram_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_dram_bram_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_dram_bram_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_dram_bram_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_dram_bram_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_dram_bram_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_dram_bram_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_dram_bram_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_dram_bram_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_dram_bram_serverAdapter_writeWithResp;
  MOD_CReg<tUWide> INST_dram_dl1_d_0_rv;
  MOD_CReg<tUWide> INST_dram_dl1_d_1_rv;
  MOD_CReg<tUWide> INST_dram_dl1_d_2_rv;
  MOD_CReg<tUWide> INST_dram_dl1_d_3_rv;
  MOD_CReg<tUWide> INST_dram_dl2_d_0_rv;
  MOD_CReg<tUWide> INST_dram_dl2_d_1_rv;
  MOD_CReg<tUWide> INST_dram_dl2_d_2_rv;
  MOD_CReg<tUWide> INST_dram_dl2_d_3_rv;
  MOD_Fifo<tUWide> INST_dram_reqQ;
  MOD_Reg<tUWide> INST_dreq;
  MOD_BRAM<tUInt8,tUWide,tUInt8> INST_i_cache_cache_data_memory;
  MOD_Reg<tUInt8> INST_i_cache_cache_data_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_i_cache_cache_data_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_i_cache_cache_data_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_i_cache_cache_data_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_i_cache_cache_data_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_i_cache_cache_data_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_i_cache_cache_data_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_i_cache_cache_data_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_i_cache_cache_data_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_i_cache_cache_data_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_i_cache_cache_data_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_i_cache_cache_data_serverAdapter_writeWithResp;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_0;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_1;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_10;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_11;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_12;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_13;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_14;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_15;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_2;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_3;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_4;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_5;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_6;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_7;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_8;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_9;
  MOD_Reg<tUInt32> INST_i_cache_hitCount;
  MOD_CReg<tUWide> INST_i_cache_hitQ_rv;
  MOD_Fifo<tUInt8> INST_i_cache_loadOffsetQ;
  MOD_Fifo<tUWide> INST_i_cache_memReqQ;
  MOD_Fifo<tUWide> INST_i_cache_memRespQ;
  MOD_Reg<tUInt32> INST_i_cache_missCount;
  MOD_Reg<tUWide> INST_i_cache_missReq;
  MOD_Wire<tUInt8> INST_i_cache_mshr_port_0;
  MOD_Wire<tUInt8> INST_i_cache_mshr_port_1;
  MOD_Reg<tUInt8> INST_i_cache_mshr_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_i_cache_mshr_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_i_cache_mshr_register;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_0;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_1;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_10;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_11;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_12;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_13;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_14;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_15;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_2;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_3;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_4;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_5;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_6;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_7;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_8;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_9;
  MOD_Reg<tUInt8> INST_i_cache_validArray_0;
  MOD_Reg<tUInt8> INST_i_cache_validArray_1;
  MOD_Reg<tUInt8> INST_i_cache_validArray_10;
  MOD_Reg<tUInt8> INST_i_cache_validArray_11;
  MOD_Reg<tUInt8> INST_i_cache_validArray_12;
  MOD_Reg<tUInt8> INST_i_cache_validArray_13;
  MOD_Reg<tUInt8> INST_i_cache_validArray_14;
  MOD_Reg<tUInt8> INST_i_cache_validArray_15;
  MOD_Reg<tUInt8> INST_i_cache_validArray_2;
  MOD_Reg<tUInt8> INST_i_cache_validArray_3;
  MOD_Reg<tUInt8> INST_i_cache_validArray_4;
  MOD_Reg<tUInt8> INST_i_cache_validArray_5;
  MOD_Reg<tUInt8> INST_i_cache_validArray_6;
  MOD_Reg<tUInt8> INST_i_cache_validArray_7;
  MOD_Reg<tUInt8> INST_i_cache_validArray_8;
  MOD_Reg<tUInt8> INST_i_cache_validArray_9;
  MOD_Reg<tUWide> INST_ireq;
  MOD_Fifo<tUWide> INST_mmioreq;
  MOD_mkpipelined INST_rv_core;
 
 /* Constructor */
 public:
  MOD_mktop_pipelined(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_d_cache_missReq_52_BIT_64___d516;
  tUWide DEF_dram_reqQ_first____d108;
  tUWide DEF_dram_dl2_d_3_rv_port0__read____d640;
  tUWide DEF_dram_dl2_d_0_rv_port1__read____d114;
  tUWide DEF_dram_dl1_d_3_rv_port0__read____d625;
  tUWide DEF_dram_dl1_d_0_rv_port1__read____d103;
  tUWide DEF_i_cache_missReq___d235;
  tUWide DEF_i_cache_hitQ_rv_port1__read____d672;
  tUWide DEF_i_cache_hitQ_rv_port0__read____d179;
  tUWide DEF_d_cache_missReq___d452;
  tUInt64 DEF_d_cache_hitQ_rv_port1__read____d748;
  tUInt8 DEF_d_cache_mshr_register__h25951;
  tUInt8 DEF_b__h21186;
  tUInt8 DEF_i_cache_mshr_register__h12342;
  tUInt8 DEF_b__h7577;
  tUInt8 DEF_b__h872;
  tUInt8 DEF_d_cache_cache_data_serverAdapter_s1___d367;
  tUInt8 DEF_i_cache_cache_data_serverAdapter_s1___d153;
  tUInt8 DEF_dram_bram_serverAdapter_s1___d35;
  tUInt8 DEF_d_cache_dirtyArray_15__h29204;
  tUInt8 DEF_d_cache_dirtyArray_14__h29202;
  tUInt8 DEF_d_cache_dirtyArray_13__h29200;
  tUInt8 DEF_d_cache_dirtyArray_12__h29198;
  tUInt8 DEF_d_cache_dirtyArray_11__h29196;
  tUInt8 DEF_d_cache_dirtyArray_10__h29194;
  tUInt8 DEF_d_cache_dirtyArray_9__h29192;
  tUInt8 DEF_d_cache_dirtyArray_8__h29190;
  tUInt8 DEF_d_cache_dirtyArray_7__h29188;
  tUInt8 DEF_d_cache_dirtyArray_6__h29186;
  tUInt8 DEF_d_cache_dirtyArray_5__h29184;
  tUInt8 DEF_d_cache_dirtyArray_4__h29182;
  tUInt8 DEF_d_cache_dirtyArray_3__h29180;
  tUInt8 DEF_d_cache_dirtyArray_2__h29178;
  tUInt8 DEF_d_cache_dirtyArray_1__h29176;
  tUInt8 DEF_d_cache_dirtyArray_0__h29174;
  tUInt8 DEF_d_cache_validArray_15__h29742;
  tUInt8 DEF_d_cache_validArray_14__h29740;
  tUInt8 DEF_d_cache_validArray_13__h29738;
  tUInt8 DEF_d_cache_validArray_12__h29736;
  tUInt8 DEF_d_cache_validArray_11__h29734;
  tUInt8 DEF_d_cache_validArray_10__h29732;
  tUInt8 DEF_d_cache_validArray_9__h29730;
  tUInt8 DEF_d_cache_validArray_8__h29728;
  tUInt8 DEF_d_cache_validArray_7__h29726;
  tUInt8 DEF_d_cache_validArray_6__h29724;
  tUInt8 DEF_d_cache_validArray_5__h29722;
  tUInt8 DEF_d_cache_validArray_4__h29720;
  tUInt8 DEF_d_cache_validArray_3__h29718;
  tUInt8 DEF_d_cache_validArray_2__h29716;
  tUInt8 DEF_d_cache_validArray_1__h29714;
  tUInt8 DEF_d_cache_validArray_0__h29712;
  tUInt8 DEF_d_cache_cache_data_serverAdapter_cnt_3_whas____d346;
  tUInt8 DEF_d_cache_cache_data_serverAdapter_cnt_2_whas____d344;
  tUInt8 DEF_d_cache_cache_data_serverAdapter_cnt_1_whas____d343;
  tUInt8 DEF_d_cache_cache_data_serverAdapter_outData_ff_i__ETC___d338;
  tUInt8 DEF_i_cache_dirtyArray_15__h14847;
  tUInt8 DEF_i_cache_dirtyArray_14__h14845;
  tUInt8 DEF_i_cache_dirtyArray_13__h14843;
  tUInt8 DEF_i_cache_dirtyArray_12__h14841;
  tUInt8 DEF_i_cache_dirtyArray_11__h14839;
  tUInt8 DEF_i_cache_dirtyArray_10__h14837;
  tUInt8 DEF_i_cache_dirtyArray_9__h14835;
  tUInt8 DEF_i_cache_dirtyArray_8__h14833;
  tUInt8 DEF_i_cache_dirtyArray_7__h14831;
  tUInt8 DEF_i_cache_dirtyArray_6__h14829;
  tUInt8 DEF_i_cache_dirtyArray_5__h14827;
  tUInt8 DEF_i_cache_dirtyArray_4__h14825;
  tUInt8 DEF_i_cache_dirtyArray_3__h14823;
  tUInt8 DEF_i_cache_dirtyArray_2__h14821;
  tUInt8 DEF_i_cache_dirtyArray_1__h14819;
  tUInt8 DEF_i_cache_dirtyArray_0__h14817;
  tUInt8 DEF_i_cache_validArray_15__h15385;
  tUInt8 DEF_i_cache_validArray_14__h15383;
  tUInt8 DEF_i_cache_validArray_13__h15381;
  tUInt8 DEF_i_cache_validArray_12__h15379;
  tUInt8 DEF_i_cache_validArray_11__h15377;
  tUInt8 DEF_i_cache_validArray_10__h15375;
  tUInt8 DEF_i_cache_validArray_9__h15373;
  tUInt8 DEF_i_cache_validArray_8__h15371;
  tUInt8 DEF_i_cache_validArray_7__h15369;
  tUInt8 DEF_i_cache_validArray_6__h15367;
  tUInt8 DEF_i_cache_validArray_5__h15365;
  tUInt8 DEF_i_cache_validArray_4__h15363;
  tUInt8 DEF_i_cache_validArray_3__h15361;
  tUInt8 DEF_i_cache_validArray_2__h15359;
  tUInt8 DEF_i_cache_validArray_1__h15357;
  tUInt8 DEF_i_cache_validArray_0__h15355;
  tUInt8 DEF_i_cache_cache_data_serverAdapter_cnt_3_whas____d132;
  tUInt8 DEF_i_cache_cache_data_serverAdapter_cnt_2_whas____d130;
  tUInt8 DEF_i_cache_cache_data_serverAdapter_cnt_1_whas____d129;
  tUInt8 DEF_i_cache_cache_data_serverAdapter_outData_ff_i__ETC___d124;
  tUInt8 DEF_dram_bram_serverAdapter_cnt_3_whas____d13;
  tUInt8 DEF_dram_bram_serverAdapter_cnt_2_whas____d11;
  tUInt8 DEF_dram_bram_serverAdapter_cnt_1_whas____d10;
  tUInt8 DEF_dram_bram_serverAdapter_outData_ff_i_notEmpty____d4;
  tUInt8 DEF_x2__h15441;
  tUInt8 DEF_x2__h29798;
  tUInt8 DEF_d_cache_cache_data_serverAdapter_s1_67_BIT_0___d368;
  tUInt8 DEF_i_cache_cache_data_serverAdapter_s1_53_BIT_0___d154;
  tUInt8 DEF_dram_bram_serverAdapter_s1_5_BIT_0___d36;
  tUInt8 DEF_SEL_ARR_d_cache_validArray_0_56_d_cache_validA_ETC___d473;
  tUInt8 DEF_SEL_ARR_d_cache_dirtyArray_0_35_d_cache_dirtyA_ETC___d454;
  tUInt8 DEF_SEL_ARR_i_cache_validArray_0_39_i_cache_validA_ETC___d256;
  tUInt8 DEF_SEL_ARR_i_cache_dirtyArray_0_18_i_cache_dirtyA_ETC___d237;
  tUInt8 DEF_IF_d_cache_mshr_port_0_whas__85_THEN_d_cache_m_ETC___d388;
  tUInt8 DEF_IF_i_cache_mshr_port_0_whas__71_THEN_i_cache_m_ETC___d174;
 
 /* Local definitions */
 private:
  tUWide DEF_rv_core_getIReq___d653;
  tUWide DEF_rv_core_getMMIOReq___d760;
  tUWide DEF_rv_core_getDReq___d690;
  tUWide DEF_d_cache_memReqQ_first____d634;
  tUWide DEF_i_cache_memReqQ_first____d619;
  tUWide DEF_dram_dl2_d_3_rv_port1__read____d78;
  tUWide DEF_dram_dl2_d_2_rv_port1__read____d86;
  tUWide DEF_dram_dl2_d_2_rv_port0__read____d76;
  tUWide DEF_dram_dl2_d_1_rv_port1__read____d94;
  tUWide DEF_dram_dl2_d_1_rv_port0__read____d84;
  tUWide DEF_dram_dl2_d_0_rv_port0__read____d92;
  tUWide DEF_dram_dl1_d_3_rv_port1__read____d53;
  tUWide DEF_dram_dl1_d_2_rv_port1__read____d62;
  tUWide DEF_dram_dl1_d_2_rv_port0__read____d51;
  tUWide DEF_dram_dl1_d_1_rv_port1__read____d70;
  tUWide DEF_dram_dl1_d_1_rv_port0__read____d60;
  tUWide DEF_dram_dl1_d_0_rv_port0__read____d68;
  tUWide DEF_d_cache_memRespQ_first____d542;
  tUWide DEF_d_cache_cache_data_serverAdapter_outData_enqw__ETC___d341;
  tUWide DEF_d_cache_cache_data_serverAdapter_outData_ff_fi_ETC___d413;
  tUWide DEF_d_cache_cache_data_memory_read____d374;
  tUWide DEF_i_cache_memRespQ_first____d320;
  tUWide DEF_i_cache_cache_data_serverAdapter_outData_enqw__ETC___d127;
  tUWide DEF_i_cache_cache_data_serverAdapter_outData_ff_fi_ETC___d190;
  tUWide DEF_i_cache_cache_data_memory_read____d160;
  tUWide DEF_x_wget__h378;
  tUWide DEF_x_first__h263;
  tUWide DEF_v__h1447;
  tUWide DEF_ireq___d677;
  tUWide DEF_mmioreq_first____d777;
  tUWide DEF_dreq___d753;
  tUWide DEF_d_cache_storeQ_first____d598;
  tUInt32 DEF__read__h23288;
  tUInt32 DEF__read__h23257;
  tUInt32 DEF__read__h23226;
  tUInt32 DEF__read__h23195;
  tUInt32 DEF__read__h23164;
  tUInt32 DEF__read__h23133;
  tUInt32 DEF__read__h23102;
  tUInt32 DEF__read__h23071;
  tUInt32 DEF__read__h23040;
  tUInt32 DEF__read__h23009;
  tUInt32 DEF__read__h22978;
  tUInt32 DEF__read__h22947;
  tUInt32 DEF__read__h22916;
  tUInt32 DEF__read__h22885;
  tUInt32 DEF__read__h22854;
  tUInt32 DEF__read__h22823;
  tUInt32 DEF__read__h9679;
  tUInt32 DEF__read__h9648;
  tUInt32 DEF__read__h9617;
  tUInt32 DEF__read__h9586;
  tUInt32 DEF__read__h9555;
  tUInt32 DEF__read__h9524;
  tUInt32 DEF__read__h9493;
  tUInt32 DEF__read__h9462;
  tUInt32 DEF__read__h9431;
  tUInt32 DEF__read__h9400;
  tUInt32 DEF__read__h9369;
  tUInt32 DEF__read__h9338;
  tUInt32 DEF__read__h9307;
  tUInt32 DEF__read__h9276;
  tUInt32 DEF__read__h9245;
  tUInt32 DEF__read__h9214;
  tUInt8 DEF_d_cache_mshr_readBeforeLaterWrites_0_read____d407;
  tUInt8 DEF_i_cache_mshr_readBeforeLaterWrites_0_read____d184;
  tUWide DEF_x3__h35539;
  tUWide DEF_x3__h35818;
  tUWide DEF_x__h35989;
  tUWide DEF_x__h35714;
  tUWide DEF_x__h5181;
  tUWide DEF_x__h4923;
  tUWide DEF_x__h4665;
  tUWide DEF_x__h3340;
  tUWide DEF_x__h3082;
  tUWide DEF_x__h2824;
  tUWide DEF_rv_core_getIReq_53_BITS_97_TO_0___d671;
  tUWide DEF_i_cache_missReq_35_BITS_96_TO_0___d295;
  tUWide DEF_rv_core_getDReq_90_BITS_64_TO_0___d711;
  tUWide DEF_x__h37463;
  tUInt32 DEF_IF_d_cache_cache_data_serverAdapter_outData_ff_ETC___d417;
  tUInt32 DEF_IF_d_cache_cache_data_serverAdapter_outData_ff_ETC___d421;
  tUInt32 DEF_IF_d_cache_cache_data_serverAdapter_outData_ff_ETC___d425;
  tUInt32 DEF_IF_d_cache_cache_data_serverAdapter_outData_ff_ETC___d429;
  tUWide DEF_v__h35856;
  tUWide DEF_v__h35581;
  tUWide DEF_IF_d_cache_missReq_52_BIT_64_16_THEN_IF_d_cach_ETC___d556;
  tUWide DEF_IF_d_cache_missReq_52_BITS_35_TO_34_39_EQ_3_40_ETC___d555;
  tUWide DEF_old_data__h30646;
  tUWide DEF_IF_d_cache_cache_data_serverAdapter_outData_en_ETC___d507;
  tUWide DEF_old_data__h16289;
  tUWide DEF_IF_i_cache_cache_data_serverAdapter_outData_en_ETC___d290;
  tUWide DEF_IF_dram_bram_serverAdapter_outData_ff_i_notEmp_ETC___d112;
  tUWide DEF_x__h476;
  tUInt8 DEF_IF_d_cache_mshr_readBeforeLaterWrites_0_read___ETC___d482;
  tUInt8 DEF_IF_d_cache_mshr_readBeforeLaterWrites_0_read___ETC___d434;
  tUInt8 DEF_IF_i_cache_mshr_readBeforeLaterWrites_0_read___ETC___d265;
  tUInt8 DEF_IF_i_cache_mshr_readBeforeLaterWrites_0_read___ETC___d217;
  tUInt8 DEF__0_CONCAT_DONTCARE___d26;
  tUWide DEF_i_cache_memReqQ_first__19_CONCAT_1___d620;
  tUWide DEF_d_cache_memReqQ_first__34_CONCAT_0___d635;
  tUWide DEF__1_CONCAT_SEL_ARR_i_cache_tagArray_0_71_i_cache_ETC___d292;
  tUWide DEF__1_CONCAT_SEL_ARR_d_cache_tagArray_0_88_d_cache_ETC___d509;
  tUWide DEF__0_CONCAT_i_cache_missReq_35_BITS_96_TO_0_95_CO_ETC___d296;
  tUWide DEF__0_CONCAT_d_cache_missReq_52_BITS_63_TO_0_12_CO_ETC___d513;
  tUWide DEF__1_CONCAT_IF_dram_bram_serverAdapter_outData_ff_ETC___d113;
  tUWide DEF__1_CONCAT_dram_dl2_d_0_rv_port0__read__2_BITS_1_ETC___d99;
  tUWide DEF__1_CONCAT_dram_dl2_d_1_rv_port0__read__4_BITS_1_ETC___d91;
  tUWide DEF__1_CONCAT_dram_dl2_d_2_rv_port0__read__6_BITS_1_ETC___d83;
  tUWide DEF__1_CONCAT_dram_dl1_d_0_rv_port0__read__8_BITS_1_ETC___d75;
  tUWide DEF__1_CONCAT_dram_dl1_d_2_rv_port0__read__1_BITS_1_ETC___d59;
  tUWide DEF__1_CONCAT_dram_dl1_d_1_rv_port0__read__0_BITS_1_ETC___d67;
  tUWide DEF__0_CONCAT_DONTCARE___d57;
  tUWide DEF_IF_d_cache_storeQ_first__98_BITS_35_TO_34_00_E_ETC___d611;
  tUWide DEF_ireq_77_BITS_100_TO_65_78_CONCAT_i_cache_hitQ__ETC___d680;
  tUWide DEF_dreq_53_BITS_67_TO_32_54_CONCAT_d_cache_hitQ_r_ETC___d756;
  tUWide DEF__1_CONCAT_SEL_ARR_IF_i_cache_cache_data_serverA_ETC___d216;
  tUWide DEF__1_CONCAT_SEL_ARR_i_cache_memRespQ_first__20_BI_ETC___d334;
  tUWide DEF__0_CONCAT_DONTCARE___d676;
 
 /* Rules */
 public:
  void RL_dram_bram_serverAdapter_outData_enqueue();
  void RL_dram_bram_serverAdapter_outData_dequeue();
  void RL_dram_bram_serverAdapter_cnt_finalAdd();
  void RL_dram_bram_serverAdapter_s1__dreg_update();
  void RL_dram_bram_serverAdapter_stageReadResponseAlways();
  void RL_dram_bram_serverAdapter_moveToOutFIFO();
  void RL_dram_bram_serverAdapter_overRun();
  void RL_dram_dl1_try_move();
  void RL_dram_dl1_try_move_1();
  void RL_dram_dl1_try_move_2();
  void RL_dram_dl2_try_move();
  void RL_dram_dl2_try_move_1();
  void RL_dram_dl2_try_move_2();
  void RL_dram_deq1();
  void RL_dram_deq2();
  void RL_i_cache_cache_data_serverAdapter_outData_enqueue();
  void RL_i_cache_cache_data_serverAdapter_outData_dequeue();
  void RL_i_cache_cache_data_serverAdapter_cnt_finalAdd();
  void RL_i_cache_cache_data_serverAdapter_s1__dreg_update();
  void RL_i_cache_cache_data_serverAdapter_stageReadResponseAlways();
  void RL_i_cache_cache_data_serverAdapter_moveToOutFIFO();
  void RL_i_cache_cache_data_serverAdapter_overRun();
  void RL_i_cache_mshr_canonicalize();
  void RL_i_cache_bram_to_hitQ();
  void RL_i_cache_startMiss_BRAMReq();
  void RL_i_cache_startMiss_BRAMResp();
  void RL_i_cache_sendFillReq();
  void RL_i_cache_waitFillResp();
  void RL_d_cache_cache_data_serverAdapter_outData_enqueue();
  void RL_d_cache_cache_data_serverAdapter_outData_dequeue();
  void RL_d_cache_cache_data_serverAdapter_cnt_finalAdd();
  void RL_d_cache_cache_data_serverAdapter_s1__dreg_update();
  void RL_d_cache_cache_data_serverAdapter_stageReadResponseAlways();
  void RL_d_cache_cache_data_serverAdapter_moveToOutFIFO();
  void RL_d_cache_cache_data_serverAdapter_overRun();
  void RL_d_cache_mshr_canonicalize();
  void RL_d_cache_lockL1_canonicalize();
  void RL_d_cache_doTic();
  void RL_d_cache_bram_to_hitQ();
  void RL_d_cache_startMiss_BRAMReq();
  void RL_d_cache_startMiss_BRAMResp();
  void RL_d_cache_sendFillReq();
  void RL_d_cache_waitFillResp();
  void RL_d_cache_waitStore();
  void RL_tic();
  void RL_connectICacheDram();
  void RL_connectDramICache();
  void RL_connectDCacheDram();
  void RL_connectDramDCache();
  void RL_requestI();
  void RL_responseI();
  void RL_requestD();
  void RL_responseD();
  void RL_requestMMIO();
  void RL_responseMMIO();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mktop_pipelined &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mktop_pipelined &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mktop_pipelined &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mktop_pipelined &backing);
};

#endif /* ifndef __mktop_pipelined_h__ */
