

================================================================
== Vivado HLS Report for 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s'
================================================================
* Date:           Thu Dec 12 22:34:39 2019

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.429 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    31761|    31761| 0.159 ms | 0.159 ms |  31761|  31761|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- ReadInputHeight_ReadInputWidth  |    31759|    31759|        10|          2|          1|  15876|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1332|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    240|    -|
|Memory           |        0|      -|     512|   1024|    -|
|Multiplexer      |        -|      -|       -|    198|    -|
|Register         |        0|      -|    3691|    192|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    4203|   2986|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       3|      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+------------------------------+---------+-------+---+----+-----+
    |             Instance             |            Module            | BRAM_18K| DSP48E| FF| LUT| URAM|
    +----------------------------------+------------------------------+---------+-------+---+----+-----+
    |myproject_axi_mux_164_20_1_1_U19  |myproject_axi_mux_164_20_1_1  |        0|      0|  0|  15|    0|
    |myproject_axi_mux_164_20_1_1_U20  |myproject_axi_mux_164_20_1_1  |        0|      0|  0|  15|    0|
    |myproject_axi_mux_164_20_1_1_U21  |myproject_axi_mux_164_20_1_1  |        0|      0|  0|  15|    0|
    |myproject_axi_mux_164_20_1_1_U22  |myproject_axi_mux_164_20_1_1  |        0|      0|  0|  15|    0|
    |myproject_axi_mux_164_20_1_1_U23  |myproject_axi_mux_164_20_1_1  |        0|      0|  0|  15|    0|
    |myproject_axi_mux_164_20_1_1_U24  |myproject_axi_mux_164_20_1_1  |        0|      0|  0|  15|    0|
    |myproject_axi_mux_164_20_1_1_U25  |myproject_axi_mux_164_20_1_1  |        0|      0|  0|  15|    0|
    |myproject_axi_mux_164_20_1_1_U26  |myproject_axi_mux_164_20_1_1  |        0|      0|  0|  15|    0|
    |myproject_axi_mux_164_20_1_1_U27  |myproject_axi_mux_164_20_1_1  |        0|      0|  0|  15|    0|
    |myproject_axi_mux_164_20_1_1_U28  |myproject_axi_mux_164_20_1_1  |        0|      0|  0|  15|    0|
    |myproject_axi_mux_164_20_1_1_U29  |myproject_axi_mux_164_20_1_1  |        0|      0|  0|  15|    0|
    |myproject_axi_mux_164_20_1_1_U30  |myproject_axi_mux_164_20_1_1  |        0|      0|  0|  15|    0|
    |myproject_axi_mux_94_20_1_1_U31   |myproject_axi_mux_94_20_1_1   |        0|      0|  0|  15|    0|
    |myproject_axi_mux_94_20_1_1_U32   |myproject_axi_mux_94_20_1_1   |        0|      0|  0|  15|    0|
    |myproject_axi_mux_94_20_1_1_U33   |myproject_axi_mux_94_20_1_1   |        0|      0|  0|  15|    0|
    |myproject_axi_mux_94_20_1_1_U34   |myproject_axi_mux_94_20_1_1   |        0|      0|  0|  15|    0|
    +----------------------------------+------------------------------+---------+-------+---+----+-----+
    |Total                             |                              |        0|      0|  0| 240|    0|
    +----------------------------------+------------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+------+-----+------+-------------+
    |            Memory           |                                      Module                                      | BRAM_18K| FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+------+-----+------+-------------+
    |line_buffer_Array_V_3_0_0_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe  |        0|  64|  128|    0|   126|   20|     1|         2520|
    |line_buffer_Array_V_3_1_0_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe  |        0|  64|  128|    0|   126|   20|     1|         2520|
    |line_buffer_Array_V_3_0_1_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe  |        0|  64|  128|    0|   126|   20|     1|         2520|
    |line_buffer_Array_V_3_1_1_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe  |        0|  64|  128|    0|   126|   20|     1|         2520|
    |line_buffer_Array_V_3_0_2_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe  |        0|  64|  128|    0|   126|   20|     1|         2520|
    |line_buffer_Array_V_3_1_2_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe  |        0|  64|  128|    0|   126|   20|     1|         2520|
    |line_buffer_Array_V_3_0_3_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe  |        0|  64|  128|    0|   126|   20|     1|         2520|
    |line_buffer_Array_V_3_1_3_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe  |        0|  64|  128|    0|   126|   20|     1|         2520|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+------+-----+------+-------------+
    |Total                        |                                                                                  |        0| 512| 1024|    0|  1008|  160|     8|        20160|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln220_fu_1148_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln222_fu_1160_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln225_fu_1104_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln227_fu_1116_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln241_fu_242_p2                |     +    |      0|  0|  19|          14|           1|
    |and_ln191_5_fu_638_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln191_6_fu_644_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln191_fu_632_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage1_iter4  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1828                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1833                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_401                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_662                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_675                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_680                   |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op27           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op318          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_120_fu_744_p2          |   icmp   |      0|  0|  18|          17|          17|
    |icmp_ln1496_121_fu_1200_p2         |   icmp   |      0|  0|  18|          17|          17|
    |icmp_ln1496_122_fu_750_p2          |   icmp   |      0|  0|  18|          17|          17|
    |icmp_ln1496_123_fu_756_p2          |   icmp   |      0|  0|  18|          17|          17|
    |icmp_ln1496_124_fu_1224_p2         |   icmp   |      0|  0|  18|          17|          17|
    |icmp_ln1496_125_fu_1906_p2         |   icmp   |      0|  0|  18|          20|          20|
    |icmp_ln1496_126_fu_2062_p2         |   icmp   |      0|  0|  18|          20|          20|
    |icmp_ln1496_127_fu_856_p2          |   icmp   |      0|  0|  18|          17|          17|
    |icmp_ln1496_128_fu_1250_p2         |   icmp   |      0|  0|  18|          17|          17|
    |icmp_ln1496_129_fu_862_p2          |   icmp   |      0|  0|  18|          17|          17|
    |icmp_ln1496_130_fu_868_p2          |   icmp   |      0|  0|  18|          17|          17|
    |icmp_ln1496_131_fu_1274_p2         |   icmp   |      0|  0|  18|          17|          17|
    |icmp_ln1496_132_fu_1920_p2         |   icmp   |      0|  0|  18|          20|          20|
    |icmp_ln1496_133_fu_2077_p2         |   icmp   |      0|  0|  18|          20|          20|
    |icmp_ln1496_134_fu_968_p2          |   icmp   |      0|  0|  18|          17|          17|
    |icmp_ln1496_135_fu_1300_p2         |   icmp   |      0|  0|  18|          17|          17|
    |icmp_ln1496_136_fu_974_p2          |   icmp   |      0|  0|  18|          17|          17|
    |icmp_ln1496_137_fu_980_p2          |   icmp   |      0|  0|  18|          17|          17|
    |icmp_ln1496_138_fu_1324_p2         |   icmp   |      0|  0|  18|          17|          17|
    |icmp_ln1496_139_fu_1934_p2         |   icmp   |      0|  0|  18|          20|          20|
    |icmp_ln1496_140_fu_2092_p2         |   icmp   |      0|  0|  18|          20|          20|
    |icmp_ln1496_141_fu_1080_p2         |   icmp   |      0|  0|  18|          17|          17|
    |icmp_ln1496_142_fu_1350_p2         |   icmp   |      0|  0|  18|          17|          17|
    |icmp_ln1496_143_fu_1086_p2         |   icmp   |      0|  0|  18|          17|          17|
    |icmp_ln1496_144_fu_1092_p2         |   icmp   |      0|  0|  18|          17|          17|
    |icmp_ln1496_145_fu_1374_p2         |   icmp   |      0|  0|  18|          17|          17|
    |icmp_ln1496_146_fu_1948_p2         |   icmp   |      0|  0|  18|          20|          20|
    |icmp_ln1496_147_fu_2107_p2         |   icmp   |      0|  0|  18|          20|          20|
    |icmp_ln1496_1_fu_850_p2            |   icmp   |      0|  0|  18|          17|          17|
    |icmp_ln1496_2_fu_962_p2            |   icmp   |      0|  0|  18|          17|          17|
    |icmp_ln1496_3_fu_1074_p2           |   icmp   |      0|  0|  18|          17|          17|
    |icmp_ln1496_fu_738_p2              |   icmp   |      0|  0|  18|          17|          17|
    |icmp_ln191_7_fu_586_p2             |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln191_8_fu_606_p2             |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln191_9_fu_626_p2             |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln191_fu_576_p2               |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln212_fu_1098_p2              |   icmp   |      0|  0|  18|          32|           7|
    |icmp_ln216_fu_1142_p2              |   icmp   |      0|  0|  18|          32|           7|
    |icmp_ln241_fu_236_p2               |   icmp   |      0|  0|  13|          14|          10|
    |ap_block_pp0_stage1_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |select_ln222_fu_1166_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln227_fu_1122_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln40_15_fu_2082_p3          |  select  |      0|  0|   5|           1|           5|
    |select_ln40_16_fu_2097_p3          |  select  |      0|  0|   5|           1|           5|
    |select_ln40_17_fu_2112_p3          |  select  |      0|  0|   5|           1|           5|
    |select_ln40_fu_2067_p3             |  select  |      0|  0|   5|           1|           5|
    |select_ln65_159_fu_1188_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln65_160_fu_1195_p3         |  select  |      0|  0|  17|           1|          17|
    |select_ln65_161_fu_1206_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln65_162_fu_1450_p3         |  select  |      0|  0|   4|           1|           3|
    |select_ln65_163_fu_1214_p3         |  select  |      0|  0|  17|           1|          17|
    |select_ln65_164_fu_1457_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln65_165_fu_1219_p3         |  select  |      0|  0|  17|           1|          17|
    |select_ln65_166_fu_1464_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln65_167_fu_1910_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln65_168_fu_1233_p3         |  select  |      0|  0|  17|           1|          17|
    |select_ln65_169_fu_1238_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln65_170_fu_1245_p3         |  select  |      0|  0|  17|           1|          17|
    |select_ln65_171_fu_1256_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln65_172_fu_1578_p3         |  select  |      0|  0|   4|           1|           3|
    |select_ln65_173_fu_1264_p3         |  select  |      0|  0|  17|           1|          17|
    |select_ln65_174_fu_1585_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln65_175_fu_1269_p3         |  select  |      0|  0|  17|           1|          17|
    |select_ln65_176_fu_1592_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln65_177_fu_1924_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln65_178_fu_1283_p3         |  select  |      0|  0|  17|           1|          17|
    |select_ln65_179_fu_1288_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln65_180_fu_1295_p3         |  select  |      0|  0|  17|           1|          17|
    |select_ln65_181_fu_1306_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln65_182_fu_1706_p3         |  select  |      0|  0|   4|           1|           3|
    |select_ln65_183_fu_1314_p3         |  select  |      0|  0|  17|           1|          17|
    |select_ln65_184_fu_1713_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln65_185_fu_1319_p3         |  select  |      0|  0|  17|           1|          17|
    |select_ln65_186_fu_1720_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln65_187_fu_1938_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln65_188_fu_1333_p3         |  select  |      0|  0|  17|           1|          17|
    |select_ln65_189_fu_1338_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln65_190_fu_1345_p3         |  select  |      0|  0|  17|           1|          17|
    |select_ln65_191_fu_1356_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln65_192_fu_1834_p3         |  select  |      0|  0|   4|           1|           3|
    |select_ln65_193_fu_1364_p3         |  select  |      0|  0|  17|           1|          17|
    |select_ln65_194_fu_1841_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln65_195_fu_1369_p3         |  select  |      0|  0|  17|           1|          17|
    |select_ln65_196_fu_1848_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln65_197_fu_1952_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln65_fu_1183_p3             |  select  |      0|  0|  17|           1|          17|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1332|         976|         974|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                    |  27|          5|    1|          5|
    |ap_done                                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                      |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_218_p4      |   9|          2|   14|         28|
    |ap_phi_reg_pp0_iter1_storemerge_i_i_reg_225  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter2_storemerge_i_i_reg_225  |   9|          2|   32|         64|
    |ap_sig_allocacmp_sY_2_load                   |   9|          2|   32|         64|
    |data_V_data_0_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n                        |   9|          2|    1|          2|
    |indvar_flatten_reg_214                       |   9|          2|   14|         28|
    |pX_2                                         |   9|          2|   32|         64|
    |pY_2                                         |   9|          2|   32|         64|
    |real_start                                   |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                         |   9|          2|    1|          2|
    |sX_2                                         |   9|          2|   32|         64|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 198|         43|  232|        467|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |DataOut_V_68_reg_2232                        |  20|   0|   20|          0|
    |DataOut_V_70_reg_2239                        |  20|   0|   20|          0|
    |DataOut_V_72_reg_2246                        |  20|   0|   20|          0|
    |DataOut_V_74_reg_2253                        |  20|   0|   20|          0|
    |add_ln241_reg_2203                           |  14|   0|   14|          0|
    |and_ln191_6_reg_2260                         |   1|   0|    1|          0|
    |ap_CS_fsm                                    |   4|   0|    4|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_i_i_reg_225  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_storemerge_i_i_reg_225  |  32|   0|   32|          0|
    |icmp_ln1496_120_reg_2323                     |   1|   0|    1|          0|
    |icmp_ln1496_122_reg_2329                     |   1|   0|    1|          0|
    |icmp_ln1496_123_reg_2335                     |   1|   0|    1|          0|
    |icmp_ln1496_124_reg_2596                     |   1|   0|    1|          0|
    |icmp_ln1496_127_reg_2400                     |   1|   0|    1|          0|
    |icmp_ln1496_129_reg_2406                     |   1|   0|    1|          0|
    |icmp_ln1496_130_reg_2412                     |   1|   0|    1|          0|
    |icmp_ln1496_131_reg_2607                     |   1|   0|    1|          0|
    |icmp_ln1496_134_reg_2477                     |   1|   0|    1|          0|
    |icmp_ln1496_136_reg_2483                     |   1|   0|    1|          0|
    |icmp_ln1496_137_reg_2489                     |   1|   0|    1|          0|
    |icmp_ln1496_138_reg_2618                     |   1|   0|    1|          0|
    |icmp_ln1496_141_reg_2554                     |   1|   0|    1|          0|
    |icmp_ln1496_143_reg_2560                     |   1|   0|    1|          0|
    |icmp_ln1496_144_reg_2566                     |   1|   0|    1|          0|
    |icmp_ln1496_145_reg_2629                     |   1|   0|    1|          0|
    |icmp_ln1496_1_reg_2394                       |   1|   0|    1|          0|
    |icmp_ln1496_2_reg_2471                       |   1|   0|    1|          0|
    |icmp_ln1496_3_reg_2548                       |   1|   0|    1|          0|
    |icmp_ln1496_reg_2317                         |   1|   0|    1|          0|
    |icmp_ln212_reg_2572                          |   1|   0|    1|          0|
    |icmp_ln216_reg_2581                          |   1|   0|    1|          0|
    |icmp_ln241_reg_2199                          |   1|   0|    1|          0|
    |indvar_flatten_reg_214                       |  14|   0|   14|          0|
    |kernel_data_V_3_10                           |  20|   0|   20|          0|
    |kernel_data_V_3_11                           |  20|   0|   20|          0|
    |kernel_data_V_3_16                           |  20|   0|   20|          0|
    |kernel_data_V_3_17                           |  20|   0|   20|          0|
    |kernel_data_V_3_18                           |  20|   0|   20|          0|
    |kernel_data_V_3_19                           |  20|   0|   20|          0|
    |kernel_data_V_3_20                           |  20|   0|   20|          0|
    |kernel_data_V_3_21                           |  20|   0|   20|          0|
    |kernel_data_V_3_22                           |  20|   0|   20|          0|
    |kernel_data_V_3_23                           |  20|   0|   20|          0|
    |kernel_data_V_3_28                           |  20|   0|   20|          0|
    |kernel_data_V_3_29                           |  20|   0|   20|          0|
    |kernel_data_V_3_30                           |  20|   0|   20|          0|
    |kernel_data_V_3_31                           |  20|   0|   20|          0|
    |kernel_data_V_3_32                           |  20|   0|   20|          0|
    |kernel_data_V_3_33                           |  20|   0|   20|          0|
    |kernel_data_V_3_34                           |  20|   0|   20|          0|
    |kernel_data_V_3_35                           |  20|   0|   20|          0|
    |kernel_data_V_3_4                            |  20|   0|   20|          0|
    |kernel_data_V_3_5                            |  20|   0|   20|          0|
    |kernel_data_V_3_6                            |  20|   0|   20|          0|
    |kernel_data_V_3_7                            |  20|   0|   20|          0|
    |kernel_data_V_3_8                            |  20|   0|   20|          0|
    |kernel_data_V_3_9                            |  20|   0|   20|          0|
    |pX_2                                         |  32|   0|   32|          0|
    |pY_2                                         |  32|   0|   32|          0|
    |phi_ln65_45_reg_2943                         |  20|   0|   20|          0|
    |phi_ln65_46_reg_2761                         |  20|   0|   20|          0|
    |phi_ln65_47_reg_2771                         |  20|   0|   20|          0|
    |phi_ln65_48_reg_2953                         |  20|   0|   20|          0|
    |phi_ln65_49_reg_2832                         |  20|   0|   20|          0|
    |phi_ln65_50_reg_2842                         |  20|   0|   20|          0|
    |phi_ln65_51_reg_2963                         |  20|   0|   20|          0|
    |phi_ln65_52_reg_2903                         |  20|   0|   20|          0|
    |phi_ln65_53_reg_2913                         |  20|   0|   20|          0|
    |phi_ln65_54_reg_2973                         |  20|   0|   20|          0|
    |phi_ln65_s_reg_2700                          |  20|   0|   20|          0|
    |phi_ln_reg_2690                              |  20|   0|   20|          0|
    |pool_window_0_V_15_reg_2705                  |  20|   0|   20|          0|
    |pool_window_0_V_15_reg_2705_pp0_iter3_reg    |  20|   0|   20|          0|
    |pool_window_0_V_16_reg_2776                  |  20|   0|   20|          0|
    |pool_window_0_V_16_reg_2776_pp0_iter3_reg    |  20|   0|   20|          0|
    |pool_window_0_V_17_reg_2847                  |  20|   0|   20|          0|
    |pool_window_0_V_17_reg_2847_pp0_iter3_reg    |  20|   0|   20|          0|
    |pool_window_0_V_reg_2634                     |  20|   0|   20|          0|
    |pool_window_0_V_reg_2634_pp0_iter3_reg       |  20|   0|   20|          0|
    |pool_window_1_V_15_reg_2711                  |  20|   0|   20|          0|
    |pool_window_1_V_15_reg_2711_pp0_iter3_reg    |  20|   0|   20|          0|
    |pool_window_1_V_16_reg_2782                  |  20|   0|   20|          0|
    |pool_window_1_V_16_reg_2782_pp0_iter3_reg    |  20|   0|   20|          0|
    |pool_window_1_V_17_reg_2853                  |  20|   0|   20|          0|
    |pool_window_1_V_17_reg_2853_pp0_iter3_reg    |  20|   0|   20|          0|
    |pool_window_1_V_reg_2640                     |  20|   0|   20|          0|
    |pool_window_1_V_reg_2640_pp0_iter3_reg       |  20|   0|   20|          0|
    |pool_window_2_V_15_reg_2717                  |  20|   0|   20|          0|
    |pool_window_2_V_15_reg_2717_pp0_iter3_reg    |  20|   0|   20|          0|
    |pool_window_2_V_16_reg_2788                  |  20|   0|   20|          0|
    |pool_window_2_V_16_reg_2788_pp0_iter3_reg    |  20|   0|   20|          0|
    |pool_window_2_V_17_reg_2859                  |  20|   0|   20|          0|
    |pool_window_2_V_17_reg_2859_pp0_iter3_reg    |  20|   0|   20|          0|
    |pool_window_2_V_reg_2646                     |  20|   0|   20|          0|
    |pool_window_2_V_reg_2646_pp0_iter3_reg       |  20|   0|   20|          0|
    |pool_window_3_V_15_reg_2723                  |  20|   0|   20|          0|
    |pool_window_3_V_15_reg_2723_pp0_iter3_reg    |  20|   0|   20|          0|
    |pool_window_3_V_16_reg_2794                  |  20|   0|   20|          0|
    |pool_window_3_V_16_reg_2794_pp0_iter3_reg    |  20|   0|   20|          0|
    |pool_window_3_V_17_reg_2865                  |  20|   0|   20|          0|
    |pool_window_3_V_17_reg_2865_pp0_iter3_reg    |  20|   0|   20|          0|
    |pool_window_3_V_reg_2652                     |  20|   0|   20|          0|
    |pool_window_3_V_reg_2652_pp0_iter3_reg       |  20|   0|   20|          0|
    |pool_window_4_V_15_reg_2729                  |  20|   0|   20|          0|
    |pool_window_4_V_15_reg_2729_pp0_iter3_reg    |  20|   0|   20|          0|
    |pool_window_4_V_16_reg_2800                  |  20|   0|   20|          0|
    |pool_window_4_V_16_reg_2800_pp0_iter3_reg    |  20|   0|   20|          0|
    |pool_window_4_V_17_reg_2871                  |  20|   0|   20|          0|
    |pool_window_4_V_17_reg_2871_pp0_iter3_reg    |  20|   0|   20|          0|
    |pool_window_4_V_reg_2658                     |  20|   0|   20|          0|
    |pool_window_4_V_reg_2658_pp0_iter3_reg       |  20|   0|   20|          0|
    |pool_window_5_V_15_reg_2735                  |  20|   0|   20|          0|
    |pool_window_5_V_15_reg_2735_pp0_iter3_reg    |  20|   0|   20|          0|
    |pool_window_5_V_16_reg_2806                  |  20|   0|   20|          0|
    |pool_window_5_V_16_reg_2806_pp0_iter3_reg    |  20|   0|   20|          0|
    |pool_window_5_V_17_reg_2877                  |  20|   0|   20|          0|
    |pool_window_5_V_17_reg_2877_pp0_iter3_reg    |  20|   0|   20|          0|
    |pool_window_5_V_reg_2664                     |  20|   0|   20|          0|
    |pool_window_5_V_reg_2664_pp0_iter3_reg       |  20|   0|   20|          0|
    |pool_window_6_V_15_reg_2741                  |  20|   0|   20|          0|
    |pool_window_6_V_15_reg_2741_pp0_iter3_reg    |  20|   0|   20|          0|
    |pool_window_6_V_16_reg_2812                  |  20|   0|   20|          0|
    |pool_window_6_V_16_reg_2812_pp0_iter3_reg    |  20|   0|   20|          0|
    |pool_window_6_V_17_reg_2883                  |  20|   0|   20|          0|
    |pool_window_6_V_17_reg_2883_pp0_iter3_reg    |  20|   0|   20|          0|
    |pool_window_6_V_reg_2670                     |  20|   0|   20|          0|
    |pool_window_6_V_reg_2670_pp0_iter3_reg       |  20|   0|   20|          0|
    |pool_window_7_V_15_reg_2747                  |  20|   0|   20|          0|
    |pool_window_7_V_15_reg_2747_pp0_iter3_reg    |  20|   0|   20|          0|
    |pool_window_7_V_16_reg_2818                  |  20|   0|   20|          0|
    |pool_window_7_V_16_reg_2818_pp0_iter3_reg    |  20|   0|   20|          0|
    |pool_window_7_V_17_reg_2889                  |  20|   0|   20|          0|
    |pool_window_7_V_17_reg_2889_pp0_iter3_reg    |  20|   0|   20|          0|
    |pool_window_7_V_reg_2676                     |  20|   0|   20|          0|
    |pool_window_7_V_reg_2676_pp0_iter3_reg       |  20|   0|   20|          0|
    |pool_window_8_V_15_reg_2988                  |  20|   0|   20|          0|
    |pool_window_8_V_16_reg_2998                  |  20|   0|   20|          0|
    |pool_window_8_V_17_reg_3008                  |  20|   0|   20|          0|
    |pool_window_8_V_reg_2978                     |  20|   0|   20|          0|
    |sX_2                                         |  32|   0|   32|          0|
    |sY_2                                         |  32|   0|   32|          0|
    |select_ln222_reg_2585                        |  32|   0|   32|          0|
    |select_ln227_reg_2576                        |  32|   0|   32|          0|
    |select_ln40_15_reg_2993                      |   4|   0|    4|          0|
    |select_ln40_16_reg_3003                      |   4|   0|    4|          0|
    |select_ln40_17_reg_3013                      |   4|   0|    4|          0|
    |select_ln40_reg_2983                         |   4|   0|    4|          0|
    |select_ln65_161_reg_2590                     |   2|   0|    2|          0|
    |select_ln65_166_reg_2695                     |   2|   0|    3|          1|
    |select_ln65_167_reg_2918                     |   3|   0|    3|          0|
    |select_ln65_171_reg_2601                     |   2|   0|    2|          0|
    |select_ln65_176_reg_2766                     |   2|   0|    3|          1|
    |select_ln65_177_reg_2923                     |   3|   0|    3|          0|
    |select_ln65_181_reg_2612                     |   2|   0|    2|          0|
    |select_ln65_186_reg_2837                     |   2|   0|    3|          1|
    |select_ln65_187_reg_2928                     |   3|   0|    3|          0|
    |select_ln65_191_reg_2623                     |   2|   0|    2|          0|
    |select_ln65_196_reg_2908                     |   2|   0|    3|          1|
    |select_ln65_197_reg_2933                     |   3|   0|    3|          0|
    |start_once_reg                               |   1|   0|    1|          0|
    |tmp_16_reg_3018                              |  20|   0|   20|          0|
    |tmp_17_reg_3023                              |  20|   0|   20|          0|
    |tmp_19_reg_3028                              |  20|   0|   20|          0|
    |tmp_20_reg_3033                              |  20|   0|   20|          0|
    |tmp_data_0_V_3_reg_2208                      |  20|   0|   20|          0|
    |tmp_data_1_V_3_reg_2214                      |  20|   0|   20|          0|
    |tmp_data_2_V_3_reg_2220                      |  20|   0|   20|          0|
    |tmp_data_3_V_2_reg_2226                      |  20|   0|   20|          0|
    |trunc_ln708_141_reg_2276                     |  17|   0|   17|          0|
    |trunc_ln708_142_reg_2282                     |  17|   0|   17|          0|
    |trunc_ln708_143_reg_2288                     |  17|   0|   17|          0|
    |trunc_ln708_144_reg_2294                     |  17|   0|   17|          0|
    |trunc_ln708_145_reg_2300                     |  17|   0|   17|          0|
    |trunc_ln708_146_reg_2306                     |  17|   0|   17|          0|
    |trunc_ln708_147_reg_2312                     |  17|   0|   17|          0|
    |trunc_ln708_148_reg_2341                     |  17|   0|   17|          0|
    |trunc_ln708_149_reg_2347                     |  17|   0|   17|          0|
    |trunc_ln708_150_reg_2353                     |  17|   0|   17|          0|
    |trunc_ln708_151_reg_2359                     |  17|   0|   17|          0|
    |trunc_ln708_152_reg_2365                     |  17|   0|   17|          0|
    |trunc_ln708_153_reg_2371                     |  17|   0|   17|          0|
    |trunc_ln708_154_reg_2377                     |  17|   0|   17|          0|
    |trunc_ln708_155_reg_2383                     |  17|   0|   17|          0|
    |trunc_ln708_156_reg_2389                     |  17|   0|   17|          0|
    |trunc_ln708_157_reg_2418                     |  17|   0|   17|          0|
    |trunc_ln708_158_reg_2424                     |  17|   0|   17|          0|
    |trunc_ln708_159_reg_2430                     |  17|   0|   17|          0|
    |trunc_ln708_160_reg_2436                     |  17|   0|   17|          0|
    |trunc_ln708_161_reg_2442                     |  17|   0|   17|          0|
    |trunc_ln708_162_reg_2448                     |  17|   0|   17|          0|
    |trunc_ln708_163_reg_2454                     |  17|   0|   17|          0|
    |trunc_ln708_164_reg_2460                     |  17|   0|   17|          0|
    |trunc_ln708_165_reg_2466                     |  17|   0|   17|          0|
    |trunc_ln708_166_reg_2495                     |  17|   0|   17|          0|
    |trunc_ln708_167_reg_2501                     |  17|   0|   17|          0|
    |trunc_ln708_168_reg_2507                     |  17|   0|   17|          0|
    |trunc_ln708_169_reg_2513                     |  17|   0|   17|          0|
    |trunc_ln708_170_reg_2519                     |  17|   0|   17|          0|
    |trunc_ln708_171_reg_2525                     |  17|   0|   17|          0|
    |trunc_ln708_172_reg_2531                     |  17|   0|   17|          0|
    |trunc_ln708_173_reg_2537                     |  17|   0|   17|          0|
    |trunc_ln708_174_reg_2543                     |  17|   0|   17|          0|
    |trunc_ln708_s_reg_2270                       |  17|   0|   17|          0|
    |trunc_ln_reg_2264                            |  17|   0|   17|          0|
    |zext_ln65_48_reg_2938                        |   3|   0|    4|          1|
    |zext_ln65_51_reg_2948                        |   3|   0|    4|          1|
    |zext_ln65_54_reg_2958                        |   3|   0|    4|          1|
    |zext_ln65_57_reg_2968                        |   3|   0|    4|          1|
    |and_ln191_6_reg_2260                         |  64|  32|    1|          0|
    |icmp_ln241_reg_2199                          |  64|  32|    1|          0|
    |trunc_ln708_147_reg_2312                     |  64|  32|   17|          0|
    |trunc_ln708_156_reg_2389                     |  64|  32|   17|          0|
    |trunc_ln708_165_reg_2466                     |  64|  32|   17|          0|
    |trunc_ln708_174_reg_2543                     |  64|  32|   17|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |3691| 192| 3385|          8|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> | return value |
|start_out                | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> | return value |
|start_write              | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,config6> | return value |
|data_V_data_0_V_dout     |  in |   20|   ap_fifo  |                             data_V_data_0_V                             |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_0_V                             |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                             data_V_data_0_V                             |    pointer   |
|data_V_data_1_V_dout     |  in |   20|   ap_fifo  |                             data_V_data_1_V                             |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_1_V                             |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                             data_V_data_1_V                             |    pointer   |
|data_V_data_2_V_dout     |  in |   20|   ap_fifo  |                             data_V_data_2_V                             |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_2_V                             |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                             data_V_data_2_V                             |    pointer   |
|data_V_data_3_V_dout     |  in |   20|   ap_fifo  |                             data_V_data_3_V                             |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_3_V                             |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                             data_V_data_3_V                             |    pointer   |
|res_V_data_0_V_din       | out |   20|   ap_fifo  |                              res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                              res_V_data_0_V                             |    pointer   |
|res_V_data_1_V_din       | out |   20|   ap_fifo  |                              res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                              res_V_data_1_V                             |    pointer   |
|res_V_data_2_V_din       | out |   20|   ap_fifo  |                              res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                              res_V_data_2_V                             |    pointer   |
|res_V_data_3_V_din       | out |   20|   ap_fifo  |                              res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                              res_V_data_3_V                             |    pointer   |
+-------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

