# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../250522_SPI_M_S.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../250522_SPI_M_S.gen/sources_1/bd/design_1/ipshared/ec67/hdl" \
"../../../../250522_SPI_M_S.srcs/sources_1/imports/new/SPI_Master.v" \
"../../../../250522_SPI_M_S.srcs/sources_1/new/SPI_Slave_intf.v" \

sv xil_defaultlib  --include "../../../../250522_SPI_M_S.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../250522_SPI_M_S.gen/sources_1/bd/design_1/ipshared/ec67/hdl" \
"../../../../250522_SPI_M_S.srcs/sim_1/imports/new/tb_SPI_Master.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
