// Seed: 3126045276
module module_0;
  logic [7:0][1] id_1 = 1;
  wire id_2, id_3, id_4;
  wire id_5;
endmodule
module module_1 (
    input supply0 id_0,
    input logic id_1,
    input supply1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    output tri id_5,
    output supply0 id_6,
    output supply0 id_7,
    output wand id_8,
    input uwire id_9
);
  reg id_11, id_12;
  supply0 id_13, id_14;
  assign id_13 = 1;
  module_0 modCall_1 ();
  reg id_15, id_16 = 1;
  id_17 :
  assert property (@(posedge id_16) id_11) id_16 <= id_1;
endmodule
