// Seed: 120517195
module module_0 (
    input wire id_0,
    output wor id_1,
    input wire id_2,
    input wand id_3,
    output wand id_4,
    input supply1 id_5,
    output tri0 id_6,
    input uwire id_7,
    input supply0 id_8,
    input tri0 id_9,
    input wire id_10,
    output tri0 id_11,
    input tri1 id_12,
    input wor id_13,
    output tri0 id_14,
    input uwire id_15,
    input supply1 id_16,
    output tri id_17,
    output tri1 id_18,
    output wand id_19,
    input wand id_20,
    input tri id_21,
    output tri0 id_22,
    input wire id_23,
    input wor id_24,
    output wor id_25,
    input tri1 id_26,
    input tri0 id_27,
    input supply1 id_28,
    input wand id_29,
    input tri1 id_30,
    input tri id_31
);
  wire id_33;
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    input  wand  id_2,
    output tri0  id_3,
    output tri1  id_4,
    output wand  id_5,
    output tri0  id_6
);
  assign id_6 = 1;
  module_0(
      id_0,
      id_5,
      id_0,
      id_2,
      id_5,
      id_0,
      id_5,
      id_1,
      id_2,
      id_2,
      id_0,
      id_4,
      id_2,
      id_0,
      id_6,
      id_1,
      id_1,
      id_3,
      id_3,
      id_6,
      id_1,
      id_0,
      id_6,
      id_2,
      id_2,
      id_3,
      id_0,
      id_0,
      id_1,
      id_1,
      id_2,
      id_1
  );
endmodule
