|Lab1Full
DIV10 <= DIV0.DB_MAX_OUTPUT_PORT_TYPE
clk_25mhz => PLL:inst5.inclk0
clk_25mhz => UA:inst2.Clk_25MHz
mode_usb_n => USBBridge:isntx.mode_usb_n
usb_txen => USBBridge:isntx.USB_TXEn
usb_rxfn => USBBridge:isntx.USB_RXFn
BusOut[0] <= courseProject:inst.result[0]
BusOut[1] <= courseProject:inst.result[1]
BusOut[2] <= courseProject:inst.result[2]
BusOut[3] <= courseProject:inst.result[3]
BusOut[4] <= courseProject:inst.result[4]
BusOut[5] <= courseProject:inst.result[5]
BusOut[6] <= courseProject:inst.result[6]
BusOut[7] <= courseProject:inst.result[7]
BusOut[8] <= courseProject:inst.result[8]
BusOut[9] <= courseProject:inst.result[9]
BusOut[10] <= courseProject:inst.result[10]
BusOut[11] <= courseProject:inst.result[11]
BusOut[12] <= courseProject:inst.result[12]
BusOut[13] <= courseProject:inst.result[13]
BusOut[14] <= courseProject:inst.result[14]
BusOut[15] <= courseProject:inst.result[15]
BusOut[16] <= courseProject:inst.result[16]
BusOut[17] <= courseProject:inst.result[17]
BusOut[18] <= courseProject:inst.result[18]
BusOut[19] <= courseProject:inst.result[19]
BusOut[20] <= courseProject:inst.result[20]
BusOut[21] <= courseProject:inst.result[21]
BusOut[22] <= courseProject:inst.result[22]
BusOut[23] <= courseProject:inst.result[23]
BusOut[24] <= courseProject:inst.result[24]
BusOut[25] <= courseProject:inst.result[25]
BusOut[26] <= courseProject:inst.result[26]
BusOut[27] <= courseProject:inst.result[27]
BusOut[28] <= courseProject:inst.result[28]
BusOut[29] <= courseProject:inst.result[29]
BusOut[30] <= courseProject:inst.result[30]
BusOut[31] <= courseProject:inst.result[31]
usb_d[0] <> USBBridge:isntx.USB_Data[0]
usb_d[1] <> USBBridge:isntx.USB_Data[1]
usb_d[2] <> USBBridge:isntx.USB_Data[2]
usb_d[3] <> USBBridge:isntx.USB_Data[3]
usb_d[4] <> USBBridge:isntx.USB_Data[4]
usb_d[5] <> USBBridge:isntx.USB_Data[5]
usb_d[6] <> USBBridge:isntx.USB_Data[6]
usb_d[7] <> USBBridge:isntx.USB_Data[7]
usb_wr <= USBBridge:isntx.USB_WR
usb_rdn <= USBBridge:isntx.USB_RDn
led[0] <= instx1[0].DB_MAX_OUTPUT_PORT_TYPE
led[1] <= instx1[1].DB_MAX_OUTPUT_PORT_TYPE
led[2] <= instx1[2].DB_MAX_OUTPUT_PORT_TYPE
led[3] <= instx1[3].DB_MAX_OUTPUT_PORT_TYPE
led[4] <= instx1[4].DB_MAX_OUTPUT_PORT_TYPE
led[5] <= instx1[5].DB_MAX_OUTPUT_PORT_TYPE
led[6] <= instx1[6].DB_MAX_OUTPUT_PORT_TYPE
led[7] <= instx1[7].DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|courseProject:inst
DEL <= inst36.DB_MAX_OUTPUT_PORT_TYPE
PinY[0] => inst36.IN0
PinY[0] => RG4:inst23.enable
PinY[0] => CT2:inst34.sset
PinY[0] => inst12.IN1
PinY[0] => CT1:inst18.sclr
PinY[0] => inst37.IN0
PinY[1] => RG4:inst13.enable
PinY[1] => RG2Left:inst.load
PinY[1] => inst1.IN1
PinY[1] => RG2:inst45.enable
PinY[2] => RG1:inst7.enable
PinY[3] => RG3:inst10.load
PinY[3] => inst14.IN2
PinY[3] => CT1:inst18.sload
PinY[3] => inst11.CLK
PinY[3] => lpm_counter0:inst54.sload
PinY[3] => ResultShift:inst69.load
PinY[3] => inst78.IN2
PinY[3] => inst66.IN1
PinY[3] => RG2:inst46.enable
PinY[3] => inst52.CLK
PinY[4] => lpm_counterShift:inst72.cnt_en
PinY[4] => inst77.IN2
PinY[4] => CT1:inst18.cnt_en
PinY[4] => inst79.IN2
PinY[5] => lpm_add_sub65:inst74.cin
PinY[5] => lpm_xorResult:inst71.data1x[7]
PinY[5] => lpm_xorResult:inst71.data1x[6]
PinY[5] => lpm_xorResult:inst71.data1x[5]
PinY[5] => lpm_xorResult:inst71.data1x[4]
PinY[5] => lpm_xorResult:inst71.data1x[3]
PinY[5] => lpm_xorResult:inst71.data1x[2]
PinY[5] => lpm_xorResult:inst71.data1x[1]
PinY[5] => lpm_xorResult:inst71.data1x[0]
PinY[5] => SM1:inst6.cin
PinY[5] => KS1:inst9.data1x[46]
PinY[5] => KS1:inst9.data1x[45]
PinY[5] => KS1:inst9.data1x[44]
PinY[5] => KS1:inst9.data1x[43]
PinY[5] => KS1:inst9.data1x[42]
PinY[5] => KS1:inst9.data1x[41]
PinY[5] => KS1:inst9.data1x[40]
PinY[5] => KS1:inst9.data1x[39]
PinY[5] => KS1:inst9.data1x[38]
PinY[5] => KS1:inst9.data1x[37]
PinY[5] => KS1:inst9.data1x[36]
PinY[5] => KS1:inst9.data1x[35]
PinY[5] => KS1:inst9.data1x[34]
PinY[5] => KS1:inst9.data1x[33]
PinY[5] => KS1:inst9.data1x[32]
PinY[5] => KS1:inst9.data1x[31]
PinY[5] => KS1:inst9.data1x[30]
PinY[5] => KS1:inst9.data1x[29]
PinY[5] => KS1:inst9.data1x[28]
PinY[5] => KS1:inst9.data1x[27]
PinY[5] => KS1:inst9.data1x[26]
PinY[5] => KS1:inst9.data1x[25]
PinY[5] => KS1:inst9.data1x[24]
PinY[5] => KS1:inst9.data1x[23]
PinY[5] => KS1:inst9.data1x[22]
PinY[5] => KS1:inst9.data1x[21]
PinY[5] => KS1:inst9.data1x[20]
PinY[5] => KS1:inst9.data1x[19]
PinY[5] => KS1:inst9.data1x[18]
PinY[5] => KS1:inst9.data1x[17]
PinY[5] => KS1:inst9.data1x[16]
PinY[5] => KS1:inst9.data1x[15]
PinY[5] => KS1:inst9.data1x[14]
PinY[5] => KS1:inst9.data1x[13]
PinY[5] => KS1:inst9.data1x[12]
PinY[5] => KS1:inst9.data1x[11]
PinY[5] => KS1:inst9.data1x[10]
PinY[5] => KS1:inst9.data1x[9]
PinY[5] => KS1:inst9.data1x[8]
PinY[5] => KS1:inst9.data1x[7]
PinY[5] => KS1:inst9.data1x[6]
PinY[5] => KS1:inst9.data1x[5]
PinY[5] => KS1:inst9.data1x[4]
PinY[5] => KS1:inst9.data1x[3]
PinY[5] => KS1:inst9.data1x[2]
PinY[5] => KS1:inst9.data1x[1]
PinY[5] => KS1:inst9.data1x[0]
PinY[5] => inst21.IN1
PinY[6] => inst12.IN0
PinY[6] => inst14.IN0
PinY[6] => inst73.IN1
PinY[6] => inst84.IN1
PinY[7] => lpm_mux0:inst56.clken
PinY[8] => lpm_counterShift:inst72.sload
PinY[8] => RG4:inst49.enable
PinY[8] => RG3:inst10.sclr
PinY[8] => inst14.IN1
PinY[8] => inst40.IN0
PinY[9] => ~NO_FANOUT~
PinY[10] => inst36.IN1
PinY[11] => ~NO_FANOUT~
PinY[12] => inst41.IN1
PinY[13] => inst51.IN1
clk => inst36.CLK
clk => lpm_counterShift:inst72.clock
clk => RG4:inst13.clock
clk => RG4:inst23.clock
clk => RG1:inst7.clock
clk => RG2Left:inst.clock
clk => inst51.CLK
clk => RG4:inst49.clock
clk => RG3:inst10.clock
clk => CT1:inst18.clock
clk => inst40.CLK
clk => inst41.CLK
clk => lpm_counter0:inst54.clock
clk => ResultShift:inst69.clock
clk => inst24.CLK
clk => lpm_mux0:inst56.clock
clk => RG2:inst46.clock
clk => RG2:inst45.clock
p[0] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
p[1] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
p[2] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
p[3] <= inst55.DB_MAX_OUTPUT_PORT_TYPE
p[4] <= inst40.DB_MAX_OUTPUT_PORT_TYPE
p[5] <= <GND>
p[6] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
p[7] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
p[8] <= CT2[5].DB_MAX_OUTPUT_PORT_TYPE
p[9] <= inst48.DB_MAX_OUTPUT_PORT_TYPE
x[0] => RG2Left:inst.data[23]
x[0] => RG2:inst45.data[0]
x[1] => RG2Left:inst.data[24]
x[1] => RG2:inst45.data[1]
x[2] => RG2Left:inst.data[25]
x[2] => RG2:inst45.data[2]
x[3] => RG2Left:inst.data[26]
x[3] => RG2:inst45.data[3]
x[4] => RG2Left:inst.data[27]
x[4] => RG2:inst45.data[4]
x[5] => RG2Left:inst.data[28]
x[5] => RG2:inst45.data[5]
x[6] => RG2Left:inst.data[29]
x[6] => RG2:inst45.data[6]
x[7] => RG2Left:inst.data[30]
x[7] => RG2:inst45.data[7]
x[8] => RG2Left:inst.data[31]
x[8] => RG2:inst45.data[8]
x[9] => RG2Left:inst.data[32]
x[9] => RG2:inst45.data[9]
x[10] => RG2Left:inst.data[33]
x[10] => RG2:inst45.data[10]
x[11] => RG2Left:inst.data[34]
x[11] => RG2:inst45.data[11]
x[12] => RG2Left:inst.data[35]
x[12] => RG2:inst45.data[12]
x[13] => RG2Left:inst.data[36]
x[13] => RG2:inst45.data[13]
x[14] => RG2Left:inst.data[37]
x[14] => RG2:inst45.data[14]
x[15] => RG2Left:inst.data[38]
x[15] => RG2:inst45.data[15]
x[16] => RG2Left:inst.data[39]
x[16] => RG2:inst45.data[16]
x[17] => RG2Left:inst.data[40]
x[17] => RG2:inst45.data[17]
x[18] => RG2Left:inst.data[41]
x[18] => RG2:inst45.data[18]
x[19] => RG2Left:inst.data[42]
x[19] => RG2:inst45.data[19]
x[20] => RG2Left:inst.data[43]
x[20] => RG2:inst45.data[20]
x[21] => RG2Left:inst.data[44]
x[21] => RG2:inst45.data[21]
x[22] => RG2Left:inst.data[45]
x[22] => RG2:inst45.data[22]
x[23] => RG4:inst13.data[0]
x[23] => RG4:inst23.data[0]
x[23] => RG2:inst45.data[23]
x[24] => RG4:inst13.data[1]
x[24] => RG4:inst23.data[1]
x[24] => RG2:inst45.data[24]
x[25] => RG4:inst13.data[2]
x[25] => RG4:inst23.data[2]
x[25] => RG2:inst45.data[25]
x[26] => RG4:inst13.data[3]
x[26] => RG4:inst23.data[3]
x[26] => RG2:inst45.data[26]
x[27] => RG4:inst13.data[4]
x[27] => RG4:inst23.data[4]
x[27] => RG2:inst45.data[27]
x[28] => RG4:inst13.data[5]
x[28] => RG4:inst23.data[5]
x[28] => RG2:inst45.data[28]
x[29] => RG4:inst13.data[6]
x[29] => RG4:inst23.data[6]
x[29] => RG2:inst45.data[29]
x[30] => RG4:inst13.data[7]
x[30] => RG4:inst23.data[7]
x[30] => RG2:inst45.data[30]
x[31] => RG2Left:inst.data[46]
x[31] => RG2:inst45.data[31]
result[0] <= lpm_mux0:inst56.result[0]
result[1] <= lpm_mux0:inst56.result[1]
result[2] <= lpm_mux0:inst56.result[2]
result[3] <= lpm_mux0:inst56.result[3]
result[4] <= lpm_mux0:inst56.result[4]
result[5] <= lpm_mux0:inst56.result[5]
result[6] <= lpm_mux0:inst56.result[6]
result[7] <= lpm_mux0:inst56.result[7]
result[8] <= lpm_mux0:inst56.result[8]
result[9] <= lpm_mux0:inst56.result[9]
result[10] <= lpm_mux0:inst56.result[10]
result[11] <= lpm_mux0:inst56.result[11]
result[12] <= lpm_mux0:inst56.result[12]
result[13] <= lpm_mux0:inst56.result[13]
result[14] <= lpm_mux0:inst56.result[14]
result[15] <= lpm_mux0:inst56.result[15]
result[16] <= lpm_mux0:inst56.result[16]
result[17] <= lpm_mux0:inst56.result[17]
result[18] <= lpm_mux0:inst56.result[18]
result[19] <= lpm_mux0:inst56.result[19]
result[20] <= lpm_mux0:inst56.result[20]
result[21] <= lpm_mux0:inst56.result[21]
result[22] <= lpm_mux0:inst56.result[22]
result[23] <= lpm_mux0:inst56.result[23]
result[24] <= lpm_mux0:inst56.result[24]
result[25] <= lpm_mux0:inst56.result[25]
result[26] <= lpm_mux0:inst56.result[26]
result[27] <= lpm_mux0:inst56.result[27]
result[28] <= lpm_mux0:inst56.result[28]
result[29] <= lpm_mux0:inst56.result[29]
result[30] <= lpm_mux0:inst56.result[30]
result[31] <= lpm_mux0:inst56.result[31]


|Lab1Full|courseProject:inst|lpm_or76:inst75
data[0][0] => lpm_or:lpm_or_component.data[0][0]
data[1][0] => lpm_or:lpm_or_component.data[1][0]
data[2][0] => lpm_or:lpm_or_component.data[2][0]
data[3][0] => lpm_or:lpm_or_component.data[3][0]
data[4][0] => lpm_or:lpm_or_component.data[4][0]
data[5][0] => lpm_or:lpm_or_component.data[5][0]
data[6][0] => lpm_or:lpm_or_component.data[6][0]
data[7][0] => lpm_or:lpm_or_component.data[7][0]
result <= lpm_or:lpm_or_component.result[0]


|Lab1Full|courseProject:inst|lpm_or76:inst75|lpm_or:lpm_or_component
data[0][0] => or_node[0][1].IN1
data[1][0] => or_node[0][1].IN0
data[2][0] => or_node[0][2].IN0
data[3][0] => or_node[0][3].IN0
data[4][0] => or_node[0][4].IN0
data[5][0] => or_node[0][5].IN0
data[6][0] => or_node[0][6].IN0
data[7][0] => or_node[0][7].IN0
result[0] <= or_node[0][7].DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|courseProject:inst|lpm_counterShift:inst72
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
data[0] => lpm_counter:lpm_counter_component.data[0]
data[1] => lpm_counter:lpm_counter_component.data[1]
data[2] => lpm_counter:lpm_counter_component.data[2]
data[3] => lpm_counter:lpm_counter_component.data[3]
data[4] => lpm_counter:lpm_counter_component.data[4]
data[5] => lpm_counter:lpm_counter_component.data[5]
data[6] => lpm_counter:lpm_counter_component.data[6]
data[7] => lpm_counter:lpm_counter_component.data[7]
sload => lpm_counter:lpm_counter_component.sload
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|Lab1Full|courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component
clock => cntr_n1k:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_n1k:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_n1k:auto_generated.sload
data[0] => cntr_n1k:auto_generated.data[0]
data[1] => cntr_n1k:auto_generated.data[1]
data[2] => cntr_n1k:auto_generated.data[2]
data[3] => cntr_n1k:auto_generated.data[3]
data[4] => cntr_n1k:auto_generated.data[4]
data[5] => cntr_n1k:auto_generated.data[5]
data[6] => cntr_n1k:auto_generated.data[6]
data[7] => cntr_n1k:auto_generated.data[7]
cin => ~NO_FANOUT~
q[0] <= cntr_n1k:auto_generated.q[0]
q[1] <= cntr_n1k:auto_generated.q[1]
q[2] <= cntr_n1k:auto_generated.q[2]
q[3] <= cntr_n1k:auto_generated.q[3]
q[4] <= cntr_n1k:auto_generated.q[4]
q[5] <= cntr_n1k:auto_generated.q[5]
q[6] <= cntr_n1k:auto_generated.q[6]
q[7] <= cntr_n1k:auto_generated.q[7]
cout <= cntr_n1k:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Lab1Full|courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[7].IN1


|Lab1Full|courseProject:inst|Subsdf:inst53
cin => lpm_add_sub:lpm_add_sub_component.cin
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
datab[0] => lpm_add_sub:lpm_add_sub_component.datab[0]
datab[1] => lpm_add_sub:lpm_add_sub_component.datab[1]
datab[2] => lpm_add_sub:lpm_add_sub_component.datab[2]
datab[3] => lpm_add_sub:lpm_add_sub_component.datab[3]
datab[4] => lpm_add_sub:lpm_add_sub_component.datab[4]
datab[5] => lpm_add_sub:lpm_add_sub_component.datab[5]
datab[6] => lpm_add_sub:lpm_add_sub_component.datab[6]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]


|Lab1Full|courseProject:inst|Subsdf:inst53|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_e2i:auto_generated.dataa[0]
dataa[1] => add_sub_e2i:auto_generated.dataa[1]
dataa[2] => add_sub_e2i:auto_generated.dataa[2]
dataa[3] => add_sub_e2i:auto_generated.dataa[3]
dataa[4] => add_sub_e2i:auto_generated.dataa[4]
dataa[5] => add_sub_e2i:auto_generated.dataa[5]
dataa[6] => add_sub_e2i:auto_generated.dataa[6]
datab[0] => add_sub_e2i:auto_generated.datab[0]
datab[1] => add_sub_e2i:auto_generated.datab[1]
datab[2] => add_sub_e2i:auto_generated.datab[2]
datab[3] => add_sub_e2i:auto_generated.datab[3]
datab[4] => add_sub_e2i:auto_generated.datab[4]
datab[5] => add_sub_e2i:auto_generated.datab[5]
datab[6] => add_sub_e2i:auto_generated.datab[6]
cin => add_sub_e2i:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_e2i:auto_generated.result[0]
result[1] <= add_sub_e2i:auto_generated.result[1]
result[2] <= add_sub_e2i:auto_generated.result[2]
result[3] <= add_sub_e2i:auto_generated.result[3]
result[4] <= add_sub_e2i:auto_generated.result[4]
result[5] <= add_sub_e2i:auto_generated.result[5]
result[6] <= add_sub_e2i:auto_generated.result[6]
cout <= <GND>
overflow <= <GND>


|Lab1Full|courseProject:inst|Subsdf:inst53|lpm_add_sub:lpm_add_sub_component|add_sub_e2i:auto_generated
cin => op_1.IN14
cin => op_1.IN15
dataa[0] => op_1.IN12
dataa[1] => op_1.IN10
dataa[2] => op_1.IN8
dataa[3] => op_1.IN6
dataa[4] => op_1.IN4
dataa[5] => op_1.IN2
dataa[6] => op_1.IN0
datab[0] => op_1.IN13
datab[1] => op_1.IN11
datab[2] => op_1.IN9
datab[3] => op_1.IN7
datab[4] => op_1.IN5
datab[5] => op_1.IN3
datab[6] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|courseProject:inst|lpm_add_sub65:inst74
cin => lpm_add_sub:lpm_add_sub_component.cin
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
datab[0] => lpm_add_sub:lpm_add_sub_component.datab[0]
datab[1] => lpm_add_sub:lpm_add_sub_component.datab[1]
datab[2] => lpm_add_sub:lpm_add_sub_component.datab[2]
datab[3] => lpm_add_sub:lpm_add_sub_component.datab[3]
datab[4] => lpm_add_sub:lpm_add_sub_component.datab[4]
datab[5] => lpm_add_sub:lpm_add_sub_component.datab[5]
datab[6] => lpm_add_sub:lpm_add_sub_component.datab[6]
datab[7] => lpm_add_sub:lpm_add_sub_component.datab[7]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]


|Lab1Full|courseProject:inst|lpm_add_sub65:inst74|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_f2i:auto_generated.dataa[0]
dataa[1] => add_sub_f2i:auto_generated.dataa[1]
dataa[2] => add_sub_f2i:auto_generated.dataa[2]
dataa[3] => add_sub_f2i:auto_generated.dataa[3]
dataa[4] => add_sub_f2i:auto_generated.dataa[4]
dataa[5] => add_sub_f2i:auto_generated.dataa[5]
dataa[6] => add_sub_f2i:auto_generated.dataa[6]
dataa[7] => add_sub_f2i:auto_generated.dataa[7]
datab[0] => add_sub_f2i:auto_generated.datab[0]
datab[1] => add_sub_f2i:auto_generated.datab[1]
datab[2] => add_sub_f2i:auto_generated.datab[2]
datab[3] => add_sub_f2i:auto_generated.datab[3]
datab[4] => add_sub_f2i:auto_generated.datab[4]
datab[5] => add_sub_f2i:auto_generated.datab[5]
datab[6] => add_sub_f2i:auto_generated.datab[6]
datab[7] => add_sub_f2i:auto_generated.datab[7]
cin => add_sub_f2i:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_f2i:auto_generated.result[0]
result[1] <= add_sub_f2i:auto_generated.result[1]
result[2] <= add_sub_f2i:auto_generated.result[2]
result[3] <= add_sub_f2i:auto_generated.result[3]
result[4] <= add_sub_f2i:auto_generated.result[4]
result[5] <= add_sub_f2i:auto_generated.result[5]
result[6] <= add_sub_f2i:auto_generated.result[6]
result[7] <= add_sub_f2i:auto_generated.result[7]
cout <= <GND>
overflow <= <GND>


|Lab1Full|courseProject:inst|lpm_add_sub65:inst74|lpm_add_sub:lpm_add_sub_component|add_sub_f2i:auto_generated
cin => op_1.IN16
cin => op_1.IN17
dataa[0] => op_1.IN14
dataa[1] => op_1.IN12
dataa[2] => op_1.IN10
dataa[3] => op_1.IN8
dataa[4] => op_1.IN6
dataa[5] => op_1.IN4
dataa[6] => op_1.IN2
dataa[7] => op_1.IN0
datab[0] => op_1.IN15
datab[1] => op_1.IN13
datab[2] => op_1.IN11
datab[3] => op_1.IN9
datab[4] => op_1.IN7
datab[5] => op_1.IN5
datab[6] => op_1.IN3
datab[7] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|courseProject:inst|lpm_xorResult:inst71
data0x[0] => lpm_xor:lpm_xor_component.data[0][0]
data0x[1] => lpm_xor:lpm_xor_component.data[0][1]
data0x[2] => lpm_xor:lpm_xor_component.data[0][2]
data0x[3] => lpm_xor:lpm_xor_component.data[0][3]
data0x[4] => lpm_xor:lpm_xor_component.data[0][4]
data0x[5] => lpm_xor:lpm_xor_component.data[0][5]
data0x[6] => lpm_xor:lpm_xor_component.data[0][6]
data0x[7] => lpm_xor:lpm_xor_component.data[0][7]
data1x[0] => lpm_xor:lpm_xor_component.data[1][0]
data1x[1] => lpm_xor:lpm_xor_component.data[1][1]
data1x[2] => lpm_xor:lpm_xor_component.data[1][2]
data1x[3] => lpm_xor:lpm_xor_component.data[1][3]
data1x[4] => lpm_xor:lpm_xor_component.data[1][4]
data1x[5] => lpm_xor:lpm_xor_component.data[1][5]
data1x[6] => lpm_xor:lpm_xor_component.data[1][6]
data1x[7] => lpm_xor:lpm_xor_component.data[1][7]
result[0] <= lpm_xor:lpm_xor_component.result[0]
result[1] <= lpm_xor:lpm_xor_component.result[1]
result[2] <= lpm_xor:lpm_xor_component.result[2]
result[3] <= lpm_xor:lpm_xor_component.result[3]
result[4] <= lpm_xor:lpm_xor_component.result[4]
result[5] <= lpm_xor:lpm_xor_component.result[5]
result[6] <= lpm_xor:lpm_xor_component.result[6]
result[7] <= lpm_xor:lpm_xor_component.result[7]


|Lab1Full|courseProject:inst|lpm_xorResult:inst71|lpm_xor:lpm_xor_component
data[0][0] => xor_cascade[0][1].IN1
data[0][1] => xor_cascade[1][1].IN1
data[0][2] => xor_cascade[2][1].IN1
data[0][3] => xor_cascade[3][1].IN1
data[0][4] => xor_cascade[4][1].IN1
data[0][5] => xor_cascade[5][1].IN1
data[0][6] => xor_cascade[6][1].IN1
data[0][7] => xor_cascade[7][1].IN1
data[1][0] => xor_cascade[0][1].IN0
data[1][1] => xor_cascade[1][1].IN0
data[1][2] => xor_cascade[2][1].IN0
data[1][3] => xor_cascade[3][1].IN0
data[1][4] => xor_cascade[4][1].IN0
data[1][5] => xor_cascade[5][1].IN0
data[1][6] => xor_cascade[6][1].IN0
data[1][7] => xor_cascade[7][1].IN0
result[0] <= xor_cascade[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor_cascade[1][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor_cascade[2][1].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor_cascade[3][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= xor_cascade[4][1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= xor_cascade[5][1].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= xor_cascade[6][1].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= xor_cascade[7][1].DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|courseProject:inst|RG4:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|Lab1Full|courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|courseProject:inst|RG4:inst23
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|Lab1Full|courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|courseProject:inst|XOR3:inst50
data0x[0] => lpm_xor:lpm_xor_component.data[0][0]
data0x[1] => lpm_xor:lpm_xor_component.data[0][1]
data0x[2] => lpm_xor:lpm_xor_component.data[0][2]
data0x[3] => lpm_xor:lpm_xor_component.data[0][3]
data0x[4] => lpm_xor:lpm_xor_component.data[0][4]
data0x[5] => lpm_xor:lpm_xor_component.data[0][5]
data0x[6] => lpm_xor:lpm_xor_component.data[0][6]
data1x[0] => lpm_xor:lpm_xor_component.data[1][0]
data1x[1] => lpm_xor:lpm_xor_component.data[1][1]
data1x[2] => lpm_xor:lpm_xor_component.data[1][2]
data1x[3] => lpm_xor:lpm_xor_component.data[1][3]
data1x[4] => lpm_xor:lpm_xor_component.data[1][4]
data1x[5] => lpm_xor:lpm_xor_component.data[1][5]
data1x[6] => lpm_xor:lpm_xor_component.data[1][6]
result[0] <= lpm_xor:lpm_xor_component.result[0]
result[1] <= lpm_xor:lpm_xor_component.result[1]
result[2] <= lpm_xor:lpm_xor_component.result[2]
result[3] <= lpm_xor:lpm_xor_component.result[3]
result[4] <= lpm_xor:lpm_xor_component.result[4]
result[5] <= lpm_xor:lpm_xor_component.result[5]
result[6] <= lpm_xor:lpm_xor_component.result[6]


|Lab1Full|courseProject:inst|XOR3:inst50|lpm_xor:lpm_xor_component
data[0][0] => xor_cascade[0][1].IN1
data[0][1] => xor_cascade[1][1].IN1
data[0][2] => xor_cascade[2][1].IN1
data[0][3] => xor_cascade[3][1].IN1
data[0][4] => xor_cascade[4][1].IN1
data[0][5] => xor_cascade[5][1].IN1
data[0][6] => xor_cascade[6][1].IN1
data[1][0] => xor_cascade[0][1].IN0
data[1][1] => xor_cascade[1][1].IN0
data[1][2] => xor_cascade[2][1].IN0
data[1][3] => xor_cascade[3][1].IN0
data[1][4] => xor_cascade[4][1].IN0
data[1][5] => xor_cascade[5][1].IN0
data[1][6] => xor_cascade[6][1].IN0
result[0] <= xor_cascade[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor_cascade[1][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor_cascade[2][1].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor_cascade[3][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= xor_cascade[4][1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= xor_cascade[5][1].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= xor_cascade[6][1].DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|courseProject:inst|CT2:inst34
clock => lpm_counter:lpm_counter_component.clock
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]


|Lab1Full|courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component
clock => cntr_fdj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => cntr_fdj:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_fdj:auto_generated.q[0]
q[1] <= cntr_fdj:auto_generated.q[1]
q[2] <= cntr_fdj:auto_generated.q[2]
q[3] <= cntr_fdj:auto_generated.q[3]
q[4] <= cntr_fdj:auto_generated.q[4]
q[5] <= cntr_fdj:auto_generated.q[5]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Lab1Full|courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => _.IN1


|Lab1Full|courseProject:inst|RG1:inst7
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
data[24] => lpm_ff:lpm_ff_component.data[24]
data[25] => lpm_ff:lpm_ff_component.data[25]
data[26] => lpm_ff:lpm_ff_component.data[26]
data[27] => lpm_ff:lpm_ff_component.data[27]
data[28] => lpm_ff:lpm_ff_component.data[28]
data[29] => lpm_ff:lpm_ff_component.data[29]
data[30] => lpm_ff:lpm_ff_component.data[30]
data[31] => lpm_ff:lpm_ff_component.data[31]
data[32] => lpm_ff:lpm_ff_component.data[32]
data[33] => lpm_ff:lpm_ff_component.data[33]
data[34] => lpm_ff:lpm_ff_component.data[34]
data[35] => lpm_ff:lpm_ff_component.data[35]
data[36] => lpm_ff:lpm_ff_component.data[36]
data[37] => lpm_ff:lpm_ff_component.data[37]
data[38] => lpm_ff:lpm_ff_component.data[38]
data[39] => lpm_ff:lpm_ff_component.data[39]
data[40] => lpm_ff:lpm_ff_component.data[40]
data[41] => lpm_ff:lpm_ff_component.data[41]
data[42] => lpm_ff:lpm_ff_component.data[42]
data[43] => lpm_ff:lpm_ff_component.data[43]
data[44] => lpm_ff:lpm_ff_component.data[44]
data[45] => lpm_ff:lpm_ff_component.data[45]
data[46] => lpm_ff:lpm_ff_component.data[46]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]
q[24] <= lpm_ff:lpm_ff_component.q[24]
q[25] <= lpm_ff:lpm_ff_component.q[25]
q[26] <= lpm_ff:lpm_ff_component.q[26]
q[27] <= lpm_ff:lpm_ff_component.q[27]
q[28] <= lpm_ff:lpm_ff_component.q[28]
q[29] <= lpm_ff:lpm_ff_component.q[29]
q[30] <= lpm_ff:lpm_ff_component.q[30]
q[31] <= lpm_ff:lpm_ff_component.q[31]
q[32] <= lpm_ff:lpm_ff_component.q[32]
q[33] <= lpm_ff:lpm_ff_component.q[33]
q[34] <= lpm_ff:lpm_ff_component.q[34]
q[35] <= lpm_ff:lpm_ff_component.q[35]
q[36] <= lpm_ff:lpm_ff_component.q[36]
q[37] <= lpm_ff:lpm_ff_component.q[37]
q[38] <= lpm_ff:lpm_ff_component.q[38]
q[39] <= lpm_ff:lpm_ff_component.q[39]
q[40] <= lpm_ff:lpm_ff_component.q[40]
q[41] <= lpm_ff:lpm_ff_component.q[41]
q[42] <= lpm_ff:lpm_ff_component.q[42]
q[43] <= lpm_ff:lpm_ff_component.q[43]
q[44] <= lpm_ff:lpm_ff_component.q[44]
q[45] <= lpm_ff:lpm_ff_component.q[45]
q[46] <= lpm_ff:lpm_ff_component.q[46]


|Lab1Full|courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
data[32] => dffs[32].DATAIN
data[33] => dffs[33].DATAIN
data[34] => dffs[34].DATAIN
data[35] => dffs[35].DATAIN
data[36] => dffs[36].DATAIN
data[37] => dffs[37].DATAIN
data[38] => dffs[38].DATAIN
data[39] => dffs[39].DATAIN
data[40] => dffs[40].DATAIN
data[41] => dffs[41].DATAIN
data[42] => dffs[42].DATAIN
data[43] => dffs[43].DATAIN
data[44] => dffs[44].DATAIN
data[45] => dffs[45].DATAIN
data[46] => dffs[46].DATAIN
clock => dffs[46].CLK
clock => dffs[45].CLK
clock => dffs[44].CLK
clock => dffs[43].CLK
clock => dffs[42].CLK
clock => dffs[41].CLK
clock => dffs[40].CLK
clock => dffs[39].CLK
clock => dffs[38].CLK
clock => dffs[37].CLK
clock => dffs[36].CLK
clock => dffs[35].CLK
clock => dffs[34].CLK
clock => dffs[33].CLK
clock => dffs[32].CLK
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[46].ENA
enable => dffs[45].ENA
enable => dffs[44].ENA
enable => dffs[43].ENA
enable => dffs[42].ENA
enable => dffs[41].ENA
enable => dffs[40].ENA
enable => dffs[39].ENA
enable => dffs[38].ENA
enable => dffs[37].ENA
enable => dffs[36].ENA
enable => dffs[35].ENA
enable => dffs[34].ENA
enable => dffs[33].ENA
enable => dffs[32].ENA
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= dffs[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= dffs[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= dffs[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= dffs[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= dffs[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= dffs[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= dffs[38].DB_MAX_OUTPUT_PORT_TYPE
q[39] <= dffs[39].DB_MAX_OUTPUT_PORT_TYPE
q[40] <= dffs[40].DB_MAX_OUTPUT_PORT_TYPE
q[41] <= dffs[41].DB_MAX_OUTPUT_PORT_TYPE
q[42] <= dffs[42].DB_MAX_OUTPUT_PORT_TYPE
q[43] <= dffs[43].DB_MAX_OUTPUT_PORT_TYPE
q[44] <= dffs[44].DB_MAX_OUTPUT_PORT_TYPE
q[45] <= dffs[45].DB_MAX_OUTPUT_PORT_TYPE
q[46] <= dffs[46].DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|courseProject:inst|SM1:inst6
cin => lpm_add_sub:lpm_add_sub_component.cin
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
dataa[8] => lpm_add_sub:lpm_add_sub_component.dataa[8]
dataa[9] => lpm_add_sub:lpm_add_sub_component.dataa[9]
dataa[10] => lpm_add_sub:lpm_add_sub_component.dataa[10]
dataa[11] => lpm_add_sub:lpm_add_sub_component.dataa[11]
dataa[12] => lpm_add_sub:lpm_add_sub_component.dataa[12]
dataa[13] => lpm_add_sub:lpm_add_sub_component.dataa[13]
dataa[14] => lpm_add_sub:lpm_add_sub_component.dataa[14]
dataa[15] => lpm_add_sub:lpm_add_sub_component.dataa[15]
dataa[16] => lpm_add_sub:lpm_add_sub_component.dataa[16]
dataa[17] => lpm_add_sub:lpm_add_sub_component.dataa[17]
dataa[18] => lpm_add_sub:lpm_add_sub_component.dataa[18]
dataa[19] => lpm_add_sub:lpm_add_sub_component.dataa[19]
dataa[20] => lpm_add_sub:lpm_add_sub_component.dataa[20]
dataa[21] => lpm_add_sub:lpm_add_sub_component.dataa[21]
dataa[22] => lpm_add_sub:lpm_add_sub_component.dataa[22]
dataa[23] => lpm_add_sub:lpm_add_sub_component.dataa[23]
dataa[24] => lpm_add_sub:lpm_add_sub_component.dataa[24]
dataa[25] => lpm_add_sub:lpm_add_sub_component.dataa[25]
dataa[26] => lpm_add_sub:lpm_add_sub_component.dataa[26]
dataa[27] => lpm_add_sub:lpm_add_sub_component.dataa[27]
dataa[28] => lpm_add_sub:lpm_add_sub_component.dataa[28]
dataa[29] => lpm_add_sub:lpm_add_sub_component.dataa[29]
dataa[30] => lpm_add_sub:lpm_add_sub_component.dataa[30]
dataa[31] => lpm_add_sub:lpm_add_sub_component.dataa[31]
dataa[32] => lpm_add_sub:lpm_add_sub_component.dataa[32]
dataa[33] => lpm_add_sub:lpm_add_sub_component.dataa[33]
dataa[34] => lpm_add_sub:lpm_add_sub_component.dataa[34]
dataa[35] => lpm_add_sub:lpm_add_sub_component.dataa[35]
dataa[36] => lpm_add_sub:lpm_add_sub_component.dataa[36]
dataa[37] => lpm_add_sub:lpm_add_sub_component.dataa[37]
dataa[38] => lpm_add_sub:lpm_add_sub_component.dataa[38]
dataa[39] => lpm_add_sub:lpm_add_sub_component.dataa[39]
dataa[40] => lpm_add_sub:lpm_add_sub_component.dataa[40]
dataa[41] => lpm_add_sub:lpm_add_sub_component.dataa[41]
dataa[42] => lpm_add_sub:lpm_add_sub_component.dataa[42]
dataa[43] => lpm_add_sub:lpm_add_sub_component.dataa[43]
dataa[44] => lpm_add_sub:lpm_add_sub_component.dataa[44]
dataa[45] => lpm_add_sub:lpm_add_sub_component.dataa[45]
dataa[46] => lpm_add_sub:lpm_add_sub_component.dataa[46]
datab[0] => lpm_add_sub:lpm_add_sub_component.datab[0]
datab[1] => lpm_add_sub:lpm_add_sub_component.datab[1]
datab[2] => lpm_add_sub:lpm_add_sub_component.datab[2]
datab[3] => lpm_add_sub:lpm_add_sub_component.datab[3]
datab[4] => lpm_add_sub:lpm_add_sub_component.datab[4]
datab[5] => lpm_add_sub:lpm_add_sub_component.datab[5]
datab[6] => lpm_add_sub:lpm_add_sub_component.datab[6]
datab[7] => lpm_add_sub:lpm_add_sub_component.datab[7]
datab[8] => lpm_add_sub:lpm_add_sub_component.datab[8]
datab[9] => lpm_add_sub:lpm_add_sub_component.datab[9]
datab[10] => lpm_add_sub:lpm_add_sub_component.datab[10]
datab[11] => lpm_add_sub:lpm_add_sub_component.datab[11]
datab[12] => lpm_add_sub:lpm_add_sub_component.datab[12]
datab[13] => lpm_add_sub:lpm_add_sub_component.datab[13]
datab[14] => lpm_add_sub:lpm_add_sub_component.datab[14]
datab[15] => lpm_add_sub:lpm_add_sub_component.datab[15]
datab[16] => lpm_add_sub:lpm_add_sub_component.datab[16]
datab[17] => lpm_add_sub:lpm_add_sub_component.datab[17]
datab[18] => lpm_add_sub:lpm_add_sub_component.datab[18]
datab[19] => lpm_add_sub:lpm_add_sub_component.datab[19]
datab[20] => lpm_add_sub:lpm_add_sub_component.datab[20]
datab[21] => lpm_add_sub:lpm_add_sub_component.datab[21]
datab[22] => lpm_add_sub:lpm_add_sub_component.datab[22]
datab[23] => lpm_add_sub:lpm_add_sub_component.datab[23]
datab[24] => lpm_add_sub:lpm_add_sub_component.datab[24]
datab[25] => lpm_add_sub:lpm_add_sub_component.datab[25]
datab[26] => lpm_add_sub:lpm_add_sub_component.datab[26]
datab[27] => lpm_add_sub:lpm_add_sub_component.datab[27]
datab[28] => lpm_add_sub:lpm_add_sub_component.datab[28]
datab[29] => lpm_add_sub:lpm_add_sub_component.datab[29]
datab[30] => lpm_add_sub:lpm_add_sub_component.datab[30]
datab[31] => lpm_add_sub:lpm_add_sub_component.datab[31]
datab[32] => lpm_add_sub:lpm_add_sub_component.datab[32]
datab[33] => lpm_add_sub:lpm_add_sub_component.datab[33]
datab[34] => lpm_add_sub:lpm_add_sub_component.datab[34]
datab[35] => lpm_add_sub:lpm_add_sub_component.datab[35]
datab[36] => lpm_add_sub:lpm_add_sub_component.datab[36]
datab[37] => lpm_add_sub:lpm_add_sub_component.datab[37]
datab[38] => lpm_add_sub:lpm_add_sub_component.datab[38]
datab[39] => lpm_add_sub:lpm_add_sub_component.datab[39]
datab[40] => lpm_add_sub:lpm_add_sub_component.datab[40]
datab[41] => lpm_add_sub:lpm_add_sub_component.datab[41]
datab[42] => lpm_add_sub:lpm_add_sub_component.datab[42]
datab[43] => lpm_add_sub:lpm_add_sub_component.datab[43]
datab[44] => lpm_add_sub:lpm_add_sub_component.datab[44]
datab[45] => lpm_add_sub:lpm_add_sub_component.datab[45]
datab[46] => lpm_add_sub:lpm_add_sub_component.datab[46]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]
result[8] <= lpm_add_sub:lpm_add_sub_component.result[8]
result[9] <= lpm_add_sub:lpm_add_sub_component.result[9]
result[10] <= lpm_add_sub:lpm_add_sub_component.result[10]
result[11] <= lpm_add_sub:lpm_add_sub_component.result[11]
result[12] <= lpm_add_sub:lpm_add_sub_component.result[12]
result[13] <= lpm_add_sub:lpm_add_sub_component.result[13]
result[14] <= lpm_add_sub:lpm_add_sub_component.result[14]
result[15] <= lpm_add_sub:lpm_add_sub_component.result[15]
result[16] <= lpm_add_sub:lpm_add_sub_component.result[16]
result[17] <= lpm_add_sub:lpm_add_sub_component.result[17]
result[18] <= lpm_add_sub:lpm_add_sub_component.result[18]
result[19] <= lpm_add_sub:lpm_add_sub_component.result[19]
result[20] <= lpm_add_sub:lpm_add_sub_component.result[20]
result[21] <= lpm_add_sub:lpm_add_sub_component.result[21]
result[22] <= lpm_add_sub:lpm_add_sub_component.result[22]
result[23] <= lpm_add_sub:lpm_add_sub_component.result[23]
result[24] <= lpm_add_sub:lpm_add_sub_component.result[24]
result[25] <= lpm_add_sub:lpm_add_sub_component.result[25]
result[26] <= lpm_add_sub:lpm_add_sub_component.result[26]
result[27] <= lpm_add_sub:lpm_add_sub_component.result[27]
result[28] <= lpm_add_sub:lpm_add_sub_component.result[28]
result[29] <= lpm_add_sub:lpm_add_sub_component.result[29]
result[30] <= lpm_add_sub:lpm_add_sub_component.result[30]
result[31] <= lpm_add_sub:lpm_add_sub_component.result[31]
result[32] <= lpm_add_sub:lpm_add_sub_component.result[32]
result[33] <= lpm_add_sub:lpm_add_sub_component.result[33]
result[34] <= lpm_add_sub:lpm_add_sub_component.result[34]
result[35] <= lpm_add_sub:lpm_add_sub_component.result[35]
result[36] <= lpm_add_sub:lpm_add_sub_component.result[36]
result[37] <= lpm_add_sub:lpm_add_sub_component.result[37]
result[38] <= lpm_add_sub:lpm_add_sub_component.result[38]
result[39] <= lpm_add_sub:lpm_add_sub_component.result[39]
result[40] <= lpm_add_sub:lpm_add_sub_component.result[40]
result[41] <= lpm_add_sub:lpm_add_sub_component.result[41]
result[42] <= lpm_add_sub:lpm_add_sub_component.result[42]
result[43] <= lpm_add_sub:lpm_add_sub_component.result[43]
result[44] <= lpm_add_sub:lpm_add_sub_component.result[44]
result[45] <= lpm_add_sub:lpm_add_sub_component.result[45]
result[46] <= lpm_add_sub:lpm_add_sub_component.result[46]


|Lab1Full|courseProject:inst|SM1:inst6|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_24i:auto_generated.dataa[0]
dataa[1] => add_sub_24i:auto_generated.dataa[1]
dataa[2] => add_sub_24i:auto_generated.dataa[2]
dataa[3] => add_sub_24i:auto_generated.dataa[3]
dataa[4] => add_sub_24i:auto_generated.dataa[4]
dataa[5] => add_sub_24i:auto_generated.dataa[5]
dataa[6] => add_sub_24i:auto_generated.dataa[6]
dataa[7] => add_sub_24i:auto_generated.dataa[7]
dataa[8] => add_sub_24i:auto_generated.dataa[8]
dataa[9] => add_sub_24i:auto_generated.dataa[9]
dataa[10] => add_sub_24i:auto_generated.dataa[10]
dataa[11] => add_sub_24i:auto_generated.dataa[11]
dataa[12] => add_sub_24i:auto_generated.dataa[12]
dataa[13] => add_sub_24i:auto_generated.dataa[13]
dataa[14] => add_sub_24i:auto_generated.dataa[14]
dataa[15] => add_sub_24i:auto_generated.dataa[15]
dataa[16] => add_sub_24i:auto_generated.dataa[16]
dataa[17] => add_sub_24i:auto_generated.dataa[17]
dataa[18] => add_sub_24i:auto_generated.dataa[18]
dataa[19] => add_sub_24i:auto_generated.dataa[19]
dataa[20] => add_sub_24i:auto_generated.dataa[20]
dataa[21] => add_sub_24i:auto_generated.dataa[21]
dataa[22] => add_sub_24i:auto_generated.dataa[22]
dataa[23] => add_sub_24i:auto_generated.dataa[23]
dataa[24] => add_sub_24i:auto_generated.dataa[24]
dataa[25] => add_sub_24i:auto_generated.dataa[25]
dataa[26] => add_sub_24i:auto_generated.dataa[26]
dataa[27] => add_sub_24i:auto_generated.dataa[27]
dataa[28] => add_sub_24i:auto_generated.dataa[28]
dataa[29] => add_sub_24i:auto_generated.dataa[29]
dataa[30] => add_sub_24i:auto_generated.dataa[30]
dataa[31] => add_sub_24i:auto_generated.dataa[31]
dataa[32] => add_sub_24i:auto_generated.dataa[32]
dataa[33] => add_sub_24i:auto_generated.dataa[33]
dataa[34] => add_sub_24i:auto_generated.dataa[34]
dataa[35] => add_sub_24i:auto_generated.dataa[35]
dataa[36] => add_sub_24i:auto_generated.dataa[36]
dataa[37] => add_sub_24i:auto_generated.dataa[37]
dataa[38] => add_sub_24i:auto_generated.dataa[38]
dataa[39] => add_sub_24i:auto_generated.dataa[39]
dataa[40] => add_sub_24i:auto_generated.dataa[40]
dataa[41] => add_sub_24i:auto_generated.dataa[41]
dataa[42] => add_sub_24i:auto_generated.dataa[42]
dataa[43] => add_sub_24i:auto_generated.dataa[43]
dataa[44] => add_sub_24i:auto_generated.dataa[44]
dataa[45] => add_sub_24i:auto_generated.dataa[45]
dataa[46] => add_sub_24i:auto_generated.dataa[46]
datab[0] => add_sub_24i:auto_generated.datab[0]
datab[1] => add_sub_24i:auto_generated.datab[1]
datab[2] => add_sub_24i:auto_generated.datab[2]
datab[3] => add_sub_24i:auto_generated.datab[3]
datab[4] => add_sub_24i:auto_generated.datab[4]
datab[5] => add_sub_24i:auto_generated.datab[5]
datab[6] => add_sub_24i:auto_generated.datab[6]
datab[7] => add_sub_24i:auto_generated.datab[7]
datab[8] => add_sub_24i:auto_generated.datab[8]
datab[9] => add_sub_24i:auto_generated.datab[9]
datab[10] => add_sub_24i:auto_generated.datab[10]
datab[11] => add_sub_24i:auto_generated.datab[11]
datab[12] => add_sub_24i:auto_generated.datab[12]
datab[13] => add_sub_24i:auto_generated.datab[13]
datab[14] => add_sub_24i:auto_generated.datab[14]
datab[15] => add_sub_24i:auto_generated.datab[15]
datab[16] => add_sub_24i:auto_generated.datab[16]
datab[17] => add_sub_24i:auto_generated.datab[17]
datab[18] => add_sub_24i:auto_generated.datab[18]
datab[19] => add_sub_24i:auto_generated.datab[19]
datab[20] => add_sub_24i:auto_generated.datab[20]
datab[21] => add_sub_24i:auto_generated.datab[21]
datab[22] => add_sub_24i:auto_generated.datab[22]
datab[23] => add_sub_24i:auto_generated.datab[23]
datab[24] => add_sub_24i:auto_generated.datab[24]
datab[25] => add_sub_24i:auto_generated.datab[25]
datab[26] => add_sub_24i:auto_generated.datab[26]
datab[27] => add_sub_24i:auto_generated.datab[27]
datab[28] => add_sub_24i:auto_generated.datab[28]
datab[29] => add_sub_24i:auto_generated.datab[29]
datab[30] => add_sub_24i:auto_generated.datab[30]
datab[31] => add_sub_24i:auto_generated.datab[31]
datab[32] => add_sub_24i:auto_generated.datab[32]
datab[33] => add_sub_24i:auto_generated.datab[33]
datab[34] => add_sub_24i:auto_generated.datab[34]
datab[35] => add_sub_24i:auto_generated.datab[35]
datab[36] => add_sub_24i:auto_generated.datab[36]
datab[37] => add_sub_24i:auto_generated.datab[37]
datab[38] => add_sub_24i:auto_generated.datab[38]
datab[39] => add_sub_24i:auto_generated.datab[39]
datab[40] => add_sub_24i:auto_generated.datab[40]
datab[41] => add_sub_24i:auto_generated.datab[41]
datab[42] => add_sub_24i:auto_generated.datab[42]
datab[43] => add_sub_24i:auto_generated.datab[43]
datab[44] => add_sub_24i:auto_generated.datab[44]
datab[45] => add_sub_24i:auto_generated.datab[45]
datab[46] => add_sub_24i:auto_generated.datab[46]
cin => add_sub_24i:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_24i:auto_generated.result[0]
result[1] <= add_sub_24i:auto_generated.result[1]
result[2] <= add_sub_24i:auto_generated.result[2]
result[3] <= add_sub_24i:auto_generated.result[3]
result[4] <= add_sub_24i:auto_generated.result[4]
result[5] <= add_sub_24i:auto_generated.result[5]
result[6] <= add_sub_24i:auto_generated.result[6]
result[7] <= add_sub_24i:auto_generated.result[7]
result[8] <= add_sub_24i:auto_generated.result[8]
result[9] <= add_sub_24i:auto_generated.result[9]
result[10] <= add_sub_24i:auto_generated.result[10]
result[11] <= add_sub_24i:auto_generated.result[11]
result[12] <= add_sub_24i:auto_generated.result[12]
result[13] <= add_sub_24i:auto_generated.result[13]
result[14] <= add_sub_24i:auto_generated.result[14]
result[15] <= add_sub_24i:auto_generated.result[15]
result[16] <= add_sub_24i:auto_generated.result[16]
result[17] <= add_sub_24i:auto_generated.result[17]
result[18] <= add_sub_24i:auto_generated.result[18]
result[19] <= add_sub_24i:auto_generated.result[19]
result[20] <= add_sub_24i:auto_generated.result[20]
result[21] <= add_sub_24i:auto_generated.result[21]
result[22] <= add_sub_24i:auto_generated.result[22]
result[23] <= add_sub_24i:auto_generated.result[23]
result[24] <= add_sub_24i:auto_generated.result[24]
result[25] <= add_sub_24i:auto_generated.result[25]
result[26] <= add_sub_24i:auto_generated.result[26]
result[27] <= add_sub_24i:auto_generated.result[27]
result[28] <= add_sub_24i:auto_generated.result[28]
result[29] <= add_sub_24i:auto_generated.result[29]
result[30] <= add_sub_24i:auto_generated.result[30]
result[31] <= add_sub_24i:auto_generated.result[31]
result[32] <= add_sub_24i:auto_generated.result[32]
result[33] <= add_sub_24i:auto_generated.result[33]
result[34] <= add_sub_24i:auto_generated.result[34]
result[35] <= add_sub_24i:auto_generated.result[35]
result[36] <= add_sub_24i:auto_generated.result[36]
result[37] <= add_sub_24i:auto_generated.result[37]
result[38] <= add_sub_24i:auto_generated.result[38]
result[39] <= add_sub_24i:auto_generated.result[39]
result[40] <= add_sub_24i:auto_generated.result[40]
result[41] <= add_sub_24i:auto_generated.result[41]
result[42] <= add_sub_24i:auto_generated.result[42]
result[43] <= add_sub_24i:auto_generated.result[43]
result[44] <= add_sub_24i:auto_generated.result[44]
result[45] <= add_sub_24i:auto_generated.result[45]
result[46] <= add_sub_24i:auto_generated.result[46]
cout <= <GND>
overflow <= <GND>


|Lab1Full|courseProject:inst|SM1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_24i:auto_generated
cin => op_1.IN94
cin => op_1.IN95
dataa[0] => op_1.IN92
dataa[1] => op_1.IN90
dataa[2] => op_1.IN88
dataa[3] => op_1.IN86
dataa[4] => op_1.IN84
dataa[5] => op_1.IN82
dataa[6] => op_1.IN80
dataa[7] => op_1.IN78
dataa[8] => op_1.IN76
dataa[9] => op_1.IN74
dataa[10] => op_1.IN72
dataa[11] => op_1.IN70
dataa[12] => op_1.IN68
dataa[13] => op_1.IN66
dataa[14] => op_1.IN64
dataa[15] => op_1.IN62
dataa[16] => op_1.IN60
dataa[17] => op_1.IN58
dataa[18] => op_1.IN56
dataa[19] => op_1.IN54
dataa[20] => op_1.IN52
dataa[21] => op_1.IN50
dataa[22] => op_1.IN48
dataa[23] => op_1.IN46
dataa[24] => op_1.IN44
dataa[25] => op_1.IN42
dataa[26] => op_1.IN40
dataa[27] => op_1.IN38
dataa[28] => op_1.IN36
dataa[29] => op_1.IN34
dataa[30] => op_1.IN32
dataa[31] => op_1.IN30
dataa[32] => op_1.IN28
dataa[33] => op_1.IN26
dataa[34] => op_1.IN24
dataa[35] => op_1.IN22
dataa[36] => op_1.IN20
dataa[37] => op_1.IN18
dataa[38] => op_1.IN16
dataa[39] => op_1.IN14
dataa[40] => op_1.IN12
dataa[41] => op_1.IN10
dataa[42] => op_1.IN8
dataa[43] => op_1.IN6
dataa[44] => op_1.IN4
dataa[45] => op_1.IN2
dataa[46] => op_1.IN0
datab[0] => op_1.IN93
datab[1] => op_1.IN91
datab[2] => op_1.IN89
datab[3] => op_1.IN87
datab[4] => op_1.IN85
datab[5] => op_1.IN83
datab[6] => op_1.IN81
datab[7] => op_1.IN79
datab[8] => op_1.IN77
datab[9] => op_1.IN75
datab[10] => op_1.IN73
datab[11] => op_1.IN71
datab[12] => op_1.IN69
datab[13] => op_1.IN67
datab[14] => op_1.IN65
datab[15] => op_1.IN63
datab[16] => op_1.IN61
datab[17] => op_1.IN59
datab[18] => op_1.IN57
datab[19] => op_1.IN55
datab[20] => op_1.IN53
datab[21] => op_1.IN51
datab[22] => op_1.IN49
datab[23] => op_1.IN47
datab[24] => op_1.IN45
datab[25] => op_1.IN43
datab[26] => op_1.IN41
datab[27] => op_1.IN39
datab[28] => op_1.IN37
datab[29] => op_1.IN35
datab[30] => op_1.IN33
datab[31] => op_1.IN31
datab[32] => op_1.IN29
datab[33] => op_1.IN27
datab[34] => op_1.IN25
datab[35] => op_1.IN23
datab[36] => op_1.IN21
datab[37] => op_1.IN19
datab[38] => op_1.IN17
datab[39] => op_1.IN15
datab[40] => op_1.IN13
datab[41] => op_1.IN11
datab[42] => op_1.IN9
datab[43] => op_1.IN7
datab[44] => op_1.IN5
datab[45] => op_1.IN3
datab[46] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[40] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[41] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[42] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[43] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[44] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[45] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[46] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|courseProject:inst|KS1:inst9
data0x[0] => lpm_xor:lpm_xor_component.data[0][0]
data0x[1] => lpm_xor:lpm_xor_component.data[0][1]
data0x[2] => lpm_xor:lpm_xor_component.data[0][2]
data0x[3] => lpm_xor:lpm_xor_component.data[0][3]
data0x[4] => lpm_xor:lpm_xor_component.data[0][4]
data0x[5] => lpm_xor:lpm_xor_component.data[0][5]
data0x[6] => lpm_xor:lpm_xor_component.data[0][6]
data0x[7] => lpm_xor:lpm_xor_component.data[0][7]
data0x[8] => lpm_xor:lpm_xor_component.data[0][8]
data0x[9] => lpm_xor:lpm_xor_component.data[0][9]
data0x[10] => lpm_xor:lpm_xor_component.data[0][10]
data0x[11] => lpm_xor:lpm_xor_component.data[0][11]
data0x[12] => lpm_xor:lpm_xor_component.data[0][12]
data0x[13] => lpm_xor:lpm_xor_component.data[0][13]
data0x[14] => lpm_xor:lpm_xor_component.data[0][14]
data0x[15] => lpm_xor:lpm_xor_component.data[0][15]
data0x[16] => lpm_xor:lpm_xor_component.data[0][16]
data0x[17] => lpm_xor:lpm_xor_component.data[0][17]
data0x[18] => lpm_xor:lpm_xor_component.data[0][18]
data0x[19] => lpm_xor:lpm_xor_component.data[0][19]
data0x[20] => lpm_xor:lpm_xor_component.data[0][20]
data0x[21] => lpm_xor:lpm_xor_component.data[0][21]
data0x[22] => lpm_xor:lpm_xor_component.data[0][22]
data0x[23] => lpm_xor:lpm_xor_component.data[0][23]
data0x[24] => lpm_xor:lpm_xor_component.data[0][24]
data0x[25] => lpm_xor:lpm_xor_component.data[0][25]
data0x[26] => lpm_xor:lpm_xor_component.data[0][26]
data0x[27] => lpm_xor:lpm_xor_component.data[0][27]
data0x[28] => lpm_xor:lpm_xor_component.data[0][28]
data0x[29] => lpm_xor:lpm_xor_component.data[0][29]
data0x[30] => lpm_xor:lpm_xor_component.data[0][30]
data0x[31] => lpm_xor:lpm_xor_component.data[0][31]
data0x[32] => lpm_xor:lpm_xor_component.data[0][32]
data0x[33] => lpm_xor:lpm_xor_component.data[0][33]
data0x[34] => lpm_xor:lpm_xor_component.data[0][34]
data0x[35] => lpm_xor:lpm_xor_component.data[0][35]
data0x[36] => lpm_xor:lpm_xor_component.data[0][36]
data0x[37] => lpm_xor:lpm_xor_component.data[0][37]
data0x[38] => lpm_xor:lpm_xor_component.data[0][38]
data0x[39] => lpm_xor:lpm_xor_component.data[0][39]
data0x[40] => lpm_xor:lpm_xor_component.data[0][40]
data0x[41] => lpm_xor:lpm_xor_component.data[0][41]
data0x[42] => lpm_xor:lpm_xor_component.data[0][42]
data0x[43] => lpm_xor:lpm_xor_component.data[0][43]
data0x[44] => lpm_xor:lpm_xor_component.data[0][44]
data0x[45] => lpm_xor:lpm_xor_component.data[0][45]
data0x[46] => lpm_xor:lpm_xor_component.data[0][46]
data1x[0] => lpm_xor:lpm_xor_component.data[1][0]
data1x[1] => lpm_xor:lpm_xor_component.data[1][1]
data1x[2] => lpm_xor:lpm_xor_component.data[1][2]
data1x[3] => lpm_xor:lpm_xor_component.data[1][3]
data1x[4] => lpm_xor:lpm_xor_component.data[1][4]
data1x[5] => lpm_xor:lpm_xor_component.data[1][5]
data1x[6] => lpm_xor:lpm_xor_component.data[1][6]
data1x[7] => lpm_xor:lpm_xor_component.data[1][7]
data1x[8] => lpm_xor:lpm_xor_component.data[1][8]
data1x[9] => lpm_xor:lpm_xor_component.data[1][9]
data1x[10] => lpm_xor:lpm_xor_component.data[1][10]
data1x[11] => lpm_xor:lpm_xor_component.data[1][11]
data1x[12] => lpm_xor:lpm_xor_component.data[1][12]
data1x[13] => lpm_xor:lpm_xor_component.data[1][13]
data1x[14] => lpm_xor:lpm_xor_component.data[1][14]
data1x[15] => lpm_xor:lpm_xor_component.data[1][15]
data1x[16] => lpm_xor:lpm_xor_component.data[1][16]
data1x[17] => lpm_xor:lpm_xor_component.data[1][17]
data1x[18] => lpm_xor:lpm_xor_component.data[1][18]
data1x[19] => lpm_xor:lpm_xor_component.data[1][19]
data1x[20] => lpm_xor:lpm_xor_component.data[1][20]
data1x[21] => lpm_xor:lpm_xor_component.data[1][21]
data1x[22] => lpm_xor:lpm_xor_component.data[1][22]
data1x[23] => lpm_xor:lpm_xor_component.data[1][23]
data1x[24] => lpm_xor:lpm_xor_component.data[1][24]
data1x[25] => lpm_xor:lpm_xor_component.data[1][25]
data1x[26] => lpm_xor:lpm_xor_component.data[1][26]
data1x[27] => lpm_xor:lpm_xor_component.data[1][27]
data1x[28] => lpm_xor:lpm_xor_component.data[1][28]
data1x[29] => lpm_xor:lpm_xor_component.data[1][29]
data1x[30] => lpm_xor:lpm_xor_component.data[1][30]
data1x[31] => lpm_xor:lpm_xor_component.data[1][31]
data1x[32] => lpm_xor:lpm_xor_component.data[1][32]
data1x[33] => lpm_xor:lpm_xor_component.data[1][33]
data1x[34] => lpm_xor:lpm_xor_component.data[1][34]
data1x[35] => lpm_xor:lpm_xor_component.data[1][35]
data1x[36] => lpm_xor:lpm_xor_component.data[1][36]
data1x[37] => lpm_xor:lpm_xor_component.data[1][37]
data1x[38] => lpm_xor:lpm_xor_component.data[1][38]
data1x[39] => lpm_xor:lpm_xor_component.data[1][39]
data1x[40] => lpm_xor:lpm_xor_component.data[1][40]
data1x[41] => lpm_xor:lpm_xor_component.data[1][41]
data1x[42] => lpm_xor:lpm_xor_component.data[1][42]
data1x[43] => lpm_xor:lpm_xor_component.data[1][43]
data1x[44] => lpm_xor:lpm_xor_component.data[1][44]
data1x[45] => lpm_xor:lpm_xor_component.data[1][45]
data1x[46] => lpm_xor:lpm_xor_component.data[1][46]
result[0] <= lpm_xor:lpm_xor_component.result[0]
result[1] <= lpm_xor:lpm_xor_component.result[1]
result[2] <= lpm_xor:lpm_xor_component.result[2]
result[3] <= lpm_xor:lpm_xor_component.result[3]
result[4] <= lpm_xor:lpm_xor_component.result[4]
result[5] <= lpm_xor:lpm_xor_component.result[5]
result[6] <= lpm_xor:lpm_xor_component.result[6]
result[7] <= lpm_xor:lpm_xor_component.result[7]
result[8] <= lpm_xor:lpm_xor_component.result[8]
result[9] <= lpm_xor:lpm_xor_component.result[9]
result[10] <= lpm_xor:lpm_xor_component.result[10]
result[11] <= lpm_xor:lpm_xor_component.result[11]
result[12] <= lpm_xor:lpm_xor_component.result[12]
result[13] <= lpm_xor:lpm_xor_component.result[13]
result[14] <= lpm_xor:lpm_xor_component.result[14]
result[15] <= lpm_xor:lpm_xor_component.result[15]
result[16] <= lpm_xor:lpm_xor_component.result[16]
result[17] <= lpm_xor:lpm_xor_component.result[17]
result[18] <= lpm_xor:lpm_xor_component.result[18]
result[19] <= lpm_xor:lpm_xor_component.result[19]
result[20] <= lpm_xor:lpm_xor_component.result[20]
result[21] <= lpm_xor:lpm_xor_component.result[21]
result[22] <= lpm_xor:lpm_xor_component.result[22]
result[23] <= lpm_xor:lpm_xor_component.result[23]
result[24] <= lpm_xor:lpm_xor_component.result[24]
result[25] <= lpm_xor:lpm_xor_component.result[25]
result[26] <= lpm_xor:lpm_xor_component.result[26]
result[27] <= lpm_xor:lpm_xor_component.result[27]
result[28] <= lpm_xor:lpm_xor_component.result[28]
result[29] <= lpm_xor:lpm_xor_component.result[29]
result[30] <= lpm_xor:lpm_xor_component.result[30]
result[31] <= lpm_xor:lpm_xor_component.result[31]
result[32] <= lpm_xor:lpm_xor_component.result[32]
result[33] <= lpm_xor:lpm_xor_component.result[33]
result[34] <= lpm_xor:lpm_xor_component.result[34]
result[35] <= lpm_xor:lpm_xor_component.result[35]
result[36] <= lpm_xor:lpm_xor_component.result[36]
result[37] <= lpm_xor:lpm_xor_component.result[37]
result[38] <= lpm_xor:lpm_xor_component.result[38]
result[39] <= lpm_xor:lpm_xor_component.result[39]
result[40] <= lpm_xor:lpm_xor_component.result[40]
result[41] <= lpm_xor:lpm_xor_component.result[41]
result[42] <= lpm_xor:lpm_xor_component.result[42]
result[43] <= lpm_xor:lpm_xor_component.result[43]
result[44] <= lpm_xor:lpm_xor_component.result[44]
result[45] <= lpm_xor:lpm_xor_component.result[45]
result[46] <= lpm_xor:lpm_xor_component.result[46]


|Lab1Full|courseProject:inst|KS1:inst9|lpm_xor:lpm_xor_component
data[0][0] => xor_cascade[0][1].IN1
data[0][1] => xor_cascade[1][1].IN1
data[0][2] => xor_cascade[2][1].IN1
data[0][3] => xor_cascade[3][1].IN1
data[0][4] => xor_cascade[4][1].IN1
data[0][5] => xor_cascade[5][1].IN1
data[0][6] => xor_cascade[6][1].IN1
data[0][7] => xor_cascade[7][1].IN1
data[0][8] => xor_cascade[8][1].IN1
data[0][9] => xor_cascade[9][1].IN1
data[0][10] => xor_cascade[10][1].IN1
data[0][11] => xor_cascade[11][1].IN1
data[0][12] => xor_cascade[12][1].IN1
data[0][13] => xor_cascade[13][1].IN1
data[0][14] => xor_cascade[14][1].IN1
data[0][15] => xor_cascade[15][1].IN1
data[0][16] => xor_cascade[16][1].IN1
data[0][17] => xor_cascade[17][1].IN1
data[0][18] => xor_cascade[18][1].IN1
data[0][19] => xor_cascade[19][1].IN1
data[0][20] => xor_cascade[20][1].IN1
data[0][21] => xor_cascade[21][1].IN1
data[0][22] => xor_cascade[22][1].IN1
data[0][23] => xor_cascade[23][1].IN1
data[0][24] => xor_cascade[24][1].IN1
data[0][25] => xor_cascade[25][1].IN1
data[0][26] => xor_cascade[26][1].IN1
data[0][27] => xor_cascade[27][1].IN1
data[0][28] => xor_cascade[28][1].IN1
data[0][29] => xor_cascade[29][1].IN1
data[0][30] => xor_cascade[30][1].IN1
data[0][31] => xor_cascade[31][1].IN1
data[0][32] => xor_cascade[32][1].IN1
data[0][33] => xor_cascade[33][1].IN1
data[0][34] => xor_cascade[34][1].IN1
data[0][35] => xor_cascade[35][1].IN1
data[0][36] => xor_cascade[36][1].IN1
data[0][37] => xor_cascade[37][1].IN1
data[0][38] => xor_cascade[38][1].IN1
data[0][39] => xor_cascade[39][1].IN1
data[0][40] => xor_cascade[40][1].IN1
data[0][41] => xor_cascade[41][1].IN1
data[0][42] => xor_cascade[42][1].IN1
data[0][43] => xor_cascade[43][1].IN1
data[0][44] => xor_cascade[44][1].IN1
data[0][45] => xor_cascade[45][1].IN1
data[0][46] => xor_cascade[46][1].IN1
data[1][0] => xor_cascade[0][1].IN0
data[1][1] => xor_cascade[1][1].IN0
data[1][2] => xor_cascade[2][1].IN0
data[1][3] => xor_cascade[3][1].IN0
data[1][4] => xor_cascade[4][1].IN0
data[1][5] => xor_cascade[5][1].IN0
data[1][6] => xor_cascade[6][1].IN0
data[1][7] => xor_cascade[7][1].IN0
data[1][8] => xor_cascade[8][1].IN0
data[1][9] => xor_cascade[9][1].IN0
data[1][10] => xor_cascade[10][1].IN0
data[1][11] => xor_cascade[11][1].IN0
data[1][12] => xor_cascade[12][1].IN0
data[1][13] => xor_cascade[13][1].IN0
data[1][14] => xor_cascade[14][1].IN0
data[1][15] => xor_cascade[15][1].IN0
data[1][16] => xor_cascade[16][1].IN0
data[1][17] => xor_cascade[17][1].IN0
data[1][18] => xor_cascade[18][1].IN0
data[1][19] => xor_cascade[19][1].IN0
data[1][20] => xor_cascade[20][1].IN0
data[1][21] => xor_cascade[21][1].IN0
data[1][22] => xor_cascade[22][1].IN0
data[1][23] => xor_cascade[23][1].IN0
data[1][24] => xor_cascade[24][1].IN0
data[1][25] => xor_cascade[25][1].IN0
data[1][26] => xor_cascade[26][1].IN0
data[1][27] => xor_cascade[27][1].IN0
data[1][28] => xor_cascade[28][1].IN0
data[1][29] => xor_cascade[29][1].IN0
data[1][30] => xor_cascade[30][1].IN0
data[1][31] => xor_cascade[31][1].IN0
data[1][32] => xor_cascade[32][1].IN0
data[1][33] => xor_cascade[33][1].IN0
data[1][34] => xor_cascade[34][1].IN0
data[1][35] => xor_cascade[35][1].IN0
data[1][36] => xor_cascade[36][1].IN0
data[1][37] => xor_cascade[37][1].IN0
data[1][38] => xor_cascade[38][1].IN0
data[1][39] => xor_cascade[39][1].IN0
data[1][40] => xor_cascade[40][1].IN0
data[1][41] => xor_cascade[41][1].IN0
data[1][42] => xor_cascade[42][1].IN0
data[1][43] => xor_cascade[43][1].IN0
data[1][44] => xor_cascade[44][1].IN0
data[1][45] => xor_cascade[45][1].IN0
data[1][46] => xor_cascade[46][1].IN0
result[0] <= xor_cascade[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor_cascade[1][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor_cascade[2][1].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor_cascade[3][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= xor_cascade[4][1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= xor_cascade[5][1].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= xor_cascade[6][1].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= xor_cascade[7][1].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= xor_cascade[8][1].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= xor_cascade[9][1].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= xor_cascade[10][1].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= xor_cascade[11][1].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= xor_cascade[12][1].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= xor_cascade[13][1].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= xor_cascade[14][1].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= xor_cascade[15][1].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= xor_cascade[16][1].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= xor_cascade[17][1].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= xor_cascade[18][1].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= xor_cascade[19][1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= xor_cascade[20][1].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= xor_cascade[21][1].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= xor_cascade[22][1].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= xor_cascade[23][1].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= xor_cascade[24][1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= xor_cascade[25][1].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= xor_cascade[26][1].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= xor_cascade[27][1].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= xor_cascade[28][1].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= xor_cascade[29][1].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= xor_cascade[30][1].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= xor_cascade[31][1].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= xor_cascade[32][1].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= xor_cascade[33][1].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= xor_cascade[34][1].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= xor_cascade[35][1].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= xor_cascade[36][1].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= xor_cascade[37][1].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= xor_cascade[38][1].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= xor_cascade[39][1].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= xor_cascade[40][1].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= xor_cascade[41][1].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= xor_cascade[42][1].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= xor_cascade[43][1].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= xor_cascade[44][1].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= xor_cascade[45][1].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= xor_cascade[46][1].DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|courseProject:inst|RG2Left:inst
clock => lpm_shiftreg:lpm_shiftreg_component.clock
data[0] => lpm_shiftreg:lpm_shiftreg_component.data[0]
data[1] => lpm_shiftreg:lpm_shiftreg_component.data[1]
data[2] => lpm_shiftreg:lpm_shiftreg_component.data[2]
data[3] => lpm_shiftreg:lpm_shiftreg_component.data[3]
data[4] => lpm_shiftreg:lpm_shiftreg_component.data[4]
data[5] => lpm_shiftreg:lpm_shiftreg_component.data[5]
data[6] => lpm_shiftreg:lpm_shiftreg_component.data[6]
data[7] => lpm_shiftreg:lpm_shiftreg_component.data[7]
data[8] => lpm_shiftreg:lpm_shiftreg_component.data[8]
data[9] => lpm_shiftreg:lpm_shiftreg_component.data[9]
data[10] => lpm_shiftreg:lpm_shiftreg_component.data[10]
data[11] => lpm_shiftreg:lpm_shiftreg_component.data[11]
data[12] => lpm_shiftreg:lpm_shiftreg_component.data[12]
data[13] => lpm_shiftreg:lpm_shiftreg_component.data[13]
data[14] => lpm_shiftreg:lpm_shiftreg_component.data[14]
data[15] => lpm_shiftreg:lpm_shiftreg_component.data[15]
data[16] => lpm_shiftreg:lpm_shiftreg_component.data[16]
data[17] => lpm_shiftreg:lpm_shiftreg_component.data[17]
data[18] => lpm_shiftreg:lpm_shiftreg_component.data[18]
data[19] => lpm_shiftreg:lpm_shiftreg_component.data[19]
data[20] => lpm_shiftreg:lpm_shiftreg_component.data[20]
data[21] => lpm_shiftreg:lpm_shiftreg_component.data[21]
data[22] => lpm_shiftreg:lpm_shiftreg_component.data[22]
data[23] => lpm_shiftreg:lpm_shiftreg_component.data[23]
data[24] => lpm_shiftreg:lpm_shiftreg_component.data[24]
data[25] => lpm_shiftreg:lpm_shiftreg_component.data[25]
data[26] => lpm_shiftreg:lpm_shiftreg_component.data[26]
data[27] => lpm_shiftreg:lpm_shiftreg_component.data[27]
data[28] => lpm_shiftreg:lpm_shiftreg_component.data[28]
data[29] => lpm_shiftreg:lpm_shiftreg_component.data[29]
data[30] => lpm_shiftreg:lpm_shiftreg_component.data[30]
data[31] => lpm_shiftreg:lpm_shiftreg_component.data[31]
data[32] => lpm_shiftreg:lpm_shiftreg_component.data[32]
data[33] => lpm_shiftreg:lpm_shiftreg_component.data[33]
data[34] => lpm_shiftreg:lpm_shiftreg_component.data[34]
data[35] => lpm_shiftreg:lpm_shiftreg_component.data[35]
data[36] => lpm_shiftreg:lpm_shiftreg_component.data[36]
data[37] => lpm_shiftreg:lpm_shiftreg_component.data[37]
data[38] => lpm_shiftreg:lpm_shiftreg_component.data[38]
data[39] => lpm_shiftreg:lpm_shiftreg_component.data[39]
data[40] => lpm_shiftreg:lpm_shiftreg_component.data[40]
data[41] => lpm_shiftreg:lpm_shiftreg_component.data[41]
data[42] => lpm_shiftreg:lpm_shiftreg_component.data[42]
data[43] => lpm_shiftreg:lpm_shiftreg_component.data[43]
data[44] => lpm_shiftreg:lpm_shiftreg_component.data[44]
data[45] => lpm_shiftreg:lpm_shiftreg_component.data[45]
data[46] => lpm_shiftreg:lpm_shiftreg_component.data[46]
enable => lpm_shiftreg:lpm_shiftreg_component.enable
load => lpm_shiftreg:lpm_shiftreg_component.load
shiftin => lpm_shiftreg:lpm_shiftreg_component.shiftin
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q[0]
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q[1]
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q[2]
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q[3]
q[4] <= lpm_shiftreg:lpm_shiftreg_component.q[4]
q[5] <= lpm_shiftreg:lpm_shiftreg_component.q[5]
q[6] <= lpm_shiftreg:lpm_shiftreg_component.q[6]
q[7] <= lpm_shiftreg:lpm_shiftreg_component.q[7]
q[8] <= lpm_shiftreg:lpm_shiftreg_component.q[8]
q[9] <= lpm_shiftreg:lpm_shiftreg_component.q[9]
q[10] <= lpm_shiftreg:lpm_shiftreg_component.q[10]
q[11] <= lpm_shiftreg:lpm_shiftreg_component.q[11]
q[12] <= lpm_shiftreg:lpm_shiftreg_component.q[12]
q[13] <= lpm_shiftreg:lpm_shiftreg_component.q[13]
q[14] <= lpm_shiftreg:lpm_shiftreg_component.q[14]
q[15] <= lpm_shiftreg:lpm_shiftreg_component.q[15]
q[16] <= lpm_shiftreg:lpm_shiftreg_component.q[16]
q[17] <= lpm_shiftreg:lpm_shiftreg_component.q[17]
q[18] <= lpm_shiftreg:lpm_shiftreg_component.q[18]
q[19] <= lpm_shiftreg:lpm_shiftreg_component.q[19]
q[20] <= lpm_shiftreg:lpm_shiftreg_component.q[20]
q[21] <= lpm_shiftreg:lpm_shiftreg_component.q[21]
q[22] <= lpm_shiftreg:lpm_shiftreg_component.q[22]
q[23] <= lpm_shiftreg:lpm_shiftreg_component.q[23]
q[24] <= lpm_shiftreg:lpm_shiftreg_component.q[24]
q[25] <= lpm_shiftreg:lpm_shiftreg_component.q[25]
q[26] <= lpm_shiftreg:lpm_shiftreg_component.q[26]
q[27] <= lpm_shiftreg:lpm_shiftreg_component.q[27]
q[28] <= lpm_shiftreg:lpm_shiftreg_component.q[28]
q[29] <= lpm_shiftreg:lpm_shiftreg_component.q[29]
q[30] <= lpm_shiftreg:lpm_shiftreg_component.q[30]
q[31] <= lpm_shiftreg:lpm_shiftreg_component.q[31]
q[32] <= lpm_shiftreg:lpm_shiftreg_component.q[32]
q[33] <= lpm_shiftreg:lpm_shiftreg_component.q[33]
q[34] <= lpm_shiftreg:lpm_shiftreg_component.q[34]
q[35] <= lpm_shiftreg:lpm_shiftreg_component.q[35]
q[36] <= lpm_shiftreg:lpm_shiftreg_component.q[36]
q[37] <= lpm_shiftreg:lpm_shiftreg_component.q[37]
q[38] <= lpm_shiftreg:lpm_shiftreg_component.q[38]
q[39] <= lpm_shiftreg:lpm_shiftreg_component.q[39]
q[40] <= lpm_shiftreg:lpm_shiftreg_component.q[40]
q[41] <= lpm_shiftreg:lpm_shiftreg_component.q[41]
q[42] <= lpm_shiftreg:lpm_shiftreg_component.q[42]
q[43] <= lpm_shiftreg:lpm_shiftreg_component.q[43]
q[44] <= lpm_shiftreg:lpm_shiftreg_component.q[44]
q[45] <= lpm_shiftreg:lpm_shiftreg_component.q[45]
q[46] <= lpm_shiftreg:lpm_shiftreg_component.q[46]


|Lab1Full|courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
clock => dffs[46].CLK
clock => dffs[45].CLK
clock => dffs[44].CLK
clock => dffs[43].CLK
clock => dffs[42].CLK
clock => dffs[41].CLK
clock => dffs[40].CLK
clock => dffs[39].CLK
clock => dffs[38].CLK
clock => dffs[37].CLK
clock => dffs[36].CLK
clock => dffs[35].CLK
clock => dffs[34].CLK
clock => dffs[33].CLK
clock => dffs[32].CLK
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[46].ENA
enable => dffs[45].ENA
enable => dffs[44].ENA
enable => dffs[43].ENA
enable => dffs[42].ENA
enable => dffs[41].ENA
enable => dffs[40].ENA
enable => dffs[39].ENA
enable => dffs[38].ENA
enable => dffs[37].ENA
enable => dffs[36].ENA
enable => dffs[35].ENA
enable => dffs[34].ENA
enable => dffs[33].ENA
enable => dffs[32].ENA
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= dffs[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= dffs[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= dffs[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= dffs[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= dffs[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= dffs[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= dffs[38].DB_MAX_OUTPUT_PORT_TYPE
q[39] <= dffs[39].DB_MAX_OUTPUT_PORT_TYPE
q[40] <= dffs[40].DB_MAX_OUTPUT_PORT_TYPE
q[41] <= dffs[41].DB_MAX_OUTPUT_PORT_TYPE
q[42] <= dffs[42].DB_MAX_OUTPUT_PORT_TYPE
q[43] <= dffs[43].DB_MAX_OUTPUT_PORT_TYPE
q[44] <= dffs[44].DB_MAX_OUTPUT_PORT_TYPE
q[45] <= dffs[45].DB_MAX_OUTPUT_PORT_TYPE
q[46] <= dffs[46].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|courseProject:inst|RG4:inst49
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|Lab1Full|courseProject:inst|RG4:inst49|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|courseProject:inst|RG3:inst10
clock => lpm_shiftreg:lpm_shiftreg_component.clock
data[0] => lpm_shiftreg:lpm_shiftreg_component.data[0]
data[1] => lpm_shiftreg:lpm_shiftreg_component.data[1]
data[2] => lpm_shiftreg:lpm_shiftreg_component.data[2]
data[3] => lpm_shiftreg:lpm_shiftreg_component.data[3]
data[4] => lpm_shiftreg:lpm_shiftreg_component.data[4]
data[5] => lpm_shiftreg:lpm_shiftreg_component.data[5]
data[6] => lpm_shiftreg:lpm_shiftreg_component.data[6]
data[7] => lpm_shiftreg:lpm_shiftreg_component.data[7]
data[8] => lpm_shiftreg:lpm_shiftreg_component.data[8]
data[9] => lpm_shiftreg:lpm_shiftreg_component.data[9]
data[10] => lpm_shiftreg:lpm_shiftreg_component.data[10]
data[11] => lpm_shiftreg:lpm_shiftreg_component.data[11]
data[12] => lpm_shiftreg:lpm_shiftreg_component.data[12]
data[13] => lpm_shiftreg:lpm_shiftreg_component.data[13]
data[14] => lpm_shiftreg:lpm_shiftreg_component.data[14]
data[15] => lpm_shiftreg:lpm_shiftreg_component.data[15]
data[16] => lpm_shiftreg:lpm_shiftreg_component.data[16]
data[17] => lpm_shiftreg:lpm_shiftreg_component.data[17]
data[18] => lpm_shiftreg:lpm_shiftreg_component.data[18]
data[19] => lpm_shiftreg:lpm_shiftreg_component.data[19]
data[20] => lpm_shiftreg:lpm_shiftreg_component.data[20]
data[21] => lpm_shiftreg:lpm_shiftreg_component.data[21]
data[22] => lpm_shiftreg:lpm_shiftreg_component.data[22]
data[23] => lpm_shiftreg:lpm_shiftreg_component.data[23]
enable => lpm_shiftreg:lpm_shiftreg_component.enable
load => lpm_shiftreg:lpm_shiftreg_component.load
sclr => lpm_shiftreg:lpm_shiftreg_component.sclr
shiftin => lpm_shiftreg:lpm_shiftreg_component.shiftin
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q[0]
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q[1]
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q[2]
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q[3]
q[4] <= lpm_shiftreg:lpm_shiftreg_component.q[4]
q[5] <= lpm_shiftreg:lpm_shiftreg_component.q[5]
q[6] <= lpm_shiftreg:lpm_shiftreg_component.q[6]
q[7] <= lpm_shiftreg:lpm_shiftreg_component.q[7]
q[8] <= lpm_shiftreg:lpm_shiftreg_component.q[8]
q[9] <= lpm_shiftreg:lpm_shiftreg_component.q[9]
q[10] <= lpm_shiftreg:lpm_shiftreg_component.q[10]
q[11] <= lpm_shiftreg:lpm_shiftreg_component.q[11]
q[12] <= lpm_shiftreg:lpm_shiftreg_component.q[12]
q[13] <= lpm_shiftreg:lpm_shiftreg_component.q[13]
q[14] <= lpm_shiftreg:lpm_shiftreg_component.q[14]
q[15] <= lpm_shiftreg:lpm_shiftreg_component.q[15]
q[16] <= lpm_shiftreg:lpm_shiftreg_component.q[16]
q[17] <= lpm_shiftreg:lpm_shiftreg_component.q[17]
q[18] <= lpm_shiftreg:lpm_shiftreg_component.q[18]
q[19] <= lpm_shiftreg:lpm_shiftreg_component.q[19]
q[20] <= lpm_shiftreg:lpm_shiftreg_component.q[20]
q[21] <= lpm_shiftreg:lpm_shiftreg_component.q[21]
q[22] <= lpm_shiftreg:lpm_shiftreg_component.q[22]
q[23] <= lpm_shiftreg:lpm_shiftreg_component.q[23]


|Lab1Full|courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|courseProject:inst|Not6:inst32
data[0] => lpm_inv:lpm_inv_component.data[0]
data[1] => lpm_inv:lpm_inv_component.data[1]
data[2] => lpm_inv:lpm_inv_component.data[2]
data[3] => lpm_inv:lpm_inv_component.data[3]
data[4] => lpm_inv:lpm_inv_component.data[4]
data[5] => lpm_inv:lpm_inv_component.data[5]
data[6] => lpm_inv:lpm_inv_component.data[6]
result[0] <= lpm_inv:lpm_inv_component.result[0]
result[1] <= lpm_inv:lpm_inv_component.result[1]
result[2] <= lpm_inv:lpm_inv_component.result[2]
result[3] <= lpm_inv:lpm_inv_component.result[3]
result[4] <= lpm_inv:lpm_inv_component.result[4]
result[5] <= lpm_inv:lpm_inv_component.result[5]
result[6] <= lpm_inv:lpm_inv_component.result[6]


|Lab1Full|courseProject:inst|Not6:inst32|lpm_inv:lpm_inv_component
data[0] => result[0].IN0
data[1] => result[1].IN0
data[2] => result[2].IN0
data[3] => result[3].IN0
data[4] => result[4].IN0
data[5] => result[5].IN0
data[6] => result[6].IN0
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|courseProject:inst|CT1:inst18
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
data[0] => lpm_counter:lpm_counter_component.data[0]
data[1] => lpm_counter:lpm_counter_component.data[1]
data[2] => lpm_counter:lpm_counter_component.data[2]
data[3] => lpm_counter:lpm_counter_component.data[3]
data[4] => lpm_counter:lpm_counter_component.data[4]
data[5] => lpm_counter:lpm_counter_component.data[5]
data[6] => lpm_counter:lpm_counter_component.data[6]
data[7] => lpm_counter:lpm_counter_component.data[7]
sclr => lpm_counter:lpm_counter_component.sclr
sload => lpm_counter:lpm_counter_component.sload
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|Lab1Full|courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component
clock => cntr_tqj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_tqj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_tqj:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_tqj:auto_generated.sload
data[0] => cntr_tqj:auto_generated.data[0]
data[1] => cntr_tqj:auto_generated.data[1]
data[2] => cntr_tqj:auto_generated.data[2]
data[3] => cntr_tqj:auto_generated.data[3]
data[4] => cntr_tqj:auto_generated.data[4]
data[5] => cntr_tqj:auto_generated.data[5]
data[6] => cntr_tqj:auto_generated.data[6]
data[7] => cntr_tqj:auto_generated.data[7]
cin => ~NO_FANOUT~
q[0] <= cntr_tqj:auto_generated.q[0]
q[1] <= cntr_tqj:auto_generated.q[1]
q[2] <= cntr_tqj:auto_generated.q[2]
q[3] <= cntr_tqj:auto_generated.q[3]
q[4] <= cntr_tqj:auto_generated.q[4]
q[5] <= cntr_tqj:auto_generated.q[5]
q[6] <= cntr_tqj:auto_generated.q[6]
q[7] <= cntr_tqj:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Lab1Full|courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sload => _.IN1
sload => counter_reg_bit[7].IN1


|Lab1Full|courseProject:inst|SM2:inst17
cin => lpm_add_sub:lpm_add_sub_component.cin
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
dataa[8] => lpm_add_sub:lpm_add_sub_component.dataa[8]
datab[0] => lpm_add_sub:lpm_add_sub_component.datab[0]
datab[1] => lpm_add_sub:lpm_add_sub_component.datab[1]
datab[2] => lpm_add_sub:lpm_add_sub_component.datab[2]
datab[3] => lpm_add_sub:lpm_add_sub_component.datab[3]
datab[4] => lpm_add_sub:lpm_add_sub_component.datab[4]
datab[5] => lpm_add_sub:lpm_add_sub_component.datab[5]
datab[6] => lpm_add_sub:lpm_add_sub_component.datab[6]
datab[7] => lpm_add_sub:lpm_add_sub_component.datab[7]
datab[8] => lpm_add_sub:lpm_add_sub_component.datab[8]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]
result[8] <= lpm_add_sub:lpm_add_sub_component.result[8]


|Lab1Full|courseProject:inst|SM2:inst17|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_g2i:auto_generated.dataa[0]
dataa[1] => add_sub_g2i:auto_generated.dataa[1]
dataa[2] => add_sub_g2i:auto_generated.dataa[2]
dataa[3] => add_sub_g2i:auto_generated.dataa[3]
dataa[4] => add_sub_g2i:auto_generated.dataa[4]
dataa[5] => add_sub_g2i:auto_generated.dataa[5]
dataa[6] => add_sub_g2i:auto_generated.dataa[6]
dataa[7] => add_sub_g2i:auto_generated.dataa[7]
dataa[8] => add_sub_g2i:auto_generated.dataa[8]
datab[0] => add_sub_g2i:auto_generated.datab[0]
datab[1] => add_sub_g2i:auto_generated.datab[1]
datab[2] => add_sub_g2i:auto_generated.datab[2]
datab[3] => add_sub_g2i:auto_generated.datab[3]
datab[4] => add_sub_g2i:auto_generated.datab[4]
datab[5] => add_sub_g2i:auto_generated.datab[5]
datab[6] => add_sub_g2i:auto_generated.datab[6]
datab[7] => add_sub_g2i:auto_generated.datab[7]
datab[8] => add_sub_g2i:auto_generated.datab[8]
cin => add_sub_g2i:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_g2i:auto_generated.result[0]
result[1] <= add_sub_g2i:auto_generated.result[1]
result[2] <= add_sub_g2i:auto_generated.result[2]
result[3] <= add_sub_g2i:auto_generated.result[3]
result[4] <= add_sub_g2i:auto_generated.result[4]
result[5] <= add_sub_g2i:auto_generated.result[5]
result[6] <= add_sub_g2i:auto_generated.result[6]
result[7] <= add_sub_g2i:auto_generated.result[7]
result[8] <= add_sub_g2i:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|Lab1Full|courseProject:inst|SM2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_g2i:auto_generated
cin => op_1.IN18
cin => op_1.IN19
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|courseProject:inst|KS2XOR:inst25
data0x[0] => lpm_xor:lpm_xor_component.data[0][0]
data0x[1] => lpm_xor:lpm_xor_component.data[0][1]
data0x[2] => lpm_xor:lpm_xor_component.data[0][2]
data0x[3] => lpm_xor:lpm_xor_component.data[0][3]
data0x[4] => lpm_xor:lpm_xor_component.data[0][4]
data0x[5] => lpm_xor:lpm_xor_component.data[0][5]
data0x[6] => lpm_xor:lpm_xor_component.data[0][6]
data1x[0] => lpm_xor:lpm_xor_component.data[1][0]
data1x[1] => lpm_xor:lpm_xor_component.data[1][1]
data1x[2] => lpm_xor:lpm_xor_component.data[1][2]
data1x[3] => lpm_xor:lpm_xor_component.data[1][3]
data1x[4] => lpm_xor:lpm_xor_component.data[1][4]
data1x[5] => lpm_xor:lpm_xor_component.data[1][5]
data1x[6] => lpm_xor:lpm_xor_component.data[1][6]
result[0] <= lpm_xor:lpm_xor_component.result[0]
result[1] <= lpm_xor:lpm_xor_component.result[1]
result[2] <= lpm_xor:lpm_xor_component.result[2]
result[3] <= lpm_xor:lpm_xor_component.result[3]
result[4] <= lpm_xor:lpm_xor_component.result[4]
result[5] <= lpm_xor:lpm_xor_component.result[5]
result[6] <= lpm_xor:lpm_xor_component.result[6]


|Lab1Full|courseProject:inst|KS2XOR:inst25|lpm_xor:lpm_xor_component
data[0][0] => xor_cascade[0][1].IN1
data[0][1] => xor_cascade[1][1].IN1
data[0][2] => xor_cascade[2][1].IN1
data[0][3] => xor_cascade[3][1].IN1
data[0][4] => xor_cascade[4][1].IN1
data[0][5] => xor_cascade[5][1].IN1
data[0][6] => xor_cascade[6][1].IN1
data[1][0] => xor_cascade[0][1].IN0
data[1][1] => xor_cascade[1][1].IN0
data[1][2] => xor_cascade[2][1].IN0
data[1][3] => xor_cascade[3][1].IN0
data[1][4] => xor_cascade[4][1].IN0
data[1][5] => xor_cascade[5][1].IN0
data[1][6] => xor_cascade[6][1].IN0
result[0] <= xor_cascade[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor_cascade[1][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor_cascade[2][1].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor_cascade[3][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= xor_cascade[4][1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= xor_cascade[5][1].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= xor_cascade[6][1].DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|courseProject:inst|lpm_counter0:inst54
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
data[0] => lpm_counter:lpm_counter_component.data[0]
data[1] => lpm_counter:lpm_counter_component.data[1]
data[2] => lpm_counter:lpm_counter_component.data[2]
data[3] => lpm_counter:lpm_counter_component.data[3]
data[4] => lpm_counter:lpm_counter_component.data[4]
data[5] => lpm_counter:lpm_counter_component.data[5]
data[6] => lpm_counter:lpm_counter_component.data[6]
sload => lpm_counter:lpm_counter_component.sload
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]


|Lab1Full|courseProject:inst|lpm_counter0:inst54|lpm_counter:lpm_counter_component
clock => cntr_3rj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3rj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_3rj:auto_generated.sload
data[0] => cntr_3rj:auto_generated.data[0]
data[1] => cntr_3rj:auto_generated.data[1]
data[2] => cntr_3rj:auto_generated.data[2]
data[3] => cntr_3rj:auto_generated.data[3]
data[4] => cntr_3rj:auto_generated.data[4]
data[5] => cntr_3rj:auto_generated.data[5]
data[6] => cntr_3rj:auto_generated.data[6]
cin => ~NO_FANOUT~
q[0] <= cntr_3rj:auto_generated.q[0]
q[1] <= cntr_3rj:auto_generated.q[1]
q[2] <= cntr_3rj:auto_generated.q[2]
q[3] <= cntr_3rj:auto_generated.q[3]
q[4] <= cntr_3rj:auto_generated.q[4]
q[5] <= cntr_3rj:auto_generated.q[5]
q[6] <= cntr_3rj:auto_generated.q[6]
cout <= cntr_3rj:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Lab1Full|courseProject:inst|lpm_counter0:inst54|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[6].IN1


|Lab1Full|courseProject:inst|ResultShift:inst69
clock => lpm_shiftreg:lpm_shiftreg_component.clock
data[0] => lpm_shiftreg:lpm_shiftreg_component.data[0]
data[1] => lpm_shiftreg:lpm_shiftreg_component.data[1]
data[2] => lpm_shiftreg:lpm_shiftreg_component.data[2]
data[3] => lpm_shiftreg:lpm_shiftreg_component.data[3]
data[4] => lpm_shiftreg:lpm_shiftreg_component.data[4]
data[5] => lpm_shiftreg:lpm_shiftreg_component.data[5]
data[6] => lpm_shiftreg:lpm_shiftreg_component.data[6]
data[7] => lpm_shiftreg:lpm_shiftreg_component.data[7]
data[8] => lpm_shiftreg:lpm_shiftreg_component.data[8]
data[9] => lpm_shiftreg:lpm_shiftreg_component.data[9]
data[10] => lpm_shiftreg:lpm_shiftreg_component.data[10]
data[11] => lpm_shiftreg:lpm_shiftreg_component.data[11]
data[12] => lpm_shiftreg:lpm_shiftreg_component.data[12]
data[13] => lpm_shiftreg:lpm_shiftreg_component.data[13]
data[14] => lpm_shiftreg:lpm_shiftreg_component.data[14]
data[15] => lpm_shiftreg:lpm_shiftreg_component.data[15]
data[16] => lpm_shiftreg:lpm_shiftreg_component.data[16]
data[17] => lpm_shiftreg:lpm_shiftreg_component.data[17]
data[18] => lpm_shiftreg:lpm_shiftreg_component.data[18]
data[19] => lpm_shiftreg:lpm_shiftreg_component.data[19]
data[20] => lpm_shiftreg:lpm_shiftreg_component.data[20]
data[21] => lpm_shiftreg:lpm_shiftreg_component.data[21]
data[22] => lpm_shiftreg:lpm_shiftreg_component.data[22]
data[23] => lpm_shiftreg:lpm_shiftreg_component.data[23]
enable => lpm_shiftreg:lpm_shiftreg_component.enable
load => lpm_shiftreg:lpm_shiftreg_component.load
shiftin => lpm_shiftreg:lpm_shiftreg_component.shiftin
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q[0]
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q[1]
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q[2]
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q[3]
q[4] <= lpm_shiftreg:lpm_shiftreg_component.q[4]
q[5] <= lpm_shiftreg:lpm_shiftreg_component.q[5]
q[6] <= lpm_shiftreg:lpm_shiftreg_component.q[6]
q[7] <= lpm_shiftreg:lpm_shiftreg_component.q[7]
q[8] <= lpm_shiftreg:lpm_shiftreg_component.q[8]
q[9] <= lpm_shiftreg:lpm_shiftreg_component.q[9]
q[10] <= lpm_shiftreg:lpm_shiftreg_component.q[10]
q[11] <= lpm_shiftreg:lpm_shiftreg_component.q[11]
q[12] <= lpm_shiftreg:lpm_shiftreg_component.q[12]
q[13] <= lpm_shiftreg:lpm_shiftreg_component.q[13]
q[14] <= lpm_shiftreg:lpm_shiftreg_component.q[14]
q[15] <= lpm_shiftreg:lpm_shiftreg_component.q[15]
q[16] <= lpm_shiftreg:lpm_shiftreg_component.q[16]
q[17] <= lpm_shiftreg:lpm_shiftreg_component.q[17]
q[18] <= lpm_shiftreg:lpm_shiftreg_component.q[18]
q[19] <= lpm_shiftreg:lpm_shiftreg_component.q[19]
q[20] <= lpm_shiftreg:lpm_shiftreg_component.q[20]
q[21] <= lpm_shiftreg:lpm_shiftreg_component.q[21]
q[22] <= lpm_shiftreg:lpm_shiftreg_component.q[22]
q[23] <= lpm_shiftreg:lpm_shiftreg_component.q[23]


|Lab1Full|courseProject:inst|ResultShift:inst69|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|courseProject:inst|lpm_add_sub0:inst70
cin => lpm_add_sub:lpm_add_sub_component.cin
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
dataa[8] => lpm_add_sub:lpm_add_sub_component.dataa[8]
dataa[9] => lpm_add_sub:lpm_add_sub_component.dataa[9]
dataa[10] => lpm_add_sub:lpm_add_sub_component.dataa[10]
dataa[11] => lpm_add_sub:lpm_add_sub_component.dataa[11]
dataa[12] => lpm_add_sub:lpm_add_sub_component.dataa[12]
dataa[13] => lpm_add_sub:lpm_add_sub_component.dataa[13]
dataa[14] => lpm_add_sub:lpm_add_sub_component.dataa[14]
dataa[15] => lpm_add_sub:lpm_add_sub_component.dataa[15]
dataa[16] => lpm_add_sub:lpm_add_sub_component.dataa[16]
dataa[17] => lpm_add_sub:lpm_add_sub_component.dataa[17]
dataa[18] => lpm_add_sub:lpm_add_sub_component.dataa[18]
dataa[19] => lpm_add_sub:lpm_add_sub_component.dataa[19]
dataa[20] => lpm_add_sub:lpm_add_sub_component.dataa[20]
dataa[21] => lpm_add_sub:lpm_add_sub_component.dataa[21]
dataa[22] => lpm_add_sub:lpm_add_sub_component.dataa[22]
dataa[23] => lpm_add_sub:lpm_add_sub_component.dataa[23]
datab[0] => lpm_add_sub:lpm_add_sub_component.datab[0]
datab[1] => lpm_add_sub:lpm_add_sub_component.datab[1]
datab[2] => lpm_add_sub:lpm_add_sub_component.datab[2]
datab[3] => lpm_add_sub:lpm_add_sub_component.datab[3]
datab[4] => lpm_add_sub:lpm_add_sub_component.datab[4]
datab[5] => lpm_add_sub:lpm_add_sub_component.datab[5]
datab[6] => lpm_add_sub:lpm_add_sub_component.datab[6]
datab[7] => lpm_add_sub:lpm_add_sub_component.datab[7]
datab[8] => lpm_add_sub:lpm_add_sub_component.datab[8]
datab[9] => lpm_add_sub:lpm_add_sub_component.datab[9]
datab[10] => lpm_add_sub:lpm_add_sub_component.datab[10]
datab[11] => lpm_add_sub:lpm_add_sub_component.datab[11]
datab[12] => lpm_add_sub:lpm_add_sub_component.datab[12]
datab[13] => lpm_add_sub:lpm_add_sub_component.datab[13]
datab[14] => lpm_add_sub:lpm_add_sub_component.datab[14]
datab[15] => lpm_add_sub:lpm_add_sub_component.datab[15]
datab[16] => lpm_add_sub:lpm_add_sub_component.datab[16]
datab[17] => lpm_add_sub:lpm_add_sub_component.datab[17]
datab[18] => lpm_add_sub:lpm_add_sub_component.datab[18]
datab[19] => lpm_add_sub:lpm_add_sub_component.datab[19]
datab[20] => lpm_add_sub:lpm_add_sub_component.datab[20]
datab[21] => lpm_add_sub:lpm_add_sub_component.datab[21]
datab[22] => lpm_add_sub:lpm_add_sub_component.datab[22]
datab[23] => lpm_add_sub:lpm_add_sub_component.datab[23]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]
result[8] <= lpm_add_sub:lpm_add_sub_component.result[8]
result[9] <= lpm_add_sub:lpm_add_sub_component.result[9]
result[10] <= lpm_add_sub:lpm_add_sub_component.result[10]
result[11] <= lpm_add_sub:lpm_add_sub_component.result[11]
result[12] <= lpm_add_sub:lpm_add_sub_component.result[12]
result[13] <= lpm_add_sub:lpm_add_sub_component.result[13]
result[14] <= lpm_add_sub:lpm_add_sub_component.result[14]
result[15] <= lpm_add_sub:lpm_add_sub_component.result[15]
result[16] <= lpm_add_sub:lpm_add_sub_component.result[16]
result[17] <= lpm_add_sub:lpm_add_sub_component.result[17]
result[18] <= lpm_add_sub:lpm_add_sub_component.result[18]
result[19] <= lpm_add_sub:lpm_add_sub_component.result[19]
result[20] <= lpm_add_sub:lpm_add_sub_component.result[20]
result[21] <= lpm_add_sub:lpm_add_sub_component.result[21]
result[22] <= lpm_add_sub:lpm_add_sub_component.result[22]
result[23] <= lpm_add_sub:lpm_add_sub_component.result[23]


|Lab1Full|courseProject:inst|lpm_add_sub0:inst70|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_t3i:auto_generated.dataa[0]
dataa[1] => add_sub_t3i:auto_generated.dataa[1]
dataa[2] => add_sub_t3i:auto_generated.dataa[2]
dataa[3] => add_sub_t3i:auto_generated.dataa[3]
dataa[4] => add_sub_t3i:auto_generated.dataa[4]
dataa[5] => add_sub_t3i:auto_generated.dataa[5]
dataa[6] => add_sub_t3i:auto_generated.dataa[6]
dataa[7] => add_sub_t3i:auto_generated.dataa[7]
dataa[8] => add_sub_t3i:auto_generated.dataa[8]
dataa[9] => add_sub_t3i:auto_generated.dataa[9]
dataa[10] => add_sub_t3i:auto_generated.dataa[10]
dataa[11] => add_sub_t3i:auto_generated.dataa[11]
dataa[12] => add_sub_t3i:auto_generated.dataa[12]
dataa[13] => add_sub_t3i:auto_generated.dataa[13]
dataa[14] => add_sub_t3i:auto_generated.dataa[14]
dataa[15] => add_sub_t3i:auto_generated.dataa[15]
dataa[16] => add_sub_t3i:auto_generated.dataa[16]
dataa[17] => add_sub_t3i:auto_generated.dataa[17]
dataa[18] => add_sub_t3i:auto_generated.dataa[18]
dataa[19] => add_sub_t3i:auto_generated.dataa[19]
dataa[20] => add_sub_t3i:auto_generated.dataa[20]
dataa[21] => add_sub_t3i:auto_generated.dataa[21]
dataa[22] => add_sub_t3i:auto_generated.dataa[22]
dataa[23] => add_sub_t3i:auto_generated.dataa[23]
datab[0] => add_sub_t3i:auto_generated.datab[0]
datab[1] => add_sub_t3i:auto_generated.datab[1]
datab[2] => add_sub_t3i:auto_generated.datab[2]
datab[3] => add_sub_t3i:auto_generated.datab[3]
datab[4] => add_sub_t3i:auto_generated.datab[4]
datab[5] => add_sub_t3i:auto_generated.datab[5]
datab[6] => add_sub_t3i:auto_generated.datab[6]
datab[7] => add_sub_t3i:auto_generated.datab[7]
datab[8] => add_sub_t3i:auto_generated.datab[8]
datab[9] => add_sub_t3i:auto_generated.datab[9]
datab[10] => add_sub_t3i:auto_generated.datab[10]
datab[11] => add_sub_t3i:auto_generated.datab[11]
datab[12] => add_sub_t3i:auto_generated.datab[12]
datab[13] => add_sub_t3i:auto_generated.datab[13]
datab[14] => add_sub_t3i:auto_generated.datab[14]
datab[15] => add_sub_t3i:auto_generated.datab[15]
datab[16] => add_sub_t3i:auto_generated.datab[16]
datab[17] => add_sub_t3i:auto_generated.datab[17]
datab[18] => add_sub_t3i:auto_generated.datab[18]
datab[19] => add_sub_t3i:auto_generated.datab[19]
datab[20] => add_sub_t3i:auto_generated.datab[20]
datab[21] => add_sub_t3i:auto_generated.datab[21]
datab[22] => add_sub_t3i:auto_generated.datab[22]
datab[23] => add_sub_t3i:auto_generated.datab[23]
cin => add_sub_t3i:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_t3i:auto_generated.result[0]
result[1] <= add_sub_t3i:auto_generated.result[1]
result[2] <= add_sub_t3i:auto_generated.result[2]
result[3] <= add_sub_t3i:auto_generated.result[3]
result[4] <= add_sub_t3i:auto_generated.result[4]
result[5] <= add_sub_t3i:auto_generated.result[5]
result[6] <= add_sub_t3i:auto_generated.result[6]
result[7] <= add_sub_t3i:auto_generated.result[7]
result[8] <= add_sub_t3i:auto_generated.result[8]
result[9] <= add_sub_t3i:auto_generated.result[9]
result[10] <= add_sub_t3i:auto_generated.result[10]
result[11] <= add_sub_t3i:auto_generated.result[11]
result[12] <= add_sub_t3i:auto_generated.result[12]
result[13] <= add_sub_t3i:auto_generated.result[13]
result[14] <= add_sub_t3i:auto_generated.result[14]
result[15] <= add_sub_t3i:auto_generated.result[15]
result[16] <= add_sub_t3i:auto_generated.result[16]
result[17] <= add_sub_t3i:auto_generated.result[17]
result[18] <= add_sub_t3i:auto_generated.result[18]
result[19] <= add_sub_t3i:auto_generated.result[19]
result[20] <= add_sub_t3i:auto_generated.result[20]
result[21] <= add_sub_t3i:auto_generated.result[21]
result[22] <= add_sub_t3i:auto_generated.result[22]
result[23] <= add_sub_t3i:auto_generated.result[23]
cout <= <GND>
overflow <= <GND>


|Lab1Full|courseProject:inst|lpm_add_sub0:inst70|lpm_add_sub:lpm_add_sub_component|add_sub_t3i:auto_generated
cin => op_1.IN48
cin => op_1.IN49
dataa[0] => op_1.IN46
dataa[1] => op_1.IN44
dataa[2] => op_1.IN42
dataa[3] => op_1.IN40
dataa[4] => op_1.IN38
dataa[5] => op_1.IN36
dataa[6] => op_1.IN34
dataa[7] => op_1.IN32
dataa[8] => op_1.IN30
dataa[9] => op_1.IN28
dataa[10] => op_1.IN26
dataa[11] => op_1.IN24
dataa[12] => op_1.IN22
dataa[13] => op_1.IN20
dataa[14] => op_1.IN18
dataa[15] => op_1.IN16
dataa[16] => op_1.IN14
dataa[17] => op_1.IN12
dataa[18] => op_1.IN10
dataa[19] => op_1.IN8
dataa[20] => op_1.IN6
dataa[21] => op_1.IN4
dataa[22] => op_1.IN2
dataa[23] => op_1.IN0
datab[0] => op_1.IN47
datab[1] => op_1.IN45
datab[2] => op_1.IN43
datab[3] => op_1.IN41
datab[4] => op_1.IN39
datab[5] => op_1.IN37
datab[6] => op_1.IN35
datab[7] => op_1.IN33
datab[8] => op_1.IN31
datab[9] => op_1.IN29
datab[10] => op_1.IN27
datab[11] => op_1.IN25
datab[12] => op_1.IN23
datab[13] => op_1.IN21
datab[14] => op_1.IN19
datab[15] => op_1.IN17
datab[16] => op_1.IN15
datab[17] => op_1.IN13
datab[18] => op_1.IN11
datab[19] => op_1.IN9
datab[20] => op_1.IN7
datab[21] => op_1.IN5
datab[22] => op_1.IN3
datab[23] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|courseProject:inst|lpm_xor45:inst83
data0x[0] => lpm_xor:lpm_xor_component.data[0][0]
data0x[1] => lpm_xor:lpm_xor_component.data[0][1]
data0x[2] => lpm_xor:lpm_xor_component.data[0][2]
data0x[3] => lpm_xor:lpm_xor_component.data[0][3]
data0x[4] => lpm_xor:lpm_xor_component.data[0][4]
data0x[5] => lpm_xor:lpm_xor_component.data[0][5]
data0x[6] => lpm_xor:lpm_xor_component.data[0][6]
data0x[7] => lpm_xor:lpm_xor_component.data[0][7]
data0x[8] => lpm_xor:lpm_xor_component.data[0][8]
data0x[9] => lpm_xor:lpm_xor_component.data[0][9]
data0x[10] => lpm_xor:lpm_xor_component.data[0][10]
data0x[11] => lpm_xor:lpm_xor_component.data[0][11]
data0x[12] => lpm_xor:lpm_xor_component.data[0][12]
data0x[13] => lpm_xor:lpm_xor_component.data[0][13]
data0x[14] => lpm_xor:lpm_xor_component.data[0][14]
data0x[15] => lpm_xor:lpm_xor_component.data[0][15]
data0x[16] => lpm_xor:lpm_xor_component.data[0][16]
data0x[17] => lpm_xor:lpm_xor_component.data[0][17]
data0x[18] => lpm_xor:lpm_xor_component.data[0][18]
data0x[19] => lpm_xor:lpm_xor_component.data[0][19]
data0x[20] => lpm_xor:lpm_xor_component.data[0][20]
data0x[21] => lpm_xor:lpm_xor_component.data[0][21]
data0x[22] => lpm_xor:lpm_xor_component.data[0][22]
data0x[23] => lpm_xor:lpm_xor_component.data[0][23]
data1x[0] => lpm_xor:lpm_xor_component.data[1][0]
data1x[1] => lpm_xor:lpm_xor_component.data[1][1]
data1x[2] => lpm_xor:lpm_xor_component.data[1][2]
data1x[3] => lpm_xor:lpm_xor_component.data[1][3]
data1x[4] => lpm_xor:lpm_xor_component.data[1][4]
data1x[5] => lpm_xor:lpm_xor_component.data[1][5]
data1x[6] => lpm_xor:lpm_xor_component.data[1][6]
data1x[7] => lpm_xor:lpm_xor_component.data[1][7]
data1x[8] => lpm_xor:lpm_xor_component.data[1][8]
data1x[9] => lpm_xor:lpm_xor_component.data[1][9]
data1x[10] => lpm_xor:lpm_xor_component.data[1][10]
data1x[11] => lpm_xor:lpm_xor_component.data[1][11]
data1x[12] => lpm_xor:lpm_xor_component.data[1][12]
data1x[13] => lpm_xor:lpm_xor_component.data[1][13]
data1x[14] => lpm_xor:lpm_xor_component.data[1][14]
data1x[15] => lpm_xor:lpm_xor_component.data[1][15]
data1x[16] => lpm_xor:lpm_xor_component.data[1][16]
data1x[17] => lpm_xor:lpm_xor_component.data[1][17]
data1x[18] => lpm_xor:lpm_xor_component.data[1][18]
data1x[19] => lpm_xor:lpm_xor_component.data[1][19]
data1x[20] => lpm_xor:lpm_xor_component.data[1][20]
data1x[21] => lpm_xor:lpm_xor_component.data[1][21]
data1x[22] => lpm_xor:lpm_xor_component.data[1][22]
data1x[23] => lpm_xor:lpm_xor_component.data[1][23]
result[0] <= lpm_xor:lpm_xor_component.result[0]
result[1] <= lpm_xor:lpm_xor_component.result[1]
result[2] <= lpm_xor:lpm_xor_component.result[2]
result[3] <= lpm_xor:lpm_xor_component.result[3]
result[4] <= lpm_xor:lpm_xor_component.result[4]
result[5] <= lpm_xor:lpm_xor_component.result[5]
result[6] <= lpm_xor:lpm_xor_component.result[6]
result[7] <= lpm_xor:lpm_xor_component.result[7]
result[8] <= lpm_xor:lpm_xor_component.result[8]
result[9] <= lpm_xor:lpm_xor_component.result[9]
result[10] <= lpm_xor:lpm_xor_component.result[10]
result[11] <= lpm_xor:lpm_xor_component.result[11]
result[12] <= lpm_xor:lpm_xor_component.result[12]
result[13] <= lpm_xor:lpm_xor_component.result[13]
result[14] <= lpm_xor:lpm_xor_component.result[14]
result[15] <= lpm_xor:lpm_xor_component.result[15]
result[16] <= lpm_xor:lpm_xor_component.result[16]
result[17] <= lpm_xor:lpm_xor_component.result[17]
result[18] <= lpm_xor:lpm_xor_component.result[18]
result[19] <= lpm_xor:lpm_xor_component.result[19]
result[20] <= lpm_xor:lpm_xor_component.result[20]
result[21] <= lpm_xor:lpm_xor_component.result[21]
result[22] <= lpm_xor:lpm_xor_component.result[22]
result[23] <= lpm_xor:lpm_xor_component.result[23]


|Lab1Full|courseProject:inst|lpm_xor45:inst83|lpm_xor:lpm_xor_component
data[0][0] => xor_cascade[0][1].IN1
data[0][1] => xor_cascade[1][1].IN1
data[0][2] => xor_cascade[2][1].IN1
data[0][3] => xor_cascade[3][1].IN1
data[0][4] => xor_cascade[4][1].IN1
data[0][5] => xor_cascade[5][1].IN1
data[0][6] => xor_cascade[6][1].IN1
data[0][7] => xor_cascade[7][1].IN1
data[0][8] => xor_cascade[8][1].IN1
data[0][9] => xor_cascade[9][1].IN1
data[0][10] => xor_cascade[10][1].IN1
data[0][11] => xor_cascade[11][1].IN1
data[0][12] => xor_cascade[12][1].IN1
data[0][13] => xor_cascade[13][1].IN1
data[0][14] => xor_cascade[14][1].IN1
data[0][15] => xor_cascade[15][1].IN1
data[0][16] => xor_cascade[16][1].IN1
data[0][17] => xor_cascade[17][1].IN1
data[0][18] => xor_cascade[18][1].IN1
data[0][19] => xor_cascade[19][1].IN1
data[0][20] => xor_cascade[20][1].IN1
data[0][21] => xor_cascade[21][1].IN1
data[0][22] => xor_cascade[22][1].IN1
data[0][23] => xor_cascade[23][1].IN1
data[1][0] => xor_cascade[0][1].IN0
data[1][1] => xor_cascade[1][1].IN0
data[1][2] => xor_cascade[2][1].IN0
data[1][3] => xor_cascade[3][1].IN0
data[1][4] => xor_cascade[4][1].IN0
data[1][5] => xor_cascade[5][1].IN0
data[1][6] => xor_cascade[6][1].IN0
data[1][7] => xor_cascade[7][1].IN0
data[1][8] => xor_cascade[8][1].IN0
data[1][9] => xor_cascade[9][1].IN0
data[1][10] => xor_cascade[10][1].IN0
data[1][11] => xor_cascade[11][1].IN0
data[1][12] => xor_cascade[12][1].IN0
data[1][13] => xor_cascade[13][1].IN0
data[1][14] => xor_cascade[14][1].IN0
data[1][15] => xor_cascade[15][1].IN0
data[1][16] => xor_cascade[16][1].IN0
data[1][17] => xor_cascade[17][1].IN0
data[1][18] => xor_cascade[18][1].IN0
data[1][19] => xor_cascade[19][1].IN0
data[1][20] => xor_cascade[20][1].IN0
data[1][21] => xor_cascade[21][1].IN0
data[1][22] => xor_cascade[22][1].IN0
data[1][23] => xor_cascade[23][1].IN0
result[0] <= xor_cascade[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor_cascade[1][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor_cascade[2][1].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor_cascade[3][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= xor_cascade[4][1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= xor_cascade[5][1].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= xor_cascade[6][1].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= xor_cascade[7][1].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= xor_cascade[8][1].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= xor_cascade[9][1].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= xor_cascade[10][1].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= xor_cascade[11][1].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= xor_cascade[12][1].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= xor_cascade[13][1].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= xor_cascade[14][1].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= xor_cascade[15][1].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= xor_cascade[16][1].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= xor_cascade[17][1].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= xor_cascade[18][1].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= xor_cascade[19][1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= xor_cascade[20][1].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= xor_cascade[21][1].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= xor_cascade[22][1].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= xor_cascade[23][1].DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|courseProject:inst|lpm_mux1:inst82
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
sel => lpm_mux:lpm_mux_component.sel[0]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]


|Lab1Full|courseProject:inst|lpm_mux1:inst82|lpm_mux:lpm_mux_component
data[0][0] => mux_5qc:auto_generated.data[0]
data[0][1] => mux_5qc:auto_generated.data[1]
data[0][2] => mux_5qc:auto_generated.data[2]
data[0][3] => mux_5qc:auto_generated.data[3]
data[0][4] => mux_5qc:auto_generated.data[4]
data[0][5] => mux_5qc:auto_generated.data[5]
data[0][6] => mux_5qc:auto_generated.data[6]
data[0][7] => mux_5qc:auto_generated.data[7]
data[1][0] => mux_5qc:auto_generated.data[8]
data[1][1] => mux_5qc:auto_generated.data[9]
data[1][2] => mux_5qc:auto_generated.data[10]
data[1][3] => mux_5qc:auto_generated.data[11]
data[1][4] => mux_5qc:auto_generated.data[12]
data[1][5] => mux_5qc:auto_generated.data[13]
data[1][6] => mux_5qc:auto_generated.data[14]
data[1][7] => mux_5qc:auto_generated.data[15]
sel[0] => mux_5qc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_5qc:auto_generated.result[0]
result[1] <= mux_5qc:auto_generated.result[1]
result[2] <= mux_5qc:auto_generated.result[2]
result[3] <= mux_5qc:auto_generated.result[3]
result[4] <= mux_5qc:auto_generated.result[4]
result[5] <= mux_5qc:auto_generated.result[5]
result[6] <= mux_5qc:auto_generated.result[6]
result[7] <= mux_5qc:auto_generated.result[7]


|Lab1Full|courseProject:inst|lpm_mux1:inst82|lpm_mux:lpm_mux_component|mux_5qc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Lab1Full|courseProject:inst|lpm_mux0:inst56
clken => lpm_mux:lpm_mux_component.clken
clock => lpm_mux:lpm_mux_component.clock
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
data0x[8] => lpm_mux:lpm_mux_component.data[0][8]
data0x[9] => lpm_mux:lpm_mux_component.data[0][9]
data0x[10] => lpm_mux:lpm_mux_component.data[0][10]
data0x[11] => lpm_mux:lpm_mux_component.data[0][11]
data0x[12] => lpm_mux:lpm_mux_component.data[0][12]
data0x[13] => lpm_mux:lpm_mux_component.data[0][13]
data0x[14] => lpm_mux:lpm_mux_component.data[0][14]
data0x[15] => lpm_mux:lpm_mux_component.data[0][15]
data0x[16] => lpm_mux:lpm_mux_component.data[0][16]
data0x[17] => lpm_mux:lpm_mux_component.data[0][17]
data0x[18] => lpm_mux:lpm_mux_component.data[0][18]
data0x[19] => lpm_mux:lpm_mux_component.data[0][19]
data0x[20] => lpm_mux:lpm_mux_component.data[0][20]
data0x[21] => lpm_mux:lpm_mux_component.data[0][21]
data0x[22] => lpm_mux:lpm_mux_component.data[0][22]
data0x[23] => lpm_mux:lpm_mux_component.data[0][23]
data0x[24] => lpm_mux:lpm_mux_component.data[0][24]
data0x[25] => lpm_mux:lpm_mux_component.data[0][25]
data0x[26] => lpm_mux:lpm_mux_component.data[0][26]
data0x[27] => lpm_mux:lpm_mux_component.data[0][27]
data0x[28] => lpm_mux:lpm_mux_component.data[0][28]
data0x[29] => lpm_mux:lpm_mux_component.data[0][29]
data0x[30] => lpm_mux:lpm_mux_component.data[0][30]
data0x[31] => lpm_mux:lpm_mux_component.data[0][31]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
data1x[8] => lpm_mux:lpm_mux_component.data[1][8]
data1x[9] => lpm_mux:lpm_mux_component.data[1][9]
data1x[10] => lpm_mux:lpm_mux_component.data[1][10]
data1x[11] => lpm_mux:lpm_mux_component.data[1][11]
data1x[12] => lpm_mux:lpm_mux_component.data[1][12]
data1x[13] => lpm_mux:lpm_mux_component.data[1][13]
data1x[14] => lpm_mux:lpm_mux_component.data[1][14]
data1x[15] => lpm_mux:lpm_mux_component.data[1][15]
data1x[16] => lpm_mux:lpm_mux_component.data[1][16]
data1x[17] => lpm_mux:lpm_mux_component.data[1][17]
data1x[18] => lpm_mux:lpm_mux_component.data[1][18]
data1x[19] => lpm_mux:lpm_mux_component.data[1][19]
data1x[20] => lpm_mux:lpm_mux_component.data[1][20]
data1x[21] => lpm_mux:lpm_mux_component.data[1][21]
data1x[22] => lpm_mux:lpm_mux_component.data[1][22]
data1x[23] => lpm_mux:lpm_mux_component.data[1][23]
data1x[24] => lpm_mux:lpm_mux_component.data[1][24]
data1x[25] => lpm_mux:lpm_mux_component.data[1][25]
data1x[26] => lpm_mux:lpm_mux_component.data[1][26]
data1x[27] => lpm_mux:lpm_mux_component.data[1][27]
data1x[28] => lpm_mux:lpm_mux_component.data[1][28]
data1x[29] => lpm_mux:lpm_mux_component.data[1][29]
data1x[30] => lpm_mux:lpm_mux_component.data[1][30]
data1x[31] => lpm_mux:lpm_mux_component.data[1][31]
data2x[0] => lpm_mux:lpm_mux_component.data[2][0]
data2x[1] => lpm_mux:lpm_mux_component.data[2][1]
data2x[2] => lpm_mux:lpm_mux_component.data[2][2]
data2x[3] => lpm_mux:lpm_mux_component.data[2][3]
data2x[4] => lpm_mux:lpm_mux_component.data[2][4]
data2x[5] => lpm_mux:lpm_mux_component.data[2][5]
data2x[6] => lpm_mux:lpm_mux_component.data[2][6]
data2x[7] => lpm_mux:lpm_mux_component.data[2][7]
data2x[8] => lpm_mux:lpm_mux_component.data[2][8]
data2x[9] => lpm_mux:lpm_mux_component.data[2][9]
data2x[10] => lpm_mux:lpm_mux_component.data[2][10]
data2x[11] => lpm_mux:lpm_mux_component.data[2][11]
data2x[12] => lpm_mux:lpm_mux_component.data[2][12]
data2x[13] => lpm_mux:lpm_mux_component.data[2][13]
data2x[14] => lpm_mux:lpm_mux_component.data[2][14]
data2x[15] => lpm_mux:lpm_mux_component.data[2][15]
data2x[16] => lpm_mux:lpm_mux_component.data[2][16]
data2x[17] => lpm_mux:lpm_mux_component.data[2][17]
data2x[18] => lpm_mux:lpm_mux_component.data[2][18]
data2x[19] => lpm_mux:lpm_mux_component.data[2][19]
data2x[20] => lpm_mux:lpm_mux_component.data[2][20]
data2x[21] => lpm_mux:lpm_mux_component.data[2][21]
data2x[22] => lpm_mux:lpm_mux_component.data[2][22]
data2x[23] => lpm_mux:lpm_mux_component.data[2][23]
data2x[24] => lpm_mux:lpm_mux_component.data[2][24]
data2x[25] => lpm_mux:lpm_mux_component.data[2][25]
data2x[26] => lpm_mux:lpm_mux_component.data[2][26]
data2x[27] => lpm_mux:lpm_mux_component.data[2][27]
data2x[28] => lpm_mux:lpm_mux_component.data[2][28]
data2x[29] => lpm_mux:lpm_mux_component.data[2][29]
data2x[30] => lpm_mux:lpm_mux_component.data[2][30]
data2x[31] => lpm_mux:lpm_mux_component.data[2][31]
data3x[0] => lpm_mux:lpm_mux_component.data[3][0]
data3x[1] => lpm_mux:lpm_mux_component.data[3][1]
data3x[2] => lpm_mux:lpm_mux_component.data[3][2]
data3x[3] => lpm_mux:lpm_mux_component.data[3][3]
data3x[4] => lpm_mux:lpm_mux_component.data[3][4]
data3x[5] => lpm_mux:lpm_mux_component.data[3][5]
data3x[6] => lpm_mux:lpm_mux_component.data[3][6]
data3x[7] => lpm_mux:lpm_mux_component.data[3][7]
data3x[8] => lpm_mux:lpm_mux_component.data[3][8]
data3x[9] => lpm_mux:lpm_mux_component.data[3][9]
data3x[10] => lpm_mux:lpm_mux_component.data[3][10]
data3x[11] => lpm_mux:lpm_mux_component.data[3][11]
data3x[12] => lpm_mux:lpm_mux_component.data[3][12]
data3x[13] => lpm_mux:lpm_mux_component.data[3][13]
data3x[14] => lpm_mux:lpm_mux_component.data[3][14]
data3x[15] => lpm_mux:lpm_mux_component.data[3][15]
data3x[16] => lpm_mux:lpm_mux_component.data[3][16]
data3x[17] => lpm_mux:lpm_mux_component.data[3][17]
data3x[18] => lpm_mux:lpm_mux_component.data[3][18]
data3x[19] => lpm_mux:lpm_mux_component.data[3][19]
data3x[20] => lpm_mux:lpm_mux_component.data[3][20]
data3x[21] => lpm_mux:lpm_mux_component.data[3][21]
data3x[22] => lpm_mux:lpm_mux_component.data[3][22]
data3x[23] => lpm_mux:lpm_mux_component.data[3][23]
data3x[24] => lpm_mux:lpm_mux_component.data[3][24]
data3x[25] => lpm_mux:lpm_mux_component.data[3][25]
data3x[26] => lpm_mux:lpm_mux_component.data[3][26]
data3x[27] => lpm_mux:lpm_mux_component.data[3][27]
data3x[28] => lpm_mux:lpm_mux_component.data[3][28]
data3x[29] => lpm_mux:lpm_mux_component.data[3][29]
data3x[30] => lpm_mux:lpm_mux_component.data[3][30]
data3x[31] => lpm_mux:lpm_mux_component.data[3][31]
sel[0] => lpm_mux:lpm_mux_component.sel[0]
sel[1] => lpm_mux:lpm_mux_component.sel[1]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]
result[8] <= lpm_mux:lpm_mux_component.result[8]
result[9] <= lpm_mux:lpm_mux_component.result[9]
result[10] <= lpm_mux:lpm_mux_component.result[10]
result[11] <= lpm_mux:lpm_mux_component.result[11]
result[12] <= lpm_mux:lpm_mux_component.result[12]
result[13] <= lpm_mux:lpm_mux_component.result[13]
result[14] <= lpm_mux:lpm_mux_component.result[14]
result[15] <= lpm_mux:lpm_mux_component.result[15]
result[16] <= lpm_mux:lpm_mux_component.result[16]
result[17] <= lpm_mux:lpm_mux_component.result[17]
result[18] <= lpm_mux:lpm_mux_component.result[18]
result[19] <= lpm_mux:lpm_mux_component.result[19]
result[20] <= lpm_mux:lpm_mux_component.result[20]
result[21] <= lpm_mux:lpm_mux_component.result[21]
result[22] <= lpm_mux:lpm_mux_component.result[22]
result[23] <= lpm_mux:lpm_mux_component.result[23]
result[24] <= lpm_mux:lpm_mux_component.result[24]
result[25] <= lpm_mux:lpm_mux_component.result[25]
result[26] <= lpm_mux:lpm_mux_component.result[26]
result[27] <= lpm_mux:lpm_mux_component.result[27]
result[28] <= lpm_mux:lpm_mux_component.result[28]
result[29] <= lpm_mux:lpm_mux_component.result[29]
result[30] <= lpm_mux:lpm_mux_component.result[30]
result[31] <= lpm_mux:lpm_mux_component.result[31]


|Lab1Full|courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component
data[0][0] => mux_qaf:auto_generated.data[0]
data[0][1] => mux_qaf:auto_generated.data[1]
data[0][2] => mux_qaf:auto_generated.data[2]
data[0][3] => mux_qaf:auto_generated.data[3]
data[0][4] => mux_qaf:auto_generated.data[4]
data[0][5] => mux_qaf:auto_generated.data[5]
data[0][6] => mux_qaf:auto_generated.data[6]
data[0][7] => mux_qaf:auto_generated.data[7]
data[0][8] => mux_qaf:auto_generated.data[8]
data[0][9] => mux_qaf:auto_generated.data[9]
data[0][10] => mux_qaf:auto_generated.data[10]
data[0][11] => mux_qaf:auto_generated.data[11]
data[0][12] => mux_qaf:auto_generated.data[12]
data[0][13] => mux_qaf:auto_generated.data[13]
data[0][14] => mux_qaf:auto_generated.data[14]
data[0][15] => mux_qaf:auto_generated.data[15]
data[0][16] => mux_qaf:auto_generated.data[16]
data[0][17] => mux_qaf:auto_generated.data[17]
data[0][18] => mux_qaf:auto_generated.data[18]
data[0][19] => mux_qaf:auto_generated.data[19]
data[0][20] => mux_qaf:auto_generated.data[20]
data[0][21] => mux_qaf:auto_generated.data[21]
data[0][22] => mux_qaf:auto_generated.data[22]
data[0][23] => mux_qaf:auto_generated.data[23]
data[0][24] => mux_qaf:auto_generated.data[24]
data[0][25] => mux_qaf:auto_generated.data[25]
data[0][26] => mux_qaf:auto_generated.data[26]
data[0][27] => mux_qaf:auto_generated.data[27]
data[0][28] => mux_qaf:auto_generated.data[28]
data[0][29] => mux_qaf:auto_generated.data[29]
data[0][30] => mux_qaf:auto_generated.data[30]
data[0][31] => mux_qaf:auto_generated.data[31]
data[1][0] => mux_qaf:auto_generated.data[32]
data[1][1] => mux_qaf:auto_generated.data[33]
data[1][2] => mux_qaf:auto_generated.data[34]
data[1][3] => mux_qaf:auto_generated.data[35]
data[1][4] => mux_qaf:auto_generated.data[36]
data[1][5] => mux_qaf:auto_generated.data[37]
data[1][6] => mux_qaf:auto_generated.data[38]
data[1][7] => mux_qaf:auto_generated.data[39]
data[1][8] => mux_qaf:auto_generated.data[40]
data[1][9] => mux_qaf:auto_generated.data[41]
data[1][10] => mux_qaf:auto_generated.data[42]
data[1][11] => mux_qaf:auto_generated.data[43]
data[1][12] => mux_qaf:auto_generated.data[44]
data[1][13] => mux_qaf:auto_generated.data[45]
data[1][14] => mux_qaf:auto_generated.data[46]
data[1][15] => mux_qaf:auto_generated.data[47]
data[1][16] => mux_qaf:auto_generated.data[48]
data[1][17] => mux_qaf:auto_generated.data[49]
data[1][18] => mux_qaf:auto_generated.data[50]
data[1][19] => mux_qaf:auto_generated.data[51]
data[1][20] => mux_qaf:auto_generated.data[52]
data[1][21] => mux_qaf:auto_generated.data[53]
data[1][22] => mux_qaf:auto_generated.data[54]
data[1][23] => mux_qaf:auto_generated.data[55]
data[1][24] => mux_qaf:auto_generated.data[56]
data[1][25] => mux_qaf:auto_generated.data[57]
data[1][26] => mux_qaf:auto_generated.data[58]
data[1][27] => mux_qaf:auto_generated.data[59]
data[1][28] => mux_qaf:auto_generated.data[60]
data[1][29] => mux_qaf:auto_generated.data[61]
data[1][30] => mux_qaf:auto_generated.data[62]
data[1][31] => mux_qaf:auto_generated.data[63]
data[2][0] => mux_qaf:auto_generated.data[64]
data[2][1] => mux_qaf:auto_generated.data[65]
data[2][2] => mux_qaf:auto_generated.data[66]
data[2][3] => mux_qaf:auto_generated.data[67]
data[2][4] => mux_qaf:auto_generated.data[68]
data[2][5] => mux_qaf:auto_generated.data[69]
data[2][6] => mux_qaf:auto_generated.data[70]
data[2][7] => mux_qaf:auto_generated.data[71]
data[2][8] => mux_qaf:auto_generated.data[72]
data[2][9] => mux_qaf:auto_generated.data[73]
data[2][10] => mux_qaf:auto_generated.data[74]
data[2][11] => mux_qaf:auto_generated.data[75]
data[2][12] => mux_qaf:auto_generated.data[76]
data[2][13] => mux_qaf:auto_generated.data[77]
data[2][14] => mux_qaf:auto_generated.data[78]
data[2][15] => mux_qaf:auto_generated.data[79]
data[2][16] => mux_qaf:auto_generated.data[80]
data[2][17] => mux_qaf:auto_generated.data[81]
data[2][18] => mux_qaf:auto_generated.data[82]
data[2][19] => mux_qaf:auto_generated.data[83]
data[2][20] => mux_qaf:auto_generated.data[84]
data[2][21] => mux_qaf:auto_generated.data[85]
data[2][22] => mux_qaf:auto_generated.data[86]
data[2][23] => mux_qaf:auto_generated.data[87]
data[2][24] => mux_qaf:auto_generated.data[88]
data[2][25] => mux_qaf:auto_generated.data[89]
data[2][26] => mux_qaf:auto_generated.data[90]
data[2][27] => mux_qaf:auto_generated.data[91]
data[2][28] => mux_qaf:auto_generated.data[92]
data[2][29] => mux_qaf:auto_generated.data[93]
data[2][30] => mux_qaf:auto_generated.data[94]
data[2][31] => mux_qaf:auto_generated.data[95]
data[3][0] => mux_qaf:auto_generated.data[96]
data[3][1] => mux_qaf:auto_generated.data[97]
data[3][2] => mux_qaf:auto_generated.data[98]
data[3][3] => mux_qaf:auto_generated.data[99]
data[3][4] => mux_qaf:auto_generated.data[100]
data[3][5] => mux_qaf:auto_generated.data[101]
data[3][6] => mux_qaf:auto_generated.data[102]
data[3][7] => mux_qaf:auto_generated.data[103]
data[3][8] => mux_qaf:auto_generated.data[104]
data[3][9] => mux_qaf:auto_generated.data[105]
data[3][10] => mux_qaf:auto_generated.data[106]
data[3][11] => mux_qaf:auto_generated.data[107]
data[3][12] => mux_qaf:auto_generated.data[108]
data[3][13] => mux_qaf:auto_generated.data[109]
data[3][14] => mux_qaf:auto_generated.data[110]
data[3][15] => mux_qaf:auto_generated.data[111]
data[3][16] => mux_qaf:auto_generated.data[112]
data[3][17] => mux_qaf:auto_generated.data[113]
data[3][18] => mux_qaf:auto_generated.data[114]
data[3][19] => mux_qaf:auto_generated.data[115]
data[3][20] => mux_qaf:auto_generated.data[116]
data[3][21] => mux_qaf:auto_generated.data[117]
data[3][22] => mux_qaf:auto_generated.data[118]
data[3][23] => mux_qaf:auto_generated.data[119]
data[3][24] => mux_qaf:auto_generated.data[120]
data[3][25] => mux_qaf:auto_generated.data[121]
data[3][26] => mux_qaf:auto_generated.data[122]
data[3][27] => mux_qaf:auto_generated.data[123]
data[3][28] => mux_qaf:auto_generated.data[124]
data[3][29] => mux_qaf:auto_generated.data[125]
data[3][30] => mux_qaf:auto_generated.data[126]
data[3][31] => mux_qaf:auto_generated.data[127]
sel[0] => mux_qaf:auto_generated.sel[0]
sel[1] => mux_qaf:auto_generated.sel[1]
clock => mux_qaf:auto_generated.clock
aclr => ~NO_FANOUT~
clken => mux_qaf:auto_generated.clken
result[0] <= mux_qaf:auto_generated.result[0]
result[1] <= mux_qaf:auto_generated.result[1]
result[2] <= mux_qaf:auto_generated.result[2]
result[3] <= mux_qaf:auto_generated.result[3]
result[4] <= mux_qaf:auto_generated.result[4]
result[5] <= mux_qaf:auto_generated.result[5]
result[6] <= mux_qaf:auto_generated.result[6]
result[7] <= mux_qaf:auto_generated.result[7]
result[8] <= mux_qaf:auto_generated.result[8]
result[9] <= mux_qaf:auto_generated.result[9]
result[10] <= mux_qaf:auto_generated.result[10]
result[11] <= mux_qaf:auto_generated.result[11]
result[12] <= mux_qaf:auto_generated.result[12]
result[13] <= mux_qaf:auto_generated.result[13]
result[14] <= mux_qaf:auto_generated.result[14]
result[15] <= mux_qaf:auto_generated.result[15]
result[16] <= mux_qaf:auto_generated.result[16]
result[17] <= mux_qaf:auto_generated.result[17]
result[18] <= mux_qaf:auto_generated.result[18]
result[19] <= mux_qaf:auto_generated.result[19]
result[20] <= mux_qaf:auto_generated.result[20]
result[21] <= mux_qaf:auto_generated.result[21]
result[22] <= mux_qaf:auto_generated.result[22]
result[23] <= mux_qaf:auto_generated.result[23]
result[24] <= mux_qaf:auto_generated.result[24]
result[25] <= mux_qaf:auto_generated.result[25]
result[26] <= mux_qaf:auto_generated.result[26]
result[27] <= mux_qaf:auto_generated.result[27]
result[28] <= mux_qaf:auto_generated.result[28]
result[29] <= mux_qaf:auto_generated.result[29]
result[30] <= mux_qaf:auto_generated.result[30]
result[31] <= mux_qaf:auto_generated.result[31]


|Lab1Full|courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated
clken => external_latency_ffsa[31].ENA
clken => external_latency_ffsa[30].ENA
clken => external_latency_ffsa[29].ENA
clken => external_latency_ffsa[28].ENA
clken => external_latency_ffsa[27].ENA
clken => external_latency_ffsa[26].ENA
clken => external_latency_ffsa[25].ENA
clken => external_latency_ffsa[24].ENA
clken => external_latency_ffsa[23].ENA
clken => external_latency_ffsa[22].ENA
clken => external_latency_ffsa[21].ENA
clken => external_latency_ffsa[20].ENA
clken => external_latency_ffsa[19].ENA
clken => external_latency_ffsa[18].ENA
clken => external_latency_ffsa[17].ENA
clken => external_latency_ffsa[16].ENA
clken => external_latency_ffsa[15].ENA
clken => external_latency_ffsa[14].ENA
clken => external_latency_ffsa[13].ENA
clken => external_latency_ffsa[12].ENA
clken => external_latency_ffsa[11].ENA
clken => external_latency_ffsa[10].ENA
clken => external_latency_ffsa[9].ENA
clken => external_latency_ffsa[8].ENA
clken => external_latency_ffsa[7].ENA
clken => external_latency_ffsa[6].ENA
clken => external_latency_ffsa[5].ENA
clken => external_latency_ffsa[4].ENA
clken => external_latency_ffsa[3].ENA
clken => external_latency_ffsa[2].ENA
clken => external_latency_ffsa[1].ENA
clken => external_latency_ffsa[0].ENA
clock => external_latency_ffsa[31].CLK
clock => external_latency_ffsa[30].CLK
clock => external_latency_ffsa[29].CLK
clock => external_latency_ffsa[28].CLK
clock => external_latency_ffsa[27].CLK
clock => external_latency_ffsa[26].CLK
clock => external_latency_ffsa[25].CLK
clock => external_latency_ffsa[24].CLK
clock => external_latency_ffsa[23].CLK
clock => external_latency_ffsa[22].CLK
clock => external_latency_ffsa[21].CLK
clock => external_latency_ffsa[20].CLK
clock => external_latency_ffsa[19].CLK
clock => external_latency_ffsa[18].CLK
clock => external_latency_ffsa[17].CLK
clock => external_latency_ffsa[16].CLK
clock => external_latency_ffsa[15].CLK
clock => external_latency_ffsa[14].CLK
clock => external_latency_ffsa[13].CLK
clock => external_latency_ffsa[12].CLK
clock => external_latency_ffsa[11].CLK
clock => external_latency_ffsa[10].CLK
clock => external_latency_ffsa[9].CLK
clock => external_latency_ffsa[8].CLK
clock => external_latency_ffsa[7].CLK
clock => external_latency_ffsa[6].CLK
clock => external_latency_ffsa[5].CLK
clock => external_latency_ffsa[4].CLK
clock => external_latency_ffsa[3].CLK
clock => external_latency_ffsa[2].CLK
clock => external_latency_ffsa[1].CLK
clock => external_latency_ffsa[0].CLK
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[64] => _.IN1
data[64] => _.IN1
data[65] => _.IN1
data[65] => _.IN1
data[66] => _.IN1
data[66] => _.IN1
data[67] => _.IN1
data[67] => _.IN1
data[68] => _.IN1
data[68] => _.IN1
data[69] => _.IN1
data[69] => _.IN1
data[70] => _.IN1
data[70] => _.IN1
data[71] => _.IN1
data[71] => _.IN1
data[72] => _.IN1
data[72] => _.IN1
data[73] => _.IN1
data[73] => _.IN1
data[74] => _.IN1
data[74] => _.IN1
data[75] => _.IN1
data[75] => _.IN1
data[76] => _.IN1
data[76] => _.IN1
data[77] => _.IN1
data[77] => _.IN1
data[78] => _.IN1
data[78] => _.IN1
data[79] => _.IN1
data[79] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[88] => _.IN1
data[88] => _.IN1
data[89] => _.IN1
data[89] => _.IN1
data[90] => _.IN1
data[90] => _.IN1
data[91] => _.IN1
data[91] => _.IN1
data[92] => _.IN1
data[92] => _.IN1
data[93] => _.IN1
data[93] => _.IN1
data[94] => _.IN1
data[94] => _.IN1
data[95] => _.IN1
data[95] => _.IN1
data[96] => _.IN0
data[97] => _.IN0
data[98] => _.IN0
data[99] => _.IN0
data[100] => _.IN0
data[101] => _.IN0
data[102] => _.IN0
data[103] => _.IN0
data[104] => _.IN0
data[105] => _.IN0
data[106] => _.IN0
data[107] => _.IN0
data[108] => _.IN0
data[109] => _.IN0
data[110] => _.IN0
data[111] => _.IN0
data[112] => _.IN0
data[113] => _.IN0
data[114] => _.IN0
data[115] => _.IN0
data[116] => _.IN0
data[117] => _.IN0
data[118] => _.IN0
data[119] => _.IN0
data[120] => _.IN0
data[121] => _.IN0
data[122] => _.IN0
data[123] => _.IN0
data[124] => _.IN0
data[125] => _.IN0
data[126] => _.IN0
data[127] => _.IN0
result[0] <= external_latency_ffsa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= external_latency_ffsa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= external_latency_ffsa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= external_latency_ffsa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= external_latency_ffsa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= external_latency_ffsa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= external_latency_ffsa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= external_latency_ffsa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= external_latency_ffsa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= external_latency_ffsa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= external_latency_ffsa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= external_latency_ffsa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= external_latency_ffsa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= external_latency_ffsa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= external_latency_ffsa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= external_latency_ffsa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= external_latency_ffsa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= external_latency_ffsa[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= external_latency_ffsa[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= external_latency_ffsa[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= external_latency_ffsa[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= external_latency_ffsa[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= external_latency_ffsa[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= external_latency_ffsa[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= external_latency_ffsa[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= external_latency_ffsa[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= external_latency_ffsa[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= external_latency_ffsa[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= external_latency_ffsa[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= external_latency_ffsa[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= external_latency_ffsa[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= external_latency_ffsa[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|Lab1Full|courseProject:inst|lpm_inv0:inst64
data[0] => lpm_inv:lpm_inv_component.data[0]
data[1] => lpm_inv:lpm_inv_component.data[1]
data[2] => lpm_inv:lpm_inv_component.data[2]
data[3] => lpm_inv:lpm_inv_component.data[3]
data[4] => lpm_inv:lpm_inv_component.data[4]
data[5] => lpm_inv:lpm_inv_component.data[5]
data[6] => lpm_inv:lpm_inv_component.data[6]
data[7] => lpm_inv:lpm_inv_component.data[7]
data[8] => lpm_inv:lpm_inv_component.data[8]
data[9] => lpm_inv:lpm_inv_component.data[9]
data[10] => lpm_inv:lpm_inv_component.data[10]
data[11] => lpm_inv:lpm_inv_component.data[11]
data[12] => lpm_inv:lpm_inv_component.data[12]
data[13] => lpm_inv:lpm_inv_component.data[13]
data[14] => lpm_inv:lpm_inv_component.data[14]
data[15] => lpm_inv:lpm_inv_component.data[15]
data[16] => lpm_inv:lpm_inv_component.data[16]
data[17] => lpm_inv:lpm_inv_component.data[17]
data[18] => lpm_inv:lpm_inv_component.data[18]
data[19] => lpm_inv:lpm_inv_component.data[19]
data[20] => lpm_inv:lpm_inv_component.data[20]
data[21] => lpm_inv:lpm_inv_component.data[21]
data[22] => lpm_inv:lpm_inv_component.data[22]
data[23] => lpm_inv:lpm_inv_component.data[23]
data[24] => lpm_inv:lpm_inv_component.data[24]
data[25] => lpm_inv:lpm_inv_component.data[25]
data[26] => lpm_inv:lpm_inv_component.data[26]
data[27] => lpm_inv:lpm_inv_component.data[27]
data[28] => lpm_inv:lpm_inv_component.data[28]
data[29] => lpm_inv:lpm_inv_component.data[29]
data[30] => lpm_inv:lpm_inv_component.data[30]
data[31] => lpm_inv:lpm_inv_component.data[31]
result[0] <= lpm_inv:lpm_inv_component.result[0]
result[1] <= lpm_inv:lpm_inv_component.result[1]
result[2] <= lpm_inv:lpm_inv_component.result[2]
result[3] <= lpm_inv:lpm_inv_component.result[3]
result[4] <= lpm_inv:lpm_inv_component.result[4]
result[5] <= lpm_inv:lpm_inv_component.result[5]
result[6] <= lpm_inv:lpm_inv_component.result[6]
result[7] <= lpm_inv:lpm_inv_component.result[7]
result[8] <= lpm_inv:lpm_inv_component.result[8]
result[9] <= lpm_inv:lpm_inv_component.result[9]
result[10] <= lpm_inv:lpm_inv_component.result[10]
result[11] <= lpm_inv:lpm_inv_component.result[11]
result[12] <= lpm_inv:lpm_inv_component.result[12]
result[13] <= lpm_inv:lpm_inv_component.result[13]
result[14] <= lpm_inv:lpm_inv_component.result[14]
result[15] <= lpm_inv:lpm_inv_component.result[15]
result[16] <= lpm_inv:lpm_inv_component.result[16]
result[17] <= lpm_inv:lpm_inv_component.result[17]
result[18] <= lpm_inv:lpm_inv_component.result[18]
result[19] <= lpm_inv:lpm_inv_component.result[19]
result[20] <= lpm_inv:lpm_inv_component.result[20]
result[21] <= lpm_inv:lpm_inv_component.result[21]
result[22] <= lpm_inv:lpm_inv_component.result[22]
result[23] <= lpm_inv:lpm_inv_component.result[23]
result[24] <= lpm_inv:lpm_inv_component.result[24]
result[25] <= lpm_inv:lpm_inv_component.result[25]
result[26] <= lpm_inv:lpm_inv_component.result[26]
result[27] <= lpm_inv:lpm_inv_component.result[27]
result[28] <= lpm_inv:lpm_inv_component.result[28]
result[29] <= lpm_inv:lpm_inv_component.result[29]
result[30] <= lpm_inv:lpm_inv_component.result[30]
result[31] <= lpm_inv:lpm_inv_component.result[31]


|Lab1Full|courseProject:inst|lpm_inv0:inst64|lpm_inv:lpm_inv_component
data[0] => result[0].IN0
data[1] => result[1].IN0
data[2] => result[2].IN0
data[3] => result[3].IN0
data[4] => result[4].IN0
data[5] => result[5].IN0
data[6] => result[6].IN0
data[7] => result[7].IN0
data[8] => result[8].IN0
data[9] => result[9].IN0
data[10] => result[10].IN0
data[11] => result[11].IN0
data[12] => result[12].IN0
data[13] => result[13].IN0
data[14] => result[14].IN0
data[15] => result[15].IN0
data[16] => result[16].IN0
data[17] => result[17].IN0
data[18] => result[18].IN0
data[19] => result[19].IN0
data[20] => result[20].IN0
data[21] => result[21].IN0
data[22] => result[22].IN0
data[23] => result[23].IN0
data[24] => result[24].IN0
data[25] => result[25].IN0
data[26] => result[26].IN0
data[27] => result[27].IN0
data[28] => result[28].IN0
data[29] => result[29].IN0
data[30] => result[30].IN0
data[31] => result[31].IN0
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31].DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|courseProject:inst|RG2:inst46
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
data[24] => lpm_ff:lpm_ff_component.data[24]
data[25] => lpm_ff:lpm_ff_component.data[25]
data[26] => lpm_ff:lpm_ff_component.data[26]
data[27] => lpm_ff:lpm_ff_component.data[27]
data[28] => lpm_ff:lpm_ff_component.data[28]
data[29] => lpm_ff:lpm_ff_component.data[29]
data[30] => lpm_ff:lpm_ff_component.data[30]
data[31] => lpm_ff:lpm_ff_component.data[31]
enable => lpm_ff:lpm_ff_component.enable
sclr => lpm_ff:lpm_ff_component.sclr
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]
q[24] <= lpm_ff:lpm_ff_component.q[24]
q[25] <= lpm_ff:lpm_ff_component.q[25]
q[26] <= lpm_ff:lpm_ff_component.q[26]
q[27] <= lpm_ff:lpm_ff_component.q[27]
q[28] <= lpm_ff:lpm_ff_component.q[28]
q[29] <= lpm_ff:lpm_ff_component.q[29]
q[30] <= lpm_ff:lpm_ff_component.q[30]
q[31] <= lpm_ff:lpm_ff_component.q[31]


|Lab1Full|courseProject:inst|RG2:inst46|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[31].SCLR
sclr => dffs[30].SCLR
sclr => dffs[29].SCLR
sclr => dffs[28].SCLR
sclr => dffs[27].SCLR
sclr => dffs[26].SCLR
sclr => dffs[25].SCLR
sclr => dffs[24].SCLR
sclr => dffs[23].SCLR
sclr => dffs[22].SCLR
sclr => dffs[21].SCLR
sclr => dffs[20].SCLR
sclr => dffs[19].SCLR
sclr => dffs[18].SCLR
sclr => dffs[17].SCLR
sclr => dffs[16].SCLR
sclr => dffs[15].SCLR
sclr => dffs[14].SCLR
sclr => dffs[13].SCLR
sclr => dffs[12].SCLR
sclr => dffs[11].SCLR
sclr => dffs[10].SCLR
sclr => dffs[9].SCLR
sclr => dffs[8].SCLR
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|courseProject:inst|lpm_or1:inst15
data0x[0] => lpm_or:lpm_or_component.data[0][0]
data0x[1] => lpm_or:lpm_or_component.data[0][1]
data0x[2] => lpm_or:lpm_or_component.data[0][2]
data0x[3] => lpm_or:lpm_or_component.data[0][3]
data0x[4] => lpm_or:lpm_or_component.data[0][4]
data0x[5] => lpm_or:lpm_or_component.data[0][5]
data0x[6] => lpm_or:lpm_or_component.data[0][6]
data0x[7] => lpm_or:lpm_or_component.data[0][7]
data0x[8] => lpm_or:lpm_or_component.data[0][8]
data0x[9] => lpm_or:lpm_or_component.data[0][9]
data0x[10] => lpm_or:lpm_or_component.data[0][10]
data0x[11] => lpm_or:lpm_or_component.data[0][11]
data0x[12] => lpm_or:lpm_or_component.data[0][12]
data0x[13] => lpm_or:lpm_or_component.data[0][13]
data0x[14] => lpm_or:lpm_or_component.data[0][14]
data0x[15] => lpm_or:lpm_or_component.data[0][15]
data0x[16] => lpm_or:lpm_or_component.data[0][16]
data0x[17] => lpm_or:lpm_or_component.data[0][17]
data0x[18] => lpm_or:lpm_or_component.data[0][18]
data0x[19] => lpm_or:lpm_or_component.data[0][19]
data0x[20] => lpm_or:lpm_or_component.data[0][20]
data0x[21] => lpm_or:lpm_or_component.data[0][21]
data0x[22] => lpm_or:lpm_or_component.data[0][22]
data0x[23] => lpm_or:lpm_or_component.data[0][23]
data0x[24] => lpm_or:lpm_or_component.data[0][24]
data0x[25] => lpm_or:lpm_or_component.data[0][25]
data0x[26] => lpm_or:lpm_or_component.data[0][26]
data0x[27] => lpm_or:lpm_or_component.data[0][27]
data0x[28] => lpm_or:lpm_or_component.data[0][28]
data0x[29] => lpm_or:lpm_or_component.data[0][29]
data0x[30] => lpm_or:lpm_or_component.data[0][30]
data0x[31] => lpm_or:lpm_or_component.data[0][31]
data1x[0] => lpm_or:lpm_or_component.data[1][0]
data1x[1] => lpm_or:lpm_or_component.data[1][1]
data1x[2] => lpm_or:lpm_or_component.data[1][2]
data1x[3] => lpm_or:lpm_or_component.data[1][3]
data1x[4] => lpm_or:lpm_or_component.data[1][4]
data1x[5] => lpm_or:lpm_or_component.data[1][5]
data1x[6] => lpm_or:lpm_or_component.data[1][6]
data1x[7] => lpm_or:lpm_or_component.data[1][7]
data1x[8] => lpm_or:lpm_or_component.data[1][8]
data1x[9] => lpm_or:lpm_or_component.data[1][9]
data1x[10] => lpm_or:lpm_or_component.data[1][10]
data1x[11] => lpm_or:lpm_or_component.data[1][11]
data1x[12] => lpm_or:lpm_or_component.data[1][12]
data1x[13] => lpm_or:lpm_or_component.data[1][13]
data1x[14] => lpm_or:lpm_or_component.data[1][14]
data1x[15] => lpm_or:lpm_or_component.data[1][15]
data1x[16] => lpm_or:lpm_or_component.data[1][16]
data1x[17] => lpm_or:lpm_or_component.data[1][17]
data1x[18] => lpm_or:lpm_or_component.data[1][18]
data1x[19] => lpm_or:lpm_or_component.data[1][19]
data1x[20] => lpm_or:lpm_or_component.data[1][20]
data1x[21] => lpm_or:lpm_or_component.data[1][21]
data1x[22] => lpm_or:lpm_or_component.data[1][22]
data1x[23] => lpm_or:lpm_or_component.data[1][23]
data1x[24] => lpm_or:lpm_or_component.data[1][24]
data1x[25] => lpm_or:lpm_or_component.data[1][25]
data1x[26] => lpm_or:lpm_or_component.data[1][26]
data1x[27] => lpm_or:lpm_or_component.data[1][27]
data1x[28] => lpm_or:lpm_or_component.data[1][28]
data1x[29] => lpm_or:lpm_or_component.data[1][29]
data1x[30] => lpm_or:lpm_or_component.data[1][30]
data1x[31] => lpm_or:lpm_or_component.data[1][31]
result[0] <= lpm_or:lpm_or_component.result[0]
result[1] <= lpm_or:lpm_or_component.result[1]
result[2] <= lpm_or:lpm_or_component.result[2]
result[3] <= lpm_or:lpm_or_component.result[3]
result[4] <= lpm_or:lpm_or_component.result[4]
result[5] <= lpm_or:lpm_or_component.result[5]
result[6] <= lpm_or:lpm_or_component.result[6]
result[7] <= lpm_or:lpm_or_component.result[7]
result[8] <= lpm_or:lpm_or_component.result[8]
result[9] <= lpm_or:lpm_or_component.result[9]
result[10] <= lpm_or:lpm_or_component.result[10]
result[11] <= lpm_or:lpm_or_component.result[11]
result[12] <= lpm_or:lpm_or_component.result[12]
result[13] <= lpm_or:lpm_or_component.result[13]
result[14] <= lpm_or:lpm_or_component.result[14]
result[15] <= lpm_or:lpm_or_component.result[15]
result[16] <= lpm_or:lpm_or_component.result[16]
result[17] <= lpm_or:lpm_or_component.result[17]
result[18] <= lpm_or:lpm_or_component.result[18]
result[19] <= lpm_or:lpm_or_component.result[19]
result[20] <= lpm_or:lpm_or_component.result[20]
result[21] <= lpm_or:lpm_or_component.result[21]
result[22] <= lpm_or:lpm_or_component.result[22]
result[23] <= lpm_or:lpm_or_component.result[23]
result[24] <= lpm_or:lpm_or_component.result[24]
result[25] <= lpm_or:lpm_or_component.result[25]
result[26] <= lpm_or:lpm_or_component.result[26]
result[27] <= lpm_or:lpm_or_component.result[27]
result[28] <= lpm_or:lpm_or_component.result[28]
result[29] <= lpm_or:lpm_or_component.result[29]
result[30] <= lpm_or:lpm_or_component.result[30]
result[31] <= lpm_or:lpm_or_component.result[31]


|Lab1Full|courseProject:inst|lpm_or1:inst15|lpm_or:lpm_or_component
data[0][0] => or_node[0][1].IN1
data[0][1] => or_node[1][1].IN1
data[0][2] => or_node[2][1].IN1
data[0][3] => or_node[3][1].IN1
data[0][4] => or_node[4][1].IN1
data[0][5] => or_node[5][1].IN1
data[0][6] => or_node[6][1].IN1
data[0][7] => or_node[7][1].IN1
data[0][8] => or_node[8][1].IN1
data[0][9] => or_node[9][1].IN1
data[0][10] => or_node[10][1].IN1
data[0][11] => or_node[11][1].IN1
data[0][12] => or_node[12][1].IN1
data[0][13] => or_node[13][1].IN1
data[0][14] => or_node[14][1].IN1
data[0][15] => or_node[15][1].IN1
data[0][16] => or_node[16][1].IN1
data[0][17] => or_node[17][1].IN1
data[0][18] => or_node[18][1].IN1
data[0][19] => or_node[19][1].IN1
data[0][20] => or_node[20][1].IN1
data[0][21] => or_node[21][1].IN1
data[0][22] => or_node[22][1].IN1
data[0][23] => or_node[23][1].IN1
data[0][24] => or_node[24][1].IN1
data[0][25] => or_node[25][1].IN1
data[0][26] => or_node[26][1].IN1
data[0][27] => or_node[27][1].IN1
data[0][28] => or_node[28][1].IN1
data[0][29] => or_node[29][1].IN1
data[0][30] => or_node[30][1].IN1
data[0][31] => or_node[31][1].IN1
data[1][0] => or_node[0][1].IN0
data[1][1] => or_node[1][1].IN0
data[1][2] => or_node[2][1].IN0
data[1][3] => or_node[3][1].IN0
data[1][4] => or_node[4][1].IN0
data[1][5] => or_node[5][1].IN0
data[1][6] => or_node[6][1].IN0
data[1][7] => or_node[7][1].IN0
data[1][8] => or_node[8][1].IN0
data[1][9] => or_node[9][1].IN0
data[1][10] => or_node[10][1].IN0
data[1][11] => or_node[11][1].IN0
data[1][12] => or_node[12][1].IN0
data[1][13] => or_node[13][1].IN0
data[1][14] => or_node[14][1].IN0
data[1][15] => or_node[15][1].IN0
data[1][16] => or_node[16][1].IN0
data[1][17] => or_node[17][1].IN0
data[1][18] => or_node[18][1].IN0
data[1][19] => or_node[19][1].IN0
data[1][20] => or_node[20][1].IN0
data[1][21] => or_node[21][1].IN0
data[1][22] => or_node[22][1].IN0
data[1][23] => or_node[23][1].IN0
data[1][24] => or_node[24][1].IN0
data[1][25] => or_node[25][1].IN0
data[1][26] => or_node[26][1].IN0
data[1][27] => or_node[27][1].IN0
data[1][28] => or_node[28][1].IN0
data[1][29] => or_node[29][1].IN0
data[1][30] => or_node[30][1].IN0
data[1][31] => or_node[31][1].IN0
result[0] <= or_node[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= or_node[1][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= or_node[2][1].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= or_node[3][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= or_node[4][1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= or_node[5][1].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= or_node[6][1].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= or_node[7][1].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= or_node[8][1].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= or_node[9][1].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= or_node[10][1].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= or_node[11][1].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= or_node[12][1].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= or_node[13][1].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= or_node[14][1].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= or_node[15][1].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= or_node[16][1].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= or_node[17][1].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= or_node[18][1].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= or_node[19][1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= or_node[20][1].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= or_node[21][1].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= or_node[22][1].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= or_node[23][1].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= or_node[24][1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= or_node[25][1].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= or_node[26][1].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= or_node[27][1].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= or_node[28][1].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= or_node[29][1].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= or_node[30][1].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= or_node[31][1].DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|courseProject:inst|RG2:inst45
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
data[24] => lpm_ff:lpm_ff_component.data[24]
data[25] => lpm_ff:lpm_ff_component.data[25]
data[26] => lpm_ff:lpm_ff_component.data[26]
data[27] => lpm_ff:lpm_ff_component.data[27]
data[28] => lpm_ff:lpm_ff_component.data[28]
data[29] => lpm_ff:lpm_ff_component.data[29]
data[30] => lpm_ff:lpm_ff_component.data[30]
data[31] => lpm_ff:lpm_ff_component.data[31]
enable => lpm_ff:lpm_ff_component.enable
sclr => lpm_ff:lpm_ff_component.sclr
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]
q[24] <= lpm_ff:lpm_ff_component.q[24]
q[25] <= lpm_ff:lpm_ff_component.q[25]
q[26] <= lpm_ff:lpm_ff_component.q[26]
q[27] <= lpm_ff:lpm_ff_component.q[27]
q[28] <= lpm_ff:lpm_ff_component.q[28]
q[29] <= lpm_ff:lpm_ff_component.q[29]
q[30] <= lpm_ff:lpm_ff_component.q[30]
q[31] <= lpm_ff:lpm_ff_component.q[31]


|Lab1Full|courseProject:inst|RG2:inst45|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[31].SCLR
sclr => dffs[30].SCLR
sclr => dffs[29].SCLR
sclr => dffs[28].SCLR
sclr => dffs[27].SCLR
sclr => dffs[26].SCLR
sclr => dffs[25].SCLR
sclr => dffs[24].SCLR
sclr => dffs[23].SCLR
sclr => dffs[22].SCLR
sclr => dffs[21].SCLR
sclr => dffs[20].SCLR
sclr => dffs[19].SCLR
sclr => dffs[18].SCLR
sclr => dffs[17].SCLR
sclr => dffs[16].SCLR
sclr => dffs[15].SCLR
sclr => dffs[14].SCLR
sclr => dffs[13].SCLR
sclr => dffs[12].SCLR
sclr => dffs[11].SCLR
sclr => dffs[10].SCLR
sclr => dffs[9].SCLR
sclr => dffs[8].SCLR
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|courseProject:inst|Subsdf:inst43
cin => lpm_add_sub:lpm_add_sub_component.cin
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
datab[0] => lpm_add_sub:lpm_add_sub_component.datab[0]
datab[1] => lpm_add_sub:lpm_add_sub_component.datab[1]
datab[2] => lpm_add_sub:lpm_add_sub_component.datab[2]
datab[3] => lpm_add_sub:lpm_add_sub_component.datab[3]
datab[4] => lpm_add_sub:lpm_add_sub_component.datab[4]
datab[5] => lpm_add_sub:lpm_add_sub_component.datab[5]
datab[6] => lpm_add_sub:lpm_add_sub_component.datab[6]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]


|Lab1Full|courseProject:inst|Subsdf:inst43|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_e2i:auto_generated.dataa[0]
dataa[1] => add_sub_e2i:auto_generated.dataa[1]
dataa[2] => add_sub_e2i:auto_generated.dataa[2]
dataa[3] => add_sub_e2i:auto_generated.dataa[3]
dataa[4] => add_sub_e2i:auto_generated.dataa[4]
dataa[5] => add_sub_e2i:auto_generated.dataa[5]
dataa[6] => add_sub_e2i:auto_generated.dataa[6]
datab[0] => add_sub_e2i:auto_generated.datab[0]
datab[1] => add_sub_e2i:auto_generated.datab[1]
datab[2] => add_sub_e2i:auto_generated.datab[2]
datab[3] => add_sub_e2i:auto_generated.datab[3]
datab[4] => add_sub_e2i:auto_generated.datab[4]
datab[5] => add_sub_e2i:auto_generated.datab[5]
datab[6] => add_sub_e2i:auto_generated.datab[6]
cin => add_sub_e2i:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_e2i:auto_generated.result[0]
result[1] <= add_sub_e2i:auto_generated.result[1]
result[2] <= add_sub_e2i:auto_generated.result[2]
result[3] <= add_sub_e2i:auto_generated.result[3]
result[4] <= add_sub_e2i:auto_generated.result[4]
result[5] <= add_sub_e2i:auto_generated.result[5]
result[6] <= add_sub_e2i:auto_generated.result[6]
cout <= <GND>
overflow <= <GND>


|Lab1Full|courseProject:inst|Subsdf:inst43|lpm_add_sub:lpm_add_sub_component|add_sub_e2i:auto_generated
cin => op_1.IN14
cin => op_1.IN15
dataa[0] => op_1.IN12
dataa[1] => op_1.IN10
dataa[2] => op_1.IN8
dataa[3] => op_1.IN6
dataa[4] => op_1.IN4
dataa[5] => op_1.IN2
dataa[6] => op_1.IN0
datab[0] => op_1.IN13
datab[1] => op_1.IN11
datab[2] => op_1.IN9
datab[3] => op_1.IN7
datab[4] => op_1.IN5
datab[5] => op_1.IN3
datab[6] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|courseProject:inst|XOR3:inst42
data0x[0] => lpm_xor:lpm_xor_component.data[0][0]
data0x[1] => lpm_xor:lpm_xor_component.data[0][1]
data0x[2] => lpm_xor:lpm_xor_component.data[0][2]
data0x[3] => lpm_xor:lpm_xor_component.data[0][3]
data0x[4] => lpm_xor:lpm_xor_component.data[0][4]
data0x[5] => lpm_xor:lpm_xor_component.data[0][5]
data0x[6] => lpm_xor:lpm_xor_component.data[0][6]
data1x[0] => lpm_xor:lpm_xor_component.data[1][0]
data1x[1] => lpm_xor:lpm_xor_component.data[1][1]
data1x[2] => lpm_xor:lpm_xor_component.data[1][2]
data1x[3] => lpm_xor:lpm_xor_component.data[1][3]
data1x[4] => lpm_xor:lpm_xor_component.data[1][4]
data1x[5] => lpm_xor:lpm_xor_component.data[1][5]
data1x[6] => lpm_xor:lpm_xor_component.data[1][6]
result[0] <= lpm_xor:lpm_xor_component.result[0]
result[1] <= lpm_xor:lpm_xor_component.result[1]
result[2] <= lpm_xor:lpm_xor_component.result[2]
result[3] <= lpm_xor:lpm_xor_component.result[3]
result[4] <= lpm_xor:lpm_xor_component.result[4]
result[5] <= lpm_xor:lpm_xor_component.result[5]
result[6] <= lpm_xor:lpm_xor_component.result[6]


|Lab1Full|courseProject:inst|XOR3:inst42|lpm_xor:lpm_xor_component
data[0][0] => xor_cascade[0][1].IN1
data[0][1] => xor_cascade[1][1].IN1
data[0][2] => xor_cascade[2][1].IN1
data[0][3] => xor_cascade[3][1].IN1
data[0][4] => xor_cascade[4][1].IN1
data[0][5] => xor_cascade[5][1].IN1
data[0][6] => xor_cascade[6][1].IN1
data[1][0] => xor_cascade[0][1].IN0
data[1][1] => xor_cascade[1][1].IN0
data[1][2] => xor_cascade[2][1].IN0
data[1][3] => xor_cascade[3][1].IN0
data[1][4] => xor_cascade[4][1].IN0
data[1][5] => xor_cascade[5][1].IN0
data[1][6] => xor_cascade[6][1].IN0
result[0] <= xor_cascade[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor_cascade[1][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor_cascade[2][1].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor_cascade[3][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= xor_cascade[4][1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= xor_cascade[5][1].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= xor_cascade[6][1].DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|courseProject:inst|KS2XOR:inst33
data0x[0] => lpm_xor:lpm_xor_component.data[0][0]
data0x[1] => lpm_xor:lpm_xor_component.data[0][1]
data0x[2] => lpm_xor:lpm_xor_component.data[0][2]
data0x[3] => lpm_xor:lpm_xor_component.data[0][3]
data0x[4] => lpm_xor:lpm_xor_component.data[0][4]
data0x[5] => lpm_xor:lpm_xor_component.data[0][5]
data0x[6] => lpm_xor:lpm_xor_component.data[0][6]
data1x[0] => lpm_xor:lpm_xor_component.data[1][0]
data1x[1] => lpm_xor:lpm_xor_component.data[1][1]
data1x[2] => lpm_xor:lpm_xor_component.data[1][2]
data1x[3] => lpm_xor:lpm_xor_component.data[1][3]
data1x[4] => lpm_xor:lpm_xor_component.data[1][4]
data1x[5] => lpm_xor:lpm_xor_component.data[1][5]
data1x[6] => lpm_xor:lpm_xor_component.data[1][6]
result[0] <= lpm_xor:lpm_xor_component.result[0]
result[1] <= lpm_xor:lpm_xor_component.result[1]
result[2] <= lpm_xor:lpm_xor_component.result[2]
result[3] <= lpm_xor:lpm_xor_component.result[3]
result[4] <= lpm_xor:lpm_xor_component.result[4]
result[5] <= lpm_xor:lpm_xor_component.result[5]
result[6] <= lpm_xor:lpm_xor_component.result[6]


|Lab1Full|courseProject:inst|KS2XOR:inst33|lpm_xor:lpm_xor_component
data[0][0] => xor_cascade[0][1].IN1
data[0][1] => xor_cascade[1][1].IN1
data[0][2] => xor_cascade[2][1].IN1
data[0][3] => xor_cascade[3][1].IN1
data[0][4] => xor_cascade[4][1].IN1
data[0][5] => xor_cascade[5][1].IN1
data[0][6] => xor_cascade[6][1].IN1
data[1][0] => xor_cascade[0][1].IN0
data[1][1] => xor_cascade[1][1].IN0
data[1][2] => xor_cascade[2][1].IN0
data[1][3] => xor_cascade[3][1].IN0
data[1][4] => xor_cascade[4][1].IN0
data[1][5] => xor_cascade[5][1].IN0
data[1][6] => xor_cascade[6][1].IN0
result[0] <= xor_cascade[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor_cascade[1][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor_cascade[2][1].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor_cascade[3][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= xor_cascade[4][1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= xor_cascade[5][1].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= xor_cascade[6][1].DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|courseProject:inst|KC1:inst47
data[0][0] => lpm_or:lpm_or_component.data[0][0]
data[1][0] => lpm_or:lpm_or_component.data[1][0]
data[2][0] => lpm_or:lpm_or_component.data[2][0]
data[3][0] => lpm_or:lpm_or_component.data[3][0]
data[4][0] => lpm_or:lpm_or_component.data[4][0]
data[5][0] => lpm_or:lpm_or_component.data[5][0]
data[6][0] => lpm_or:lpm_or_component.data[6][0]
data[7][0] => lpm_or:lpm_or_component.data[7][0]
data[8][0] => lpm_or:lpm_or_component.data[8][0]
data[9][0] => lpm_or:lpm_or_component.data[9][0]
data[10][0] => lpm_or:lpm_or_component.data[10][0]
data[11][0] => lpm_or:lpm_or_component.data[11][0]
data[12][0] => lpm_or:lpm_or_component.data[12][0]
data[13][0] => lpm_or:lpm_or_component.data[13][0]
data[14][0] => lpm_or:lpm_or_component.data[14][0]
data[15][0] => lpm_or:lpm_or_component.data[15][0]
data[16][0] => lpm_or:lpm_or_component.data[16][0]
data[17][0] => lpm_or:lpm_or_component.data[17][0]
data[18][0] => lpm_or:lpm_or_component.data[18][0]
data[19][0] => lpm_or:lpm_or_component.data[19][0]
data[20][0] => lpm_or:lpm_or_component.data[20][0]
data[21][0] => lpm_or:lpm_or_component.data[21][0]
data[22][0] => lpm_or:lpm_or_component.data[22][0]
data[23][0] => lpm_or:lpm_or_component.data[23][0]
data[24][0] => lpm_or:lpm_or_component.data[24][0]
data[25][0] => lpm_or:lpm_or_component.data[25][0]
data[26][0] => lpm_or:lpm_or_component.data[26][0]
data[27][0] => lpm_or:lpm_or_component.data[27][0]
data[28][0] => lpm_or:lpm_or_component.data[28][0]
data[29][0] => lpm_or:lpm_or_component.data[29][0]
data[30][0] => lpm_or:lpm_or_component.data[30][0]
data[31][0] => lpm_or:lpm_or_component.data[31][0]
result <= lpm_or:lpm_or_component.result[0]


|Lab1Full|courseProject:inst|KC1:inst47|lpm_or:lpm_or_component
data[0][0] => or_node[0][1].IN1
data[1][0] => or_node[0][1].IN0
data[2][0] => or_node[0][2].IN0
data[3][0] => or_node[0][3].IN0
data[4][0] => or_node[0][4].IN0
data[5][0] => or_node[0][5].IN0
data[6][0] => or_node[0][6].IN0
data[7][0] => or_node[0][7].IN0
data[8][0] => or_node[0][8].IN0
data[9][0] => or_node[0][9].IN0
data[10][0] => or_node[0][10].IN0
data[11][0] => or_node[0][11].IN0
data[12][0] => or_node[0][12].IN0
data[13][0] => or_node[0][13].IN0
data[14][0] => or_node[0][14].IN0
data[15][0] => or_node[0][15].IN0
data[16][0] => or_node[0][16].IN0
data[17][0] => or_node[0][17].IN0
data[18][0] => or_node[0][18].IN0
data[19][0] => or_node[0][19].IN0
data[20][0] => or_node[0][20].IN0
data[21][0] => or_node[0][21].IN0
data[22][0] => or_node[0][22].IN0
data[23][0] => or_node[0][23].IN0
data[24][0] => or_node[0][24].IN0
data[25][0] => or_node[0][25].IN0
data[26][0] => or_node[0][26].IN0
data[27][0] => or_node[0][27].IN0
data[28][0] => or_node[0][28].IN0
data[29][0] => or_node[0][29].IN0
data[30][0] => or_node[0][30].IN0
data[31][0] => or_node[0][31].IN0
result[0] <= or_node[0][31].DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|PLL:inst5
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]


|Lab1Full|PLL:inst5|altpll:altpll_component
inclk[0] => PLL_altpll:auto_generated.inclk[0]
inclk[1] => PLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Lab1Full|PLL:inst5|altpll:altpll_component|PLL_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|Lab1Full|UA:inst2
X => ua_ms67x1:b2v_inst13.data64
Z => ua_ms67x1:b2v_inst13.data65
Reset => SYNTHESIZED_WIRE_5.IN0
Reset => ua_ct10:b2v_inst1.aclr
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => Y_ALTERA_SYNTHESIZED.IN1
Clk => ua_ct4:b2v_inst2.sclr
Clk_25MHz => SYNTHESIZED_WIRE_5.IN1
Clk_25MHz => ua_ct4:b2v_inst2.clock
Clk_25MHz => S1.CLK
Clk_25MHz => S2.CLK
Clk_25MHz => SYNTHESIZED_WIRE_11.CLK
Clk_25MHz => DFF_inst5.CLK
Clk_25MHz => DFF_inst4.CLK
P[0] => ua_ms67x1:b2v_inst13.data0
P[1] => ua_ms67x1:b2v_inst13.data1
P[2] => ua_ms67x1:b2v_inst13.data2
P[3] => ua_ms67x1:b2v_inst13.data3
P[4] => ua_ms67x1:b2v_inst13.data4
P[5] => ua_ms67x1:b2v_inst13.data5
P[6] => ua_ms67x1:b2v_inst13.data6
P[7] => ua_ms67x1:b2v_inst13.data7
P[8] => ua_ms67x1:b2v_inst13.data8
P[9] => ua_ms67x1:b2v_inst13.data9
P[10] => ua_ms67x1:b2v_inst13.data10
P[11] => ua_ms67x1:b2v_inst13.data11
P[12] => ua_ms67x1:b2v_inst13.data12
P[13] => ua_ms67x1:b2v_inst13.data13
P[14] => ua_ms67x1:b2v_inst13.data14
P[15] => ua_ms67x1:b2v_inst13.data15
P[16] => ua_ms67x1:b2v_inst13.data16
P[17] => ua_ms67x1:b2v_inst13.data17
P[18] => ua_ms67x1:b2v_inst13.data18
P[19] => ua_ms67x1:b2v_inst13.data19
P[20] => ua_ms67x1:b2v_inst13.data20
P[21] => ua_ms67x1:b2v_inst13.data21
P[22] => ua_ms67x1:b2v_inst13.data22
P[23] => ua_ms67x1:b2v_inst13.data23
P[24] => ua_ms67x1:b2v_inst13.data24
P[25] => ua_ms67x1:b2v_inst13.data25
P[26] => ua_ms67x1:b2v_inst13.data26
P[27] => ua_ms67x1:b2v_inst13.data27
P[28] => ua_ms67x1:b2v_inst13.data28
P[29] => ua_ms67x1:b2v_inst13.data29
P[30] => ua_ms67x1:b2v_inst13.data30
P[31] => ua_ms67x1:b2v_inst13.data31
P[32] => ua_ms67x1:b2v_inst13.data32
P[33] => ua_ms67x1:b2v_inst13.data33
P[34] => ua_ms67x1:b2v_inst13.data34
P[35] => ua_ms67x1:b2v_inst13.data35
P[36] => ua_ms67x1:b2v_inst13.data36
P[37] => ua_ms67x1:b2v_inst13.data37
P[38] => ua_ms67x1:b2v_inst13.data38
P[39] => ua_ms67x1:b2v_inst13.data39
P[40] => ua_ms67x1:b2v_inst13.data40
P[41] => ua_ms67x1:b2v_inst13.data41
P[42] => ua_ms67x1:b2v_inst13.data42
P[43] => ua_ms67x1:b2v_inst13.data43
P[44] => ua_ms67x1:b2v_inst13.data44
P[45] => ua_ms67x1:b2v_inst13.data45
P[46] => ua_ms67x1:b2v_inst13.data46
P[47] => ua_ms67x1:b2v_inst13.data47
P[48] => ua_ms67x1:b2v_inst13.data48
P[49] => ua_ms67x1:b2v_inst13.data49
P[50] => ua_ms67x1:b2v_inst13.data50
P[51] => ua_ms67x1:b2v_inst13.data51
P[52] => ua_ms67x1:b2v_inst13.data52
P[53] => ua_ms67x1:b2v_inst13.data53
P[54] => ua_ms67x1:b2v_inst13.data54
P[55] => ua_ms67x1:b2v_inst13.data55
P[56] => ua_ms67x1:b2v_inst13.data56
P[57] => ua_ms67x1:b2v_inst13.data57
P[58] => ua_ms67x1:b2v_inst13.data58
P[59] => ua_ms67x1:b2v_inst13.data59
P[60] => ua_ms67x1:b2v_inst13.data60
P[61] => ua_ms67x1:b2v_inst13.data61
P[62] => ua_ms67x1:b2v_inst13.data62
P[63] => ua_ms67x1:b2v_inst13.data63
Adr[0] <= ua_ct10:b2v_inst1.q[0]
Adr[1] <= ua_ct10:b2v_inst1.q[1]
Adr[2] <= ua_ct10:b2v_inst1.q[2]
Adr[3] <= ua_ct10:b2v_inst1.q[3]
Adr[4] <= ua_ct10:b2v_inst1.q[4]
Adr[5] <= ua_ct10:b2v_inst1.q[5]
Adr[6] <= ua_ct10:b2v_inst1.q[6]
Adr[7] <= ua_ct10:b2v_inst1.q[7]
Adr[8] <= ua_ct10:b2v_inst1.q[8]
Adr[9] <= ua_ct10:b2v_inst1.q[9]
Y[0] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[32] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[33] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[34] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[35] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[36] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[37] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[38] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[39] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[40] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[41] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[42] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[43] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[44] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[45] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[46] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[47] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[48] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[49] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[50] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[51] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[52] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[53] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[54] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[55] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[56] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[57] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[58] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[59] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[60] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[61] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[62] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[63] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|UA:inst2|PZUMPR:b2v_inst
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]
q[32] <= altsyncram:altsyncram_component.q_a[32]
q[33] <= altsyncram:altsyncram_component.q_a[33]
q[34] <= altsyncram:altsyncram_component.q_a[34]
q[35] <= altsyncram:altsyncram_component.q_a[35]
q[36] <= altsyncram:altsyncram_component.q_a[36]
q[37] <= altsyncram:altsyncram_component.q_a[37]
q[38] <= altsyncram:altsyncram_component.q_a[38]
q[39] <= altsyncram:altsyncram_component.q_a[39]
q[40] <= altsyncram:altsyncram_component.q_a[40]
q[41] <= altsyncram:altsyncram_component.q_a[41]
q[42] <= altsyncram:altsyncram_component.q_a[42]
q[43] <= altsyncram:altsyncram_component.q_a[43]
q[44] <= altsyncram:altsyncram_component.q_a[44]
q[45] <= altsyncram:altsyncram_component.q_a[45]
q[46] <= altsyncram:altsyncram_component.q_a[46]
q[47] <= altsyncram:altsyncram_component.q_a[47]
q[48] <= altsyncram:altsyncram_component.q_a[48]
q[49] <= altsyncram:altsyncram_component.q_a[49]
q[50] <= altsyncram:altsyncram_component.q_a[50]
q[51] <= altsyncram:altsyncram_component.q_a[51]
q[52] <= altsyncram:altsyncram_component.q_a[52]
q[53] <= altsyncram:altsyncram_component.q_a[53]
q[54] <= altsyncram:altsyncram_component.q_a[54]
q[55] <= altsyncram:altsyncram_component.q_a[55]
q[56] <= altsyncram:altsyncram_component.q_a[56]
q[57] <= altsyncram:altsyncram_component.q_a[57]
q[58] <= altsyncram:altsyncram_component.q_a[58]
q[59] <= altsyncram:altsyncram_component.q_a[59]
q[60] <= altsyncram:altsyncram_component.q_a[60]
q[61] <= altsyncram:altsyncram_component.q_a[61]
q[62] <= altsyncram:altsyncram_component.q_a[62]
q[63] <= altsyncram:altsyncram_component.q_a[63]
q[64] <= altsyncram:altsyncram_component.q_a[64]
q[65] <= altsyncram:altsyncram_component.q_a[65]
q[66] <= altsyncram:altsyncram_component.q_a[66]
q[67] <= altsyncram:altsyncram_component.q_a[67]
q[68] <= altsyncram:altsyncram_component.q_a[68]
q[69] <= altsyncram:altsyncram_component.q_a[69]
q[70] <= altsyncram:altsyncram_component.q_a[70]
q[71] <= altsyncram:altsyncram_component.q_a[71]
q[72] <= altsyncram:altsyncram_component.q_a[72]
q[73] <= altsyncram:altsyncram_component.q_a[73]
q[74] <= altsyncram:altsyncram_component.q_a[74]
q[75] <= altsyncram:altsyncram_component.q_a[75]
q[76] <= altsyncram:altsyncram_component.q_a[76]
q[77] <= altsyncram:altsyncram_component.q_a[77]
q[78] <= altsyncram:altsyncram_component.q_a[78]
q[79] <= altsyncram:altsyncram_component.q_a[79]
q[80] <= altsyncram:altsyncram_component.q_a[80]
q[81] <= altsyncram:altsyncram_component.q_a[81]


|Lab1Full|UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_a[32] => ~NO_FANOUT~
data_a[33] => ~NO_FANOUT~
data_a[34] => ~NO_FANOUT~
data_a[35] => ~NO_FANOUT~
data_a[36] => ~NO_FANOUT~
data_a[37] => ~NO_FANOUT~
data_a[38] => ~NO_FANOUT~
data_a[39] => ~NO_FANOUT~
data_a[40] => ~NO_FANOUT~
data_a[41] => ~NO_FANOUT~
data_a[42] => ~NO_FANOUT~
data_a[43] => ~NO_FANOUT~
data_a[44] => ~NO_FANOUT~
data_a[45] => ~NO_FANOUT~
data_a[46] => ~NO_FANOUT~
data_a[47] => ~NO_FANOUT~
data_a[48] => ~NO_FANOUT~
data_a[49] => ~NO_FANOUT~
data_a[50] => ~NO_FANOUT~
data_a[51] => ~NO_FANOUT~
data_a[52] => ~NO_FANOUT~
data_a[53] => ~NO_FANOUT~
data_a[54] => ~NO_FANOUT~
data_a[55] => ~NO_FANOUT~
data_a[56] => ~NO_FANOUT~
data_a[57] => ~NO_FANOUT~
data_a[58] => ~NO_FANOUT~
data_a[59] => ~NO_FANOUT~
data_a[60] => ~NO_FANOUT~
data_a[61] => ~NO_FANOUT~
data_a[62] => ~NO_FANOUT~
data_a[63] => ~NO_FANOUT~
data_a[64] => ~NO_FANOUT~
data_a[65] => ~NO_FANOUT~
data_a[66] => ~NO_FANOUT~
data_a[67] => ~NO_FANOUT~
data_a[68] => ~NO_FANOUT~
data_a[69] => ~NO_FANOUT~
data_a[70] => ~NO_FANOUT~
data_a[71] => ~NO_FANOUT~
data_a[72] => ~NO_FANOUT~
data_a[73] => ~NO_FANOUT~
data_a[74] => ~NO_FANOUT~
data_a[75] => ~NO_FANOUT~
data_a[76] => ~NO_FANOUT~
data_a[77] => ~NO_FANOUT~
data_a[78] => ~NO_FANOUT~
data_a[79] => ~NO_FANOUT~
data_a[80] => ~NO_FANOUT~
data_a[81] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_v2a1:auto_generated.address_a[0]
address_a[1] => altsyncram_v2a1:auto_generated.address_a[1]
address_a[2] => altsyncram_v2a1:auto_generated.address_a[2]
address_a[3] => altsyncram_v2a1:auto_generated.address_a[3]
address_a[4] => altsyncram_v2a1:auto_generated.address_a[4]
address_a[5] => altsyncram_v2a1:auto_generated.address_a[5]
address_a[6] => altsyncram_v2a1:auto_generated.address_a[6]
address_a[7] => altsyncram_v2a1:auto_generated.address_a[7]
address_a[8] => altsyncram_v2a1:auto_generated.address_a[8]
address_a[9] => altsyncram_v2a1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_v2a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_v2a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_v2a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_v2a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_v2a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_v2a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_v2a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_v2a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_v2a1:auto_generated.q_a[7]
q_a[8] <= altsyncram_v2a1:auto_generated.q_a[8]
q_a[9] <= altsyncram_v2a1:auto_generated.q_a[9]
q_a[10] <= altsyncram_v2a1:auto_generated.q_a[10]
q_a[11] <= altsyncram_v2a1:auto_generated.q_a[11]
q_a[12] <= altsyncram_v2a1:auto_generated.q_a[12]
q_a[13] <= altsyncram_v2a1:auto_generated.q_a[13]
q_a[14] <= altsyncram_v2a1:auto_generated.q_a[14]
q_a[15] <= altsyncram_v2a1:auto_generated.q_a[15]
q_a[16] <= altsyncram_v2a1:auto_generated.q_a[16]
q_a[17] <= altsyncram_v2a1:auto_generated.q_a[17]
q_a[18] <= altsyncram_v2a1:auto_generated.q_a[18]
q_a[19] <= altsyncram_v2a1:auto_generated.q_a[19]
q_a[20] <= altsyncram_v2a1:auto_generated.q_a[20]
q_a[21] <= altsyncram_v2a1:auto_generated.q_a[21]
q_a[22] <= altsyncram_v2a1:auto_generated.q_a[22]
q_a[23] <= altsyncram_v2a1:auto_generated.q_a[23]
q_a[24] <= altsyncram_v2a1:auto_generated.q_a[24]
q_a[25] <= altsyncram_v2a1:auto_generated.q_a[25]
q_a[26] <= altsyncram_v2a1:auto_generated.q_a[26]
q_a[27] <= altsyncram_v2a1:auto_generated.q_a[27]
q_a[28] <= altsyncram_v2a1:auto_generated.q_a[28]
q_a[29] <= altsyncram_v2a1:auto_generated.q_a[29]
q_a[30] <= altsyncram_v2a1:auto_generated.q_a[30]
q_a[31] <= altsyncram_v2a1:auto_generated.q_a[31]
q_a[32] <= altsyncram_v2a1:auto_generated.q_a[32]
q_a[33] <= altsyncram_v2a1:auto_generated.q_a[33]
q_a[34] <= altsyncram_v2a1:auto_generated.q_a[34]
q_a[35] <= altsyncram_v2a1:auto_generated.q_a[35]
q_a[36] <= altsyncram_v2a1:auto_generated.q_a[36]
q_a[37] <= altsyncram_v2a1:auto_generated.q_a[37]
q_a[38] <= altsyncram_v2a1:auto_generated.q_a[38]
q_a[39] <= altsyncram_v2a1:auto_generated.q_a[39]
q_a[40] <= altsyncram_v2a1:auto_generated.q_a[40]
q_a[41] <= altsyncram_v2a1:auto_generated.q_a[41]
q_a[42] <= altsyncram_v2a1:auto_generated.q_a[42]
q_a[43] <= altsyncram_v2a1:auto_generated.q_a[43]
q_a[44] <= altsyncram_v2a1:auto_generated.q_a[44]
q_a[45] <= altsyncram_v2a1:auto_generated.q_a[45]
q_a[46] <= altsyncram_v2a1:auto_generated.q_a[46]
q_a[47] <= altsyncram_v2a1:auto_generated.q_a[47]
q_a[48] <= altsyncram_v2a1:auto_generated.q_a[48]
q_a[49] <= altsyncram_v2a1:auto_generated.q_a[49]
q_a[50] <= altsyncram_v2a1:auto_generated.q_a[50]
q_a[51] <= altsyncram_v2a1:auto_generated.q_a[51]
q_a[52] <= altsyncram_v2a1:auto_generated.q_a[52]
q_a[53] <= altsyncram_v2a1:auto_generated.q_a[53]
q_a[54] <= altsyncram_v2a1:auto_generated.q_a[54]
q_a[55] <= altsyncram_v2a1:auto_generated.q_a[55]
q_a[56] <= altsyncram_v2a1:auto_generated.q_a[56]
q_a[57] <= altsyncram_v2a1:auto_generated.q_a[57]
q_a[58] <= altsyncram_v2a1:auto_generated.q_a[58]
q_a[59] <= altsyncram_v2a1:auto_generated.q_a[59]
q_a[60] <= altsyncram_v2a1:auto_generated.q_a[60]
q_a[61] <= altsyncram_v2a1:auto_generated.q_a[61]
q_a[62] <= altsyncram_v2a1:auto_generated.q_a[62]
q_a[63] <= altsyncram_v2a1:auto_generated.q_a[63]
q_a[64] <= altsyncram_v2a1:auto_generated.q_a[64]
q_a[65] <= altsyncram_v2a1:auto_generated.q_a[65]
q_a[66] <= altsyncram_v2a1:auto_generated.q_a[66]
q_a[67] <= altsyncram_v2a1:auto_generated.q_a[67]
q_a[68] <= altsyncram_v2a1:auto_generated.q_a[68]
q_a[69] <= altsyncram_v2a1:auto_generated.q_a[69]
q_a[70] <= altsyncram_v2a1:auto_generated.q_a[70]
q_a[71] <= altsyncram_v2a1:auto_generated.q_a[71]
q_a[72] <= altsyncram_v2a1:auto_generated.q_a[72]
q_a[73] <= altsyncram_v2a1:auto_generated.q_a[73]
q_a[74] <= altsyncram_v2a1:auto_generated.q_a[74]
q_a[75] <= altsyncram_v2a1:auto_generated.q_a[75]
q_a[76] <= altsyncram_v2a1:auto_generated.q_a[76]
q_a[77] <= altsyncram_v2a1:auto_generated.q_a[77]
q_a[78] <= altsyncram_v2a1:auto_generated.q_a[78]
q_a[79] <= altsyncram_v2a1:auto_generated.q_a[79]
q_a[80] <= altsyncram_v2a1:auto_generated.q_a[80]
q_a[81] <= altsyncram_v2a1:auto_generated.q_a[81]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Lab1Full|UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT
q_a[64] <= ram_block1a64.PORTADATAOUT
q_a[65] <= ram_block1a65.PORTADATAOUT
q_a[66] <= ram_block1a66.PORTADATAOUT
q_a[67] <= ram_block1a67.PORTADATAOUT
q_a[68] <= ram_block1a68.PORTADATAOUT
q_a[69] <= ram_block1a69.PORTADATAOUT
q_a[70] <= ram_block1a70.PORTADATAOUT
q_a[71] <= ram_block1a71.PORTADATAOUT
q_a[72] <= ram_block1a72.PORTADATAOUT
q_a[73] <= ram_block1a73.PORTADATAOUT
q_a[74] <= ram_block1a74.PORTADATAOUT
q_a[75] <= ram_block1a75.PORTADATAOUT
q_a[76] <= ram_block1a76.PORTADATAOUT
q_a[77] <= ram_block1a77.PORTADATAOUT
q_a[78] <= ram_block1a78.PORTADATAOUT
q_a[79] <= ram_block1a79.PORTADATAOUT
q_a[80] <= ram_block1a80.PORTADATAOUT
q_a[81] <= ram_block1a81.PORTADATAOUT


|Lab1Full|UA:inst2|ua_ct10:b2v_inst1
aclr => lpm_counter:LPM_COUNTER_component.aclr
clock => lpm_counter:LPM_COUNTER_component.clock
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
data[4] => lpm_counter:LPM_COUNTER_component.data[4]
data[5] => lpm_counter:LPM_COUNTER_component.data[5]
data[6] => lpm_counter:LPM_COUNTER_component.data[6]
data[7] => lpm_counter:LPM_COUNTER_component.data[7]
data[8] => lpm_counter:LPM_COUNTER_component.data[8]
data[9] => lpm_counter:LPM_COUNTER_component.data[9]
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]
q[5] <= lpm_counter:LPM_COUNTER_component.q[5]
q[6] <= lpm_counter:LPM_COUNTER_component.q[6]
q[7] <= lpm_counter:LPM_COUNTER_component.q[7]
q[8] <= lpm_counter:LPM_COUNTER_component.q[8]
q[9] <= lpm_counter:LPM_COUNTER_component.q[9]


|Lab1Full|UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component
clock => cntr_t6j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_t6j:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_t6j:auto_generated.sload
data[0] => cntr_t6j:auto_generated.data[0]
data[1] => cntr_t6j:auto_generated.data[1]
data[2] => cntr_t6j:auto_generated.data[2]
data[3] => cntr_t6j:auto_generated.data[3]
data[4] => cntr_t6j:auto_generated.data[4]
data[5] => cntr_t6j:auto_generated.data[5]
data[6] => cntr_t6j:auto_generated.data[6]
data[7] => cntr_t6j:auto_generated.data[7]
data[8] => cntr_t6j:auto_generated.data[8]
data[9] => cntr_t6j:auto_generated.data[9]
cin => ~NO_FANOUT~
q[0] <= cntr_t6j:auto_generated.q[0]
q[1] <= cntr_t6j:auto_generated.q[1]
q[2] <= cntr_t6j:auto_generated.q[2]
q[3] <= cntr_t6j:auto_generated.q[3]
q[4] <= cntr_t6j:auto_generated.q[4]
q[5] <= cntr_t6j:auto_generated.q[5]
q[6] <= cntr_t6j:auto_generated.q[6]
q[7] <= cntr_t6j:auto_generated.q[7]
q[8] <= cntr_t6j:auto_generated.q[8]
q[9] <= cntr_t6j:auto_generated.q[9]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Lab1Full|UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated
aclr => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[9].IN1


|Lab1Full|UA:inst2|ua_ms67x1:b2v_inst13
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data10 => LPM_MUX:LPM_MUX_component.DATA[10][0]
data11 => LPM_MUX:LPM_MUX_component.DATA[11][0]
data12 => LPM_MUX:LPM_MUX_component.DATA[12][0]
data13 => LPM_MUX:LPM_MUX_component.DATA[13][0]
data14 => LPM_MUX:LPM_MUX_component.DATA[14][0]
data15 => LPM_MUX:LPM_MUX_component.DATA[15][0]
data16 => LPM_MUX:LPM_MUX_component.DATA[16][0]
data17 => LPM_MUX:LPM_MUX_component.DATA[17][0]
data18 => LPM_MUX:LPM_MUX_component.DATA[18][0]
data19 => LPM_MUX:LPM_MUX_component.DATA[19][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
data20 => LPM_MUX:LPM_MUX_component.DATA[20][0]
data21 => LPM_MUX:LPM_MUX_component.DATA[21][0]
data22 => LPM_MUX:LPM_MUX_component.DATA[22][0]
data23 => LPM_MUX:LPM_MUX_component.DATA[23][0]
data24 => LPM_MUX:LPM_MUX_component.DATA[24][0]
data25 => LPM_MUX:LPM_MUX_component.DATA[25][0]
data26 => LPM_MUX:LPM_MUX_component.DATA[26][0]
data27 => LPM_MUX:LPM_MUX_component.DATA[27][0]
data28 => LPM_MUX:LPM_MUX_component.DATA[28][0]
data29 => LPM_MUX:LPM_MUX_component.DATA[29][0]
data3 => LPM_MUX:LPM_MUX_component.DATA[3][0]
data30 => LPM_MUX:LPM_MUX_component.DATA[30][0]
data31 => LPM_MUX:LPM_MUX_component.DATA[31][0]
data32 => LPM_MUX:LPM_MUX_component.DATA[32][0]
data33 => LPM_MUX:LPM_MUX_component.DATA[33][0]
data34 => LPM_MUX:LPM_MUX_component.DATA[34][0]
data35 => LPM_MUX:LPM_MUX_component.DATA[35][0]
data36 => LPM_MUX:LPM_MUX_component.DATA[36][0]
data37 => LPM_MUX:LPM_MUX_component.DATA[37][0]
data38 => LPM_MUX:LPM_MUX_component.DATA[38][0]
data39 => LPM_MUX:LPM_MUX_component.DATA[39][0]
data4 => LPM_MUX:LPM_MUX_component.DATA[4][0]
data40 => LPM_MUX:LPM_MUX_component.DATA[40][0]
data41 => LPM_MUX:LPM_MUX_component.DATA[41][0]
data42 => LPM_MUX:LPM_MUX_component.DATA[42][0]
data43 => LPM_MUX:LPM_MUX_component.DATA[43][0]
data44 => LPM_MUX:LPM_MUX_component.DATA[44][0]
data45 => LPM_MUX:LPM_MUX_component.DATA[45][0]
data46 => LPM_MUX:LPM_MUX_component.DATA[46][0]
data47 => LPM_MUX:LPM_MUX_component.DATA[47][0]
data48 => LPM_MUX:LPM_MUX_component.DATA[48][0]
data49 => LPM_MUX:LPM_MUX_component.DATA[49][0]
data5 => LPM_MUX:LPM_MUX_component.DATA[5][0]
data50 => LPM_MUX:LPM_MUX_component.DATA[50][0]
data51 => LPM_MUX:LPM_MUX_component.DATA[51][0]
data52 => LPM_MUX:LPM_MUX_component.DATA[52][0]
data53 => LPM_MUX:LPM_MUX_component.DATA[53][0]
data54 => LPM_MUX:LPM_MUX_component.DATA[54][0]
data55 => LPM_MUX:LPM_MUX_component.DATA[55][0]
data56 => LPM_MUX:LPM_MUX_component.DATA[56][0]
data57 => LPM_MUX:LPM_MUX_component.DATA[57][0]
data58 => LPM_MUX:LPM_MUX_component.DATA[58][0]
data59 => LPM_MUX:LPM_MUX_component.DATA[59][0]
data6 => LPM_MUX:LPM_MUX_component.DATA[6][0]
data60 => LPM_MUX:LPM_MUX_component.DATA[60][0]
data61 => LPM_MUX:LPM_MUX_component.DATA[61][0]
data62 => LPM_MUX:LPM_MUX_component.DATA[62][0]
data63 => LPM_MUX:LPM_MUX_component.DATA[63][0]
data64 => LPM_MUX:LPM_MUX_component.DATA[64][0]
data65 => LPM_MUX:LPM_MUX_component.DATA[65][0]
data66 => LPM_MUX:LPM_MUX_component.DATA[66][0]
data7 => LPM_MUX:LPM_MUX_component.DATA[7][0]
data8 => LPM_MUX:LPM_MUX_component.DATA[8][0]
data9 => LPM_MUX:LPM_MUX_component.DATA[9][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
sel[3] => LPM_MUX:LPM_MUX_component.SEL[3]
sel[4] => LPM_MUX:LPM_MUX_component.SEL[4]
sel[5] => LPM_MUX:LPM_MUX_component.SEL[5]
sel[6] => LPM_MUX:LPM_MUX_component.SEL[6]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|Lab1Full|UA:inst2|ua_ms67x1:b2v_inst13|lpm_mux:LPM_MUX_component
data[0][0] => mux_a8e:auto_generated.data[0]
data[1][0] => mux_a8e:auto_generated.data[1]
data[2][0] => mux_a8e:auto_generated.data[2]
data[3][0] => mux_a8e:auto_generated.data[3]
data[4][0] => mux_a8e:auto_generated.data[4]
data[5][0] => mux_a8e:auto_generated.data[5]
data[6][0] => mux_a8e:auto_generated.data[6]
data[7][0] => mux_a8e:auto_generated.data[7]
data[8][0] => mux_a8e:auto_generated.data[8]
data[9][0] => mux_a8e:auto_generated.data[9]
data[10][0] => mux_a8e:auto_generated.data[10]
data[11][0] => mux_a8e:auto_generated.data[11]
data[12][0] => mux_a8e:auto_generated.data[12]
data[13][0] => mux_a8e:auto_generated.data[13]
data[14][0] => mux_a8e:auto_generated.data[14]
data[15][0] => mux_a8e:auto_generated.data[15]
data[16][0] => mux_a8e:auto_generated.data[16]
data[17][0] => mux_a8e:auto_generated.data[17]
data[18][0] => mux_a8e:auto_generated.data[18]
data[19][0] => mux_a8e:auto_generated.data[19]
data[20][0] => mux_a8e:auto_generated.data[20]
data[21][0] => mux_a8e:auto_generated.data[21]
data[22][0] => mux_a8e:auto_generated.data[22]
data[23][0] => mux_a8e:auto_generated.data[23]
data[24][0] => mux_a8e:auto_generated.data[24]
data[25][0] => mux_a8e:auto_generated.data[25]
data[26][0] => mux_a8e:auto_generated.data[26]
data[27][0] => mux_a8e:auto_generated.data[27]
data[28][0] => mux_a8e:auto_generated.data[28]
data[29][0] => mux_a8e:auto_generated.data[29]
data[30][0] => mux_a8e:auto_generated.data[30]
data[31][0] => mux_a8e:auto_generated.data[31]
data[32][0] => mux_a8e:auto_generated.data[32]
data[33][0] => mux_a8e:auto_generated.data[33]
data[34][0] => mux_a8e:auto_generated.data[34]
data[35][0] => mux_a8e:auto_generated.data[35]
data[36][0] => mux_a8e:auto_generated.data[36]
data[37][0] => mux_a8e:auto_generated.data[37]
data[38][0] => mux_a8e:auto_generated.data[38]
data[39][0] => mux_a8e:auto_generated.data[39]
data[40][0] => mux_a8e:auto_generated.data[40]
data[41][0] => mux_a8e:auto_generated.data[41]
data[42][0] => mux_a8e:auto_generated.data[42]
data[43][0] => mux_a8e:auto_generated.data[43]
data[44][0] => mux_a8e:auto_generated.data[44]
data[45][0] => mux_a8e:auto_generated.data[45]
data[46][0] => mux_a8e:auto_generated.data[46]
data[47][0] => mux_a8e:auto_generated.data[47]
data[48][0] => mux_a8e:auto_generated.data[48]
data[49][0] => mux_a8e:auto_generated.data[49]
data[50][0] => mux_a8e:auto_generated.data[50]
data[51][0] => mux_a8e:auto_generated.data[51]
data[52][0] => mux_a8e:auto_generated.data[52]
data[53][0] => mux_a8e:auto_generated.data[53]
data[54][0] => mux_a8e:auto_generated.data[54]
data[55][0] => mux_a8e:auto_generated.data[55]
data[56][0] => mux_a8e:auto_generated.data[56]
data[57][0] => mux_a8e:auto_generated.data[57]
data[58][0] => mux_a8e:auto_generated.data[58]
data[59][0] => mux_a8e:auto_generated.data[59]
data[60][0] => mux_a8e:auto_generated.data[60]
data[61][0] => mux_a8e:auto_generated.data[61]
data[62][0] => mux_a8e:auto_generated.data[62]
data[63][0] => mux_a8e:auto_generated.data[63]
data[64][0] => mux_a8e:auto_generated.data[64]
data[65][0] => mux_a8e:auto_generated.data[65]
data[66][0] => mux_a8e:auto_generated.data[66]
sel[0] => mux_a8e:auto_generated.sel[0]
sel[1] => mux_a8e:auto_generated.sel[1]
sel[2] => mux_a8e:auto_generated.sel[2]
sel[3] => mux_a8e:auto_generated.sel[3]
sel[4] => mux_a8e:auto_generated.sel[4]
sel[5] => mux_a8e:auto_generated.sel[5]
sel[6] => mux_a8e:auto_generated.sel[6]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_a8e:auto_generated.result[0]


|Lab1Full|UA:inst2|ua_ms67x1:b2v_inst13|lpm_mux:LPM_MUX_component|mux_a8e:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[11] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => _.IN1
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN1
data[26] => _.IN1
data[26] => _.IN1
data[26] => _.IN1
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN1
data[30] => _.IN1
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[40] => _.IN0
data[40] => _.IN0
data[40] => _.IN0
data[40] => _.IN0
data[40] => _.IN0
data[40] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[41] => _.IN0
data[41] => _.IN0
data[41] => _.IN0
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN0
data[43] => _.IN0
data[43] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[44] => _.IN0
data[44] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[45] => _.IN0
data[46] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN0
data[47] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[50] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN0
data[56] => _.IN0
data[56] => _.IN0
data[56] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[57] => _.IN0
data[58] => _.IN1
data[58] => _.IN1
data[58] => _.IN1
data[58] => _.IN1
data[59] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN1
data[62] => _.IN1
data[63] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[66] => _.IN1
data[66] => _.IN1
data[66] => _.IN1
data[66] => _.IN1
data[66] => _.IN1
data[66] => _.IN1
data[66] => _.IN1
data[66] => _.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[6] => result_node[0].IN0
sel[6] => _.IN0


|Lab1Full|UA:inst2|ua_ct4:b2v_inst2
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
sclr => lpm_counter:LPM_COUNTER_component.sclr
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|Lab1Full|UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component
clock => cntr_cri:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_cri:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_cri:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_cri:auto_generated.q[0]
q[1] <= cntr_cri:auto_generated.q[1]
q[2] <= cntr_cri:auto_generated.q[2]
q[3] <= cntr_cri:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Lab1Full|UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Lab1Full|USBBridge:isntx
mode_usb_n => SYNTHESIZED_WIRE_31.IN1
mode_usb_n => usb_ct3:b2v_inst5.aclr
mode_usb_n => SYNTHESIZED_WIRE_13.IN1
mode_usb_n => USB_RDn.OE
mode_usb_n => USB_WR.OE
USB_TXEn => SYNTHESIZED_WIRE_29.IN1
USB_RXFn => SYNTHESIZED_WIRE_30.IN1
CLKIN => usb_mux1x2:b2v_inst116.data1
CLKIN => usb_ct3:b2v_inst5.clock
CLKIN => USBWR.CLK
CLKIN => USBRDn.CLK
RDY => usb_mux8x19:b2v_instmux2.data18x[0]
ZF => usb_mux8x19:b2v_instmux2.data18x[1]
SF => usb_mux8x19:b2v_instmux2.data18x[2]
CF => usb_mux8x19:b2v_instmux2.data18x[3]
DIV0 => usb_mux8x19:b2v_instmux2.data18x[5]
PRS => usb_mux8x19:b2v_instmux2.data18x[4]
BusOut[0] => usb_rg8e:b2v_inst43.DI[0]
BusOut[1] => usb_rg8e:b2v_inst43.DI[1]
BusOut[2] => usb_rg8e:b2v_inst43.DI[2]
BusOut[3] => usb_rg8e:b2v_inst43.DI[3]
BusOut[4] => usb_rg8e:b2v_inst43.DI[4]
BusOut[5] => usb_rg8e:b2v_inst43.DI[5]
BusOut[6] => usb_rg8e:b2v_inst43.DI[6]
BusOut[7] => usb_rg8e:b2v_inst43.DI[7]
BusOut[8] => usb_rg8e:b2v_inst9.DI[0]
BusOut[9] => usb_rg8e:b2v_inst9.DI[1]
BusOut[10] => usb_rg8e:b2v_inst9.DI[2]
BusOut[11] => usb_rg8e:b2v_inst9.DI[3]
BusOut[12] => usb_rg8e:b2v_inst9.DI[4]
BusOut[13] => usb_rg8e:b2v_inst9.DI[5]
BusOut[14] => usb_rg8e:b2v_inst9.DI[6]
BusOut[15] => usb_rg8e:b2v_inst9.DI[7]
BusOut[16] => usb_rg8e:b2v_inst37.DI[0]
BusOut[17] => usb_rg8e:b2v_inst37.DI[1]
BusOut[18] => usb_rg8e:b2v_inst37.DI[2]
BusOut[19] => usb_rg8e:b2v_inst37.DI[3]
BusOut[20] => usb_rg8e:b2v_inst37.DI[4]
BusOut[21] => usb_rg8e:b2v_inst37.DI[5]
BusOut[22] => usb_rg8e:b2v_inst37.DI[6]
BusOut[23] => usb_rg8e:b2v_inst37.DI[7]
BusOut[24] => usb_rg8e:b2v_inst38.DI[0]
BusOut[25] => usb_rg8e:b2v_inst38.DI[1]
BusOut[26] => usb_rg8e:b2v_inst38.DI[2]
BusOut[27] => usb_rg8e:b2v_inst38.DI[3]
BusOut[28] => usb_rg8e:b2v_inst38.DI[4]
BusOut[29] => usb_rg8e:b2v_inst38.DI[5]
BusOut[30] => usb_rg8e:b2v_inst38.DI[6]
BusOut[31] => usb_rg8e:b2v_inst38.DI[7]
P[0] => usb_mux8x19:b2v_instmux2.data8x[0]
P[1] => usb_mux8x19:b2v_instmux2.data8x[1]
P[2] => usb_mux8x19:b2v_instmux2.data8x[2]
P[3] => usb_mux8x19:b2v_instmux2.data8x[3]
P[4] => usb_mux8x19:b2v_instmux2.data8x[4]
P[5] => usb_mux8x19:b2v_instmux2.data8x[5]
P[6] => usb_mux8x19:b2v_instmux2.data8x[6]
P[7] => usb_mux8x19:b2v_instmux2.data8x[7]
P[8] => usb_mux8x19:b2v_instmux2.data9x[0]
P[9] => usb_mux8x19:b2v_instmux2.data9x[1]
P[10] => usb_mux8x19:b2v_instmux2.data9x[2]
P[11] => usb_mux8x19:b2v_instmux2.data9x[3]
P[12] => usb_mux8x19:b2v_instmux2.data9x[4]
P[13] => usb_mux8x19:b2v_instmux2.data9x[5]
P[14] => usb_mux8x19:b2v_instmux2.data9x[6]
P[15] => usb_mux8x19:b2v_instmux2.data9x[7]
P[16] => usb_mux8x19:b2v_instmux2.data10x[0]
P[17] => usb_mux8x19:b2v_instmux2.data10x[1]
P[18] => usb_mux8x19:b2v_instmux2.data10x[2]
P[19] => usb_mux8x19:b2v_instmux2.data10x[3]
P[20] => usb_mux8x19:b2v_instmux2.data10x[4]
P[21] => usb_mux8x19:b2v_instmux2.data10x[5]
P[22] => usb_mux8x19:b2v_instmux2.data10x[6]
P[23] => usb_mux8x19:b2v_instmux2.data10x[7]
P[24] => usb_mux8x19:b2v_instmux2.data11x[0]
P[25] => usb_mux8x19:b2v_instmux2.data11x[1]
P[26] => usb_mux8x19:b2v_instmux2.data11x[2]
P[27] => usb_mux8x19:b2v_instmux2.data11x[3]
P[28] => usb_mux8x19:b2v_instmux2.data11x[4]
P[29] => usb_mux8x19:b2v_instmux2.data11x[5]
P[30] => usb_mux8x19:b2v_instmux2.data11x[6]
P[31] => usb_mux8x19:b2v_instmux2.data11x[7]
P[32] => usb_mux8x19:b2v_instmux2.data12x[0]
P[33] => usb_mux8x19:b2v_instmux2.data12x[1]
P[34] => usb_mux8x19:b2v_instmux2.data12x[2]
P[35] => usb_mux8x19:b2v_instmux2.data12x[3]
P[36] => usb_mux8x19:b2v_instmux2.data12x[4]
P[37] => usb_mux8x19:b2v_instmux2.data12x[5]
P[38] => usb_mux8x19:b2v_instmux2.data12x[6]
P[39] => usb_mux8x19:b2v_instmux2.data12x[7]
P[40] => usb_mux8x19:b2v_instmux2.data13x[0]
P[41] => usb_mux8x19:b2v_instmux2.data13x[1]
P[42] => usb_mux8x19:b2v_instmux2.data13x[2]
P[43] => usb_mux8x19:b2v_instmux2.data13x[3]
P[44] => usb_mux8x19:b2v_instmux2.data13x[4]
P[45] => usb_mux8x19:b2v_instmux2.data13x[5]
P[46] => usb_mux8x19:b2v_instmux2.data13x[6]
P[47] => usb_mux8x19:b2v_instmux2.data13x[7]
P[48] => usb_mux8x19:b2v_instmux2.data14x[0]
P[49] => usb_mux8x19:b2v_instmux2.data14x[1]
P[50] => usb_mux8x19:b2v_instmux2.data14x[2]
P[51] => usb_mux8x19:b2v_instmux2.data14x[3]
P[52] => usb_mux8x19:b2v_instmux2.data14x[4]
P[53] => usb_mux8x19:b2v_instmux2.data14x[5]
P[54] => usb_mux8x19:b2v_instmux2.data14x[6]
P[55] => usb_mux8x19:b2v_instmux2.data14x[7]
P[56] => usb_mux8x19:b2v_instmux2.data15x[0]
P[57] => usb_mux8x19:b2v_instmux2.data15x[1]
P[58] => usb_mux8x19:b2v_instmux2.data15x[2]
P[59] => usb_mux8x19:b2v_instmux2.data15x[3]
P[60] => usb_mux8x19:b2v_instmux2.data15x[4]
P[61] => usb_mux8x19:b2v_instmux2.data15x[5]
P[62] => usb_mux8x19:b2v_instmux2.data15x[6]
P[63] => usb_mux8x19:b2v_instmux2.data15x[7]
USB_Data[0] <> USB_Data[0]
USB_Data[1] <> USB_Data[1]
USB_Data[2] <> USB_Data[2]
USB_Data[3] <> USB_Data[3]
USB_Data[4] <> USB_Data[4]
USB_Data[5] <> USB_Data[5]
USB_Data[6] <> USB_Data[6]
USB_Data[7] <> USB_Data[7]
USB_WR <= USB_WR.DB_MAX_OUTPUT_PORT_TYPE
USB_RDn <= USB_RDn.DB_MAX_OUTPUT_PORT_TYPE
Mode <= usb_rg8e:b2v_inst11.DO[0]
OClk <= usb_mux1x2:b2v_inst116.result
Reset <= DOStrobes[0].DB_MAX_OUTPUT_PORT_TYPE
X <= X_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Z <= Z_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
BusIn[0] <= BusIn[0].DB_MAX_OUTPUT_PORT_TYPE
BusIn[1] <= BusIn[1].DB_MAX_OUTPUT_PORT_TYPE
BusIn[2] <= BusIn[2].DB_MAX_OUTPUT_PORT_TYPE
BusIn[3] <= BusIn[3].DB_MAX_OUTPUT_PORT_TYPE
BusIn[4] <= BusIn[4].DB_MAX_OUTPUT_PORT_TYPE
BusIn[5] <= BusIn[5].DB_MAX_OUTPUT_PORT_TYPE
BusIn[6] <= BusIn[6].DB_MAX_OUTPUT_PORT_TYPE
BusIn[7] <= BusIn[7].DB_MAX_OUTPUT_PORT_TYPE
BusIn[8] <= BusIn[8].DB_MAX_OUTPUT_PORT_TYPE
BusIn[9] <= BusIn[9].DB_MAX_OUTPUT_PORT_TYPE
BusIn[10] <= BusIn[10].DB_MAX_OUTPUT_PORT_TYPE
BusIn[11] <= BusIn[11].DB_MAX_OUTPUT_PORT_TYPE
BusIn[12] <= BusIn[12].DB_MAX_OUTPUT_PORT_TYPE
BusIn[13] <= BusIn[13].DB_MAX_OUTPUT_PORT_TYPE
BusIn[14] <= BusIn[14].DB_MAX_OUTPUT_PORT_TYPE
BusIn[15] <= BusIn[15].DB_MAX_OUTPUT_PORT_TYPE
BusIn[16] <= BusIn[16].DB_MAX_OUTPUT_PORT_TYPE
BusIn[17] <= BusIn[17].DB_MAX_OUTPUT_PORT_TYPE
BusIn[18] <= BusIn[18].DB_MAX_OUTPUT_PORT_TYPE
BusIn[19] <= BusIn[19].DB_MAX_OUTPUT_PORT_TYPE
BusIn[20] <= BusIn[20].DB_MAX_OUTPUT_PORT_TYPE
BusIn[21] <= BusIn[21].DB_MAX_OUTPUT_PORT_TYPE
BusIn[22] <= BusIn[22].DB_MAX_OUTPUT_PORT_TYPE
BusIn[23] <= BusIn[23].DB_MAX_OUTPUT_PORT_TYPE
BusIn[24] <= BusIn[24].DB_MAX_OUTPUT_PORT_TYPE
BusIn[25] <= BusIn[25].DB_MAX_OUTPUT_PORT_TYPE
BusIn[26] <= BusIn[26].DB_MAX_OUTPUT_PORT_TYPE
BusIn[27] <= BusIn[27].DB_MAX_OUTPUT_PORT_TYPE
BusIn[28] <= BusIn[28].DB_MAX_OUTPUT_PORT_TYPE
BusIn[29] <= BusIn[29].DB_MAX_OUTPUT_PORT_TYPE
BusIn[30] <= BusIn[30].DB_MAX_OUTPUT_PORT_TYPE
BusIn[31] <= BusIn[31].DB_MAX_OUTPUT_PORT_TYPE
Y[0] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[32] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[33] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[34] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[35] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[36] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[37] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[38] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[39] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[40] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[41] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[42] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[43] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[44] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[45] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[46] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[47] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[48] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[49] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[50] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[51] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[52] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[53] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[54] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[55] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[56] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[57] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[58] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[59] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[60] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[61] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[62] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[63] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|USBBridge:isntx|USB_RG8E:b2v_inst
C => DO_ALTERA_SYNTHESIZED[5].CLK
C => DO_ALTERA_SYNTHESIZED[4].CLK
C => DO_ALTERA_SYNTHESIZED[3].CLK
C => DO_ALTERA_SYNTHESIZED[2].CLK
C => DO_ALTERA_SYNTHESIZED[1].CLK
C => DO_ALTERA_SYNTHESIZED[7].CLK
C => DO_ALTERA_SYNTHESIZED[6].CLK
C => DO_ALTERA_SYNTHESIZED[0].CLK
E => DO_ALTERA_SYNTHESIZED[5].ENA
E => DO_ALTERA_SYNTHESIZED[0].ENA
E => DO_ALTERA_SYNTHESIZED[6].ENA
E => DO_ALTERA_SYNTHESIZED[7].ENA
E => DO_ALTERA_SYNTHESIZED[1].ENA
E => DO_ALTERA_SYNTHESIZED[2].ENA
E => DO_ALTERA_SYNTHESIZED[3].ENA
E => DO_ALTERA_SYNTHESIZED[4].ENA
DI[0] => DO_ALTERA_SYNTHESIZED[0].DATAIN
DI[1] => DO_ALTERA_SYNTHESIZED[1].DATAIN
DI[2] => DO_ALTERA_SYNTHESIZED[2].DATAIN
DI[3] => DO_ALTERA_SYNTHESIZED[3].DATAIN
DI[4] => DO_ALTERA_SYNTHESIZED[4].DATAIN
DI[5] => DO_ALTERA_SYNTHESIZED[5].DATAIN
DI[6] => DO_ALTERA_SYNTHESIZED[6].DATAIN
DI[7] => DO_ALTERA_SYNTHESIZED[7].DATAIN
DO[0] <= DO_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= DO_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= DO_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|USBBridge:isntx|USB_RG8E:b2v_inst11
C => DO_ALTERA_SYNTHESIZED[5].CLK
C => DO_ALTERA_SYNTHESIZED[4].CLK
C => DO_ALTERA_SYNTHESIZED[3].CLK
C => DO_ALTERA_SYNTHESIZED[2].CLK
C => DO_ALTERA_SYNTHESIZED[1].CLK
C => DO_ALTERA_SYNTHESIZED[7].CLK
C => DO_ALTERA_SYNTHESIZED[6].CLK
C => DO_ALTERA_SYNTHESIZED[0].CLK
E => DO_ALTERA_SYNTHESIZED[5].ENA
E => DO_ALTERA_SYNTHESIZED[0].ENA
E => DO_ALTERA_SYNTHESIZED[6].ENA
E => DO_ALTERA_SYNTHESIZED[7].ENA
E => DO_ALTERA_SYNTHESIZED[1].ENA
E => DO_ALTERA_SYNTHESIZED[2].ENA
E => DO_ALTERA_SYNTHESIZED[3].ENA
E => DO_ALTERA_SYNTHESIZED[4].ENA
DI[0] => DO_ALTERA_SYNTHESIZED[0].DATAIN
DI[1] => DO_ALTERA_SYNTHESIZED[1].DATAIN
DI[2] => DO_ALTERA_SYNTHESIZED[2].DATAIN
DI[3] => DO_ALTERA_SYNTHESIZED[3].DATAIN
DI[4] => DO_ALTERA_SYNTHESIZED[4].DATAIN
DI[5] => DO_ALTERA_SYNTHESIZED[5].DATAIN
DI[6] => DO_ALTERA_SYNTHESIZED[6].DATAIN
DI[7] => DO_ALTERA_SYNTHESIZED[7].DATAIN
DO[0] <= DO_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= DO_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= DO_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|USBBridge:isntx|USB_MUX1x2:b2v_inst116
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|Lab1Full|USBBridge:isntx|USB_MUX1x2:b2v_inst116|lpm_mux:LPM_MUX_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|Lab1Full|USBBridge:isntx|USB_MUX1x2:b2v_inst116|lpm_mux:LPM_MUX_component|mux_96e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Lab1Full|USBBridge:isntx|USB_DC8:b2v_inst14
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
data[2] => lpm_decode:LPM_DECODE_component.data[2]
data[3] => lpm_decode:LPM_DECODE_component.data[3]
data[4] => lpm_decode:LPM_DECODE_component.data[4]
data[5] => lpm_decode:LPM_DECODE_component.data[5]
data[6] => lpm_decode:LPM_DECODE_component.data[6]
enable => lpm_decode:LPM_DECODE_component.enable
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq10 <= lpm_decode:LPM_DECODE_component.eq[10]
eq11 <= lpm_decode:LPM_DECODE_component.eq[11]
eq12 <= lpm_decode:LPM_DECODE_component.eq[12]
eq13 <= lpm_decode:LPM_DECODE_component.eq[13]
eq14 <= lpm_decode:LPM_DECODE_component.eq[14]
eq15 <= lpm_decode:LPM_DECODE_component.eq[15]
eq16 <= lpm_decode:LPM_DECODE_component.eq[16]
eq17 <= lpm_decode:LPM_DECODE_component.eq[17]
eq18 <= lpm_decode:LPM_DECODE_component.eq[18]
eq19 <= lpm_decode:LPM_DECODE_component.eq[19]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]
eq20 <= lpm_decode:LPM_DECODE_component.eq[20]
eq21 <= lpm_decode:LPM_DECODE_component.eq[21]
eq22 <= lpm_decode:LPM_DECODE_component.eq[22]
eq23 <= lpm_decode:LPM_DECODE_component.eq[23]
eq24 <= lpm_decode:LPM_DECODE_component.eq[24]
eq25 <= lpm_decode:LPM_DECODE_component.eq[25]
eq26 <= lpm_decode:LPM_DECODE_component.eq[26]
eq27 <= lpm_decode:LPM_DECODE_component.eq[27]
eq28 <= lpm_decode:LPM_DECODE_component.eq[28]
eq3 <= lpm_decode:LPM_DECODE_component.eq[3]
eq4 <= lpm_decode:LPM_DECODE_component.eq[4]
eq5 <= lpm_decode:LPM_DECODE_component.eq[5]
eq6 <= lpm_decode:LPM_DECODE_component.eq[6]
eq7 <= lpm_decode:LPM_DECODE_component.eq[7]
eq8 <= lpm_decode:LPM_DECODE_component.eq[8]
eq9 <= lpm_decode:LPM_DECODE_component.eq[9]


|Lab1Full|USBBridge:isntx|USB_DC8:b2v_inst14|lpm_decode:LPM_DECODE_component
data[0] => decode_j1g:auto_generated.data[0]
data[1] => decode_j1g:auto_generated.data[1]
data[2] => decode_j1g:auto_generated.data[2]
data[3] => decode_j1g:auto_generated.data[3]
data[4] => decode_j1g:auto_generated.data[4]
data[5] => decode_j1g:auto_generated.data[5]
data[6] => decode_j1g:auto_generated.data[6]
enable => decode_j1g:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_j1g:auto_generated.eq[0]
eq[1] <= decode_j1g:auto_generated.eq[1]
eq[2] <= decode_j1g:auto_generated.eq[2]
eq[3] <= decode_j1g:auto_generated.eq[3]
eq[4] <= decode_j1g:auto_generated.eq[4]
eq[5] <= decode_j1g:auto_generated.eq[5]
eq[6] <= decode_j1g:auto_generated.eq[6]
eq[7] <= decode_j1g:auto_generated.eq[7]
eq[8] <= decode_j1g:auto_generated.eq[8]
eq[9] <= decode_j1g:auto_generated.eq[9]
eq[10] <= decode_j1g:auto_generated.eq[10]
eq[11] <= decode_j1g:auto_generated.eq[11]
eq[12] <= decode_j1g:auto_generated.eq[12]
eq[13] <= decode_j1g:auto_generated.eq[13]
eq[14] <= decode_j1g:auto_generated.eq[14]
eq[15] <= decode_j1g:auto_generated.eq[15]
eq[16] <= decode_j1g:auto_generated.eq[16]
eq[17] <= decode_j1g:auto_generated.eq[17]
eq[18] <= decode_j1g:auto_generated.eq[18]
eq[19] <= decode_j1g:auto_generated.eq[19]
eq[20] <= decode_j1g:auto_generated.eq[20]
eq[21] <= decode_j1g:auto_generated.eq[21]
eq[22] <= decode_j1g:auto_generated.eq[22]
eq[23] <= decode_j1g:auto_generated.eq[23]
eq[24] <= decode_j1g:auto_generated.eq[24]
eq[25] <= decode_j1g:auto_generated.eq[25]
eq[26] <= decode_j1g:auto_generated.eq[26]
eq[27] <= decode_j1g:auto_generated.eq[27]
eq[28] <= decode_j1g:auto_generated.eq[28]
eq[29] <= decode_j1g:auto_generated.eq[29]
eq[30] <= decode_j1g:auto_generated.eq[30]
eq[31] <= decode_j1g:auto_generated.eq[31]
eq[32] <= decode_j1g:auto_generated.eq[32]
eq[33] <= decode_j1g:auto_generated.eq[33]
eq[34] <= decode_j1g:auto_generated.eq[34]
eq[35] <= decode_j1g:auto_generated.eq[35]
eq[36] <= decode_j1g:auto_generated.eq[36]
eq[37] <= decode_j1g:auto_generated.eq[37]
eq[38] <= decode_j1g:auto_generated.eq[38]
eq[39] <= decode_j1g:auto_generated.eq[39]
eq[40] <= decode_j1g:auto_generated.eq[40]
eq[41] <= decode_j1g:auto_generated.eq[41]
eq[42] <= decode_j1g:auto_generated.eq[42]
eq[43] <= decode_j1g:auto_generated.eq[43]
eq[44] <= decode_j1g:auto_generated.eq[44]
eq[45] <= decode_j1g:auto_generated.eq[45]
eq[46] <= decode_j1g:auto_generated.eq[46]
eq[47] <= decode_j1g:auto_generated.eq[47]
eq[48] <= decode_j1g:auto_generated.eq[48]
eq[49] <= decode_j1g:auto_generated.eq[49]
eq[50] <= decode_j1g:auto_generated.eq[50]
eq[51] <= decode_j1g:auto_generated.eq[51]
eq[52] <= decode_j1g:auto_generated.eq[52]
eq[53] <= decode_j1g:auto_generated.eq[53]
eq[54] <= decode_j1g:auto_generated.eq[54]
eq[55] <= decode_j1g:auto_generated.eq[55]
eq[56] <= decode_j1g:auto_generated.eq[56]
eq[57] <= decode_j1g:auto_generated.eq[57]
eq[58] <= decode_j1g:auto_generated.eq[58]
eq[59] <= decode_j1g:auto_generated.eq[59]
eq[60] <= decode_j1g:auto_generated.eq[60]
eq[61] <= decode_j1g:auto_generated.eq[61]
eq[62] <= decode_j1g:auto_generated.eq[62]
eq[63] <= decode_j1g:auto_generated.eq[63]
eq[64] <= decode_j1g:auto_generated.eq[64]
eq[65] <= decode_j1g:auto_generated.eq[65]
eq[66] <= decode_j1g:auto_generated.eq[66]
eq[67] <= decode_j1g:auto_generated.eq[67]
eq[68] <= decode_j1g:auto_generated.eq[68]
eq[69] <= decode_j1g:auto_generated.eq[69]
eq[70] <= decode_j1g:auto_generated.eq[70]
eq[71] <= decode_j1g:auto_generated.eq[71]
eq[72] <= decode_j1g:auto_generated.eq[72]
eq[73] <= decode_j1g:auto_generated.eq[73]
eq[74] <= decode_j1g:auto_generated.eq[74]
eq[75] <= decode_j1g:auto_generated.eq[75]
eq[76] <= decode_j1g:auto_generated.eq[76]
eq[77] <= decode_j1g:auto_generated.eq[77]
eq[78] <= decode_j1g:auto_generated.eq[78]
eq[79] <= decode_j1g:auto_generated.eq[79]
eq[80] <= decode_j1g:auto_generated.eq[80]
eq[81] <= decode_j1g:auto_generated.eq[81]
eq[82] <= decode_j1g:auto_generated.eq[82]
eq[83] <= decode_j1g:auto_generated.eq[83]
eq[84] <= decode_j1g:auto_generated.eq[84]
eq[85] <= decode_j1g:auto_generated.eq[85]
eq[86] <= decode_j1g:auto_generated.eq[86]
eq[87] <= decode_j1g:auto_generated.eq[87]
eq[88] <= decode_j1g:auto_generated.eq[88]
eq[89] <= decode_j1g:auto_generated.eq[89]
eq[90] <= decode_j1g:auto_generated.eq[90]
eq[91] <= decode_j1g:auto_generated.eq[91]
eq[92] <= decode_j1g:auto_generated.eq[92]
eq[93] <= decode_j1g:auto_generated.eq[93]
eq[94] <= decode_j1g:auto_generated.eq[94]
eq[95] <= decode_j1g:auto_generated.eq[95]
eq[96] <= decode_j1g:auto_generated.eq[96]
eq[97] <= decode_j1g:auto_generated.eq[97]
eq[98] <= decode_j1g:auto_generated.eq[98]
eq[99] <= decode_j1g:auto_generated.eq[99]
eq[100] <= decode_j1g:auto_generated.eq[100]
eq[101] <= decode_j1g:auto_generated.eq[101]
eq[102] <= decode_j1g:auto_generated.eq[102]
eq[103] <= decode_j1g:auto_generated.eq[103]
eq[104] <= decode_j1g:auto_generated.eq[104]
eq[105] <= decode_j1g:auto_generated.eq[105]
eq[106] <= decode_j1g:auto_generated.eq[106]
eq[107] <= decode_j1g:auto_generated.eq[107]
eq[108] <= decode_j1g:auto_generated.eq[108]
eq[109] <= decode_j1g:auto_generated.eq[109]
eq[110] <= decode_j1g:auto_generated.eq[110]
eq[111] <= decode_j1g:auto_generated.eq[111]
eq[112] <= decode_j1g:auto_generated.eq[112]
eq[113] <= decode_j1g:auto_generated.eq[113]
eq[114] <= decode_j1g:auto_generated.eq[114]
eq[115] <= decode_j1g:auto_generated.eq[115]
eq[116] <= decode_j1g:auto_generated.eq[116]
eq[117] <= decode_j1g:auto_generated.eq[117]
eq[118] <= decode_j1g:auto_generated.eq[118]
eq[119] <= decode_j1g:auto_generated.eq[119]
eq[120] <= decode_j1g:auto_generated.eq[120]
eq[121] <= decode_j1g:auto_generated.eq[121]
eq[122] <= decode_j1g:auto_generated.eq[122]
eq[123] <= decode_j1g:auto_generated.eq[123]
eq[124] <= decode_j1g:auto_generated.eq[124]
eq[125] <= decode_j1g:auto_generated.eq[125]
eq[126] <= decode_j1g:auto_generated.eq[126]
eq[127] <= decode_j1g:auto_generated.eq[127]


|Lab1Full|USBBridge:isntx|USB_DC8:b2v_inst14|lpm_decode:LPM_DECODE_component|decode_j1g:auto_generated
data[0] => w_anode108w[1].IN1
data[0] => w_anode131w[1].IN0
data[0] => w_anode142w[1].IN1
data[0] => w_anode152w[1].IN0
data[0] => w_anode162w[1].IN1
data[0] => w_anode172w[1].IN0
data[0] => w_anode182w[1].IN1
data[0] => w_anode192w[1].IN0
data[0] => w_anode202w[1].IN1
data[0] => w_anode224w[1].IN0
data[0] => w_anode235w[1].IN1
data[0] => w_anode245w[1].IN0
data[0] => w_anode255w[1].IN1
data[0] => w_anode265w[1].IN0
data[0] => w_anode275w[1].IN1
data[0] => w_anode285w[1].IN0
data[0] => w_anode295w[1].IN1
data[0] => w_anode317w[1].IN0
data[0] => w_anode31w[1].IN0
data[0] => w_anode328w[1].IN1
data[0] => w_anode338w[1].IN0
data[0] => w_anode348w[1].IN1
data[0] => w_anode358w[1].IN0
data[0] => w_anode368w[1].IN1
data[0] => w_anode378w[1].IN0
data[0] => w_anode388w[1].IN1
data[0] => w_anode410w[1].IN0
data[0] => w_anode421w[1].IN1
data[0] => w_anode431w[1].IN0
data[0] => w_anode441w[1].IN1
data[0] => w_anode451w[1].IN0
data[0] => w_anode461w[1].IN1
data[0] => w_anode471w[1].IN0
data[0] => w_anode481w[1].IN1
data[0] => w_anode48w[1].IN1
data[0] => w_anode503w[1].IN0
data[0] => w_anode514w[1].IN1
data[0] => w_anode524w[1].IN0
data[0] => w_anode534w[1].IN1
data[0] => w_anode544w[1].IN0
data[0] => w_anode554w[1].IN1
data[0] => w_anode564w[1].IN0
data[0] => w_anode574w[1].IN1
data[0] => w_anode58w[1].IN0
data[0] => w_anode596w[1].IN0
data[0] => w_anode607w[1].IN1
data[0] => w_anode617w[1].IN0
data[0] => w_anode627w[1].IN1
data[0] => w_anode637w[1].IN0
data[0] => w_anode647w[1].IN1
data[0] => w_anode657w[1].IN0
data[0] => w_anode667w[1].IN1
data[0] => w_anode689w[1].IN0
data[0] => w_anode68w[1].IN1
data[0] => w_anode700w[1].IN1
data[0] => w_anode710w[1].IN0
data[0] => w_anode720w[1].IN1
data[0] => w_anode730w[1].IN0
data[0] => w_anode740w[1].IN1
data[0] => w_anode750w[1].IN0
data[0] => w_anode760w[1].IN1
data[0] => w_anode78w[1].IN0
data[0] => w_anode88w[1].IN1
data[0] => w_anode98w[1].IN0
data[0] => w_anode1006w[1].IN0
data[0] => w_anode1016w[1].IN1
data[0] => w_anode1026w[1].IN0
data[0] => w_anode1036w[1].IN1
data[0] => w_anode1046w[1].IN0
data[0] => w_anode1056w[1].IN1
data[0] => w_anode1078w[1].IN0
data[0] => w_anode1089w[1].IN1
data[0] => w_anode1099w[1].IN0
data[0] => w_anode1109w[1].IN1
data[0] => w_anode1119w[1].IN0
data[0] => w_anode1129w[1].IN1
data[0] => w_anode1139w[1].IN0
data[0] => w_anode1149w[1].IN1
data[0] => w_anode1171w[1].IN0
data[0] => w_anode1182w[1].IN1
data[0] => w_anode1192w[1].IN0
data[0] => w_anode1202w[1].IN1
data[0] => w_anode1212w[1].IN0
data[0] => w_anode1222w[1].IN1
data[0] => w_anode1232w[1].IN0
data[0] => w_anode1242w[1].IN1
data[0] => w_anode1264w[1].IN0
data[0] => w_anode1275w[1].IN1
data[0] => w_anode1285w[1].IN0
data[0] => w_anode1295w[1].IN1
data[0] => w_anode1305w[1].IN0
data[0] => w_anode1315w[1].IN1
data[0] => w_anode1325w[1].IN0
data[0] => w_anode1335w[1].IN1
data[0] => w_anode1357w[1].IN0
data[0] => w_anode1368w[1].IN1
data[0] => w_anode1378w[1].IN0
data[0] => w_anode1388w[1].IN1
data[0] => w_anode1398w[1].IN0
data[0] => w_anode1408w[1].IN1
data[0] => w_anode1418w[1].IN0
data[0] => w_anode1428w[1].IN1
data[0] => w_anode1450w[1].IN0
data[0] => w_anode1461w[1].IN1
data[0] => w_anode1471w[1].IN0
data[0] => w_anode1481w[1].IN1
data[0] => w_anode1491w[1].IN0
data[0] => w_anode1501w[1].IN1
data[0] => w_anode1511w[1].IN0
data[0] => w_anode1521w[1].IN1
data[0] => w_anode792w[1].IN0
data[0] => w_anode809w[1].IN1
data[0] => w_anode819w[1].IN0
data[0] => w_anode829w[1].IN1
data[0] => w_anode839w[1].IN0
data[0] => w_anode849w[1].IN1
data[0] => w_anode859w[1].IN0
data[0] => w_anode869w[1].IN1
data[0] => w_anode892w[1].IN0
data[0] => w_anode903w[1].IN1
data[0] => w_anode913w[1].IN0
data[0] => w_anode923w[1].IN1
data[0] => w_anode933w[1].IN0
data[0] => w_anode943w[1].IN1
data[0] => w_anode953w[1].IN0
data[0] => w_anode963w[1].IN1
data[0] => w_anode985w[1].IN0
data[0] => w_anode996w[1].IN1
data[1] => w_anode108w[2].IN1
data[1] => w_anode131w[2].IN0
data[1] => w_anode142w[2].IN0
data[1] => w_anode152w[2].IN1
data[1] => w_anode162w[2].IN1
data[1] => w_anode172w[2].IN0
data[1] => w_anode182w[2].IN0
data[1] => w_anode192w[2].IN1
data[1] => w_anode202w[2].IN1
data[1] => w_anode224w[2].IN0
data[1] => w_anode235w[2].IN0
data[1] => w_anode245w[2].IN1
data[1] => w_anode255w[2].IN1
data[1] => w_anode265w[2].IN0
data[1] => w_anode275w[2].IN0
data[1] => w_anode285w[2].IN1
data[1] => w_anode295w[2].IN1
data[1] => w_anode317w[2].IN0
data[1] => w_anode31w[2].IN0
data[1] => w_anode328w[2].IN0
data[1] => w_anode338w[2].IN1
data[1] => w_anode348w[2].IN1
data[1] => w_anode358w[2].IN0
data[1] => w_anode368w[2].IN0
data[1] => w_anode378w[2].IN1
data[1] => w_anode388w[2].IN1
data[1] => w_anode410w[2].IN0
data[1] => w_anode421w[2].IN0
data[1] => w_anode431w[2].IN1
data[1] => w_anode441w[2].IN1
data[1] => w_anode451w[2].IN0
data[1] => w_anode461w[2].IN0
data[1] => w_anode471w[2].IN1
data[1] => w_anode481w[2].IN1
data[1] => w_anode48w[2].IN0
data[1] => w_anode503w[2].IN0
data[1] => w_anode514w[2].IN0
data[1] => w_anode524w[2].IN1
data[1] => w_anode534w[2].IN1
data[1] => w_anode544w[2].IN0
data[1] => w_anode554w[2].IN0
data[1] => w_anode564w[2].IN1
data[1] => w_anode574w[2].IN1
data[1] => w_anode58w[2].IN1
data[1] => w_anode596w[2].IN0
data[1] => w_anode607w[2].IN0
data[1] => w_anode617w[2].IN1
data[1] => w_anode627w[2].IN1
data[1] => w_anode637w[2].IN0
data[1] => w_anode647w[2].IN0
data[1] => w_anode657w[2].IN1
data[1] => w_anode667w[2].IN1
data[1] => w_anode689w[2].IN0
data[1] => w_anode68w[2].IN1
data[1] => w_anode700w[2].IN0
data[1] => w_anode710w[2].IN1
data[1] => w_anode720w[2].IN1
data[1] => w_anode730w[2].IN0
data[1] => w_anode740w[2].IN0
data[1] => w_anode750w[2].IN1
data[1] => w_anode760w[2].IN1
data[1] => w_anode78w[2].IN0
data[1] => w_anode88w[2].IN0
data[1] => w_anode98w[2].IN1
data[1] => w_anode1006w[2].IN1
data[1] => w_anode1016w[2].IN1
data[1] => w_anode1026w[2].IN0
data[1] => w_anode1036w[2].IN0
data[1] => w_anode1046w[2].IN1
data[1] => w_anode1056w[2].IN1
data[1] => w_anode1078w[2].IN0
data[1] => w_anode1089w[2].IN0
data[1] => w_anode1099w[2].IN1
data[1] => w_anode1109w[2].IN1
data[1] => w_anode1119w[2].IN0
data[1] => w_anode1129w[2].IN0
data[1] => w_anode1139w[2].IN1
data[1] => w_anode1149w[2].IN1
data[1] => w_anode1171w[2].IN0
data[1] => w_anode1182w[2].IN0
data[1] => w_anode1192w[2].IN1
data[1] => w_anode1202w[2].IN1
data[1] => w_anode1212w[2].IN0
data[1] => w_anode1222w[2].IN0
data[1] => w_anode1232w[2].IN1
data[1] => w_anode1242w[2].IN1
data[1] => w_anode1264w[2].IN0
data[1] => w_anode1275w[2].IN0
data[1] => w_anode1285w[2].IN1
data[1] => w_anode1295w[2].IN1
data[1] => w_anode1305w[2].IN0
data[1] => w_anode1315w[2].IN0
data[1] => w_anode1325w[2].IN1
data[1] => w_anode1335w[2].IN1
data[1] => w_anode1357w[2].IN0
data[1] => w_anode1368w[2].IN0
data[1] => w_anode1378w[2].IN1
data[1] => w_anode1388w[2].IN1
data[1] => w_anode1398w[2].IN0
data[1] => w_anode1408w[2].IN0
data[1] => w_anode1418w[2].IN1
data[1] => w_anode1428w[2].IN1
data[1] => w_anode1450w[2].IN0
data[1] => w_anode1461w[2].IN0
data[1] => w_anode1471w[2].IN1
data[1] => w_anode1481w[2].IN1
data[1] => w_anode1491w[2].IN0
data[1] => w_anode1501w[2].IN0
data[1] => w_anode1511w[2].IN1
data[1] => w_anode1521w[2].IN1
data[1] => w_anode792w[2].IN0
data[1] => w_anode809w[2].IN0
data[1] => w_anode819w[2].IN1
data[1] => w_anode829w[2].IN1
data[1] => w_anode839w[2].IN0
data[1] => w_anode849w[2].IN0
data[1] => w_anode859w[2].IN1
data[1] => w_anode869w[2].IN1
data[1] => w_anode892w[2].IN0
data[1] => w_anode903w[2].IN0
data[1] => w_anode913w[2].IN1
data[1] => w_anode923w[2].IN1
data[1] => w_anode933w[2].IN0
data[1] => w_anode943w[2].IN0
data[1] => w_anode953w[2].IN1
data[1] => w_anode963w[2].IN1
data[1] => w_anode985w[2].IN0
data[1] => w_anode996w[2].IN0
data[2] => w_anode108w[3].IN1
data[2] => w_anode131w[3].IN0
data[2] => w_anode142w[3].IN0
data[2] => w_anode152w[3].IN0
data[2] => w_anode162w[3].IN0
data[2] => w_anode172w[3].IN1
data[2] => w_anode182w[3].IN1
data[2] => w_anode192w[3].IN1
data[2] => w_anode202w[3].IN1
data[2] => w_anode224w[3].IN0
data[2] => w_anode235w[3].IN0
data[2] => w_anode245w[3].IN0
data[2] => w_anode255w[3].IN0
data[2] => w_anode265w[3].IN1
data[2] => w_anode275w[3].IN1
data[2] => w_anode285w[3].IN1
data[2] => w_anode295w[3].IN1
data[2] => w_anode317w[3].IN0
data[2] => w_anode31w[3].IN0
data[2] => w_anode328w[3].IN0
data[2] => w_anode338w[3].IN0
data[2] => w_anode348w[3].IN0
data[2] => w_anode358w[3].IN1
data[2] => w_anode368w[3].IN1
data[2] => w_anode378w[3].IN1
data[2] => w_anode388w[3].IN1
data[2] => w_anode410w[3].IN0
data[2] => w_anode421w[3].IN0
data[2] => w_anode431w[3].IN0
data[2] => w_anode441w[3].IN0
data[2] => w_anode451w[3].IN1
data[2] => w_anode461w[3].IN1
data[2] => w_anode471w[3].IN1
data[2] => w_anode481w[3].IN1
data[2] => w_anode48w[3].IN0
data[2] => w_anode503w[3].IN0
data[2] => w_anode514w[3].IN0
data[2] => w_anode524w[3].IN0
data[2] => w_anode534w[3].IN0
data[2] => w_anode544w[3].IN1
data[2] => w_anode554w[3].IN1
data[2] => w_anode564w[3].IN1
data[2] => w_anode574w[3].IN1
data[2] => w_anode58w[3].IN0
data[2] => w_anode596w[3].IN0
data[2] => w_anode607w[3].IN0
data[2] => w_anode617w[3].IN0
data[2] => w_anode627w[3].IN0
data[2] => w_anode637w[3].IN1
data[2] => w_anode647w[3].IN1
data[2] => w_anode657w[3].IN1
data[2] => w_anode667w[3].IN1
data[2] => w_anode689w[3].IN0
data[2] => w_anode68w[3].IN0
data[2] => w_anode700w[3].IN0
data[2] => w_anode710w[3].IN0
data[2] => w_anode720w[3].IN0
data[2] => w_anode730w[3].IN1
data[2] => w_anode740w[3].IN1
data[2] => w_anode750w[3].IN1
data[2] => w_anode760w[3].IN1
data[2] => w_anode78w[3].IN1
data[2] => w_anode88w[3].IN1
data[2] => w_anode98w[3].IN1
data[2] => w_anode1006w[3].IN0
data[2] => w_anode1016w[3].IN0
data[2] => w_anode1026w[3].IN1
data[2] => w_anode1036w[3].IN1
data[2] => w_anode1046w[3].IN1
data[2] => w_anode1056w[3].IN1
data[2] => w_anode1078w[3].IN0
data[2] => w_anode1089w[3].IN0
data[2] => w_anode1099w[3].IN0
data[2] => w_anode1109w[3].IN0
data[2] => w_anode1119w[3].IN1
data[2] => w_anode1129w[3].IN1
data[2] => w_anode1139w[3].IN1
data[2] => w_anode1149w[3].IN1
data[2] => w_anode1171w[3].IN0
data[2] => w_anode1182w[3].IN0
data[2] => w_anode1192w[3].IN0
data[2] => w_anode1202w[3].IN0
data[2] => w_anode1212w[3].IN1
data[2] => w_anode1222w[3].IN1
data[2] => w_anode1232w[3].IN1
data[2] => w_anode1242w[3].IN1
data[2] => w_anode1264w[3].IN0
data[2] => w_anode1275w[3].IN0
data[2] => w_anode1285w[3].IN0
data[2] => w_anode1295w[3].IN0
data[2] => w_anode1305w[3].IN1
data[2] => w_anode1315w[3].IN1
data[2] => w_anode1325w[3].IN1
data[2] => w_anode1335w[3].IN1
data[2] => w_anode1357w[3].IN0
data[2] => w_anode1368w[3].IN0
data[2] => w_anode1378w[3].IN0
data[2] => w_anode1388w[3].IN0
data[2] => w_anode1398w[3].IN1
data[2] => w_anode1408w[3].IN1
data[2] => w_anode1418w[3].IN1
data[2] => w_anode1428w[3].IN1
data[2] => w_anode1450w[3].IN0
data[2] => w_anode1461w[3].IN0
data[2] => w_anode1471w[3].IN0
data[2] => w_anode1481w[3].IN0
data[2] => w_anode1491w[3].IN1
data[2] => w_anode1501w[3].IN1
data[2] => w_anode1511w[3].IN1
data[2] => w_anode1521w[3].IN1
data[2] => w_anode792w[3].IN0
data[2] => w_anode809w[3].IN0
data[2] => w_anode819w[3].IN0
data[2] => w_anode829w[3].IN0
data[2] => w_anode839w[3].IN1
data[2] => w_anode849w[3].IN1
data[2] => w_anode859w[3].IN1
data[2] => w_anode869w[3].IN1
data[2] => w_anode892w[3].IN0
data[2] => w_anode903w[3].IN0
data[2] => w_anode913w[3].IN0
data[2] => w_anode923w[3].IN0
data[2] => w_anode933w[3].IN1
data[2] => w_anode943w[3].IN1
data[2] => w_anode953w[3].IN1
data[2] => w_anode963w[3].IN1
data[2] => w_anode985w[3].IN0
data[2] => w_anode996w[3].IN0
data[3] => w_anode1067w[1].IN1
data[3] => w_anode1160w[1].IN0
data[3] => w_anode120w[1].IN1
data[3] => w_anode1253w[1].IN1
data[3] => w_anode1346w[1].IN0
data[3] => w_anode1439w[1].IN1
data[3] => w_anode14w[1].IN0
data[3] => w_anode213w[1].IN0
data[3] => w_anode306w[1].IN1
data[3] => w_anode399w[1].IN0
data[3] => w_anode492w[1].IN1
data[3] => w_anode585w[1].IN0
data[3] => w_anode678w[1].IN1
data[3] => w_anode781w[1].IN0
data[3] => w_anode881w[1].IN1
data[3] => w_anode974w[1].IN0
data[4] => w_anode1067w[2].IN1
data[4] => w_anode1160w[2].IN0
data[4] => w_anode120w[2].IN0
data[4] => w_anode1253w[2].IN0
data[4] => w_anode1346w[2].IN1
data[4] => w_anode1439w[2].IN1
data[4] => w_anode14w[2].IN0
data[4] => w_anode213w[2].IN1
data[4] => w_anode306w[2].IN1
data[4] => w_anode399w[2].IN0
data[4] => w_anode492w[2].IN0
data[4] => w_anode585w[2].IN1
data[4] => w_anode678w[2].IN1
data[4] => w_anode781w[2].IN0
data[4] => w_anode881w[2].IN0
data[4] => w_anode974w[2].IN1
data[5] => w_anode1067w[3].IN0
data[5] => w_anode1160w[3].IN1
data[5] => w_anode120w[3].IN0
data[5] => w_anode1253w[3].IN1
data[5] => w_anode1346w[3].IN1
data[5] => w_anode1439w[3].IN1
data[5] => w_anode14w[3].IN0
data[5] => w_anode213w[3].IN0
data[5] => w_anode306w[3].IN0
data[5] => w_anode399w[3].IN1
data[5] => w_anode492w[3].IN1
data[5] => w_anode585w[3].IN1
data[5] => w_anode678w[3].IN1
data[5] => w_anode781w[3].IN0
data[5] => w_anode881w[3].IN0
data[5] => w_anode974w[3].IN0
data[6] => w_anode3w[1].IN0
data[6] => w_anode773w[1].IN1
enable => w_anode3w[1].IN0
enable => w_anode773w[1].IN0
eq[0] <= w_anode31w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode48w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode58w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode68w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode78w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode88w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode98w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode131w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode142w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode152w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode162w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode172w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode182w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode192w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode202w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode224w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode235w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode245w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode255w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode265w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode275w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode285w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode295w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode317w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode328w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode338w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode348w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode358w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode368w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode378w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode388w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode410w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode421w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode431w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode441w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode451w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode461w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode471w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode481w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode503w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode514w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode524w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode534w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode544w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode554w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode564w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[47] <= w_anode574w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[48] <= w_anode596w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[49] <= w_anode607w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[50] <= w_anode617w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[51] <= w_anode627w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[52] <= w_anode637w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[53] <= w_anode647w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[54] <= w_anode657w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[55] <= w_anode667w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[56] <= w_anode689w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[57] <= w_anode700w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[58] <= w_anode710w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[59] <= w_anode720w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[60] <= w_anode730w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[61] <= w_anode740w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[62] <= w_anode750w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[63] <= w_anode760w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[64] <= w_anode792w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[65] <= w_anode809w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[66] <= w_anode819w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[67] <= w_anode829w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[68] <= w_anode839w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[69] <= w_anode849w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[70] <= w_anode859w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[71] <= w_anode869w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[72] <= w_anode892w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[73] <= w_anode903w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[74] <= w_anode913w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[75] <= w_anode923w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[76] <= w_anode933w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[77] <= w_anode943w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[78] <= w_anode953w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[79] <= w_anode963w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[80] <= w_anode985w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[81] <= w_anode996w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[82] <= w_anode1006w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[83] <= w_anode1016w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[84] <= w_anode1026w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[85] <= w_anode1036w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[86] <= w_anode1046w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[87] <= w_anode1056w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[88] <= w_anode1078w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[89] <= w_anode1089w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[90] <= w_anode1099w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[91] <= w_anode1109w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[92] <= w_anode1119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[93] <= w_anode1129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[94] <= w_anode1139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[95] <= w_anode1149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[96] <= w_anode1171w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[97] <= w_anode1182w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[98] <= w_anode1192w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[99] <= w_anode1202w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[100] <= w_anode1212w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[101] <= w_anode1222w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[102] <= w_anode1232w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[103] <= w_anode1242w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[104] <= w_anode1264w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[105] <= w_anode1275w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[106] <= w_anode1285w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[107] <= w_anode1295w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[108] <= w_anode1305w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[109] <= w_anode1315w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[110] <= w_anode1325w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[111] <= w_anode1335w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[112] <= w_anode1357w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[113] <= w_anode1368w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[114] <= w_anode1378w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[115] <= w_anode1388w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[116] <= w_anode1398w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[117] <= w_anode1408w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[118] <= w_anode1418w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[119] <= w_anode1428w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[120] <= w_anode1450w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[121] <= w_anode1461w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[122] <= w_anode1471w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[123] <= w_anode1481w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[124] <= w_anode1491w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[125] <= w_anode1501w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[126] <= w_anode1511w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[127] <= w_anode1521w[3].DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|USBBridge:isntx|USB_RG8E:b2v_inst3
C => DO_ALTERA_SYNTHESIZED[5].CLK
C => DO_ALTERA_SYNTHESIZED[4].CLK
C => DO_ALTERA_SYNTHESIZED[3].CLK
C => DO_ALTERA_SYNTHESIZED[2].CLK
C => DO_ALTERA_SYNTHESIZED[1].CLK
C => DO_ALTERA_SYNTHESIZED[7].CLK
C => DO_ALTERA_SYNTHESIZED[6].CLK
C => DO_ALTERA_SYNTHESIZED[0].CLK
E => DO_ALTERA_SYNTHESIZED[5].ENA
E => DO_ALTERA_SYNTHESIZED[0].ENA
E => DO_ALTERA_SYNTHESIZED[6].ENA
E => DO_ALTERA_SYNTHESIZED[7].ENA
E => DO_ALTERA_SYNTHESIZED[1].ENA
E => DO_ALTERA_SYNTHESIZED[2].ENA
E => DO_ALTERA_SYNTHESIZED[3].ENA
E => DO_ALTERA_SYNTHESIZED[4].ENA
DI[0] => DO_ALTERA_SYNTHESIZED[0].DATAIN
DI[1] => DO_ALTERA_SYNTHESIZED[1].DATAIN
DI[2] => DO_ALTERA_SYNTHESIZED[2].DATAIN
DI[3] => DO_ALTERA_SYNTHESIZED[3].DATAIN
DI[4] => DO_ALTERA_SYNTHESIZED[4].DATAIN
DI[5] => DO_ALTERA_SYNTHESIZED[5].DATAIN
DI[6] => DO_ALTERA_SYNTHESIZED[6].DATAIN
DI[7] => DO_ALTERA_SYNTHESIZED[7].DATAIN
DO[0] <= DO_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= DO_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= DO_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|USBBridge:isntx|USB_RG8E:b2v_inst37
C => DO_ALTERA_SYNTHESIZED[5].CLK
C => DO_ALTERA_SYNTHESIZED[4].CLK
C => DO_ALTERA_SYNTHESIZED[3].CLK
C => DO_ALTERA_SYNTHESIZED[2].CLK
C => DO_ALTERA_SYNTHESIZED[1].CLK
C => DO_ALTERA_SYNTHESIZED[7].CLK
C => DO_ALTERA_SYNTHESIZED[6].CLK
C => DO_ALTERA_SYNTHESIZED[0].CLK
E => DO_ALTERA_SYNTHESIZED[5].ENA
E => DO_ALTERA_SYNTHESIZED[0].ENA
E => DO_ALTERA_SYNTHESIZED[6].ENA
E => DO_ALTERA_SYNTHESIZED[7].ENA
E => DO_ALTERA_SYNTHESIZED[1].ENA
E => DO_ALTERA_SYNTHESIZED[2].ENA
E => DO_ALTERA_SYNTHESIZED[3].ENA
E => DO_ALTERA_SYNTHESIZED[4].ENA
DI[0] => DO_ALTERA_SYNTHESIZED[0].DATAIN
DI[1] => DO_ALTERA_SYNTHESIZED[1].DATAIN
DI[2] => DO_ALTERA_SYNTHESIZED[2].DATAIN
DI[3] => DO_ALTERA_SYNTHESIZED[3].DATAIN
DI[4] => DO_ALTERA_SYNTHESIZED[4].DATAIN
DI[5] => DO_ALTERA_SYNTHESIZED[5].DATAIN
DI[6] => DO_ALTERA_SYNTHESIZED[6].DATAIN
DI[7] => DO_ALTERA_SYNTHESIZED[7].DATAIN
DO[0] <= DO_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= DO_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= DO_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|USBBridge:isntx|USB_RG8E:b2v_inst38
C => DO_ALTERA_SYNTHESIZED[5].CLK
C => DO_ALTERA_SYNTHESIZED[4].CLK
C => DO_ALTERA_SYNTHESIZED[3].CLK
C => DO_ALTERA_SYNTHESIZED[2].CLK
C => DO_ALTERA_SYNTHESIZED[1].CLK
C => DO_ALTERA_SYNTHESIZED[7].CLK
C => DO_ALTERA_SYNTHESIZED[6].CLK
C => DO_ALTERA_SYNTHESIZED[0].CLK
E => DO_ALTERA_SYNTHESIZED[5].ENA
E => DO_ALTERA_SYNTHESIZED[0].ENA
E => DO_ALTERA_SYNTHESIZED[6].ENA
E => DO_ALTERA_SYNTHESIZED[7].ENA
E => DO_ALTERA_SYNTHESIZED[1].ENA
E => DO_ALTERA_SYNTHESIZED[2].ENA
E => DO_ALTERA_SYNTHESIZED[3].ENA
E => DO_ALTERA_SYNTHESIZED[4].ENA
DI[0] => DO_ALTERA_SYNTHESIZED[0].DATAIN
DI[1] => DO_ALTERA_SYNTHESIZED[1].DATAIN
DI[2] => DO_ALTERA_SYNTHESIZED[2].DATAIN
DI[3] => DO_ALTERA_SYNTHESIZED[3].DATAIN
DI[4] => DO_ALTERA_SYNTHESIZED[4].DATAIN
DI[5] => DO_ALTERA_SYNTHESIZED[5].DATAIN
DI[6] => DO_ALTERA_SYNTHESIZED[6].DATAIN
DI[7] => DO_ALTERA_SYNTHESIZED[7].DATAIN
DO[0] <= DO_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= DO_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= DO_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|USBBridge:isntx|USB_RG8E:b2v_inst39
C => DO_ALTERA_SYNTHESIZED[5].CLK
C => DO_ALTERA_SYNTHESIZED[4].CLK
C => DO_ALTERA_SYNTHESIZED[3].CLK
C => DO_ALTERA_SYNTHESIZED[2].CLK
C => DO_ALTERA_SYNTHESIZED[1].CLK
C => DO_ALTERA_SYNTHESIZED[7].CLK
C => DO_ALTERA_SYNTHESIZED[6].CLK
C => DO_ALTERA_SYNTHESIZED[0].CLK
E => DO_ALTERA_SYNTHESIZED[5].ENA
E => DO_ALTERA_SYNTHESIZED[0].ENA
E => DO_ALTERA_SYNTHESIZED[6].ENA
E => DO_ALTERA_SYNTHESIZED[7].ENA
E => DO_ALTERA_SYNTHESIZED[1].ENA
E => DO_ALTERA_SYNTHESIZED[2].ENA
E => DO_ALTERA_SYNTHESIZED[3].ENA
E => DO_ALTERA_SYNTHESIZED[4].ENA
DI[0] => DO_ALTERA_SYNTHESIZED[0].DATAIN
DI[1] => DO_ALTERA_SYNTHESIZED[1].DATAIN
DI[2] => DO_ALTERA_SYNTHESIZED[2].DATAIN
DI[3] => DO_ALTERA_SYNTHESIZED[3].DATAIN
DI[4] => DO_ALTERA_SYNTHESIZED[4].DATAIN
DI[5] => DO_ALTERA_SYNTHESIZED[5].DATAIN
DI[6] => DO_ALTERA_SYNTHESIZED[6].DATAIN
DI[7] => DO_ALTERA_SYNTHESIZED[7].DATAIN
DO[0] <= DO_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= DO_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= DO_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|USBBridge:isntx|USB_RG8E:b2v_inst4
C => DO_ALTERA_SYNTHESIZED[5].CLK
C => DO_ALTERA_SYNTHESIZED[4].CLK
C => DO_ALTERA_SYNTHESIZED[3].CLK
C => DO_ALTERA_SYNTHESIZED[2].CLK
C => DO_ALTERA_SYNTHESIZED[1].CLK
C => DO_ALTERA_SYNTHESIZED[7].CLK
C => DO_ALTERA_SYNTHESIZED[6].CLK
C => DO_ALTERA_SYNTHESIZED[0].CLK
E => DO_ALTERA_SYNTHESIZED[5].ENA
E => DO_ALTERA_SYNTHESIZED[0].ENA
E => DO_ALTERA_SYNTHESIZED[6].ENA
E => DO_ALTERA_SYNTHESIZED[7].ENA
E => DO_ALTERA_SYNTHESIZED[1].ENA
E => DO_ALTERA_SYNTHESIZED[2].ENA
E => DO_ALTERA_SYNTHESIZED[3].ENA
E => DO_ALTERA_SYNTHESIZED[4].ENA
DI[0] => DO_ALTERA_SYNTHESIZED[0].DATAIN
DI[1] => DO_ALTERA_SYNTHESIZED[1].DATAIN
DI[2] => DO_ALTERA_SYNTHESIZED[2].DATAIN
DI[3] => DO_ALTERA_SYNTHESIZED[3].DATAIN
DI[4] => DO_ALTERA_SYNTHESIZED[4].DATAIN
DI[5] => DO_ALTERA_SYNTHESIZED[5].DATAIN
DI[6] => DO_ALTERA_SYNTHESIZED[6].DATAIN
DI[7] => DO_ALTERA_SYNTHESIZED[7].DATAIN
DO[0] <= DO_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= DO_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= DO_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|USBBridge:isntx|USB_RG8E:b2v_inst40
C => DO_ALTERA_SYNTHESIZED[5].CLK
C => DO_ALTERA_SYNTHESIZED[4].CLK
C => DO_ALTERA_SYNTHESIZED[3].CLK
C => DO_ALTERA_SYNTHESIZED[2].CLK
C => DO_ALTERA_SYNTHESIZED[1].CLK
C => DO_ALTERA_SYNTHESIZED[7].CLK
C => DO_ALTERA_SYNTHESIZED[6].CLK
C => DO_ALTERA_SYNTHESIZED[0].CLK
E => DO_ALTERA_SYNTHESIZED[5].ENA
E => DO_ALTERA_SYNTHESIZED[0].ENA
E => DO_ALTERA_SYNTHESIZED[6].ENA
E => DO_ALTERA_SYNTHESIZED[7].ENA
E => DO_ALTERA_SYNTHESIZED[1].ENA
E => DO_ALTERA_SYNTHESIZED[2].ENA
E => DO_ALTERA_SYNTHESIZED[3].ENA
E => DO_ALTERA_SYNTHESIZED[4].ENA
DI[0] => DO_ALTERA_SYNTHESIZED[0].DATAIN
DI[1] => DO_ALTERA_SYNTHESIZED[1].DATAIN
DI[2] => DO_ALTERA_SYNTHESIZED[2].DATAIN
DI[3] => DO_ALTERA_SYNTHESIZED[3].DATAIN
DI[4] => DO_ALTERA_SYNTHESIZED[4].DATAIN
DI[5] => DO_ALTERA_SYNTHESIZED[5].DATAIN
DI[6] => DO_ALTERA_SYNTHESIZED[6].DATAIN
DI[7] => DO_ALTERA_SYNTHESIZED[7].DATAIN
DO[0] <= DO_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= DO_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= DO_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|USBBridge:isntx|USB_RG8E:b2v_inst43
C => DO_ALTERA_SYNTHESIZED[5].CLK
C => DO_ALTERA_SYNTHESIZED[4].CLK
C => DO_ALTERA_SYNTHESIZED[3].CLK
C => DO_ALTERA_SYNTHESIZED[2].CLK
C => DO_ALTERA_SYNTHESIZED[1].CLK
C => DO_ALTERA_SYNTHESIZED[7].CLK
C => DO_ALTERA_SYNTHESIZED[6].CLK
C => DO_ALTERA_SYNTHESIZED[0].CLK
E => DO_ALTERA_SYNTHESIZED[5].ENA
E => DO_ALTERA_SYNTHESIZED[0].ENA
E => DO_ALTERA_SYNTHESIZED[6].ENA
E => DO_ALTERA_SYNTHESIZED[7].ENA
E => DO_ALTERA_SYNTHESIZED[1].ENA
E => DO_ALTERA_SYNTHESIZED[2].ENA
E => DO_ALTERA_SYNTHESIZED[3].ENA
E => DO_ALTERA_SYNTHESIZED[4].ENA
DI[0] => DO_ALTERA_SYNTHESIZED[0].DATAIN
DI[1] => DO_ALTERA_SYNTHESIZED[1].DATAIN
DI[2] => DO_ALTERA_SYNTHESIZED[2].DATAIN
DI[3] => DO_ALTERA_SYNTHESIZED[3].DATAIN
DI[4] => DO_ALTERA_SYNTHESIZED[4].DATAIN
DI[5] => DO_ALTERA_SYNTHESIZED[5].DATAIN
DI[6] => DO_ALTERA_SYNTHESIZED[6].DATAIN
DI[7] => DO_ALTERA_SYNTHESIZED[7].DATAIN
DO[0] <= DO_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= DO_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= DO_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|USBBridge:isntx|USB_RG8E:b2v_inst46
C => DO_ALTERA_SYNTHESIZED[5].CLK
C => DO_ALTERA_SYNTHESIZED[4].CLK
C => DO_ALTERA_SYNTHESIZED[3].CLK
C => DO_ALTERA_SYNTHESIZED[2].CLK
C => DO_ALTERA_SYNTHESIZED[1].CLK
C => DO_ALTERA_SYNTHESIZED[7].CLK
C => DO_ALTERA_SYNTHESIZED[6].CLK
C => DO_ALTERA_SYNTHESIZED[0].CLK
E => DO_ALTERA_SYNTHESIZED[5].ENA
E => DO_ALTERA_SYNTHESIZED[0].ENA
E => DO_ALTERA_SYNTHESIZED[6].ENA
E => DO_ALTERA_SYNTHESIZED[7].ENA
E => DO_ALTERA_SYNTHESIZED[1].ENA
E => DO_ALTERA_SYNTHESIZED[2].ENA
E => DO_ALTERA_SYNTHESIZED[3].ENA
E => DO_ALTERA_SYNTHESIZED[4].ENA
DI[0] => DO_ALTERA_SYNTHESIZED[0].DATAIN
DI[1] => DO_ALTERA_SYNTHESIZED[1].DATAIN
DI[2] => DO_ALTERA_SYNTHESIZED[2].DATAIN
DI[3] => DO_ALTERA_SYNTHESIZED[3].DATAIN
DI[4] => DO_ALTERA_SYNTHESIZED[4].DATAIN
DI[5] => DO_ALTERA_SYNTHESIZED[5].DATAIN
DI[6] => DO_ALTERA_SYNTHESIZED[6].DATAIN
DI[7] => DO_ALTERA_SYNTHESIZED[7].DATAIN
DO[0] <= DO_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= DO_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= DO_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|USBBridge:isntx|USB_RG8E:b2v_inst47
C => DO_ALTERA_SYNTHESIZED[5].CLK
C => DO_ALTERA_SYNTHESIZED[4].CLK
C => DO_ALTERA_SYNTHESIZED[3].CLK
C => DO_ALTERA_SYNTHESIZED[2].CLK
C => DO_ALTERA_SYNTHESIZED[1].CLK
C => DO_ALTERA_SYNTHESIZED[7].CLK
C => DO_ALTERA_SYNTHESIZED[6].CLK
C => DO_ALTERA_SYNTHESIZED[0].CLK
E => DO_ALTERA_SYNTHESIZED[5].ENA
E => DO_ALTERA_SYNTHESIZED[0].ENA
E => DO_ALTERA_SYNTHESIZED[6].ENA
E => DO_ALTERA_SYNTHESIZED[7].ENA
E => DO_ALTERA_SYNTHESIZED[1].ENA
E => DO_ALTERA_SYNTHESIZED[2].ENA
E => DO_ALTERA_SYNTHESIZED[3].ENA
E => DO_ALTERA_SYNTHESIZED[4].ENA
DI[0] => DO_ALTERA_SYNTHESIZED[0].DATAIN
DI[1] => DO_ALTERA_SYNTHESIZED[1].DATAIN
DI[2] => DO_ALTERA_SYNTHESIZED[2].DATAIN
DI[3] => DO_ALTERA_SYNTHESIZED[3].DATAIN
DI[4] => DO_ALTERA_SYNTHESIZED[4].DATAIN
DI[5] => DO_ALTERA_SYNTHESIZED[5].DATAIN
DI[6] => DO_ALTERA_SYNTHESIZED[6].DATAIN
DI[7] => DO_ALTERA_SYNTHESIZED[7].DATAIN
DO[0] <= DO_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= DO_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= DO_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|USBBridge:isntx|USB_RG8E:b2v_inst48
C => DO_ALTERA_SYNTHESIZED[5].CLK
C => DO_ALTERA_SYNTHESIZED[4].CLK
C => DO_ALTERA_SYNTHESIZED[3].CLK
C => DO_ALTERA_SYNTHESIZED[2].CLK
C => DO_ALTERA_SYNTHESIZED[1].CLK
C => DO_ALTERA_SYNTHESIZED[7].CLK
C => DO_ALTERA_SYNTHESIZED[6].CLK
C => DO_ALTERA_SYNTHESIZED[0].CLK
E => DO_ALTERA_SYNTHESIZED[5].ENA
E => DO_ALTERA_SYNTHESIZED[0].ENA
E => DO_ALTERA_SYNTHESIZED[6].ENA
E => DO_ALTERA_SYNTHESIZED[7].ENA
E => DO_ALTERA_SYNTHESIZED[1].ENA
E => DO_ALTERA_SYNTHESIZED[2].ENA
E => DO_ALTERA_SYNTHESIZED[3].ENA
E => DO_ALTERA_SYNTHESIZED[4].ENA
DI[0] => DO_ALTERA_SYNTHESIZED[0].DATAIN
DI[1] => DO_ALTERA_SYNTHESIZED[1].DATAIN
DI[2] => DO_ALTERA_SYNTHESIZED[2].DATAIN
DI[3] => DO_ALTERA_SYNTHESIZED[3].DATAIN
DI[4] => DO_ALTERA_SYNTHESIZED[4].DATAIN
DI[5] => DO_ALTERA_SYNTHESIZED[5].DATAIN
DI[6] => DO_ALTERA_SYNTHESIZED[6].DATAIN
DI[7] => DO_ALTERA_SYNTHESIZED[7].DATAIN
DO[0] <= DO_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= DO_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= DO_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|USBBridge:isntx|USB_RG8E:b2v_inst49
C => DO_ALTERA_SYNTHESIZED[5].CLK
C => DO_ALTERA_SYNTHESIZED[4].CLK
C => DO_ALTERA_SYNTHESIZED[3].CLK
C => DO_ALTERA_SYNTHESIZED[2].CLK
C => DO_ALTERA_SYNTHESIZED[1].CLK
C => DO_ALTERA_SYNTHESIZED[7].CLK
C => DO_ALTERA_SYNTHESIZED[6].CLK
C => DO_ALTERA_SYNTHESIZED[0].CLK
E => DO_ALTERA_SYNTHESIZED[5].ENA
E => DO_ALTERA_SYNTHESIZED[0].ENA
E => DO_ALTERA_SYNTHESIZED[6].ENA
E => DO_ALTERA_SYNTHESIZED[7].ENA
E => DO_ALTERA_SYNTHESIZED[1].ENA
E => DO_ALTERA_SYNTHESIZED[2].ENA
E => DO_ALTERA_SYNTHESIZED[3].ENA
E => DO_ALTERA_SYNTHESIZED[4].ENA
DI[0] => DO_ALTERA_SYNTHESIZED[0].DATAIN
DI[1] => DO_ALTERA_SYNTHESIZED[1].DATAIN
DI[2] => DO_ALTERA_SYNTHESIZED[2].DATAIN
DI[3] => DO_ALTERA_SYNTHESIZED[3].DATAIN
DI[4] => DO_ALTERA_SYNTHESIZED[4].DATAIN
DI[5] => DO_ALTERA_SYNTHESIZED[5].DATAIN
DI[6] => DO_ALTERA_SYNTHESIZED[6].DATAIN
DI[7] => DO_ALTERA_SYNTHESIZED[7].DATAIN
DO[0] <= DO_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= DO_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= DO_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|USBBridge:isntx|USB_CT3:b2v_inst5
aclr => lpm_counter:LPM_COUNTER_component.aclr
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]


|Lab1Full|USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component
clock => cntr_pqi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_pqi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_pqi:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_pqi:auto_generated.q[0]
q[1] <= cntr_pqi:auto_generated.q[1]
q[2] <= cntr_pqi:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Lab1Full|USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|USBBridge:isntx|USB_RG8E:b2v_inst50
C => DO_ALTERA_SYNTHESIZED[5].CLK
C => DO_ALTERA_SYNTHESIZED[4].CLK
C => DO_ALTERA_SYNTHESIZED[3].CLK
C => DO_ALTERA_SYNTHESIZED[2].CLK
C => DO_ALTERA_SYNTHESIZED[1].CLK
C => DO_ALTERA_SYNTHESIZED[7].CLK
C => DO_ALTERA_SYNTHESIZED[6].CLK
C => DO_ALTERA_SYNTHESIZED[0].CLK
E => DO_ALTERA_SYNTHESIZED[5].ENA
E => DO_ALTERA_SYNTHESIZED[0].ENA
E => DO_ALTERA_SYNTHESIZED[6].ENA
E => DO_ALTERA_SYNTHESIZED[7].ENA
E => DO_ALTERA_SYNTHESIZED[1].ENA
E => DO_ALTERA_SYNTHESIZED[2].ENA
E => DO_ALTERA_SYNTHESIZED[3].ENA
E => DO_ALTERA_SYNTHESIZED[4].ENA
DI[0] => DO_ALTERA_SYNTHESIZED[0].DATAIN
DI[1] => DO_ALTERA_SYNTHESIZED[1].DATAIN
DI[2] => DO_ALTERA_SYNTHESIZED[2].DATAIN
DI[3] => DO_ALTERA_SYNTHESIZED[3].DATAIN
DI[4] => DO_ALTERA_SYNTHESIZED[4].DATAIN
DI[5] => DO_ALTERA_SYNTHESIZED[5].DATAIN
DI[6] => DO_ALTERA_SYNTHESIZED[6].DATAIN
DI[7] => DO_ALTERA_SYNTHESIZED[7].DATAIN
DO[0] <= DO_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= DO_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= DO_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|USBBridge:isntx|USB_RG8E:b2v_inst51
C => DO_ALTERA_SYNTHESIZED[5].CLK
C => DO_ALTERA_SYNTHESIZED[4].CLK
C => DO_ALTERA_SYNTHESIZED[3].CLK
C => DO_ALTERA_SYNTHESIZED[2].CLK
C => DO_ALTERA_SYNTHESIZED[1].CLK
C => DO_ALTERA_SYNTHESIZED[7].CLK
C => DO_ALTERA_SYNTHESIZED[6].CLK
C => DO_ALTERA_SYNTHESIZED[0].CLK
E => DO_ALTERA_SYNTHESIZED[5].ENA
E => DO_ALTERA_SYNTHESIZED[0].ENA
E => DO_ALTERA_SYNTHESIZED[6].ENA
E => DO_ALTERA_SYNTHESIZED[7].ENA
E => DO_ALTERA_SYNTHESIZED[1].ENA
E => DO_ALTERA_SYNTHESIZED[2].ENA
E => DO_ALTERA_SYNTHESIZED[3].ENA
E => DO_ALTERA_SYNTHESIZED[4].ENA
DI[0] => DO_ALTERA_SYNTHESIZED[0].DATAIN
DI[1] => DO_ALTERA_SYNTHESIZED[1].DATAIN
DI[2] => DO_ALTERA_SYNTHESIZED[2].DATAIN
DI[3] => DO_ALTERA_SYNTHESIZED[3].DATAIN
DI[4] => DO_ALTERA_SYNTHESIZED[4].DATAIN
DI[5] => DO_ALTERA_SYNTHESIZED[5].DATAIN
DI[6] => DO_ALTERA_SYNTHESIZED[6].DATAIN
DI[7] => DO_ALTERA_SYNTHESIZED[7].DATAIN
DO[0] <= DO_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= DO_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= DO_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|USBBridge:isntx|USB_RG8E:b2v_inst6
C => DO_ALTERA_SYNTHESIZED[5].CLK
C => DO_ALTERA_SYNTHESIZED[4].CLK
C => DO_ALTERA_SYNTHESIZED[3].CLK
C => DO_ALTERA_SYNTHESIZED[2].CLK
C => DO_ALTERA_SYNTHESIZED[1].CLK
C => DO_ALTERA_SYNTHESIZED[7].CLK
C => DO_ALTERA_SYNTHESIZED[6].CLK
C => DO_ALTERA_SYNTHESIZED[0].CLK
E => DO_ALTERA_SYNTHESIZED[5].ENA
E => DO_ALTERA_SYNTHESIZED[0].ENA
E => DO_ALTERA_SYNTHESIZED[6].ENA
E => DO_ALTERA_SYNTHESIZED[7].ENA
E => DO_ALTERA_SYNTHESIZED[1].ENA
E => DO_ALTERA_SYNTHESIZED[2].ENA
E => DO_ALTERA_SYNTHESIZED[3].ENA
E => DO_ALTERA_SYNTHESIZED[4].ENA
DI[0] => DO_ALTERA_SYNTHESIZED[0].DATAIN
DI[1] => DO_ALTERA_SYNTHESIZED[1].DATAIN
DI[2] => DO_ALTERA_SYNTHESIZED[2].DATAIN
DI[3] => DO_ALTERA_SYNTHESIZED[3].DATAIN
DI[4] => DO_ALTERA_SYNTHESIZED[4].DATAIN
DI[5] => DO_ALTERA_SYNTHESIZED[5].DATAIN
DI[6] => DO_ALTERA_SYNTHESIZED[6].DATAIN
DI[7] => DO_ALTERA_SYNTHESIZED[7].DATAIN
DO[0] <= DO_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= DO_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= DO_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|USBBridge:isntx|USB_RG8E:b2v_inst9
C => DO_ALTERA_SYNTHESIZED[5].CLK
C => DO_ALTERA_SYNTHESIZED[4].CLK
C => DO_ALTERA_SYNTHESIZED[3].CLK
C => DO_ALTERA_SYNTHESIZED[2].CLK
C => DO_ALTERA_SYNTHESIZED[1].CLK
C => DO_ALTERA_SYNTHESIZED[7].CLK
C => DO_ALTERA_SYNTHESIZED[6].CLK
C => DO_ALTERA_SYNTHESIZED[0].CLK
E => DO_ALTERA_SYNTHESIZED[5].ENA
E => DO_ALTERA_SYNTHESIZED[0].ENA
E => DO_ALTERA_SYNTHESIZED[6].ENA
E => DO_ALTERA_SYNTHESIZED[7].ENA
E => DO_ALTERA_SYNTHESIZED[1].ENA
E => DO_ALTERA_SYNTHESIZED[2].ENA
E => DO_ALTERA_SYNTHESIZED[3].ENA
E => DO_ALTERA_SYNTHESIZED[4].ENA
DI[0] => DO_ALTERA_SYNTHESIZED[0].DATAIN
DI[1] => DO_ALTERA_SYNTHESIZED[1].DATAIN
DI[2] => DO_ALTERA_SYNTHESIZED[2].DATAIN
DI[3] => DO_ALTERA_SYNTHESIZED[3].DATAIN
DI[4] => DO_ALTERA_SYNTHESIZED[4].DATAIN
DI[5] => DO_ALTERA_SYNTHESIZED[5].DATAIN
DI[6] => DO_ALTERA_SYNTHESIZED[6].DATAIN
DI[7] => DO_ALTERA_SYNTHESIZED[7].DATAIN
DO[0] <= DO_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= DO_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= DO_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|USBBridge:isntx|usb_dc3:b2v_instdc3
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
data[2] => lpm_decode:LPM_DECODE_component.data[2]
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]
eq3 <= lpm_decode:LPM_DECODE_component.eq[3]
eq4 <= lpm_decode:LPM_DECODE_component.eq[4]
eq5 <= lpm_decode:LPM_DECODE_component.eq[5]
eq6 <= lpm_decode:LPM_DECODE_component.eq[6]
eq7 <= lpm_decode:LPM_DECODE_component.eq[7]


|Lab1Full|USBBridge:isntx|usb_dc3:b2v_instdc3|lpm_decode:LPM_DECODE_component
data[0] => decode_5af:auto_generated.data[0]
data[1] => decode_5af:auto_generated.data[1]
data[2] => decode_5af:auto_generated.data[2]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_5af:auto_generated.eq[0]
eq[1] <= decode_5af:auto_generated.eq[1]
eq[2] <= decode_5af:auto_generated.eq[2]
eq[3] <= decode_5af:auto_generated.eq[3]
eq[4] <= decode_5af:auto_generated.eq[4]
eq[5] <= decode_5af:auto_generated.eq[5]
eq[6] <= decode_5af:auto_generated.eq[6]
eq[7] <= decode_5af:auto_generated.eq[7]


|Lab1Full|USBBridge:isntx|usb_dc3:b2v_instdc3|lpm_decode:LPM_DECODE_component|decode_5af:auto_generated
data[0] => w_anode19w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode30w[1].IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode52w[1].IN0
data[0] => w_anode63w[1].IN1
data[0] => w_anode74w[1].IN0
data[0] => w_anode85w[1].IN1
data[1] => w_anode19w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode30w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode52w[2].IN0
data[1] => w_anode63w[2].IN0
data[1] => w_anode74w[2].IN1
data[1] => w_anode85w[2].IN1
data[2] => w_anode19w[3].IN0
data[2] => w_anode1w[3].IN0
data[2] => w_anode30w[3].IN0
data[2] => w_anode41w[3].IN0
data[2] => w_anode52w[3].IN1
data[2] => w_anode63w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode85w[3].IN1
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode19w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode30w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode52w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode85w[3].DB_MAX_OUTPUT_PORT_TYPE


|Lab1Full|USBBridge:isntx|USB_MUX8x2:b2v_instmux1
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]


|Lab1Full|USBBridge:isntx|USB_MUX8x2:b2v_instmux1|lpm_mux:LPM_MUX_component
data[0][0] => mux_g6e:auto_generated.data[0]
data[0][1] => mux_g6e:auto_generated.data[1]
data[0][2] => mux_g6e:auto_generated.data[2]
data[0][3] => mux_g6e:auto_generated.data[3]
data[0][4] => mux_g6e:auto_generated.data[4]
data[0][5] => mux_g6e:auto_generated.data[5]
data[0][6] => mux_g6e:auto_generated.data[6]
data[0][7] => mux_g6e:auto_generated.data[7]
data[1][0] => mux_g6e:auto_generated.data[8]
data[1][1] => mux_g6e:auto_generated.data[9]
data[1][2] => mux_g6e:auto_generated.data[10]
data[1][3] => mux_g6e:auto_generated.data[11]
data[1][4] => mux_g6e:auto_generated.data[12]
data[1][5] => mux_g6e:auto_generated.data[13]
data[1][6] => mux_g6e:auto_generated.data[14]
data[1][7] => mux_g6e:auto_generated.data[15]
sel[0] => mux_g6e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_g6e:auto_generated.result[0]
result[1] <= mux_g6e:auto_generated.result[1]
result[2] <= mux_g6e:auto_generated.result[2]
result[3] <= mux_g6e:auto_generated.result[3]
result[4] <= mux_g6e:auto_generated.result[4]
result[5] <= mux_g6e:auto_generated.result[5]
result[6] <= mux_g6e:auto_generated.result[6]
result[7] <= mux_g6e:auto_generated.result[7]


|Lab1Full|USBBridge:isntx|USB_MUX8x2:b2v_instmux1|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Lab1Full|USBBridge:isntx|USB_MUX8x19:b2v_instmux2
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data10x[0] => LPM_MUX:LPM_MUX_component.DATA[10][0]
data10x[1] => LPM_MUX:LPM_MUX_component.DATA[10][1]
data10x[2] => LPM_MUX:LPM_MUX_component.DATA[10][2]
data10x[3] => LPM_MUX:LPM_MUX_component.DATA[10][3]
data10x[4] => LPM_MUX:LPM_MUX_component.DATA[10][4]
data10x[5] => LPM_MUX:LPM_MUX_component.DATA[10][5]
data10x[6] => LPM_MUX:LPM_MUX_component.DATA[10][6]
data10x[7] => LPM_MUX:LPM_MUX_component.DATA[10][7]
data11x[0] => LPM_MUX:LPM_MUX_component.DATA[11][0]
data11x[1] => LPM_MUX:LPM_MUX_component.DATA[11][1]
data11x[2] => LPM_MUX:LPM_MUX_component.DATA[11][2]
data11x[3] => LPM_MUX:LPM_MUX_component.DATA[11][3]
data11x[4] => LPM_MUX:LPM_MUX_component.DATA[11][4]
data11x[5] => LPM_MUX:LPM_MUX_component.DATA[11][5]
data11x[6] => LPM_MUX:LPM_MUX_component.DATA[11][6]
data11x[7] => LPM_MUX:LPM_MUX_component.DATA[11][7]
data12x[0] => LPM_MUX:LPM_MUX_component.DATA[12][0]
data12x[1] => LPM_MUX:LPM_MUX_component.DATA[12][1]
data12x[2] => LPM_MUX:LPM_MUX_component.DATA[12][2]
data12x[3] => LPM_MUX:LPM_MUX_component.DATA[12][3]
data12x[4] => LPM_MUX:LPM_MUX_component.DATA[12][4]
data12x[5] => LPM_MUX:LPM_MUX_component.DATA[12][5]
data12x[6] => LPM_MUX:LPM_MUX_component.DATA[12][6]
data12x[7] => LPM_MUX:LPM_MUX_component.DATA[12][7]
data13x[0] => LPM_MUX:LPM_MUX_component.DATA[13][0]
data13x[1] => LPM_MUX:LPM_MUX_component.DATA[13][1]
data13x[2] => LPM_MUX:LPM_MUX_component.DATA[13][2]
data13x[3] => LPM_MUX:LPM_MUX_component.DATA[13][3]
data13x[4] => LPM_MUX:LPM_MUX_component.DATA[13][4]
data13x[5] => LPM_MUX:LPM_MUX_component.DATA[13][5]
data13x[6] => LPM_MUX:LPM_MUX_component.DATA[13][6]
data13x[7] => LPM_MUX:LPM_MUX_component.DATA[13][7]
data14x[0] => LPM_MUX:LPM_MUX_component.DATA[14][0]
data14x[1] => LPM_MUX:LPM_MUX_component.DATA[14][1]
data14x[2] => LPM_MUX:LPM_MUX_component.DATA[14][2]
data14x[3] => LPM_MUX:LPM_MUX_component.DATA[14][3]
data14x[4] => LPM_MUX:LPM_MUX_component.DATA[14][4]
data14x[5] => LPM_MUX:LPM_MUX_component.DATA[14][5]
data14x[6] => LPM_MUX:LPM_MUX_component.DATA[14][6]
data14x[7] => LPM_MUX:LPM_MUX_component.DATA[14][7]
data15x[0] => LPM_MUX:LPM_MUX_component.DATA[15][0]
data15x[1] => LPM_MUX:LPM_MUX_component.DATA[15][1]
data15x[2] => LPM_MUX:LPM_MUX_component.DATA[15][2]
data15x[3] => LPM_MUX:LPM_MUX_component.DATA[15][3]
data15x[4] => LPM_MUX:LPM_MUX_component.DATA[15][4]
data15x[5] => LPM_MUX:LPM_MUX_component.DATA[15][5]
data15x[6] => LPM_MUX:LPM_MUX_component.DATA[15][6]
data15x[7] => LPM_MUX:LPM_MUX_component.DATA[15][7]
data16x[0] => LPM_MUX:LPM_MUX_component.DATA[16][0]
data16x[1] => LPM_MUX:LPM_MUX_component.DATA[16][1]
data16x[2] => LPM_MUX:LPM_MUX_component.DATA[16][2]
data16x[3] => LPM_MUX:LPM_MUX_component.DATA[16][3]
data16x[4] => LPM_MUX:LPM_MUX_component.DATA[16][4]
data16x[5] => LPM_MUX:LPM_MUX_component.DATA[16][5]
data16x[6] => LPM_MUX:LPM_MUX_component.DATA[16][6]
data16x[7] => LPM_MUX:LPM_MUX_component.DATA[16][7]
data17x[0] => LPM_MUX:LPM_MUX_component.DATA[17][0]
data17x[1] => LPM_MUX:LPM_MUX_component.DATA[17][1]
data17x[2] => LPM_MUX:LPM_MUX_component.DATA[17][2]
data17x[3] => LPM_MUX:LPM_MUX_component.DATA[17][3]
data17x[4] => LPM_MUX:LPM_MUX_component.DATA[17][4]
data17x[5] => LPM_MUX:LPM_MUX_component.DATA[17][5]
data17x[6] => LPM_MUX:LPM_MUX_component.DATA[17][6]
data17x[7] => LPM_MUX:LPM_MUX_component.DATA[17][7]
data18x[0] => LPM_MUX:LPM_MUX_component.DATA[18][0]
data18x[1] => LPM_MUX:LPM_MUX_component.DATA[18][1]
data18x[2] => LPM_MUX:LPM_MUX_component.DATA[18][2]
data18x[3] => LPM_MUX:LPM_MUX_component.DATA[18][3]
data18x[4] => LPM_MUX:LPM_MUX_component.DATA[18][4]
data18x[5] => LPM_MUX:LPM_MUX_component.DATA[18][5]
data18x[6] => LPM_MUX:LPM_MUX_component.DATA[18][6]
data18x[7] => LPM_MUX:LPM_MUX_component.DATA[18][7]
data19x[0] => LPM_MUX:LPM_MUX_component.DATA[19][0]
data19x[1] => LPM_MUX:LPM_MUX_component.DATA[19][1]
data19x[2] => LPM_MUX:LPM_MUX_component.DATA[19][2]
data19x[3] => LPM_MUX:LPM_MUX_component.DATA[19][3]
data19x[4] => LPM_MUX:LPM_MUX_component.DATA[19][4]
data19x[5] => LPM_MUX:LPM_MUX_component.DATA[19][5]
data19x[6] => LPM_MUX:LPM_MUX_component.DATA[19][6]
data19x[7] => LPM_MUX:LPM_MUX_component.DATA[19][7]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data20x[0] => LPM_MUX:LPM_MUX_component.DATA[20][0]
data20x[1] => LPM_MUX:LPM_MUX_component.DATA[20][1]
data20x[2] => LPM_MUX:LPM_MUX_component.DATA[20][2]
data20x[3] => LPM_MUX:LPM_MUX_component.DATA[20][3]
data20x[4] => LPM_MUX:LPM_MUX_component.DATA[20][4]
data20x[5] => LPM_MUX:LPM_MUX_component.DATA[20][5]
data20x[6] => LPM_MUX:LPM_MUX_component.DATA[20][6]
data20x[7] => LPM_MUX:LPM_MUX_component.DATA[20][7]
data21x[0] => LPM_MUX:LPM_MUX_component.DATA[21][0]
data21x[1] => LPM_MUX:LPM_MUX_component.DATA[21][1]
data21x[2] => LPM_MUX:LPM_MUX_component.DATA[21][2]
data21x[3] => LPM_MUX:LPM_MUX_component.DATA[21][3]
data21x[4] => LPM_MUX:LPM_MUX_component.DATA[21][4]
data21x[5] => LPM_MUX:LPM_MUX_component.DATA[21][5]
data21x[6] => LPM_MUX:LPM_MUX_component.DATA[21][6]
data21x[7] => LPM_MUX:LPM_MUX_component.DATA[21][7]
data22x[0] => LPM_MUX:LPM_MUX_component.DATA[22][0]
data22x[1] => LPM_MUX:LPM_MUX_component.DATA[22][1]
data22x[2] => LPM_MUX:LPM_MUX_component.DATA[22][2]
data22x[3] => LPM_MUX:LPM_MUX_component.DATA[22][3]
data22x[4] => LPM_MUX:LPM_MUX_component.DATA[22][4]
data22x[5] => LPM_MUX:LPM_MUX_component.DATA[22][5]
data22x[6] => LPM_MUX:LPM_MUX_component.DATA[22][6]
data22x[7] => LPM_MUX:LPM_MUX_component.DATA[22][7]
data23x[0] => LPM_MUX:LPM_MUX_component.DATA[23][0]
data23x[1] => LPM_MUX:LPM_MUX_component.DATA[23][1]
data23x[2] => LPM_MUX:LPM_MUX_component.DATA[23][2]
data23x[3] => LPM_MUX:LPM_MUX_component.DATA[23][3]
data23x[4] => LPM_MUX:LPM_MUX_component.DATA[23][4]
data23x[5] => LPM_MUX:LPM_MUX_component.DATA[23][5]
data23x[6] => LPM_MUX:LPM_MUX_component.DATA[23][6]
data23x[7] => LPM_MUX:LPM_MUX_component.DATA[23][7]
data24x[0] => LPM_MUX:LPM_MUX_component.DATA[24][0]
data24x[1] => LPM_MUX:LPM_MUX_component.DATA[24][1]
data24x[2] => LPM_MUX:LPM_MUX_component.DATA[24][2]
data24x[3] => LPM_MUX:LPM_MUX_component.DATA[24][3]
data24x[4] => LPM_MUX:LPM_MUX_component.DATA[24][4]
data24x[5] => LPM_MUX:LPM_MUX_component.DATA[24][5]
data24x[6] => LPM_MUX:LPM_MUX_component.DATA[24][6]
data24x[7] => LPM_MUX:LPM_MUX_component.DATA[24][7]
data25x[0] => LPM_MUX:LPM_MUX_component.DATA[25][0]
data25x[1] => LPM_MUX:LPM_MUX_component.DATA[25][1]
data25x[2] => LPM_MUX:LPM_MUX_component.DATA[25][2]
data25x[3] => LPM_MUX:LPM_MUX_component.DATA[25][3]
data25x[4] => LPM_MUX:LPM_MUX_component.DATA[25][4]
data25x[5] => LPM_MUX:LPM_MUX_component.DATA[25][5]
data25x[6] => LPM_MUX:LPM_MUX_component.DATA[25][6]
data25x[7] => LPM_MUX:LPM_MUX_component.DATA[25][7]
data26x[0] => LPM_MUX:LPM_MUX_component.DATA[26][0]
data26x[1] => LPM_MUX:LPM_MUX_component.DATA[26][1]
data26x[2] => LPM_MUX:LPM_MUX_component.DATA[26][2]
data26x[3] => LPM_MUX:LPM_MUX_component.DATA[26][3]
data26x[4] => LPM_MUX:LPM_MUX_component.DATA[26][4]
data26x[5] => LPM_MUX:LPM_MUX_component.DATA[26][5]
data26x[6] => LPM_MUX:LPM_MUX_component.DATA[26][6]
data26x[7] => LPM_MUX:LPM_MUX_component.DATA[26][7]
data27x[0] => LPM_MUX:LPM_MUX_component.DATA[27][0]
data27x[1] => LPM_MUX:LPM_MUX_component.DATA[27][1]
data27x[2] => LPM_MUX:LPM_MUX_component.DATA[27][2]
data27x[3] => LPM_MUX:LPM_MUX_component.DATA[27][3]
data27x[4] => LPM_MUX:LPM_MUX_component.DATA[27][4]
data27x[5] => LPM_MUX:LPM_MUX_component.DATA[27][5]
data27x[6] => LPM_MUX:LPM_MUX_component.DATA[27][6]
data27x[7] => LPM_MUX:LPM_MUX_component.DATA[27][7]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data2x[6] => LPM_MUX:LPM_MUX_component.DATA[2][6]
data2x[7] => LPM_MUX:LPM_MUX_component.DATA[2][7]
data3x[0] => LPM_MUX:LPM_MUX_component.DATA[3][0]
data3x[1] => LPM_MUX:LPM_MUX_component.DATA[3][1]
data3x[2] => LPM_MUX:LPM_MUX_component.DATA[3][2]
data3x[3] => LPM_MUX:LPM_MUX_component.DATA[3][3]
data3x[4] => LPM_MUX:LPM_MUX_component.DATA[3][4]
data3x[5] => LPM_MUX:LPM_MUX_component.DATA[3][5]
data3x[6] => LPM_MUX:LPM_MUX_component.DATA[3][6]
data3x[7] => LPM_MUX:LPM_MUX_component.DATA[3][7]
data4x[0] => LPM_MUX:LPM_MUX_component.DATA[4][0]
data4x[1] => LPM_MUX:LPM_MUX_component.DATA[4][1]
data4x[2] => LPM_MUX:LPM_MUX_component.DATA[4][2]
data4x[3] => LPM_MUX:LPM_MUX_component.DATA[4][3]
data4x[4] => LPM_MUX:LPM_MUX_component.DATA[4][4]
data4x[5] => LPM_MUX:LPM_MUX_component.DATA[4][5]
data4x[6] => LPM_MUX:LPM_MUX_component.DATA[4][6]
data4x[7] => LPM_MUX:LPM_MUX_component.DATA[4][7]
data5x[0] => LPM_MUX:LPM_MUX_component.DATA[5][0]
data5x[1] => LPM_MUX:LPM_MUX_component.DATA[5][1]
data5x[2] => LPM_MUX:LPM_MUX_component.DATA[5][2]
data5x[3] => LPM_MUX:LPM_MUX_component.DATA[5][3]
data5x[4] => LPM_MUX:LPM_MUX_component.DATA[5][4]
data5x[5] => LPM_MUX:LPM_MUX_component.DATA[5][5]
data5x[6] => LPM_MUX:LPM_MUX_component.DATA[5][6]
data5x[7] => LPM_MUX:LPM_MUX_component.DATA[5][7]
data6x[0] => LPM_MUX:LPM_MUX_component.DATA[6][0]
data6x[1] => LPM_MUX:LPM_MUX_component.DATA[6][1]
data6x[2] => LPM_MUX:LPM_MUX_component.DATA[6][2]
data6x[3] => LPM_MUX:LPM_MUX_component.DATA[6][3]
data6x[4] => LPM_MUX:LPM_MUX_component.DATA[6][4]
data6x[5] => LPM_MUX:LPM_MUX_component.DATA[6][5]
data6x[6] => LPM_MUX:LPM_MUX_component.DATA[6][6]
data6x[7] => LPM_MUX:LPM_MUX_component.DATA[6][7]
data7x[0] => LPM_MUX:LPM_MUX_component.DATA[7][0]
data7x[1] => LPM_MUX:LPM_MUX_component.DATA[7][1]
data7x[2] => LPM_MUX:LPM_MUX_component.DATA[7][2]
data7x[3] => LPM_MUX:LPM_MUX_component.DATA[7][3]
data7x[4] => LPM_MUX:LPM_MUX_component.DATA[7][4]
data7x[5] => LPM_MUX:LPM_MUX_component.DATA[7][5]
data7x[6] => LPM_MUX:LPM_MUX_component.DATA[7][6]
data7x[7] => LPM_MUX:LPM_MUX_component.DATA[7][7]
data8x[0] => LPM_MUX:LPM_MUX_component.DATA[8][0]
data8x[1] => LPM_MUX:LPM_MUX_component.DATA[8][1]
data8x[2] => LPM_MUX:LPM_MUX_component.DATA[8][2]
data8x[3] => LPM_MUX:LPM_MUX_component.DATA[8][3]
data8x[4] => LPM_MUX:LPM_MUX_component.DATA[8][4]
data8x[5] => LPM_MUX:LPM_MUX_component.DATA[8][5]
data8x[6] => LPM_MUX:LPM_MUX_component.DATA[8][6]
data8x[7] => LPM_MUX:LPM_MUX_component.DATA[8][7]
data9x[0] => LPM_MUX:LPM_MUX_component.DATA[9][0]
data9x[1] => LPM_MUX:LPM_MUX_component.DATA[9][1]
data9x[2] => LPM_MUX:LPM_MUX_component.DATA[9][2]
data9x[3] => LPM_MUX:LPM_MUX_component.DATA[9][3]
data9x[4] => LPM_MUX:LPM_MUX_component.DATA[9][4]
data9x[5] => LPM_MUX:LPM_MUX_component.DATA[9][5]
data9x[6] => LPM_MUX:LPM_MUX_component.DATA[9][6]
data9x[7] => LPM_MUX:LPM_MUX_component.DATA[9][7]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
sel[3] => LPM_MUX:LPM_MUX_component.SEL[3]
sel[4] => LPM_MUX:LPM_MUX_component.SEL[4]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]


|Lab1Full|USBBridge:isntx|USB_MUX8x19:b2v_instmux2|lpm_mux:LPM_MUX_component
data[0][0] => mux_c8e:auto_generated.data[0]
data[0][1] => mux_c8e:auto_generated.data[1]
data[0][2] => mux_c8e:auto_generated.data[2]
data[0][3] => mux_c8e:auto_generated.data[3]
data[0][4] => mux_c8e:auto_generated.data[4]
data[0][5] => mux_c8e:auto_generated.data[5]
data[0][6] => mux_c8e:auto_generated.data[6]
data[0][7] => mux_c8e:auto_generated.data[7]
data[1][0] => mux_c8e:auto_generated.data[8]
data[1][1] => mux_c8e:auto_generated.data[9]
data[1][2] => mux_c8e:auto_generated.data[10]
data[1][3] => mux_c8e:auto_generated.data[11]
data[1][4] => mux_c8e:auto_generated.data[12]
data[1][5] => mux_c8e:auto_generated.data[13]
data[1][6] => mux_c8e:auto_generated.data[14]
data[1][7] => mux_c8e:auto_generated.data[15]
data[2][0] => mux_c8e:auto_generated.data[16]
data[2][1] => mux_c8e:auto_generated.data[17]
data[2][2] => mux_c8e:auto_generated.data[18]
data[2][3] => mux_c8e:auto_generated.data[19]
data[2][4] => mux_c8e:auto_generated.data[20]
data[2][5] => mux_c8e:auto_generated.data[21]
data[2][6] => mux_c8e:auto_generated.data[22]
data[2][7] => mux_c8e:auto_generated.data[23]
data[3][0] => mux_c8e:auto_generated.data[24]
data[3][1] => mux_c8e:auto_generated.data[25]
data[3][2] => mux_c8e:auto_generated.data[26]
data[3][3] => mux_c8e:auto_generated.data[27]
data[3][4] => mux_c8e:auto_generated.data[28]
data[3][5] => mux_c8e:auto_generated.data[29]
data[3][6] => mux_c8e:auto_generated.data[30]
data[3][7] => mux_c8e:auto_generated.data[31]
data[4][0] => mux_c8e:auto_generated.data[32]
data[4][1] => mux_c8e:auto_generated.data[33]
data[4][2] => mux_c8e:auto_generated.data[34]
data[4][3] => mux_c8e:auto_generated.data[35]
data[4][4] => mux_c8e:auto_generated.data[36]
data[4][5] => mux_c8e:auto_generated.data[37]
data[4][6] => mux_c8e:auto_generated.data[38]
data[4][7] => mux_c8e:auto_generated.data[39]
data[5][0] => mux_c8e:auto_generated.data[40]
data[5][1] => mux_c8e:auto_generated.data[41]
data[5][2] => mux_c8e:auto_generated.data[42]
data[5][3] => mux_c8e:auto_generated.data[43]
data[5][4] => mux_c8e:auto_generated.data[44]
data[5][5] => mux_c8e:auto_generated.data[45]
data[5][6] => mux_c8e:auto_generated.data[46]
data[5][7] => mux_c8e:auto_generated.data[47]
data[6][0] => mux_c8e:auto_generated.data[48]
data[6][1] => mux_c8e:auto_generated.data[49]
data[6][2] => mux_c8e:auto_generated.data[50]
data[6][3] => mux_c8e:auto_generated.data[51]
data[6][4] => mux_c8e:auto_generated.data[52]
data[6][5] => mux_c8e:auto_generated.data[53]
data[6][6] => mux_c8e:auto_generated.data[54]
data[6][7] => mux_c8e:auto_generated.data[55]
data[7][0] => mux_c8e:auto_generated.data[56]
data[7][1] => mux_c8e:auto_generated.data[57]
data[7][2] => mux_c8e:auto_generated.data[58]
data[7][3] => mux_c8e:auto_generated.data[59]
data[7][4] => mux_c8e:auto_generated.data[60]
data[7][5] => mux_c8e:auto_generated.data[61]
data[7][6] => mux_c8e:auto_generated.data[62]
data[7][7] => mux_c8e:auto_generated.data[63]
data[8][0] => mux_c8e:auto_generated.data[64]
data[8][1] => mux_c8e:auto_generated.data[65]
data[8][2] => mux_c8e:auto_generated.data[66]
data[8][3] => mux_c8e:auto_generated.data[67]
data[8][4] => mux_c8e:auto_generated.data[68]
data[8][5] => mux_c8e:auto_generated.data[69]
data[8][6] => mux_c8e:auto_generated.data[70]
data[8][7] => mux_c8e:auto_generated.data[71]
data[9][0] => mux_c8e:auto_generated.data[72]
data[9][1] => mux_c8e:auto_generated.data[73]
data[9][2] => mux_c8e:auto_generated.data[74]
data[9][3] => mux_c8e:auto_generated.data[75]
data[9][4] => mux_c8e:auto_generated.data[76]
data[9][5] => mux_c8e:auto_generated.data[77]
data[9][6] => mux_c8e:auto_generated.data[78]
data[9][7] => mux_c8e:auto_generated.data[79]
data[10][0] => mux_c8e:auto_generated.data[80]
data[10][1] => mux_c8e:auto_generated.data[81]
data[10][2] => mux_c8e:auto_generated.data[82]
data[10][3] => mux_c8e:auto_generated.data[83]
data[10][4] => mux_c8e:auto_generated.data[84]
data[10][5] => mux_c8e:auto_generated.data[85]
data[10][6] => mux_c8e:auto_generated.data[86]
data[10][7] => mux_c8e:auto_generated.data[87]
data[11][0] => mux_c8e:auto_generated.data[88]
data[11][1] => mux_c8e:auto_generated.data[89]
data[11][2] => mux_c8e:auto_generated.data[90]
data[11][3] => mux_c8e:auto_generated.data[91]
data[11][4] => mux_c8e:auto_generated.data[92]
data[11][5] => mux_c8e:auto_generated.data[93]
data[11][6] => mux_c8e:auto_generated.data[94]
data[11][7] => mux_c8e:auto_generated.data[95]
data[12][0] => mux_c8e:auto_generated.data[96]
data[12][1] => mux_c8e:auto_generated.data[97]
data[12][2] => mux_c8e:auto_generated.data[98]
data[12][3] => mux_c8e:auto_generated.data[99]
data[12][4] => mux_c8e:auto_generated.data[100]
data[12][5] => mux_c8e:auto_generated.data[101]
data[12][6] => mux_c8e:auto_generated.data[102]
data[12][7] => mux_c8e:auto_generated.data[103]
data[13][0] => mux_c8e:auto_generated.data[104]
data[13][1] => mux_c8e:auto_generated.data[105]
data[13][2] => mux_c8e:auto_generated.data[106]
data[13][3] => mux_c8e:auto_generated.data[107]
data[13][4] => mux_c8e:auto_generated.data[108]
data[13][5] => mux_c8e:auto_generated.data[109]
data[13][6] => mux_c8e:auto_generated.data[110]
data[13][7] => mux_c8e:auto_generated.data[111]
data[14][0] => mux_c8e:auto_generated.data[112]
data[14][1] => mux_c8e:auto_generated.data[113]
data[14][2] => mux_c8e:auto_generated.data[114]
data[14][3] => mux_c8e:auto_generated.data[115]
data[14][4] => mux_c8e:auto_generated.data[116]
data[14][5] => mux_c8e:auto_generated.data[117]
data[14][6] => mux_c8e:auto_generated.data[118]
data[14][7] => mux_c8e:auto_generated.data[119]
data[15][0] => mux_c8e:auto_generated.data[120]
data[15][1] => mux_c8e:auto_generated.data[121]
data[15][2] => mux_c8e:auto_generated.data[122]
data[15][3] => mux_c8e:auto_generated.data[123]
data[15][4] => mux_c8e:auto_generated.data[124]
data[15][5] => mux_c8e:auto_generated.data[125]
data[15][6] => mux_c8e:auto_generated.data[126]
data[15][7] => mux_c8e:auto_generated.data[127]
data[16][0] => mux_c8e:auto_generated.data[128]
data[16][1] => mux_c8e:auto_generated.data[129]
data[16][2] => mux_c8e:auto_generated.data[130]
data[16][3] => mux_c8e:auto_generated.data[131]
data[16][4] => mux_c8e:auto_generated.data[132]
data[16][5] => mux_c8e:auto_generated.data[133]
data[16][6] => mux_c8e:auto_generated.data[134]
data[16][7] => mux_c8e:auto_generated.data[135]
data[17][0] => mux_c8e:auto_generated.data[136]
data[17][1] => mux_c8e:auto_generated.data[137]
data[17][2] => mux_c8e:auto_generated.data[138]
data[17][3] => mux_c8e:auto_generated.data[139]
data[17][4] => mux_c8e:auto_generated.data[140]
data[17][5] => mux_c8e:auto_generated.data[141]
data[17][6] => mux_c8e:auto_generated.data[142]
data[17][7] => mux_c8e:auto_generated.data[143]
data[18][0] => mux_c8e:auto_generated.data[144]
data[18][1] => mux_c8e:auto_generated.data[145]
data[18][2] => mux_c8e:auto_generated.data[146]
data[18][3] => mux_c8e:auto_generated.data[147]
data[18][4] => mux_c8e:auto_generated.data[148]
data[18][5] => mux_c8e:auto_generated.data[149]
data[18][6] => mux_c8e:auto_generated.data[150]
data[18][7] => mux_c8e:auto_generated.data[151]
data[19][0] => mux_c8e:auto_generated.data[152]
data[19][1] => mux_c8e:auto_generated.data[153]
data[19][2] => mux_c8e:auto_generated.data[154]
data[19][3] => mux_c8e:auto_generated.data[155]
data[19][4] => mux_c8e:auto_generated.data[156]
data[19][5] => mux_c8e:auto_generated.data[157]
data[19][6] => mux_c8e:auto_generated.data[158]
data[19][7] => mux_c8e:auto_generated.data[159]
data[20][0] => mux_c8e:auto_generated.data[160]
data[20][1] => mux_c8e:auto_generated.data[161]
data[20][2] => mux_c8e:auto_generated.data[162]
data[20][3] => mux_c8e:auto_generated.data[163]
data[20][4] => mux_c8e:auto_generated.data[164]
data[20][5] => mux_c8e:auto_generated.data[165]
data[20][6] => mux_c8e:auto_generated.data[166]
data[20][7] => mux_c8e:auto_generated.data[167]
data[21][0] => mux_c8e:auto_generated.data[168]
data[21][1] => mux_c8e:auto_generated.data[169]
data[21][2] => mux_c8e:auto_generated.data[170]
data[21][3] => mux_c8e:auto_generated.data[171]
data[21][4] => mux_c8e:auto_generated.data[172]
data[21][5] => mux_c8e:auto_generated.data[173]
data[21][6] => mux_c8e:auto_generated.data[174]
data[21][7] => mux_c8e:auto_generated.data[175]
data[22][0] => mux_c8e:auto_generated.data[176]
data[22][1] => mux_c8e:auto_generated.data[177]
data[22][2] => mux_c8e:auto_generated.data[178]
data[22][3] => mux_c8e:auto_generated.data[179]
data[22][4] => mux_c8e:auto_generated.data[180]
data[22][5] => mux_c8e:auto_generated.data[181]
data[22][6] => mux_c8e:auto_generated.data[182]
data[22][7] => mux_c8e:auto_generated.data[183]
data[23][0] => mux_c8e:auto_generated.data[184]
data[23][1] => mux_c8e:auto_generated.data[185]
data[23][2] => mux_c8e:auto_generated.data[186]
data[23][3] => mux_c8e:auto_generated.data[187]
data[23][4] => mux_c8e:auto_generated.data[188]
data[23][5] => mux_c8e:auto_generated.data[189]
data[23][6] => mux_c8e:auto_generated.data[190]
data[23][7] => mux_c8e:auto_generated.data[191]
data[24][0] => mux_c8e:auto_generated.data[192]
data[24][1] => mux_c8e:auto_generated.data[193]
data[24][2] => mux_c8e:auto_generated.data[194]
data[24][3] => mux_c8e:auto_generated.data[195]
data[24][4] => mux_c8e:auto_generated.data[196]
data[24][5] => mux_c8e:auto_generated.data[197]
data[24][6] => mux_c8e:auto_generated.data[198]
data[24][7] => mux_c8e:auto_generated.data[199]
data[25][0] => mux_c8e:auto_generated.data[200]
data[25][1] => mux_c8e:auto_generated.data[201]
data[25][2] => mux_c8e:auto_generated.data[202]
data[25][3] => mux_c8e:auto_generated.data[203]
data[25][4] => mux_c8e:auto_generated.data[204]
data[25][5] => mux_c8e:auto_generated.data[205]
data[25][6] => mux_c8e:auto_generated.data[206]
data[25][7] => mux_c8e:auto_generated.data[207]
data[26][0] => mux_c8e:auto_generated.data[208]
data[26][1] => mux_c8e:auto_generated.data[209]
data[26][2] => mux_c8e:auto_generated.data[210]
data[26][3] => mux_c8e:auto_generated.data[211]
data[26][4] => mux_c8e:auto_generated.data[212]
data[26][5] => mux_c8e:auto_generated.data[213]
data[26][6] => mux_c8e:auto_generated.data[214]
data[26][7] => mux_c8e:auto_generated.data[215]
data[27][0] => mux_c8e:auto_generated.data[216]
data[27][1] => mux_c8e:auto_generated.data[217]
data[27][2] => mux_c8e:auto_generated.data[218]
data[27][3] => mux_c8e:auto_generated.data[219]
data[27][4] => mux_c8e:auto_generated.data[220]
data[27][5] => mux_c8e:auto_generated.data[221]
data[27][6] => mux_c8e:auto_generated.data[222]
data[27][7] => mux_c8e:auto_generated.data[223]
sel[0] => mux_c8e:auto_generated.sel[0]
sel[1] => mux_c8e:auto_generated.sel[1]
sel[2] => mux_c8e:auto_generated.sel[2]
sel[3] => mux_c8e:auto_generated.sel[3]
sel[4] => mux_c8e:auto_generated.sel[4]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_c8e:auto_generated.result[0]
result[1] <= mux_c8e:auto_generated.result[1]
result[2] <= mux_c8e:auto_generated.result[2]
result[3] <= mux_c8e:auto_generated.result[3]
result[4] <= mux_c8e:auto_generated.result[4]
result[5] <= mux_c8e:auto_generated.result[5]
result[6] <= mux_c8e:auto_generated.result[6]
result[7] <= mux_c8e:auto_generated.result[7]


|Lab1Full|USBBridge:isntx|USB_MUX8x19:b2v_instmux2|lpm_mux:LPM_MUX_component|mux_c8e:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[88] => _.IN0
data[88] => _.IN0
data[89] => _.IN0
data[89] => _.IN0
data[90] => _.IN0
data[90] => _.IN0
data[91] => _.IN0
data[91] => _.IN0
data[92] => _.IN0
data[92] => _.IN0
data[93] => _.IN0
data[93] => _.IN0
data[94] => _.IN0
data[94] => _.IN0
data[95] => _.IN0
data[95] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[99] => _.IN0
data[99] => _.IN0
data[100] => _.IN0
data[100] => _.IN0
data[101] => _.IN0
data[101] => _.IN0
data[102] => _.IN0
data[102] => _.IN0
data[103] => _.IN0
data[103] => _.IN0
data[104] => _.IN0
data[105] => _.IN0
data[106] => _.IN0
data[107] => _.IN0
data[108] => _.IN0
data[109] => _.IN0
data[110] => _.IN0
data[111] => _.IN0
data[112] => _.IN1
data[112] => _.IN1
data[113] => _.IN1
data[113] => _.IN1
data[114] => _.IN1
data[114] => _.IN1
data[115] => _.IN1
data[115] => _.IN1
data[116] => _.IN1
data[116] => _.IN1
data[117] => _.IN1
data[117] => _.IN1
data[118] => _.IN1
data[118] => _.IN1
data[119] => _.IN1
data[119] => _.IN1
data[120] => _.IN0
data[121] => _.IN0
data[122] => _.IN0
data[123] => _.IN0
data[124] => _.IN0
data[125] => _.IN0
data[126] => _.IN0
data[127] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[136] => _.IN0
data[136] => _.IN0
data[137] => _.IN0
data[137] => _.IN0
data[138] => _.IN0
data[138] => _.IN0
data[139] => _.IN0
data[139] => _.IN0
data[140] => _.IN0
data[140] => _.IN0
data[141] => _.IN0
data[141] => _.IN0
data[142] => _.IN0
data[142] => _.IN0
data[143] => _.IN0
data[143] => _.IN0
data[144] => _.IN1
data[144] => _.IN1
data[144] => _.IN1
data[144] => _.IN1
data[145] => _.IN1
data[145] => _.IN1
data[145] => _.IN1
data[145] => _.IN1
data[146] => _.IN1
data[146] => _.IN1
data[146] => _.IN1
data[146] => _.IN1
data[147] => _.IN1
data[147] => _.IN1
data[147] => _.IN1
data[147] => _.IN1
data[148] => _.IN1
data[148] => _.IN1
data[148] => _.IN1
data[148] => _.IN1
data[149] => _.IN1
data[149] => _.IN1
data[149] => _.IN1
data[149] => _.IN1
data[150] => _.IN1
data[150] => _.IN1
data[150] => _.IN1
data[150] => _.IN1
data[151] => _.IN1
data[151] => _.IN1
data[151] => _.IN1
data[151] => _.IN1
data[152] => _.IN0
data[152] => _.IN0
data[153] => _.IN0
data[153] => _.IN0
data[154] => _.IN0
data[154] => _.IN0
data[155] => _.IN0
data[155] => _.IN0
data[156] => _.IN0
data[156] => _.IN0
data[157] => _.IN0
data[157] => _.IN0
data[158] => _.IN0
data[158] => _.IN0
data[159] => _.IN0
data[159] => _.IN0
data[160] => _.IN0
data[160] => _.IN0
data[161] => _.IN0
data[161] => _.IN0
data[162] => _.IN0
data[162] => _.IN0
data[163] => _.IN0
data[163] => _.IN0
data[164] => _.IN0
data[164] => _.IN0
data[165] => _.IN0
data[165] => _.IN0
data[166] => _.IN0
data[166] => _.IN0
data[167] => _.IN0
data[167] => _.IN0
data[168] => _.IN0
data[169] => _.IN0
data[170] => _.IN0
data[171] => _.IN0
data[172] => _.IN0
data[173] => _.IN0
data[174] => _.IN0
data[175] => _.IN0
data[176] => _.IN1
data[176] => _.IN1
data[177] => _.IN1
data[177] => _.IN1
data[178] => _.IN1
data[178] => _.IN1
data[179] => _.IN1
data[179] => _.IN1
data[180] => _.IN1
data[180] => _.IN1
data[181] => _.IN1
data[181] => _.IN1
data[182] => _.IN1
data[182] => _.IN1
data[183] => _.IN1
data[183] => _.IN1
data[184] => _.IN0
data[185] => _.IN0
data[186] => _.IN0
data[187] => _.IN0
data[188] => _.IN0
data[189] => _.IN0
data[190] => _.IN0
data[191] => _.IN0
data[192] => _.IN0
data[192] => _.IN0
data[192] => _.IN0
data[192] => _.IN0
data[193] => _.IN0
data[193] => _.IN0
data[193] => _.IN0
data[193] => _.IN0
data[194] => _.IN0
data[194] => _.IN0
data[194] => _.IN0
data[194] => _.IN0
data[195] => _.IN0
data[195] => _.IN0
data[195] => _.IN0
data[195] => _.IN0
data[196] => _.IN0
data[196] => _.IN0
data[196] => _.IN0
data[196] => _.IN0
data[197] => _.IN0
data[197] => _.IN0
data[197] => _.IN0
data[197] => _.IN0
data[198] => _.IN0
data[198] => _.IN0
data[198] => _.IN0
data[198] => _.IN0
data[199] => _.IN0
data[199] => _.IN0
data[199] => _.IN0
data[199] => _.IN0
data[200] => _.IN0
data[200] => _.IN0
data[201] => _.IN0
data[201] => _.IN0
data[202] => _.IN0
data[202] => _.IN0
data[203] => _.IN0
data[203] => _.IN0
data[204] => _.IN0
data[204] => _.IN0
data[205] => _.IN0
data[205] => _.IN0
data[206] => _.IN0
data[206] => _.IN0
data[207] => _.IN0
data[207] => _.IN0
data[208] => _.IN1
data[208] => _.IN1
data[208] => _.IN1
data[208] => _.IN1
data[209] => _.IN1
data[209] => _.IN1
data[209] => _.IN1
data[209] => _.IN1
data[210] => _.IN1
data[210] => _.IN1
data[210] => _.IN1
data[210] => _.IN1
data[211] => _.IN1
data[211] => _.IN1
data[211] => _.IN1
data[211] => _.IN1
data[212] => _.IN1
data[212] => _.IN1
data[212] => _.IN1
data[212] => _.IN1
data[213] => _.IN1
data[213] => _.IN1
data[213] => _.IN1
data[213] => _.IN1
data[214] => _.IN1
data[214] => _.IN1
data[214] => _.IN1
data[214] => _.IN1
data[215] => _.IN1
data[215] => _.IN1
data[215] => _.IN1
data[215] => _.IN1
data[216] => _.IN0
data[216] => _.IN0
data[217] => _.IN0
data[217] => _.IN0
data[218] => _.IN0
data[218] => _.IN0
data[219] => _.IN0
data[219] => _.IN0
data[220] => _.IN0
data[220] => _.IN0
data[221] => _.IN0
data[221] => _.IN0
data[222] => _.IN0
data[222] => _.IN0
data[223] => _.IN0
data[223] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[4] => result_node[7].IN0
sel[4] => _.IN0
sel[4] => result_node[6].IN0
sel[4] => _.IN0
sel[4] => result_node[5].IN0
sel[4] => _.IN0
sel[4] => result_node[4].IN0
sel[4] => _.IN0
sel[4] => result_node[3].IN0
sel[4] => _.IN0
sel[4] => result_node[2].IN0
sel[4] => _.IN0
sel[4] => result_node[1].IN0
sel[4] => _.IN0
sel[4] => result_node[0].IN0
sel[4] => _.IN0


|Lab1Full|USBBridge:isntx|USB_RG8E:b2v_instRgAdr
C => DO_ALTERA_SYNTHESIZED[5].CLK
C => DO_ALTERA_SYNTHESIZED[4].CLK
C => DO_ALTERA_SYNTHESIZED[3].CLK
C => DO_ALTERA_SYNTHESIZED[2].CLK
C => DO_ALTERA_SYNTHESIZED[1].CLK
C => DO_ALTERA_SYNTHESIZED[7].CLK
C => DO_ALTERA_SYNTHESIZED[6].CLK
C => DO_ALTERA_SYNTHESIZED[0].CLK
E => DO_ALTERA_SYNTHESIZED[5].ENA
E => DO_ALTERA_SYNTHESIZED[0].ENA
E => DO_ALTERA_SYNTHESIZED[6].ENA
E => DO_ALTERA_SYNTHESIZED[7].ENA
E => DO_ALTERA_SYNTHESIZED[1].ENA
E => DO_ALTERA_SYNTHESIZED[2].ENA
E => DO_ALTERA_SYNTHESIZED[3].ENA
E => DO_ALTERA_SYNTHESIZED[4].ENA
DI[0] => DO_ALTERA_SYNTHESIZED[0].DATAIN
DI[1] => DO_ALTERA_SYNTHESIZED[1].DATAIN
DI[2] => DO_ALTERA_SYNTHESIZED[2].DATAIN
DI[3] => DO_ALTERA_SYNTHESIZED[3].DATAIN
DI[4] => DO_ALTERA_SYNTHESIZED[4].DATAIN
DI[5] => DO_ALTERA_SYNTHESIZED[5].DATAIN
DI[6] => DO_ALTERA_SYNTHESIZED[6].DATAIN
DI[7] => DO_ALTERA_SYNTHESIZED[7].DATAIN
DO[0] <= DO_ALTERA_SYNTHESIZED[0].DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO_ALTERA_SYNTHESIZED[1].DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= DO_ALTERA_SYNTHESIZED[2].DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= DO_ALTERA_SYNTHESIZED[3].DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO_ALTERA_SYNTHESIZED[4].DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO_ALTERA_SYNTHESIZED[5].DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO_ALTERA_SYNTHESIZED[6].DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO_ALTERA_SYNTHESIZED[7].DB_MAX_OUTPUT_PORT_TYPE


