$date
	Fri Sep 27 10:36:16 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_gate $end
$var wire 1 ! Y_and $end
$var wire 1 " Y_or $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C $end
$scope module u1 $end
$var wire 1 & A $end
$var wire 1 ' B $end
$var wire 1 ( C $end
$var wire 1 ! Y $end
$upscope $end
$scope module u2 $end
$var wire 1 & A $end
$var wire 1 ' B $end
$var wire 1 ( C $end
$var wire 1 " Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1"
1%
1(
#20
0%
0(
1$
1'
#30
1%
1(
#40
0%
0(
0$
0'
1#
1&
#50
1%
1(
#60
0%
0(
1$
1'
#70
1!
1%
1(
#80
