Flow report for weideng3
Fri Oct 30 21:46:17 2020
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+------------------------------------+------------------------------------------+
; Flow Status                        ; Successful - Fri Oct 30 21:46:17 2020    ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                      ; weideng3                                 ;
; Top-level Entity Name              ; carlight                                 ;
; Family                             ; Cyclone III                              ;
; Device                             ; EP3C16F484C6                             ;
; Timing Models                      ; Final                                    ;
; Met timing requirements            ; N/A                                      ;
; Total logic elements               ; 20 / 15,408 ( < 1 % )                    ;
;     Total combinational functions  ; 20 / 15,408 ( < 1 % )                    ;
;     Dedicated logic registers      ; 8 / 15,408 ( < 1 % )                     ;
; Total registers                    ; 8                                        ;
; Total pins                         ; 10 / 347 ( 3 % )                         ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0 / 516,096 ( 0 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 112 ( 0 % )                          ;
; Total PLLs                         ; 0 / 4 ( 0 % )                            ;
+------------------------------------+------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 10/30/2020 21:46:07 ;
; Main task         ; Compilation         ;
; Revision Name     ; weideng3            ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                 ;
+------------------------------------+----------------------------------------------+---------------+-------------+----------------+
; Assignment Name                    ; Value                                        ; Default Value ; Entity Name ; Section Id     ;
+------------------------------------+----------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID              ; 154027282785837.160406556719492              ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT             ; Vhdl                                         ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                ; ModelSim-Altera (VHDL)                       ; <None>        ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP             ; 85                                           ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP             ; 0                                            ; --            ; --          ; --             ;
; MISC_FILE                          ; F:/学习文件/大三上/EDA/weideng3/weideng3.dpf ; --            ; --          ; --             ;
; NOMINAL_CORE_SUPPLY_VOLTAGE        ; 1.2V                                         ; --            ; --          ; --             ;
; PARTITION_COLOR                    ; 16764057                                     ; --            ; carlight    ; Top            ;
; PARTITION_NETLIST_TYPE             ; SOURCE                                       ; --            ; carlight    ; Top            ;
; TOP_LEVEL_ENTITY                   ; carlight                                     ; weideng3      ; --          ; --             ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS ; Off                                          ; --            ; --          ; eda_blast_fpga ;
+------------------------------------+----------------------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:01     ; 1.0                     ; 276 MB              ; 00:00:01                           ;
; Fitter                    ; 00:00:03     ; 1.0                     ; 383 MB              ; 00:00:03                           ;
; Assembler                 ; 00:00:02     ; 1.0                     ; 265 MB              ; 00:00:02                           ;
; TimeQuest Timing Analyzer ; 00:00:01     ; 1.0                     ; 295 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 197 MB              ; 00:00:00                           ;
; Total                     ; 00:00:07     ; --                      ; --                  ; 00:00:07                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+--------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                            ;
+---------------------------+------------------+---------------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name       ; OS Version ; Processor type ;
+---------------------------+------------------+---------------+------------+----------------+
; Analysis & Synthesis      ; LAPTOP-VN6TNC8K  ; Windows Vista ; 6.2        ; x86_64         ;
; Fitter                    ; LAPTOP-VN6TNC8K  ; Windows Vista ; 6.2        ; x86_64         ;
; Assembler                 ; LAPTOP-VN6TNC8K  ; Windows Vista ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; LAPTOP-VN6TNC8K  ; Windows Vista ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-VN6TNC8K  ; Windows Vista ; 6.2        ; x86_64         ;
+---------------------------+------------------+---------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off weideng3 -c weideng3
quartus_fit --read_settings_files=off --write_settings_files=off weideng3 -c weideng3
quartus_asm --read_settings_files=off --write_settings_files=off weideng3 -c weideng3
quartus_sta weideng3 -c weideng3
quartus_eda --read_settings_files=off --write_settings_files=off weideng3 -c weideng3



