<profile>

<section name = "Vivado HLS Report for 'fft_stage_1236'" level="0">
<item name = "Date">Sat Aug  1 16:08:01 2020
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">hls_proj</item>
<item name = "Solution">solution6</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.256, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">529, 529, 529, 529, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- dft_loop">527, 527, 17, 1, 1, 512, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 43, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 18, 1516, 2982, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 57, -</column>
<column name="Register">0, -, 827, 192, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 8, 2, 6, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="music_fadd_32ns_3cud_U6">music_fadd_32ns_3cud, 0, 2, 205, 390, 0</column>
<column name="music_fadd_32ns_3cud_U9">music_fadd_32ns_3cud, 0, 2, 205, 390, 0</column>
<column name="music_fadd_32ns_3cud_U10">music_fadd_32ns_3cud, 0, 2, 205, 390, 0</column>
<column name="music_fmul_32ns_3dEe_U11">music_fmul_32ns_3dEe, 0, 3, 143, 321, 0</column>
<column name="music_fmul_32ns_3dEe_U12">music_fmul_32ns_3dEe, 0, 3, 143, 321, 0</column>
<column name="music_fsub_32ns_3bkb_U5">music_fsub_32ns_3bkb, 0, 2, 205, 390, 0</column>
<column name="music_fsub_32ns_3bkb_U7">music_fsub_32ns_3bkb, 0, 2, 205, 390, 0</column>
<column name="music_fsub_32ns_3bkb_U8">music_fsub_32ns_3bkb, 0, 2, 205, 390, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="t_fu_195_p2">+, 0, 0, 14, 10, 1</column>
<column name="icmp_ln148_fu_189_p2">icmp, 0, 0, 13, 10, 11</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="i_lower_fu_207_p2">or, 0, 0, 10, 10, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter16">9, 2, 1, 2</column>
<column name="t_0_reg_144">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="X_I_0_load_1_reg_310">32, 0, 32, 0</column>
<column name="X_I_0_load_reg_260">32, 0, 32, 0</column>
<column name="X_R_0_load_1_reg_304">32, 0, 32, 0</column>
<column name="X_R_0_load_reg_254">32, 0, 32, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="i_reg_233">9, 0, 10, 1</column>
<column name="icmp_ln148_reg_224">1, 0, 1, 0</column>
<column name="t_0_reg_144">10, 0, 10, 0</column>
<column name="temp_I_reg_298">32, 0, 32, 0</column>
<column name="temp_R_reg_292">32, 0, 32, 0</column>
<column name="tmp_63_reg_271">32, 0, 32, 0</column>
<column name="tmp_64_reg_316">32, 0, 32, 0</column>
<column name="tmp_65_reg_321">32, 0, 32, 0</column>
<column name="tmp_66_reg_326">32, 0, 32, 0</column>
<column name="tmp_67_reg_331">32, 0, 32, 0</column>
<column name="tmp_s_reg_266">32, 0, 32, 0</column>
<column name="zext_ln156_reg_238">9, 0, 64, 55</column>
<column name="zext_ln158_reg_276">9, 0, 64, 55</column>
<column name="X_I_0_load_reg_260">64, 32, 32, 0</column>
<column name="X_R_0_load_reg_254">64, 32, 32, 0</column>
<column name="i_reg_233">64, 32, 10, 1</column>
<column name="icmp_ln148_reg_224">64, 32, 1, 0</column>
<column name="zext_ln156_reg_238">64, 32, 64, 55</column>
<column name="zext_ln158_reg_276">64, 32, 64, 55</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fft_stage.1236, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fft_stage.1236, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fft_stage.1236, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fft_stage.1236, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, fft_stage.1236, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fft_stage.1236, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fft_stage.1236, return value</column>
<column name="X_R_0_address0">out, 10, ap_memory, X_R_0, array</column>
<column name="X_R_0_ce0">out, 1, ap_memory, X_R_0, array</column>
<column name="X_R_0_q0">in, 32, ap_memory, X_R_0, array</column>
<column name="X_R_0_address1">out, 10, ap_memory, X_R_0, array</column>
<column name="X_R_0_ce1">out, 1, ap_memory, X_R_0, array</column>
<column name="X_R_0_q1">in, 32, ap_memory, X_R_0, array</column>
<column name="X_I_0_address0">out, 10, ap_memory, X_I_0, array</column>
<column name="X_I_0_ce0">out, 1, ap_memory, X_I_0, array</column>
<column name="X_I_0_q0">in, 32, ap_memory, X_I_0, array</column>
<column name="X_I_0_address1">out, 10, ap_memory, X_I_0, array</column>
<column name="X_I_0_ce1">out, 1, ap_memory, X_I_0, array</column>
<column name="X_I_0_q1">in, 32, ap_memory, X_I_0, array</column>
<column name="Out_R_1_address0">out, 10, ap_memory, Out_R_1, array</column>
<column name="Out_R_1_ce0">out, 1, ap_memory, Out_R_1, array</column>
<column name="Out_R_1_we0">out, 1, ap_memory, Out_R_1, array</column>
<column name="Out_R_1_d0">out, 32, ap_memory, Out_R_1, array</column>
<column name="Out_R_1_address1">out, 10, ap_memory, Out_R_1, array</column>
<column name="Out_R_1_ce1">out, 1, ap_memory, Out_R_1, array</column>
<column name="Out_R_1_we1">out, 1, ap_memory, Out_R_1, array</column>
<column name="Out_R_1_d1">out, 32, ap_memory, Out_R_1, array</column>
<column name="Out_I_1_address0">out, 10, ap_memory, Out_I_1, array</column>
<column name="Out_I_1_ce0">out, 1, ap_memory, Out_I_1, array</column>
<column name="Out_I_1_we0">out, 1, ap_memory, Out_I_1, array</column>
<column name="Out_I_1_d0">out, 32, ap_memory, Out_I_1, array</column>
<column name="Out_I_1_address1">out, 10, ap_memory, Out_I_1, array</column>
<column name="Out_I_1_ce1">out, 1, ap_memory, Out_I_1, array</column>
<column name="Out_I_1_we1">out, 1, ap_memory, Out_I_1, array</column>
<column name="Out_I_1_d1">out, 32, ap_memory, Out_I_1, array</column>
</table>
</item>
</section>
</profile>
