Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Thu Mar 20 13:25:20 2014
| Host         : joel-MacBookPro running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_control_sets -verbose -file leon3mp_control_sets_placed.rpt
| Design       : leon3mp
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   155 |
| Minimum Number of register sites lost to control set restrictions |   339 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1771 |          805 |
| No           | No                    | Yes                    |             133 |           76 |
| No           | Yes                   | No                     |             241 |          115 |
| Yes          | No                    | No                     |            1898 |          854 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             970 |          410 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                   |                                                       Enable Signal                                                       |                                                      Set/Reset Signal                                                      | Slice Load Count | Bel Load Count |
+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/O1 |                                                                                                                           | rst0/clear                                                                                                                 |                3 |              3 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/n_2_r[vaddress][3]_i_1                                                        |                                                                                                                            |                2 |              4 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r[w][s][icc][3]_i_1                                                                  |                                                                                                                            |                1 |              4 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r[w][s][pil][3]_i_1                                                                  |                                                                                                                            |                3 |              4 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_2_r[ecnt][3]_i_1                                                                                  | rst0/clear                                                                                                                 |                2 |              4 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_2_r[capbil][4]_i_1                                                                                |                                                                                                                            |                2 |              4 |
|  clkgen0/xc7l.v/O1                               | leon3gen.dsugen.dsu0/x0/n_2_r[be][0]_i_1                                                                                  |                                                                                                                            |                3 |              4 |
|  clkgen0/xc7l.v/O1                               | apb0/O73[0]                                                                                                               | rst0/clear                                                                                                                 |                3 |              4 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O75                                                                           | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O88                                                                            |                2 |              4 |
|  n_2_bufgclk45                                   | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/dv12_in                                                                                | eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r[rxdp][3]_i_1                                                                      |                1 |              4 |
|  clkgen0/xc7l.v/O1                               | apb0/v[ctrl][txen]                                                                                                        | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1                                                                               |                4 |              4 |
|  clkgen0/xc7l.v/O1                               | apb0/v[rxen]                                                                                                              | rst0/clear                                                                                                                 |                3 |              4 |
|  clkgen0/xc7l.v/O1                               | ahb0/O64[0]                                                                                                               |                                                                                                                            |                3 |              4 |
|  n_2_bufgclk45                                   | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r_reg[cnt][3]_i_1                                                                  | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/SR[0]                                                                            |                2 |              4 |
|  clkgen0/xc7l.v/O1                               | mg2.sr1/n_2_r[ws][3]_i_1                                                                                                  | rst0/clear                                                                                                                 |                4 |              4 |
|  n_2_bufgclk45                                   | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r[rcnt][3]_i_1                                                                     |                                                                                                                            |                1 |              4 |
|  ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/O1 |                                                                                                                           | rst0/clear                                                                                                                 |                4 |              4 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/mgen.div0/n_2_r[cnt][4]_i_1                                                                 | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/SR[0]                                                                          |                1 |              5 |
|  clkgen0/xc7l.v/O1                               |                                                                                                                           | ahb0/n_2_r[hrdatam][24]_i_1                                                                                                |                2 |              5 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_2_r[mdio_ctrl][regadr][4]_i_1                                                                     | rst0/clear                                                                                                                 |                3 |              5 |
|  clkgen0/xc7l.v/O1                               | io0/inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/sclr_pipe            | io0/inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                  |                1 |              5 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_2_r[cnt][4]_i_1__0                                                                                | rst0/clear                                                                                                                 |                2 |              5 |
|  n_2_bufgclk45                                   | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r[retry_cnt][4]_i_1                                                                | eth0.e1/m100.u0/n_2_FSM_onehot_r[def_state][5]_i_1                                                                         |                2 |              5 |
|  clkgen0/xc7l.v/O1                               | ahb0/O41                                                                                                                  |                                                                                                                            |                4 |              5 |
|  clkgen0/xc7l.v/O1                               | ua1.uart1/n_2_FSM_onehot_r[rxstate][4]_i_1                                                                                | rst0/clear                                                                                                                 |                2 |              5 |
|  clkgen0/xc7l.v/O1                               | apb0/O69                                                                                                                  | rst0/clear                                                                                                                 |                2 |              5 |
|  clkgen0/xc7l.v/O1                               |                                                                                                                           | rst0/O20                                                                                                                   |                4 |              6 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_2_FSM_onehot_r[regaddr][5]_i_1                                                                    | rst0/clear                                                                                                                 |                2 |              6 |
|  n_2_bufgclk45                                   | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[def_state][5]_i_2                                                     | eth0.e1/m100.u0/n_2_FSM_onehot_r[def_state][5]_i_1                                                                         |                2 |              6 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_2_FSM_onehot_r[duplexstate][5]_i_1                                                                | rst0/clear                                                                                                                 |                3 |              6 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O66                                                                           | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O109                                                                           |                6 |              6 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/mgen.div0/n_2_FSM_onehot_r[state][5]_i_2                                                    | leon3gen.cpu[0].u0/leon3x0/p0/iu/SS[0]                                                                                     |                2 |              6 |
|  n_2_bufgclk45                                   |                                                                                                                           | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1                                                                               |                2 |              6 |
|  clkgen0/xc7l.v/O1                               | ua1.uart1/n_2_r[irqcnt][5]_i_1                                                                                            | rst0/clear                                                                                                                 |                2 |              6 |
|  clkgen0/xc7l.v/O1                               | apb0/O73[0]                                                                                                               |                                                                                                                            |                5 |              6 |
|  clkgen0/xc7l.v/O1                               | io0/inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/n_0_g_semi_parallel_and_smac.base_en_reg                 | io0/inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/n_0_g_semi_parallel_and_smac.base_cnt[6]_i_1              |                2 |              7 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_2_r[tfrpnt][6]_i_1                                                                                | rst0/clear                                                                                                                 |                2 |              7 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/ahb0/O5[0]                                                                                          | rst0/clear                                                                                                                 |                1 |              7 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_2_r[rcntm][6]_i_1                                                                                 | rst0/clear                                                                                                                 |                7 |              7 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_2_r[rcntl][6]_i_1                                                                                 | rst0/clear                                                                                                                 |                5 |              7 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_dsugen.dsur[tbufcnt][6]_i_1                                                          |                                                                                                                            |                3 |              7 |
|  n_2_bufgclk45                                   | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r[slot_count][6]_i_1                                                               | eth0.e1/m100.u0/n_2_FSM_onehot_r[def_state][5]_i_1                                                                         |                2 |              7 |
|  io0/inst_top/inst_DMC/inst/clk_out1             | rst0/O2                                                                                                                   |                                                                                                                            |                2 |              7 |
|  clkgen0/xc7l.v/O1                               | leon3gen.dsugen.dsu0/x0/n_2_tb0.tr[aindex][6]_i_1                                                                         |                                                                                                                            |                4 |              7 |
|  clkgen0/xc7l.v/O1                               | leon3gen.dsugen.dsu0/x0/n_2_tb0.tr[delaycnt][6]_i_1                                                                       |                                                                                                                            |                3 |              7 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/n_2_FSM_onehot_r[dstate][6]_i_1                                               | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/SR[0]                                                                          |                4 |              7 |
|  clkgen0/xc7l.v/O1                               | apb0/O124[0]                                                                                                              | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1                                                                               |                2 |              7 |
|  clkgen0/xc7l.v/O1                               | apb0/O125[0]                                                                                                              | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1                                                                               |                3 |              7 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/n_2_r[valid][0][3]_i_1                                                        |                                                                                                                            |                4 |              8 |
|  clkgen0/xc7l.v/O1                               | apb0/O123[0]                                                                                                              |                                                                                                                            |                3 |              8 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/n_2_r[faddr][7]_i_2                                                           | leon3gen.cpu[0].u0/leon3x0/p0/iu/I223[0]                                                                                   |                3 |              8 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O75                                                                           | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O150                                                                           |                3 |              8 |
|  clkgen0/xc7l.v/O1                               | ua1.uart1/n_2_r[rshift][7]_i_1                                                                                            |                                                                                                                            |                3 |              8 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r[w][s][tt][7]_i_1                                                                   | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O77                                                                            |                4 |              8 |
|  clkgen0/xc7l.v/O1                               | leon3gen.dsugen.dsu0/x0/O62[0]                                                                                            |                                                                                                                            |                3 |              8 |
|  clkgen0/xc7l.v/O1                               | mg2.sr1/n_2_r[writedata8][15]_i_2                                                                                         | mg2.sr1/n_2_r[writedata8][15]_i_1                                                                                          |                2 |              8 |
| ~ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/O1 | ahbjtaggen0.ahbjtag0/newcom.jtagcom0/n_2_tnr[addrlo][9]_i_1                                                               |                                                                                                                            |                3 |              8 |
|  clkgen0/xc7l.v/O1                               | apb0/O117[0]                                                                                                              |                                                                                                                            |                4 |              8 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/E[0]                                                                          |                                                                                                                            |                5 |              8 |
|  clkgen0/xc7l.v/O1                               | apb0/O95[0]                                                                                                               | rst0/clear                                                                                                                 |                3 |              8 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/iu/O107[0]                                                                                  |                                                                                                                            |                6 |              8 |
|  clkgen0/xc7l.v/O1                               | apb0/O94[0]                                                                                                               | rst0/clear                                                                                                                 |                2 |              8 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/ahb0/O7[0]                                                                                          | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1                                                                               |                5 |              8 |
|  clkgen0/xc7l.v/O1                               | mg2.sr1/n_2_r[writedata8][15]_i_2                                                                                         | mg2.sr1/n_2_r[writedata8][7]_i_1                                                                                           |                2 |              8 |
|  n_2_bufgclk45                                   | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r[ifg_cycls][8]_i_1                                                                | eth0.e1/m100.u0/n_2_FSM_onehot_r[def_state][5]_i_1                                                                         |                4 |              9 |
|  clkgen0/xc7l.v/O1                               | apb0/v[rxen]                                                                                                              |                                                                                                                            |                5 |              9 |
|  clkgen0/xc7l.v/O1                               | ahb0/E[0]                                                                                                                 | rst0/clear                                                                                                                 |                6 |              9 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/O6                                                                            | leon3gen.cpu[0].u0/leon3x0/p0/iu/I217[0]                                                                                   |                3 |              9 |
|  n_2_bufgclk45                                   | eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_FSM_onehot_r[rx_state][9]_i_1                                                      | eth0.e1/m100.u0/n_2_FSM_onehot_r[def_state][5]_i_1                                                                         |                5 |             10 |
|  n_2_bufgclk45                                   | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r[delay_val][9]_i_2                                                                | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/SR[0]                                                                            |                4 |             10 |
|  io0/inst_top/inst_DMC/inst/clk_out1             | io0/inst_top/Inst_PWM/n_2_samplevalue[10]_i_1                                                                             |                                                                                                                            |                3 |             11 |
|  n_2_bufgclk45                                   | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r[byte_count][10]_i_2                                                              | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r[byte_count][10]_i_1                                                               |                4 |             11 |
|  n_2_bufgclk45                                   | eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r[byte_count][10]_i_1__0                                                           | eth0.e1/m100.u0/n_2_FSM_onehot_r[def_state][5]_i_1                                                                         |                8 |             11 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_2_r[rxcnt][10]_i_1                                                                                | rst0/clear                                                                                                                 |                7 |             11 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_2_r[txlength][10]_i_1                                                                             |                                                                                                                            |                4 |             11 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_2_FSM_onehot_r[mdio_state][11]_i_1                                                                | rst0/clear                                                                                                                 |                3 |             12 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/ahb0/O6                                                                                             |                                                                                                                            |                7 |             12 |
|  clkgen0/xc7l.v/O1                               | apb0/O116                                                                                                                 |                                                                                                                            |                4 |             12 |
|  clkgen0/xc7l.v/O1                               | ua1.uart1/n_2_r[scaler][11]_i_1                                                                                           |                                                                                                                            |                4 |             12 |
|  io0/inst_top/inst_DMC/inst/clk_out1             |                                                                                                                           | rst0/clear                                                                                                                 |                3 |             13 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_2_r[seq][0]_i_1                                                                                   | rst0/clear                                                                                                                 |                4 |             14 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_2_FSM_onehot_r[edclrstate][14]_i_1                                                                | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1                                                                               |                7 |             15 |
|  clkgen0/xc7l.v/O1                               | apb0/O90[0]                                                                                                               | rst0/clear                                                                                                                 |                8 |             15 |
|  clkgen0/xc7l.v/O1                               | apb0/O92[0]                                                                                                               |                                                                                                                            |                9 |             15 |
|  n_2_bufgclk45                                   | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][14]_i_1                                                   | eth0.e1/m100.u0/n_2_FSM_onehot_r[def_state][5]_i_1                                                                         |                5 |             15 |
|  clkgen0/xc7l.v/O1                               | io0/inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/n_0_g_semi_parallel_and_smac.base_en_reg                 | io0/inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                  |                5 |             16 |
|  clkgen0/xc7l.v/O1                               | io0/inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/rfd_int                                                  |                                                                                                                            |                2 |             16 |
|  clkgen0/xc7l.v/O1                               | mg2.sr1/r_reg[readdata]0                                                                                                  |                                                                                                                            |                9 |             16 |
|  clkgen0/xc7l.v/O1                               | apb0/O74[0]                                                                                                               | rst0/clear                                                                                                                 |                8 |             16 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_2_r[rmsto][data][18]_i_1                                                                          |                                                                                                                            |                4 |             16 |
|  clkgen0/xc7l.v/O1                               | io0/inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/E[0] | io0/inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[0].i_delay/SR[0] |                3 |             16 |
|  clkgen0/xc7l.v/O1                               | io0/inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable          |                                                                                                                            |                2 |             16 |
|  n_2_bufgclk45                                   |                                                                                                                           | eth0.e1/m100.u0/n_2_FSM_onehot_r[def_state][5]_i_1                                                                         |                5 |             16 |
|  n_2_bufgclk45                                   | eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r[lentype][15]_i_1                                                                 | eth0.e1/m100.u0/n_2_FSM_onehot_r[def_state][5]_i_1                                                                         |                4 |             16 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_2_r[rmsto][data][18]_i_1                                                                          | eth0.e1/m100.u0/ethc0/n_2_r[rmsto][data][31]_i_1                                                                           |                4 |             16 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_2_r[udpsrc][15]_i_1                                                                               | rst0/clear                                                                                                                 |               14 |             16 |
|  clkgen0/xc7l.v/O1                               |                                                                                                                           | io0/inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_cntrl_coef_addr/ADDR[6]        |                8 |             17 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_2_r[ipcrc][17]_i_1                                                                                |                                                                                                                            |                8 |             18 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r[w][s][tba][19]_i_1                                                                 | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O77                                                                            |                8 |             20 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/ahb0/O6                                                                                             | eth0.e1/m100.u0/ethc0/ahb0/O24                                                                                             |                7 |             20 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_2_r[rxbytecount][10]_i_1                                                                          | rst0/clear                                                                                                                 |                8 |             22 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/v[ewr]                                                                                              | rst0/clear                                                                                                                 |               13 |             22 |
|  clkgen0/xc7l.v/O1                               | apb0/E[0]                                                                                                                 |                                                                                                                            |               12 |             22 |
|  clkgen0/xc7l.v/O1                               | apb0/O67[0]                                                                                                               |                                                                                                                            |               11 |             22 |
|  clkgen0/xc7l.v/O1                               | ahb0/O60                                                                                                                  |                                                                                                                            |               13 |             23 |
|  apb0/O133[0]                                    |                                                                                                                           |                                                                                                                            |               13 |             23 |
|  clkgen0/xc7l.v/O1                               |                                                                                                                           | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/SR[0]                                                                          |               15 |             24 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/n_2_r[waddress][22]_i_1                                                       |                                                                                                                            |               13 |             28 |
|  clkgen0/xc7l.v/O1                               |                                                                                                                           | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1                                                                               |               19 |             28 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_irreg.ir[addr][31]_i_1                                                               |                                                                                                                            |               22 |             30 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_2_r[rxaddr][31]_i_1                                                                               | rst0/clear                                                                                                                 |               15 |             30 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_2_r[txaddr][31]_i_1                                                                               | rst0/clear                                                                                                                 |                8 |             30 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O73[0]                                                                        |                                                                                                                            |               11 |             30 |
|  clkgen0/xc7l.v/O1                               | leon3gen.dsugen.dsu0/x0/n_2_r[timer][0]_i_1                                                                               | rst0/clear                                                                                                                 |                8 |             30 |
|  clkgen0/xc7l.v/O1                               | leon3gen.dsugen.dsu0/x0/n_2_tb0.tr[tbreg2][mask][31]_i_1                                                                  |                                                                                                                            |               13 |             30 |
|  clkgen0/xc7l.v/O1                               | leon3gen.dsugen.dsu0/x0/n_2_tb0.tr[tbreg2][addr][31]_i_1                                                                  |                                                                                                                            |               15 |             30 |
|  clkgen0/xc7l.v/O1                               | leon3gen.dsugen.dsu0/x0/n_2_tb0.tr[tbreg1][mask][31]_i_1                                                                  |                                                                                                                            |               14 |             30 |
|  clkgen0/xc7l.v/O1                               | leon3gen.dsugen.dsu0/x0/n_2_tb0.tr[tbreg1][addr][31]_i_1                                                                  |                                                                                                                            |               13 |             30 |
|  n_2_bufgclk45                                   | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r[crc][31]_i_2                                                                     | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r[crc][31]_i_1                                                                      |                9 |             31 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/ahb0/E[0]                                                                                           | rst0/clear                                                                                                                 |               23 |             31 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/ahb0/O4[0]                                                                                          | rst0/clear                                                                                                                 |               13 |             31 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O66                                                                           | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O77                                                                            |               19 |             31 |
|  n_2_bufgclk45                                   | eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r[crc][31]_i_1__0                                                                  |                                                                                                                            |               12 |             32 |
|  n_2_bufgclk45                                   | eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r[dataout][31]_i_1                                                                 |                                                                                                                            |               12 |             32 |
|  n_0_8584_BUFG                                   |                                                                                                                           |                                                                                                                            |               23 |             32 |
|  n_2_bufgclk45                                   | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r[data][31]_i_1                                                                    |                                                                                                                            |               11 |             32 |
|  clkgen0/xc7l.v/O1                               | ahbjtaggen0.ahbjtag0/newcom.jtagcom0/n_2_ar[dreg][31]_i_1                                                                 | rst0/clear                                                                                                                 |               12 |             32 |
|  clkgen0/xc7l.v/O1                               | io0/inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/E[0]                 | io0/inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/SR[0]                 |                7 |             32 |
|  clkgen0/xc7l.v/O1                               | apb0/n_2_r[pwdata][31]_i_1                                                                                                |                                                                                                                            |               12 |             32 |
|  clkgen0/xc7l.v/O1                               | apb0/O98[0]                                                                                                               |                                                                                                                            |               10 |             32 |
|  clkgen0/xc7l.v/O1                               | apb0/O97[0]                                                                                                               |                                                                                                                            |               10 |             32 |
|  clkgen0/xc7l.v/O1                               | apb0/O70[0]                                                                                                               | rst0/clear                                                                                                                 |               12 |             32 |
|  clkgen0/xc7l.v/O1                               | apb0/O103[0]                                                                                                              |                                                                                                                            |               15 |             32 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_2_r[checkdata][31]_i_1                                                                            |                                                                                                                            |               10 |             32 |
|  clkgen0/xc7l.v/O1                               | gpt.timer0/n_2_r[timers][2][value][31]_i_1                                                                                |                                                                                                                            |               13 |             32 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/n_2_r[wb][data2][31]_i_1                                                      | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/SR[0]                                                                          |               16 |             32 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/n_2_r[wb][data1][31]_i_1                                                      | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/SR[0]                                                                          |               12 |             32 |
|  clkgen0/xc7l.v/O1                               | io0/inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/m_axis_data_tvalid                                       |                                                                                                                            |                9 |             32 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r[w][s][y][31]_i_1                                                                   |                                                                                                                            |               24 |             32 |
|  clkgen0/xc7l.v/O1                               | leon3gen.dsugen.dsu0/x0/n_2_r[slv][hrdata][31]_i_1                                                                        |                                                                                                                            |               15 |             32 |
|  clkgen0/xc7l.v/O1                               | leon3gen.dsugen.dsu0/x0/n_2_r[slv][hwdata][31]_i_1                                                                        |                                                                                                                            |               10 |             32 |
| ~ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/O1 | ahbjtaggen0.ahbjtag0/tap0/ac7v.u0/E[0]                                                                                    |                                                                                                                            |               13 |             33 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/v[tfrpnt]1                                                                                          |                                                                                                                            |               13 |             33 |
|  clkgen0/xc7l.v/O1                               | ahbjtaggen0.ahbjtag0/newcom.jtagcom0/n_2_ar_reg[qual_dreg]                                                                | rst0/clear                                                                                                                 |               11 |             35 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_reg[read]0                                                                  |                                                                                                                            |               11 |             36 |
|  clkgen0/xc7l.v/O1                               | ahb0/E[0]                                                                                                                 |                                                                                                                            |               28 |             42 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/write                                                                                               |                                                                                                                            |                6 |             48 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O75                                                                           |                                                                                                                            |               31 |             52 |
|  clkgen0/xc7l.v/O1                               |                                                                                                                           | io0/inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/sclr_int                                                  |               17 |             53 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/O72[0]                                                                        |                                                                                                                            |               39 |             66 |
|  ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/O1 |                                                                                                                           |                                                                                                                            |               25 |             69 |
|  n_2_bufgclk45                                   |                                                                                                                           |                                                                                                                            |               51 |             82 |
|  clkgen0/xc7l.v/O1                               |                                                                                                                           | rst0/clear                                                                                                                 |              109 |            199 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O66                                                                           |                                                                                                                            |              297 |            677 |
|  clkgen0/xc7l.v/O1                               |                                                                                                                           |                                                                                                                            |              696 |           1575 |
+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


