verilog xil_defaultlib  \
"../../../bd/FourBitAdder/ip/FourBitAdder_xlslice_0_0/sim/FourBitAdder_xlslice_0_0.v" \
"../../../bd/FourBitAdder/ip/FourBitAdder_xlconcat_0_0/sim/FourBitAdder_xlconcat_0_0.v" \
"../../../bd/FourBitAdder/ip/FourBitAdder_xlslice_0_1/sim/FourBitAdder_xlslice_0_1.v" \
"../../../bd/FourBitAdder/ip/FourBitAdder_xlslice_0_2/sim/FourBitAdder_xlslice_0_2.v" \
"../../../bd/FourBitAdder/ip/FourBitAdder_xlslice_0_3/sim/FourBitAdder_xlslice_0_3.v" \
"../../../bd/FourBitAdder/ip/FourBitAdder_xlslice_0_4/sim/FourBitAdder_xlslice_0_4.v" \
"../../../bd/FourBitAdder/ip/FourBitAdder_xlslice_1_0/sim/FourBitAdder_xlslice_1_0.v" \
"../../../bd/FourBitAdder/ip/FourBitAdder_xlslice_2_0/sim/FourBitAdder_xlslice_2_0.v" \
"../../../bd/FourBitAdder/ip/FourBitAdder_xlslice_3_0/sim/FourBitAdder_xlslice_3_0.v" \
"../../../bd/FourBitAdder/ip/FourBitAdder_xlconstant_0_0/sim/FourBitAdder_xlconstant_0_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
