/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [25:0] _01_;
  wire [21:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [22:0] celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [24:0] celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire [25:0] celloutsig_0_29z;
  wire [20:0] celloutsig_0_38z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [14:0] celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire [11:0] celloutsig_0_56z;
  wire [17:0] celloutsig_0_5z;
  wire [8:0] celloutsig_0_60z;
  wire [3:0] celloutsig_0_61z;
  wire [3:0] celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [21:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [10:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_18z;
  wire [16:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_5z;
  wire [14:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = ~(celloutsig_1_3z & celloutsig_1_2z[1]);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[15] & in_data[21]);
  assign celloutsig_0_16z = ~(celloutsig_0_3z[1] & celloutsig_0_13z[6]);
  assign celloutsig_0_22z = ~(celloutsig_0_11z[20] & _00_);
  assign celloutsig_0_23z = ~(celloutsig_0_11z[22] & in_data[3]);
  assign celloutsig_0_14z = celloutsig_0_12z[7] ^ celloutsig_0_3z[3];
  assign celloutsig_0_19z = celloutsig_0_15z ^ celloutsig_0_3z[0];
  assign celloutsig_0_0z = in_data[37:16] + in_data[76:55];
  reg [25:0] _10_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _10_ <= 26'h0000000;
    else _10_ <= in_data[77:52];
  assign { _01_[25:6], _00_, _01_[4:0] } = _10_;
  assign celloutsig_0_6z = { celloutsig_0_5z[6:4], celloutsig_0_4z } & in_data[43:40];
  assign celloutsig_1_7z = { in_data[178:168], celloutsig_1_5z } & in_data[177:163];
  assign celloutsig_1_19z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_9z } & { celloutsig_1_10z[20:5], celloutsig_1_11z };
  assign celloutsig_0_8z = { celloutsig_0_5z[7:6], celloutsig_0_6z } & { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_4z = celloutsig_0_3z || celloutsig_0_3z;
  assign celloutsig_1_8z = { in_data[140:133], celloutsig_1_5z } || in_data[135:124];
  assign celloutsig_1_13z = in_data[157:145] || { celloutsig_1_10z[15:4], celloutsig_1_3z };
  assign celloutsig_0_38z = { celloutsig_0_29z[18:9], celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_3z } % { 1'h1, celloutsig_0_29z[22:5], celloutsig_0_23z, celloutsig_0_22z };
  assign celloutsig_0_44z = { celloutsig_0_6z, celloutsig_0_28z, celloutsig_0_7z } % { 1'h1, celloutsig_0_0z[12:5], celloutsig_0_41z, celloutsig_0_22z, celloutsig_0_28z };
  assign celloutsig_1_2z = in_data[174:172] % { 1'h1, in_data[188:187] };
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_2z } % { 1'h1, celloutsig_1_2z[1], celloutsig_1_1z, 1'h0 };
  assign celloutsig_1_10z = { in_data[141:123], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_9z } % { 1'h1, in_data[133:113] };
  assign celloutsig_0_7z = celloutsig_0_0z[15:9] % { 1'h1, celloutsig_0_3z[2:0], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_18z = celloutsig_1_7z[14:11] % { 1'h1, celloutsig_1_14z[7:5] };
  assign celloutsig_0_10z = celloutsig_0_9z[3:1] % { 1'h1, in_data[87:86] };
  assign celloutsig_0_13z = { celloutsig_0_9z[6:4], celloutsig_0_6z, celloutsig_0_10z } % { 1'h1, celloutsig_0_0z[14:12], celloutsig_0_10z, celloutsig_0_10z[2:1], in_data[0] };
  assign celloutsig_0_26z = { _01_[18:11], celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_21z } % { 1'h1, celloutsig_0_23z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_27z = { in_data[25], celloutsig_0_23z, celloutsig_0_14z } % { 1'h1, celloutsig_0_9z[2:1] };
  assign celloutsig_0_28z = celloutsig_0_9z[3:0] % { 1'h1, celloutsig_0_9z[8:6] };
  assign celloutsig_0_56z = celloutsig_0_11z[4] ? _01_[24:13] : { celloutsig_0_22z, celloutsig_0_23z, celloutsig_0_13z };
  assign celloutsig_0_60z = celloutsig_0_19z ? celloutsig_0_56z[10:2] : { celloutsig_0_38z[5:1], celloutsig_0_18z };
  assign celloutsig_0_9z = celloutsig_0_3z[1] ? { celloutsig_0_3z[2], celloutsig_0_4z, celloutsig_0_3z[3:2], 1'h1, celloutsig_0_3z[0], celloutsig_0_3z[3:2], 1'h1, celloutsig_0_3z[0], celloutsig_0_1z, celloutsig_0_4z } : { celloutsig_0_5z[11:1], celloutsig_0_1z };
  assign celloutsig_0_3z = - in_data[79:76];
  assign celloutsig_0_11z = - { celloutsig_0_3z[3:1], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_18z = - celloutsig_0_3z;
  assign celloutsig_1_1z = celloutsig_1_0z & in_data[139];
  assign celloutsig_1_0z = ^ in_data[178:143];
  assign celloutsig_0_15z = ^ in_data[49:35];
  assign celloutsig_0_61z = { celloutsig_0_26z[3:1], celloutsig_0_14z } >> { celloutsig_0_44z[2:1], celloutsig_0_1z, celloutsig_0_22z };
  assign celloutsig_0_29z = { in_data[94:79], celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_27z } >> { _01_[13], celloutsig_0_21z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_12z = celloutsig_0_9z[11:3] >>> { celloutsig_0_7z[6:1], celloutsig_0_10z };
  assign celloutsig_0_21z = { celloutsig_0_8z[5:2], celloutsig_0_15z, celloutsig_0_4z } >>> { celloutsig_0_0z[19:15], celloutsig_0_14z };
  assign celloutsig_0_5z = { in_data[94:88], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z } - { in_data[21:8], celloutsig_0_3z };
  assign celloutsig_1_14z = { celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z, 1'h0, celloutsig_1_8z } - { celloutsig_1_5z[1], celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_41z = ~((celloutsig_0_29z[3] & celloutsig_0_1z) | (celloutsig_0_38z[10] & celloutsig_0_21z[1]));
  assign celloutsig_1_3z = ~((celloutsig_1_0z & celloutsig_1_1z) | (celloutsig_1_0z & celloutsig_1_2z[2]));
  assign celloutsig_1_11z = ~((1'h0 & celloutsig_1_7z[13]) | (celloutsig_1_3z & celloutsig_1_3z));
  assign _01_[5] = _00_;
  assign { out_data[131:128], out_data[112:96], out_data[40:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_60z, celloutsig_0_61z };
endmodule
