#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2602990 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x25d0320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x25d7e70 .functor NOT 1, L_0x262de10, C4<0>, C4<0>, C4<0>;
L_0x262dbf0 .functor XOR 2, L_0x262da90, L_0x262db50, C4<00>, C4<00>;
L_0x262dd00 .functor XOR 2, L_0x262dbf0, L_0x262dc60, C4<00>, C4<00>;
v0x262a7f0_0 .net *"_ivl_10", 1 0, L_0x262dc60;  1 drivers
v0x262a8f0_0 .net *"_ivl_12", 1 0, L_0x262dd00;  1 drivers
v0x262a9d0_0 .net *"_ivl_2", 1 0, L_0x262d9d0;  1 drivers
v0x262aa90_0 .net *"_ivl_4", 1 0, L_0x262da90;  1 drivers
v0x262ab70_0 .net *"_ivl_6", 1 0, L_0x262db50;  1 drivers
v0x262aca0_0 .net *"_ivl_8", 1 0, L_0x262dbf0;  1 drivers
v0x262ad80_0 .net "a", 0 0, v0x2628850_0;  1 drivers
v0x262ae20_0 .net "b", 0 0, v0x26288f0_0;  1 drivers
v0x262aec0_0 .net "c", 0 0, v0x2628990_0;  1 drivers
v0x262af60_0 .var "clk", 0 0;
v0x262b000_0 .net "d", 0 0, v0x2628ad0_0;  1 drivers
v0x262b0a0_0 .net "out_pos_dut", 0 0, L_0x262d840;  1 drivers
v0x262b140_0 .net "out_pos_ref", 0 0, L_0x262c780;  1 drivers
v0x262b1e0_0 .net "out_sop_dut", 0 0, L_0x262cff0;  1 drivers
v0x262b280_0 .net "out_sop_ref", 0 0, L_0x2603ea0;  1 drivers
v0x262b320_0 .var/2u "stats1", 223 0;
v0x262b3c0_0 .var/2u "strobe", 0 0;
v0x262b570_0 .net "tb_match", 0 0, L_0x262de10;  1 drivers
v0x262b640_0 .net "tb_mismatch", 0 0, L_0x25d7e70;  1 drivers
v0x262b6e0_0 .net "wavedrom_enable", 0 0, v0x2628da0_0;  1 drivers
v0x262b7b0_0 .net "wavedrom_title", 511 0, v0x2628e40_0;  1 drivers
L_0x262d9d0 .concat [ 1 1 0 0], L_0x262c780, L_0x2603ea0;
L_0x262da90 .concat [ 1 1 0 0], L_0x262c780, L_0x2603ea0;
L_0x262db50 .concat [ 1 1 0 0], L_0x262d840, L_0x262cff0;
L_0x262dc60 .concat [ 1 1 0 0], L_0x262c780, L_0x2603ea0;
L_0x262de10 .cmp/eeq 2, L_0x262d9d0, L_0x262dd00;
S_0x25d4ba0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x25d0320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x25d8250 .functor AND 1, v0x2628990_0, v0x2628ad0_0, C4<1>, C4<1>;
L_0x25d8630 .functor NOT 1, v0x2628850_0, C4<0>, C4<0>, C4<0>;
L_0x25d8a10 .functor NOT 1, v0x26288f0_0, C4<0>, C4<0>, C4<0>;
L_0x25d8c90 .functor AND 1, L_0x25d8630, L_0x25d8a10, C4<1>, C4<1>;
L_0x25f02f0 .functor AND 1, L_0x25d8c90, v0x2628990_0, C4<1>, C4<1>;
L_0x2603ea0 .functor OR 1, L_0x25d8250, L_0x25f02f0, C4<0>, C4<0>;
L_0x262bc00 .functor NOT 1, v0x26288f0_0, C4<0>, C4<0>, C4<0>;
L_0x262bc70 .functor OR 1, L_0x262bc00, v0x2628ad0_0, C4<0>, C4<0>;
L_0x262bd80 .functor AND 1, v0x2628990_0, L_0x262bc70, C4<1>, C4<1>;
L_0x262be40 .functor NOT 1, v0x2628850_0, C4<0>, C4<0>, C4<0>;
L_0x262bf10 .functor OR 1, L_0x262be40, v0x26288f0_0, C4<0>, C4<0>;
L_0x262bf80 .functor AND 1, L_0x262bd80, L_0x262bf10, C4<1>, C4<1>;
L_0x262c100 .functor NOT 1, v0x26288f0_0, C4<0>, C4<0>, C4<0>;
L_0x262c170 .functor OR 1, L_0x262c100, v0x2628ad0_0, C4<0>, C4<0>;
L_0x262c090 .functor AND 1, v0x2628990_0, L_0x262c170, C4<1>, C4<1>;
L_0x262c300 .functor NOT 1, v0x2628850_0, C4<0>, C4<0>, C4<0>;
L_0x262c400 .functor OR 1, L_0x262c300, v0x2628ad0_0, C4<0>, C4<0>;
L_0x262c4c0 .functor AND 1, L_0x262c090, L_0x262c400, C4<1>, C4<1>;
L_0x262c670 .functor XNOR 1, L_0x262bf80, L_0x262c4c0, C4<0>, C4<0>;
v0x25d77a0_0 .net *"_ivl_0", 0 0, L_0x25d8250;  1 drivers
v0x25d7ba0_0 .net *"_ivl_12", 0 0, L_0x262bc00;  1 drivers
v0x25d7f80_0 .net *"_ivl_14", 0 0, L_0x262bc70;  1 drivers
v0x25d8360_0 .net *"_ivl_16", 0 0, L_0x262bd80;  1 drivers
v0x25d8740_0 .net *"_ivl_18", 0 0, L_0x262be40;  1 drivers
v0x25d8b20_0 .net *"_ivl_2", 0 0, L_0x25d8630;  1 drivers
v0x25d8da0_0 .net *"_ivl_20", 0 0, L_0x262bf10;  1 drivers
v0x2626dc0_0 .net *"_ivl_24", 0 0, L_0x262c100;  1 drivers
v0x2626ea0_0 .net *"_ivl_26", 0 0, L_0x262c170;  1 drivers
v0x2626f80_0 .net *"_ivl_28", 0 0, L_0x262c090;  1 drivers
v0x2627060_0 .net *"_ivl_30", 0 0, L_0x262c300;  1 drivers
v0x2627140_0 .net *"_ivl_32", 0 0, L_0x262c400;  1 drivers
v0x2627220_0 .net *"_ivl_36", 0 0, L_0x262c670;  1 drivers
L_0x7f4b0053a018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x26272e0_0 .net *"_ivl_38", 0 0, L_0x7f4b0053a018;  1 drivers
v0x26273c0_0 .net *"_ivl_4", 0 0, L_0x25d8a10;  1 drivers
v0x26274a0_0 .net *"_ivl_6", 0 0, L_0x25d8c90;  1 drivers
v0x2627580_0 .net *"_ivl_8", 0 0, L_0x25f02f0;  1 drivers
v0x2627660_0 .net "a", 0 0, v0x2628850_0;  alias, 1 drivers
v0x2627720_0 .net "b", 0 0, v0x26288f0_0;  alias, 1 drivers
v0x26277e0_0 .net "c", 0 0, v0x2628990_0;  alias, 1 drivers
v0x26278a0_0 .net "d", 0 0, v0x2628ad0_0;  alias, 1 drivers
v0x2627960_0 .net "out_pos", 0 0, L_0x262c780;  alias, 1 drivers
v0x2627a20_0 .net "out_sop", 0 0, L_0x2603ea0;  alias, 1 drivers
v0x2627ae0_0 .net "pos0", 0 0, L_0x262bf80;  1 drivers
v0x2627ba0_0 .net "pos1", 0 0, L_0x262c4c0;  1 drivers
L_0x262c780 .functor MUXZ 1, L_0x7f4b0053a018, L_0x262bf80, L_0x262c670, C4<>;
S_0x2627d20 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x25d0320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x2628850_0 .var "a", 0 0;
v0x26288f0_0 .var "b", 0 0;
v0x2628990_0 .var "c", 0 0;
v0x2628a30_0 .net "clk", 0 0, v0x262af60_0;  1 drivers
v0x2628ad0_0 .var "d", 0 0;
v0x2628bc0_0 .var/2u "fail", 0 0;
v0x2628c60_0 .var/2u "fail1", 0 0;
v0x2628d00_0 .net "tb_match", 0 0, L_0x262de10;  alias, 1 drivers
v0x2628da0_0 .var "wavedrom_enable", 0 0;
v0x2628e40_0 .var "wavedrom_title", 511 0;
E_0x25e3bb0/0 .event negedge, v0x2628a30_0;
E_0x25e3bb0/1 .event posedge, v0x2628a30_0;
E_0x25e3bb0 .event/or E_0x25e3bb0/0, E_0x25e3bb0/1;
S_0x2628050 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x2627d20;
 .timescale -12 -12;
v0x2628290_0 .var/2s "i", 31 0;
E_0x25e3a50 .event posedge, v0x2628a30_0;
S_0x2628390 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x2627d20;
 .timescale -12 -12;
v0x2628590_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2628670 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x2627d20;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2629020 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x25d0320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x262c930 .functor NOT 1, v0x2628850_0, C4<0>, C4<0>, C4<0>;
L_0x262c9c0 .functor NOT 1, v0x26288f0_0, C4<0>, C4<0>, C4<0>;
L_0x262cb60 .functor AND 1, v0x2628990_0, v0x2628ad0_0, C4<1>, C4<1>;
L_0x262cdf0 .functor AND 1, L_0x262c930, L_0x262c9c0, C4<1>, C4<1>;
L_0x262cf30 .functor AND 1, L_0x262cdf0, v0x2628990_0, C4<1>, C4<1>;
L_0x262cff0 .functor OR 1, L_0x262cb60, L_0x262cf30, C4<0>, C4<0>;
L_0x262d190 .functor OR 1, L_0x262c9c0, v0x2628ad0_0, C4<0>, C4<0>;
L_0x262d200 .functor AND 1, v0x2628990_0, L_0x262d190, C4<1>, C4<1>;
L_0x262d310 .functor OR 1, L_0x262c930, v0x26288f0_0, C4<0>, C4<0>;
L_0x262d380 .functor AND 1, L_0x262d200, L_0x262d310, C4<1>, C4<1>;
L_0x262d4f0 .functor OR 1, L_0x262c9c0, v0x2628ad0_0, C4<0>, C4<0>;
L_0x262d560 .functor AND 1, v0x2628990_0, L_0x262d4f0, C4<1>, C4<1>;
L_0x262d640 .functor OR 1, L_0x262c930, v0x2628ad0_0, C4<0>, C4<0>;
L_0x262d6b0 .functor AND 1, L_0x262d560, L_0x262d640, C4<1>, C4<1>;
L_0x262d5d0 .functor XNOR 1, L_0x262d380, L_0x262d6b0, C4<0>, C4<0>;
v0x26291e0_0 .net *"_ivl_12", 0 0, L_0x262d190;  1 drivers
v0x26292c0_0 .net *"_ivl_14", 0 0, L_0x262d200;  1 drivers
v0x26293a0_0 .net *"_ivl_16", 0 0, L_0x262d310;  1 drivers
v0x2629490_0 .net *"_ivl_20", 0 0, L_0x262d4f0;  1 drivers
v0x2629570_0 .net *"_ivl_22", 0 0, L_0x262d560;  1 drivers
v0x26296a0_0 .net *"_ivl_24", 0 0, L_0x262d640;  1 drivers
v0x2629780_0 .net *"_ivl_28", 0 0, L_0x262d5d0;  1 drivers
L_0x7f4b0053a060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2629840_0 .net *"_ivl_30", 0 0, L_0x7f4b0053a060;  1 drivers
v0x2629920_0 .net *"_ivl_6", 0 0, L_0x262cdf0;  1 drivers
v0x2629a90_0 .net "a", 0 0, v0x2628850_0;  alias, 1 drivers
v0x2629b30_0 .net "and1", 0 0, L_0x262cb60;  1 drivers
v0x2629bf0_0 .net "and2", 0 0, L_0x262cf30;  1 drivers
v0x2629cb0_0 .net "b", 0 0, v0x26288f0_0;  alias, 1 drivers
v0x2629da0_0 .net "c", 0 0, v0x2628990_0;  alias, 1 drivers
v0x2629e90_0 .net "d", 0 0, v0x2628ad0_0;  alias, 1 drivers
v0x2629f80_0 .net "not_a", 0 0, L_0x262c930;  1 drivers
v0x262a040_0 .net "not_b", 0 0, L_0x262c9c0;  1 drivers
v0x262a210_0 .net "out_pos", 0 0, L_0x262d840;  alias, 1 drivers
v0x262a2d0_0 .net "out_sop", 0 0, L_0x262cff0;  alias, 1 drivers
v0x262a390_0 .net "pos0", 0 0, L_0x262d380;  1 drivers
v0x262a450_0 .net "pos1", 0 0, L_0x262d6b0;  1 drivers
L_0x262d840 .functor MUXZ 1, L_0x7f4b0053a060, L_0x262d380, L_0x262d5d0, C4<>;
S_0x262a5d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x25d0320;
 .timescale -12 -12;
E_0x25cc9f0 .event anyedge, v0x262b3c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x262b3c0_0;
    %nor/r;
    %assign/vec4 v0x262b3c0_0, 0;
    %wait E_0x25cc9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2627d20;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2628bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2628c60_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2627d20;
T_4 ;
    %wait E_0x25e3bb0;
    %load/vec4 v0x2628d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2628bc0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2627d20;
T_5 ;
    %wait E_0x25e3a50;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2628ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2628990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26288f0_0, 0;
    %assign/vec4 v0x2628850_0, 0;
    %wait E_0x25e3a50;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2628ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2628990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26288f0_0, 0;
    %assign/vec4 v0x2628850_0, 0;
    %wait E_0x25e3a50;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2628ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2628990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26288f0_0, 0;
    %assign/vec4 v0x2628850_0, 0;
    %wait E_0x25e3a50;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2628ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2628990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26288f0_0, 0;
    %assign/vec4 v0x2628850_0, 0;
    %wait E_0x25e3a50;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2628ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2628990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26288f0_0, 0;
    %assign/vec4 v0x2628850_0, 0;
    %wait E_0x25e3a50;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2628ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2628990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26288f0_0, 0;
    %assign/vec4 v0x2628850_0, 0;
    %wait E_0x25e3a50;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2628ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2628990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26288f0_0, 0;
    %assign/vec4 v0x2628850_0, 0;
    %wait E_0x25e3a50;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2628ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2628990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26288f0_0, 0;
    %assign/vec4 v0x2628850_0, 0;
    %wait E_0x25e3a50;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2628ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2628990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26288f0_0, 0;
    %assign/vec4 v0x2628850_0, 0;
    %wait E_0x25e3a50;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2628ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2628990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26288f0_0, 0;
    %assign/vec4 v0x2628850_0, 0;
    %wait E_0x25e3a50;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2628ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2628990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26288f0_0, 0;
    %assign/vec4 v0x2628850_0, 0;
    %wait E_0x25e3a50;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2628ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2628990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26288f0_0, 0;
    %assign/vec4 v0x2628850_0, 0;
    %wait E_0x25e3a50;
    %load/vec4 v0x2628bc0_0;
    %store/vec4 v0x2628c60_0, 0, 1;
    %fork t_1, S_0x2628050;
    %jmp t_0;
    .scope S_0x2628050;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2628290_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x2628290_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x25e3a50;
    %load/vec4 v0x2628290_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2628ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2628990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26288f0_0, 0;
    %assign/vec4 v0x2628850_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2628290_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2628290_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x2627d20;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x25e3bb0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2628ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2628990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26288f0_0, 0;
    %assign/vec4 v0x2628850_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x2628bc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x2628c60_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x25d0320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x262af60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x262b3c0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x25d0320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x262af60_0;
    %inv;
    %store/vec4 v0x262af60_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x25d0320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2628a30_0, v0x262b640_0, v0x262ad80_0, v0x262ae20_0, v0x262aec0_0, v0x262b000_0, v0x262b280_0, v0x262b1e0_0, v0x262b140_0, v0x262b0a0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x25d0320;
T_9 ;
    %load/vec4 v0x262b320_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x262b320_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x262b320_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x262b320_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x262b320_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x262b320_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x262b320_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x262b320_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x262b320_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x262b320_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x25d0320;
T_10 ;
    %wait E_0x25e3bb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x262b320_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x262b320_0, 4, 32;
    %load/vec4 v0x262b570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x262b320_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x262b320_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x262b320_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x262b320_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x262b280_0;
    %load/vec4 v0x262b280_0;
    %load/vec4 v0x262b1e0_0;
    %xor;
    %load/vec4 v0x262b280_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x262b320_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x262b320_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x262b320_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x262b320_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x262b140_0;
    %load/vec4 v0x262b140_0;
    %load/vec4 v0x262b0a0_0;
    %xor;
    %load/vec4 v0x262b140_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x262b320_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x262b320_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x262b320_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x262b320_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/machine/ece241_2013_q2/iter0/response48/top_module.sv";
