
*** Running vivado
    with args -log lcd_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lcd_top.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Aug 27 11:34:20 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source lcd_top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1487.418 ; gain = 12.902 ; free physical = 2339 ; free virtual = 12882
Command: read_checkpoint -auto_incremental -incremental /home/psh/smart_home_project/smart_home/smart_home.srcs/utils_1/imports/synth_1/lcd_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/psh/smart_home_project/smart_home/smart_home.srcs/utils_1/imports/synth_1/lcd_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top lcd_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 197666
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2089.445 ; gain = 425.832 ; free physical = 1427 ; free virtual = 11967
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lcd_top' [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/lcd_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'btn_cntr' [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/common.v:265]
INFO: [Synth 8-6157] synthesizing module 'debounce' [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/common.v:226]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (0#1) [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/common.v:226]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_p' [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/common.v:141]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_p' (0#1) [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/common.v:141]
INFO: [Synth 8-6155] done synthesizing module 'btn_cntr' (0#1) [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/common.v:265]
WARNING: [Synth 8-7071] port 'btn_nedge' of module 'btn_cntr' is unconnected for instance 'btn0' [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/lcd_top.v:33]
WARNING: [Synth 8-7023] instance 'btn0' of module 'btn_cntr' has 5 connections declared, but only 4 given [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/lcd_top.v:33]
WARNING: [Synth 8-7071] port 'btn_nedge' of module 'btn_cntr' is unconnected for instance 'btn1' [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/lcd_top.v:34]
WARNING: [Synth 8-7023] instance 'btn1' of module 'btn_cntr' has 5 connections declared, but only 4 given [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/lcd_top.v:34]
WARNING: [Synth 8-7071] port 'btn_nedge' of module 'btn_cntr' is unconnected for instance 'btn2' [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/lcd_top.v:35]
WARNING: [Synth 8-7023] instance 'btn2' of module 'btn_cntr' has 5 connections declared, but only 4 given [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/lcd_top.v:35]
WARNING: [Synth 8-7071] port 'btn_nedge' of module 'btn_cntr' is unconnected for instance 'btn3' [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/lcd_top.v:36]
WARNING: [Synth 8-7023] instance 'btn3' of module 'btn_cntr' has 5 connections declared, but only 4 given [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/lcd_top.v:36]
INFO: [Synth 8-6157] synthesizing module 'i2c_lcd_send_byte' [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/common.v:1058]
INFO: [Synth 8-6157] synthesizing module 'clock_div_100' [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/common.v:66]
INFO: [Synth 8-6155] done synthesizing module 'clock_div_100' (0#1) [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/common.v:66]
WARNING: [Synth 8-7071] port 'clk_div_100' of module 'clock_div_100' is unconnected for instance 'us_clk' [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/common.v:1077]
WARNING: [Synth 8-7071] port 'pedge_div_100' of module 'clock_div_100' is unconnected for instance 'us_clk' [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/common.v:1077]
WARNING: [Synth 8-7023] instance 'us_clk' of module 'clock_div_100' has 5 connections declared, but only 3 given [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/common.v:1077]
WARNING: [Synth 8-7071] port 'n_edge' of module 'edge_detector_p' is unconnected for instance 'send_ed' [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/common.v:1087]
WARNING: [Synth 8-7023] instance 'send_ed' of module 'edge_detector_p' has 5 connections declared, but only 4 given [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/common.v:1087]
INFO: [Synth 8-6157] synthesizing module 'I2C_master' [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/common.v:883]
WARNING: [Synth 8-7071] port 'clk_div_100' of module 'clock_div_100' is unconnected for instance 'us_clk' [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/common.v:902]
WARNING: [Synth 8-7071] port 'pedge_div_100' of module 'clock_div_100' is unconnected for instance 'us_clk' [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/common.v:902]
WARNING: [Synth 8-7023] instance 'us_clk' of module 'clock_div_100' has 5 connections declared, but only 3 given [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/common.v:902]
WARNING: [Synth 8-7071] port 'n_edge' of module 'edge_detector_p' is unconnected for instance 'comm_start_ed' [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/common.v:909]
WARNING: [Synth 8-7023] instance 'comm_start_ed' of module 'edge_detector_p' has 5 connections declared, but only 4 given [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/common.v:909]
INFO: [Synth 8-155] case statement is not full and has no default [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/common.v:971]
INFO: [Synth 8-6155] done synthesizing module 'I2C_master' (0#1) [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/common.v:883]
WARNING: [Synth 8-7071] port 'led' of module 'I2C_master' is unconnected for instance 'master' [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/common.v:1104]
WARNING: [Synth 8-7023] instance 'master' of module 'I2C_master' has 9 connections declared, but only 8 given [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/common.v:1104]
INFO: [Synth 8-155] case statement is not full and has no default [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/common.v:1126]
INFO: [Synth 8-6155] done synthesizing module 'i2c_lcd_send_byte' (0#1) [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/common.v:1058]
INFO: [Synth 8-6157] synthesizing module 'keypad_door_cntr' [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/common.v:763]
INFO: [Synth 8-155] case statement is not full and has no default [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/common.v:841]
INFO: [Synth 8-155] case statement is not full and has no default [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/common.v:822]
INFO: [Synth 8-6155] done synthesizing module 'keypad_door_cntr' (0#1) [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/common.v:763]
WARNING: [Synth 8-7071] port 'n_edge' of module 'edge_detector_p' is unconnected for instance 'key_valid_ed' [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/lcd_top.v:84]
WARNING: [Synth 8-7023] instance 'key_valid_ed' of module 'edge_detector_p' has 5 connections declared, but only 4 given [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/lcd_top.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/lcd_top.v:220]
INFO: [Synth 8-155] case statement is not full and has no default [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/lcd_top.v:390]
INFO: [Synth 8-155] case statement is not full and has no default [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/lcd_top.v:427]
INFO: [Synth 8-155] case statement is not full and has no default [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/lcd_top.v:163]
INFO: [Synth 8-6155] done synthesizing module 'lcd_top' (0#1) [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/lcd_top.v:23]
WARNING: [Synth 8-3848] Net led in module/entity I2C_master does not have driver. [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/common.v:889]
WARNING: [Synth 8-3848] Net led in module/entity i2c_lcd_send_byte does not have driver. [/home/psh/smart_home_project/smart_home/smart_home.srcs/sources_1/new/common.v:1065]
WARNING: [Synth 8-7129] Port led[15] in module I2C_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module I2C_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module I2C_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module I2C_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module I2C_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module I2C_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module I2C_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module I2C_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module I2C_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module I2C_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module I2C_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module I2C_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module I2C_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module I2C_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module I2C_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module I2C_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[15] in module i2c_lcd_send_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module i2c_lcd_send_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module i2c_lcd_send_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module i2c_lcd_send_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module i2c_lcd_send_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module i2c_lcd_send_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module i2c_lcd_send_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module i2c_lcd_send_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module i2c_lcd_send_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module i2c_lcd_send_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module i2c_lcd_send_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module i2c_lcd_send_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module i2c_lcd_send_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module i2c_lcd_send_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module i2c_lcd_send_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module i2c_lcd_send_byte is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2170.414 ; gain = 506.801 ; free physical = 1338 ; free virtual = 11879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2188.227 ; gain = 524.613 ; free physical = 1338 ; free virtual = 11879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2188.227 ; gain = 524.613 ; free physical = 1338 ; free virtual = 11879
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2188.227 ; gain = 0.000 ; free physical = 1338 ; free virtual = 11879
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/psh/smart_home_project/smart_home/smart_home.srcs/constrs_1/imports/work/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lcd_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lcd_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2337.977 ; gain = 0.000 ; free physical = 1340 ; free virtual = 11884
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2337.977 ; gain = 0.000 ; free physical = 1340 ; free virtual = 11884
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2337.977 ; gain = 674.363 ; free physical = 1397 ; free virtual = 11930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2345.980 ; gain = 682.367 ; free physical = 1397 ; free virtual = 11930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2345.980 ; gain = 682.367 ; free physical = 1389 ; free virtual = 11932
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'keypad_door_cntr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  SCAN_0 |                            00001 |                            00001
                  SCAN_1 |                            00010 |                            00010
                  SCAN_2 |                            00100 |                            00100
                  SCAN_3 |                            01000 |                            01000
             KEY_PROCESS |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'keypad_door_cntr'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2345.980 ; gain = 682.367 ; free physical = 1386 ; free virtual = 11938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 53    
+---Muxes : 
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 5     
	   7 Input    8 Bit        Muxes := 1     
	  13 Input    8 Bit        Muxes := 1     
	  12 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   7 Input    6 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 5     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 62    
	   7 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 1     
	  13 Input    1 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port led[14] in module lcd_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module lcd_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module lcd_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module lcd_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module lcd_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module lcd_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module lcd_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module lcd_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2345.980 ; gain = 682.367 ; free physical = 1399 ; free virtual = 11955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2367.980 ; gain = 704.367 ; free physical = 1344 ; free virtual = 11890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2416.027 ; gain = 752.414 ; free physical = 1319 ; free virtual = 11857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2416.027 ; gain = 752.414 ; free physical = 1317 ; free virtual = 11855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2552.840 ; gain = 889.227 ; free physical = 1203 ; free virtual = 11761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2552.840 ; gain = 889.227 ; free physical = 1203 ; free virtual = 11761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2552.840 ; gain = 889.227 ; free physical = 1203 ; free virtual = 11761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2552.840 ; gain = 889.227 ; free physical = 1203 ; free virtual = 11761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2552.840 ; gain = 889.227 ; free physical = 1203 ; free virtual = 11761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2552.840 ; gain = 889.227 ; free physical = 1203 ; free virtual = 11761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    47|
|3     |LUT1   |     4|
|4     |LUT2   |   133|
|5     |LUT3   |    30|
|6     |LUT4   |    79|
|7     |LUT5   |    60|
|8     |LUT6   |   176|
|9     |FDCE   |   264|
|10    |FDPE   |    12|
|11    |FDRE   |    77|
|12    |IBUF   |     9|
|13    |OBUF   |    13|
|14    |OBUFT  |     9|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2552.840 ; gain = 889.227 ; free physical = 1203 ; free virtual = 11761
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2552.840 ; gain = 739.477 ; free physical = 1203 ; free virtual = 11761
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2552.848 ; gain = 889.227 ; free physical = 1203 ; free virtual = 11761
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2552.848 ; gain = 0.000 ; free physical = 1201 ; free virtual = 11759
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2608.867 ; gain = 0.000 ; free physical = 1350 ; free virtual = 11907
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 5da38356
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 2608.867 ; gain = 1115.512 ; free physical = 1350 ; free virtual = 11907
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1970.659; main = 1764.136; forked = 268.170
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3405.137; main = 2608.871; forked = 920.895
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.879 ; gain = 0.000 ; free physical = 1350 ; free virtual = 11907
INFO: [Common 17-1381] The checkpoint '/home/psh/smart_home_project/smart_home/smart_home.runs/synth_1/lcd_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file lcd_top_utilization_synth.rpt -pb lcd_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug 27 11:35:07 2025...
