<profile>

<section name = "Vivado HLS Report for 'integrateQdot'" level="0">
<item name = "Date">Tue Dec  5 11:58:56 2017
</item>
<item name = "Version">2017.3.1 (Build 2033595 on Fri Oct 20 14:40:16 MDT 2017)</item>
<item name = "Project">MadgwickAHRS</item>
<item name = "Solution">solution2</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 6.67, 0.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">16, 16, 10, 10, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 16</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 5, 475, 749</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 191</column>
<column name="Register">-, -, 236, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 2, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="MadgwickAHRSupdatcud_U34">MadgwickAHRSupdatcud, 0, 3, 151, 325</column>
<column name="MadgwickAHRSupdatfYi_U33">MadgwickAHRSupdatfYi, 0, 2, 324, 424</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 8, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 8, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">50, 11, 1, 11</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="grp_fu_107_p0">27, 5, 32, 160</column>
<column name="grp_fu_99_p0">15, 3, 32, 96</column>
<column name="grp_fu_99_p1">27, 5, 32, 160</column>
<column name="q_address0">27, 5, 2, 10</column>
<column name="q_address1">27, 5, 2, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_port_reg_p_read1">32, 0, 32, 0</column>
<column name="ap_port_reg_p_read2">32, 0, 32, 0</column>
<column name="ap_port_reg_p_read3">32, 0, 32, 0</column>
<column name="tmp_1_reg_151">32, 0, 32, 0</column>
<column name="tmp_2_reg_166">32, 0, 32, 0</column>
<column name="tmp_3_reg_182">32, 0, 32, 0</column>
<column name="tmp_s_reg_136">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, integrateQdot, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, integrateQdot, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, integrateQdot, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, integrateQdot, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, integrateQdot, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, integrateQdot, return value</column>
<column name="q_address0">out, 2, ap_memory, q, array</column>
<column name="q_ce0">out, 1, ap_memory, q, array</column>
<column name="q_we0">out, 1, ap_memory, q, array</column>
<column name="q_d0">out, 32, ap_memory, q, array</column>
<column name="q_q0">in, 32, ap_memory, q, array</column>
<column name="q_address1">out, 2, ap_memory, q, array</column>
<column name="q_ce1">out, 1, ap_memory, q, array</column>
<column name="q_we1">out, 1, ap_memory, q, array</column>
<column name="q_d1">out, 32, ap_memory, q, array</column>
<column name="q_q1">in, 32, ap_memory, q, array</column>
<column name="p_read">in, 32, ap_none, p_read, scalar</column>
<column name="p_read1">in, 32, ap_none, p_read1, scalar</column>
<column name="p_read2">in, 32, ap_none, p_read2, scalar</column>
<column name="p_read3">in, 32, ap_none, p_read3, scalar</column>
</table>
</item>
</section>
</profile>
