Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Jan 19 20:47:45 2024
| Host         : LAPTOP-M2QP75QN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_LAVADORA_timing_summary_routed.rpt -pb TOP_LAVADORA_timing_summary_routed.pb -rpx TOP_LAVADORA_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_LAVADORA
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     20          
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-20  Warning           Non-clocked latch               10          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (50)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (4)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (50)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: inst_maquina_estados/FSM_sequential_estado_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: inst_maquina_estados/FSM_sequential_estado_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: inst_maquina_estados/FSM_sequential_estado_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   54          inf        0.000                      0                   54           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_maquina_estados/codigo_modo_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            leds_display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.464ns  (logic 4.463ns (52.733%)  route 4.001ns (47.267%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          LDCE                         0.000     0.000 r  inst_maquina_estados/codigo_modo_reg[1]/G
    SLICE_X0Y73          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  inst_maquina_estados/codigo_modo_reg[1]/Q
                         net (fo=7, routed)           0.890     1.449    inst_decoder/Q[1]
    SLICE_X0Y73          LUT3 (Prop_lut3_I2_O)        0.152     1.601 r  inst_decoder/leds_display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.111     4.712    leds_display_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752     8.464 r  leds_display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.464    leds_display[3]
    K13                                                               r  leds_display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_maquina_estados/codigo_modo_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            leds_display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.922ns  (logic 4.496ns (56.751%)  route 3.426ns (43.249%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          LDCE                         0.000     0.000 r  inst_maquina_estados/codigo_modo_reg[1]/G
    SLICE_X0Y73          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  inst_maquina_estados/codigo_modo_reg[1]/Q
                         net (fo=7, routed)           0.992     1.551    inst_decoder/Q[1]
    SLICE_X0Y71          LUT3 (Prop_lut3_I2_O)        0.152     1.703 r  inst_decoder/leds_display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.434     4.137    leds_display_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.785     7.922 r  leds_display_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.922    leds_display[6]
    T10                                                               r  leds_display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_maquina_estados/codigo_modo_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            leds_display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.807ns  (logic 4.450ns (57.005%)  route 3.357ns (42.995%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          LDCE                         0.000     0.000 r  inst_maquina_estados/codigo_modo_reg[1]/G
    SLICE_X0Y73          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  inst_maquina_estados/codigo_modo_reg[1]/Q
                         net (fo=7, routed)           0.999     1.558    inst_decoder/Q[1]
    SLICE_X0Y71          LUT3 (Prop_lut3_I2_O)        0.152     1.710 r  inst_decoder/leds_display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.357     4.068    leds_display_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.739     7.807 r  leds_display_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.807    leds_display[0]
    L18                                                               r  leds_display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_maquina_estados/codigo_modo_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            leds_display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.560ns  (logic 4.176ns (55.239%)  route 3.384ns (44.761%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          LDCE                         0.000     0.000 r  inst_maquina_estados/codigo_modo_reg[1]/G
    SLICE_X0Y73          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  inst_maquina_estados/codigo_modo_reg[1]/Q
                         net (fo=7, routed)           0.684     1.243    inst_maquina_estados/Q[1]
    SLICE_X0Y73          LUT3 (Prop_lut3_I1_O)        0.124     1.367 r  inst_maquina_estados/leds_display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.700     4.067    leds_display_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.560 r  leds_display_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.560    leds_display[4]
    K16                                                               r  leds_display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_maquina_estados/codigo_modo_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            leds_display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.556ns  (logic 4.238ns (56.094%)  route 3.317ns (43.906%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          LDCE                         0.000     0.000 r  inst_maquina_estados/codigo_modo_reg[1]/G
    SLICE_X0Y73          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  inst_maquina_estados/codigo_modo_reg[1]/Q
                         net (fo=7, routed)           0.992     1.551    inst_decoder/Q[1]
    SLICE_X0Y71          LUT3 (Prop_lut3_I2_O)        0.124     1.675 r  inst_decoder/leds_display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.326     4.000    leds_display_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.556 r  leds_display_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.556    leds_display[5]
    R10                                                               r  leds_display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_maquina_estados/codigo_modo_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            leds_display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.302ns  (logic 4.244ns (58.121%)  route 3.058ns (41.879%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          LDCE                         0.000     0.000 r  inst_maquina_estados/codigo_modo_reg[1]/G
    SLICE_X0Y73          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  inst_maquina_estados/codigo_modo_reg[1]/Q
                         net (fo=7, routed)           0.999     1.558    inst_decoder/Q[1]
    SLICE_X0Y71          LUT3 (Prop_lut3_I2_O)        0.124     1.682 r  inst_decoder/leds_display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.059     3.741    leds_display_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     7.302 r  leds_display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.302    leds_display[1]
    T11                                                               r  leds_display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_velocidad
                            (input port)
  Destination:            led_velocidad
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.214ns  (logic 5.078ns (70.386%)  route 2.136ns (29.614%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  sw_velocidad (IN)
                         net (fo=0)                   0.000     0.000    sw_velocidad
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  sw_velocidad_IBUF_inst/O
                         net (fo=1, routed)           2.136     3.660    led_velocidad_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.554     7.214 r  led_velocidad_OBUF_inst/O
                         net (fo=0)                   0.000     7.214    led_velocidad
    V14                                                               r  led_velocidad (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_temperatura
                            (input port)
  Destination:            led_temperatura
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.013ns  (logic 5.080ns (72.436%)  route 1.933ns (27.564%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  sw_temperatura (IN)
                         net (fo=0)                   0.000     0.000    sw_temperatura
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  sw_temperatura_IBUF_inst/O
                         net (fo=1, routed)           1.933     3.443    led_temperatura_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.570     7.013 r  led_temperatura_OBUF_inst/O
                         net (fo=0)                   0.000     7.013    led_temperatura
    V12                                                               r  led_temperatura (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_maquina_estados/codigo_modo_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            leds_display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.774ns  (logic 4.217ns (62.248%)  route 2.557ns (37.752%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          LDCE                         0.000     0.000 r  inst_maquina_estados/codigo_modo_reg[1]/G
    SLICE_X0Y73          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  inst_maquina_estados/codigo_modo_reg[1]/Q
                         net (fo=7, routed)           0.890     1.449    inst_decoder/Q[1]
    SLICE_X0Y73          LUT3 (Prop_lut3_I0_O)        0.124     1.573 r  inst_decoder/leds_display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668     3.240    leds_display_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     6.774 r  leds_display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.774    leds_display[2]
    P15                                                               r  leds_display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_maquina_estados/led_funcionando_reg/G
                            (positive level-sensitive latch)
  Destination:            led_funcionando
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.261ns  (logic 4.126ns (65.909%)  route 2.134ns (34.091%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          LDCE                         0.000     0.000 r  inst_maquina_estados/led_funcionando_reg/G
    SLICE_X0Y74          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  inst_maquina_estados/led_funcionando_reg/Q
                         net (fo=1, routed)           2.134     2.693    led_funcionando_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.567     6.261 r  led_funcionando_OBUF_inst/O
                         net (fo=0)                   0.000     6.261    led_funcionando
    R12                                                               r  led_funcionando (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_sincronizador/sreg2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_sincronizador/SYNC_OUT2_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE                         0.000     0.000 r  inst_sincronizador/sreg2_reg[0]/C
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_sincronizador/sreg2_reg[0]/Q
                         net (fo=1, routed)           0.153     0.294    inst_sincronizador/sreg2_reg_n_0_[0]
    SLICE_X2Y91          SRL16E                                       r  inst_sincronizador/SYNC_OUT2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_sincronizador/sreg3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_sincronizador/SYNC_OUT3_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.141ns (47.494%)  route 0.156ns (52.506%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE                         0.000     0.000 r  inst_sincronizador/sreg3_reg[0]/C
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_sincronizador/sreg3_reg[0]/Q
                         net (fo=1, routed)           0.156     0.297    inst_sincronizador/sreg3_reg_n_0_[0]
    SLICE_X2Y75          SRL16E                                       r  inst_sincronizador/SYNC_OUT3_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_detectorflanco/sreg1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_detectorflanco/sreg1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.258%)  route 0.185ns (56.742%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  inst_detectorflanco/sreg1_reg[1]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_detectorflanco/sreg1_reg[1]/Q
                         net (fo=2, routed)           0.185     0.326    inst_detectorflanco/sreg1[1]
    SLICE_X0Y76          FDRE                                         r  inst_detectorflanco/sreg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_detectorflanco/sreg1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_detectorflanco/sreg1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.148ns (45.115%)  route 0.180ns (54.885%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE                         0.000     0.000 r  inst_detectorflanco/sreg1_reg[0]/C
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  inst_detectorflanco/sreg1_reg[0]/Q
                         net (fo=2, routed)           0.180     0.328    inst_detectorflanco/sreg1[0]
    SLICE_X0Y76          FDRE                                         r  inst_detectorflanco/sreg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_maquina_estados/FSM_sequential_estado_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_maquina_estados/FSM_sequential_estado_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.181%)  route 0.145ns (43.819%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE                         0.000     0.000 r  inst_maquina_estados/FSM_sequential_estado_reg[0]/C
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_maquina_estados/FSM_sequential_estado_reg[0]/Q
                         net (fo=15, routed)          0.145     0.286    inst_maquina_estados/estado[0]
    SLICE_X0Y75          LUT6 (Prop_lut6_I4_O)        0.045     0.331 r  inst_maquina_estados/FSM_sequential_estado[0]_i_1/O
                         net (fo=1, routed)           0.000     0.331    inst_maquina_estados/FSM_sequential_estado[0]_i_1_n_0
    SLICE_X0Y75          FDCE                                         r  inst_maquina_estados/FSM_sequential_estado_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_detectorflanco/sreg2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_detectorflanco/sreg2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.148ns (44.093%)  route 0.188ns (55.907%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE                         0.000     0.000 r  inst_detectorflanco/sreg2_reg[0]/C
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  inst_detectorflanco/sreg2_reg[0]/Q
                         net (fo=4, routed)           0.188     0.336    inst_detectorflanco/sreg2[0]
    SLICE_X0Y91          FDRE                                         r  inst_detectorflanco/sreg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_detectorflanco/sreg2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_detectorflanco/sreg2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.141ns (41.833%)  route 0.196ns (58.167%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  inst_detectorflanco/sreg2_reg[1]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_detectorflanco/sreg2_reg[1]/Q
                         net (fo=4, routed)           0.196     0.337    inst_detectorflanco/sreg2[1]
    SLICE_X0Y91          FDRE                                         r  inst_detectorflanco/sreg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_sincronizador/sreg1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_sincronizador/SYNC_OUT1_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.141ns (38.729%)  route 0.223ns (61.271%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE                         0.000     0.000 r  inst_sincronizador/sreg1_reg[0]/C
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_sincronizador/sreg1_reg[0]/Q
                         net (fo=1, routed)           0.223     0.364    inst_sincronizador/sreg1_reg_n_0_[0]
    SLICE_X2Y75          SRL16E                                       r  inst_sincronizador/SYNC_OUT1_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_detectorflanco/sreg3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_detectorflanco/sreg3_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.148ns (38.831%)  route 0.233ns (61.169%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE                         0.000     0.000 r  inst_detectorflanco/sreg3_reg[0]/C
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  inst_detectorflanco/sreg3_reg[0]/Q
                         net (fo=2, routed)           0.233     0.381    inst_detectorflanco/sreg3[0]
    SLICE_X1Y75          FDRE                                         r  inst_detectorflanco/sreg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_maquina_estados/FSM_sequential_estado_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_maquina_estados/FSM_sequential_estado_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.557%)  route 0.197ns (51.443%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE                         0.000     0.000 r  inst_maquina_estados/FSM_sequential_estado_reg[1]/C
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_maquina_estados/FSM_sequential_estado_reg[1]/Q
                         net (fo=14, routed)          0.197     0.338    inst_maquina_estados/estado[1]
    SLICE_X0Y75          LUT5 (Prop_lut5_I1_O)        0.045     0.383 r  inst_maquina_estados/FSM_sequential_estado[2]_i_1/O
                         net (fo=1, routed)           0.000     0.383    inst_maquina_estados/FSM_sequential_estado[2]_i_1_n_0
    SLICE_X0Y75          FDCE                                         r  inst_maquina_estados/FSM_sequential_estado_reg[2]/D
  -------------------------------------------------------------------    -------------------





