# ğŸ”„ çŠ¶æ…‹é·ç§»å›³ã¨çŠ¶æ…‹è¡¨ï½œState Diagrams and Transition Tables

---

## ğŸ“˜ çŠ¶æ…‹ã®å¯è¦–åŒ–ã¨ã¯ï¼Ÿï½œWhat is State Visualization?

FSMè¨­è¨ˆã§ã¯ã€ã¾ãš**çŠ¶æ…‹ã¨ãã®é·ç§»é–¢ä¿‚ã‚’æ˜ç¤ºçš„ã«å¯è¦–åŒ–**ã™ã‚‹ã“ã¨ãŒé‡è¦ã§ã™ã€‚  
This means making state behavior **visually and systematically clear** before implementation.

è¦–è¦šçš„ã«ç¢ºèªã™ã‚‹ã“ã¨ã§ã€**è¨­è¨ˆãƒŸã‚¹ã®æ—©æœŸç™ºè¦‹ã¨è«–ç†ã®æ•´ç†**ãŒå®¹æ˜“ã«ãªã‚Šã¾ã™ã€‚  
This helps catch design errors early and understand behavior logically.

---

## ğŸŒ€ çŠ¶æ…‹é·ç§»å›³ï¼ˆState Diagramï¼‰

çŠ¶æ…‹é·ç§»å›³ã¯ã€**çŠ¶æ…‹ãƒãƒ¼ãƒ‰ã¨é·ç§»çŸ¢å°**ã§æ§‹æˆã•ã‚Œã‚‹æ§‹é€ å›³ã§ã™ã€‚  
A state diagram consists of **nodes (states)** and **directed edges (transitions)**.

```text
    [IDLE]
      |
    start
      â†“
   [WAIT_ACK]
      |
   ack_received
      â†“
    [DONE]
```

- **ãƒãƒ¼ãƒ‰ï½œNode**ï¼šIDLEã€WAIT_ACKã€DONE
- **çŸ¢å°ï½œArrow**ï¼šé·ç§»ã‚’è¡¨ã™ï¼ˆãƒˆãƒªã‚¬æ¡ä»¶ä»˜ãï¼‰

ğŸ›  **ä½œå›³ãƒ„ãƒ¼ãƒ«ä¾‹ï½œDiagram Tools**ï¼š
| ç¨®é¡ | ãƒ„ãƒ¼ãƒ«ä¾‹ |
|------|----------|
| **ãƒ†ã‚­ã‚¹ãƒˆç³»ï½œText-based** | PlantUMLã€Mermaid |
| **GUIç³»ï½œGraphical** | Logisimã€Graphviz |

---

## ğŸ—‚ çŠ¶æ…‹é·ç§»è¡¨ï¼ˆState Transition Tableï¼‰

çŠ¶æ…‹é·ç§»è¡¨ã¯ã€**çŠ¶æ…‹ãƒ»å…¥åŠ›ãƒ»æ¬¡çŠ¶æ…‹ãƒ»å‡ºåŠ›**ã‚’æ˜ç¤ºçš„ã«ã¾ã¨ã‚ãŸè¡¨å½¢å¼ã®ä»•æ§˜æ›¸ã§ã™ã€‚  
It is a table that shows the relation between **current state, input, next state, and output**.

| **ç¾åœ¨ã®çŠ¶æ…‹ï½œCurrent State** | **å…¥åŠ›ï½œInput** | **æ¬¡ã®çŠ¶æ…‹ï½œNext State** | **å‡ºåŠ›ï½œOutput** |
|-------------------|---------------|------------------|----------------|
| IDLE              | 0             | IDLE             | 0              |
| IDLE              | 1             | WAIT_ACK         | 0              |
| WAIT_ACK          | 0             | WAIT_ACK         | 0              |
| WAIT_ACK          | 1             | DONE             | 1              |
| DONE              | X             | IDLE             | 0              |

ğŸ“Œ `X` ã¯**ãƒ‰ãƒ³ãƒˆã‚±ã‚¢ï¼ˆDon't Careï¼‰**ã‚’æ„å‘³ã—ã¾ã™ã€‚

---

## ğŸ”§ è¨­è¨ˆæ¼”ç¿’ã®ã™ã™ã‚æ–¹ï½œRecommended Design Steps

1. çŠ¶æ…‹ã‚’æ´—ã„å‡ºã™ï¼ˆä¾‹ï¼šIDLEã€WAITã€DONEï¼‰  
   â†’ **List functional states as words.**

2. çŠ¶æ…‹é·ç§»å›³ã‚’æãï¼ˆæ¡ä»¶ä»˜ãçŸ¢å°ï¼‰  
   â†’ **Draw a diagram with input-triggered transitions.**

3. çŠ¶æ…‹é·ç§»è¡¨ã«æ•´ç†  
   â†’ **Formalize behavior into a table.**

4. HDLï¼ˆVerilogï¼‰ã§ã‚³ãƒ¼ãƒ‡ã‚£ãƒ³ã‚°ï¼ˆæ¬¡ç¯€ã§è§£èª¬ï¼‰  
   â†’ **Implement with Verilog (covered in next section).**

---

## ğŸ“ æ•™æçš„æ„ç¾©ï½œEducational Significance

| å­¦ç¿’ãƒã‚¤ãƒ³ãƒˆï½œLearning Point | å†…å®¹ï½œDescription |
|-----------------------------|------------------------------|
| **è¦–è¦šåŒ–åŠ›** | è¨­è¨ˆæ„å›³ã‚’å›³ã‚„è¡¨ã§å…±æœ‰ã—ã‚„ã™ããªã‚‹<br>Improves communication and documentation |
| **è«–ç†æ•´ç†** | å®Ÿè£…å‰ã«å‹•ä½œä»•æ§˜ã‚’æ˜ç¢ºåŒ–<br>Helps define correct logic before HDL |
| **å®Ÿè£…æ”¯æ´** | Verilogè¨˜è¿°ã®ä¸‹åœ°ã‚’å½¢æˆ<br>Provides solid foundation for coding FSMs |

---

## â­ï¸ æ¬¡ã®ç¯€ã¸ï½œNext Section  
[`fsm_hdl_description.md`](./fsm_hdl_description.md)ï¼šVerilogã«ã‚ˆã‚‹FSMè¨˜è¿°ï½œFSM Implementation in Verilog

---

### ğŸ” å¿œç”¨ç·¨ ç¬¬8ç« ï¼šFSMè¨­è¨ˆï¼ˆæœ‰é™çŠ¶æ…‹æ©Ÿæ¢°ï¼‰ï½œApplied Chapter 8: FSM Design  
[â¡ï¸ ç« ã®è©³ç´°ã¸é€²ã‚€ï½œGo to Chapter](./d_chapter8_fsm_design_basics/README.md)

---

Â© 2025 Shinichi Samizo / MIT License
