--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml rs232.twx rs232.ncd -o rs232.twr rs232.pcf -ucf rs232.ucf

Design file:              rs232.ncd
Physical constraint file: rs232.pcf
Device,package,speed:     xc3s250e,vq100,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock cpu_cs
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
cpu_data<0> |    2.003(F)|    1.989(F)|cpuin_write       |   0.000|
cpu_data<1> |    1.970(F)|    2.030(F)|cpuin_write       |   0.000|
cpu_data<2> |    1.970(F)|    2.030(F)|cpuin_write       |   0.000|
cpu_data<3> |    1.971(F)|    2.029(F)|cpuin_write       |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock cpu_write
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
cpu_data<0> |    2.150(F)|    1.805(F)|cpuin_write       |   0.000|
cpu_data<1> |    2.117(F)|    1.846(F)|cpuin_write       |   0.000|
cpu_data<2> |    2.117(F)|    1.846(F)|cpuin_write       |   0.000|
cpu_data<3> |    2.118(F)|    1.845(F)|cpuin_write       |   0.000|
------------+------------+------------+------------------+--------+

Clock reset to Pad
------------+------------+-----------------------+--------+
            | clk (edge) |                       | Clock  |
Destination |   to PAD   |Internal Clock(s)      | Phase  |
------------+------------+-----------------------+--------+
ram_addr<0> |    9.666(F)|reset_IBUF             |   0.000|
ram_addr<1> |    9.665(F)|reset_IBUF             |   0.000|
ram_addr<2> |    9.666(F)|reset_IBUF             |   0.000|
ram_addr<3> |    9.642(F)|reset_IBUF             |   0.000|
ram_addr<4> |    9.639(F)|reset_IBUF             |   0.000|
ram_addr<5> |    9.642(F)|reset_IBUF             |   0.000|
ram_addr<6> |    9.643(F)|reset_IBUF             |   0.000|
ram_addr<7> |    9.641(F)|reset_IBUF             |   0.000|
ram_addr<8> |    9.643(F)|reset_IBUF             |   0.000|
ram_addr<9> |    9.642(F)|reset_IBUF             |   0.000|
ram_addr<10>|    9.666(F)|reset_IBUF             |   0.000|
ram_addr<11>|    9.639(F)|reset_IBUF             |   0.000|
ram_addr<12>|    9.639(F)|reset_IBUF             |   0.000|
ram_addr<13>|    9.641(F)|reset_IBUF             |   0.000|
ram_addr<14>|    9.662(F)|reset_IBUF             |   0.000|
ram_data<0> |   10.560(F)|Mtrien_ram_data_not0001|   0.000|
ram_data<1> |   10.923(F)|Mtrien_ram_data_not0001|   0.000|
ram_data<2> |   10.447(F)|Mtrien_ram_data_not0001|   0.000|
ram_data<3> |   10.447(F)|Mtrien_ram_data_not0001|   0.000|
ram_data<4> |   10.743(F)|Mtrien_ram_data_not0001|   0.000|
ram_data<5> |   10.560(F)|Mtrien_ram_data_not0001|   0.000|
ram_data<6> |   10.567(F)|Mtrien_ram_data_not0001|   0.000|
ram_data<7> |   10.476(F)|Mtrien_ram_data_not0001|   0.000|
------------+------------+-----------------------+--------+

Clock to Setup on destination clock clk32mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk32mhz       |    5.715|         |         |         |
reset          |    3.684|    3.684|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
reset          |         |         |    4.389|    4.389|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
cpu_cs         |cpu_data<0>    |    9.215|
cpu_cs         |cpu_data<1>    |    8.520|
cpu_cs         |cpu_data<2>    |    8.547|
cpu_cs         |cpu_data<3>    |    8.806|
cpu_cs         |cpu_ready      |    9.202|
cpu_read       |cpu_data<0>    |    8.606|
cpu_read       |cpu_data<1>    |    7.911|
cpu_read       |cpu_data<2>    |    7.938|
cpu_read       |cpu_data<3>    |    8.197|
cpu_read       |cpu_ready      |    8.214|
cpu_write      |cpu_ready      |    8.603|
---------------+---------------+---------+


Analysis completed Tue Mar 29 21:30:58 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 173 MB



