
FreeRTOS_STM32F407VG_BIG_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001a314  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00004dfc  0801a4a8  0801a4a8  0002a4a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801f2a4  0801f2a4  00030398  2**0
                  CONTENTS
  4 .ARM          00000008  0801f2a4  0801f2a4  0002f2a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801f2ac  0801f2ac  00030398  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801f2ac  0801f2ac  0002f2ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801f2b0  0801f2b0  0002f2b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000398  20000000  0801f2b4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00030398  2**0
                  CONTENTS
 10 .bss          0001457c  20000398  20000398  00030398  2**3
                  ALLOC
 11 ._user_heap_stack 00000c04  20014914  20014914  00030398  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00030398  2**0
                  CONTENTS, READONLY
 13 .debug_info   0003e8ba  00000000  00000000  000303c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00007f40  00000000  00000000  0006ec82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002890  00000000  00000000  00076bc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00002550  00000000  00000000  00079458  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002cda7  00000000  00000000  0007b9a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0003a6eb  00000000  00000000  000a874f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e7a54  00000000  00000000  000e2e3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  001ca88e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000ba74  00000000  00000000  001ca8e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000398 	.word	0x20000398
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801a48c 	.word	0x0801a48c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000039c 	.word	0x2000039c
 80001cc:	0801a48c 	.word	0x0801a48c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c9c:	f000 b96e 	b.w	8000f7c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468c      	mov	ip, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8083 	bne.w	8000dce <__udivmoddi4+0x116>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4617      	mov	r7, r2
 8000ccc:	d947      	bls.n	8000d5e <__udivmoddi4+0xa6>
 8000cce:	fab2 f282 	clz	r2, r2
 8000cd2:	b142      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd4:	f1c2 0020 	rsb	r0, r2, #32
 8000cd8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cdc:	4091      	lsls	r1, r2
 8000cde:	4097      	lsls	r7, r2
 8000ce0:	ea40 0c01 	orr.w	ip, r0, r1
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbbc f6f8 	udiv	r6, ip, r8
 8000cf0:	fa1f fe87 	uxth.w	lr, r7
 8000cf4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cf8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfc:	fb06 f10e 	mul.w	r1, r6, lr
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18fb      	adds	r3, r7, r3
 8000d06:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000d0a:	f080 8119 	bcs.w	8000f40 <__udivmoddi4+0x288>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8116 	bls.w	8000f40 <__udivmoddi4+0x288>
 8000d14:	3e02      	subs	r6, #2
 8000d16:	443b      	add	r3, r7
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d20:	fb08 3310 	mls	r3, r8, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d2c:	45a6      	cmp	lr, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	193c      	adds	r4, r7, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d36:	f080 8105 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d3a:	45a6      	cmp	lr, r4
 8000d3c:	f240 8102 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d40:	3802      	subs	r0, #2
 8000d42:	443c      	add	r4, r7
 8000d44:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d48:	eba4 040e 	sub.w	r4, r4, lr
 8000d4c:	2600      	movs	r6, #0
 8000d4e:	b11d      	cbz	r5, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c5 4300 	strd	r4, r3, [r5]
 8000d58:	4631      	mov	r1, r6
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	b902      	cbnz	r2, 8000d62 <__udivmoddi4+0xaa>
 8000d60:	deff      	udf	#255	; 0xff
 8000d62:	fab2 f282 	clz	r2, r2
 8000d66:	2a00      	cmp	r2, #0
 8000d68:	d150      	bne.n	8000e0c <__udivmoddi4+0x154>
 8000d6a:	1bcb      	subs	r3, r1, r7
 8000d6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d70:	fa1f f887 	uxth.w	r8, r7
 8000d74:	2601      	movs	r6, #1
 8000d76:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d7a:	0c21      	lsrs	r1, r4, #16
 8000d7c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d84:	fb08 f30c 	mul.w	r3, r8, ip
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000d8c:	1879      	adds	r1, r7, r1
 8000d8e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0xe2>
 8000d94:	428b      	cmp	r3, r1
 8000d96:	f200 80e9 	bhi.w	8000f6c <__udivmoddi4+0x2b4>
 8000d9a:	4684      	mov	ip, r0
 8000d9c:	1ac9      	subs	r1, r1, r3
 8000d9e:	b2a3      	uxth	r3, r4
 8000da0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000da4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000da8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000dac:	fb08 f800 	mul.w	r8, r8, r0
 8000db0:	45a0      	cmp	r8, r4
 8000db2:	d907      	bls.n	8000dc4 <__udivmoddi4+0x10c>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x10a>
 8000dbc:	45a0      	cmp	r8, r4
 8000dbe:	f200 80d9 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	eba4 0408 	sub.w	r4, r4, r8
 8000dc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dcc:	e7bf      	b.n	8000d4e <__udivmoddi4+0x96>
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0x12e>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80b1 	beq.w	8000f3a <__udivmoddi4+0x282>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x1cc>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0x140>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80b8 	bhi.w	8000f68 <__udivmoddi4+0x2b0>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0103 	sbc.w	r1, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	468c      	mov	ip, r1
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0a8      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000e06:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e0a:	e7a5      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000e0c:	f1c2 0320 	rsb	r3, r2, #32
 8000e10:	fa20 f603 	lsr.w	r6, r0, r3
 8000e14:	4097      	lsls	r7, r2
 8000e16:	fa01 f002 	lsl.w	r0, r1, r2
 8000e1a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e1e:	40d9      	lsrs	r1, r3
 8000e20:	4330      	orrs	r0, r6
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e28:	fa1f f887 	uxth.w	r8, r7
 8000e2c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e30:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e34:	fb06 f108 	mul.w	r1, r6, r8
 8000e38:	4299      	cmp	r1, r3
 8000e3a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e3e:	d909      	bls.n	8000e54 <__udivmoddi4+0x19c>
 8000e40:	18fb      	adds	r3, r7, r3
 8000e42:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000e46:	f080 808d 	bcs.w	8000f64 <__udivmoddi4+0x2ac>
 8000e4a:	4299      	cmp	r1, r3
 8000e4c:	f240 808a 	bls.w	8000f64 <__udivmoddi4+0x2ac>
 8000e50:	3e02      	subs	r6, #2
 8000e52:	443b      	add	r3, r7
 8000e54:	1a5b      	subs	r3, r3, r1
 8000e56:	b281      	uxth	r1, r0
 8000e58:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e5c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e60:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e64:	fb00 f308 	mul.w	r3, r0, r8
 8000e68:	428b      	cmp	r3, r1
 8000e6a:	d907      	bls.n	8000e7c <__udivmoddi4+0x1c4>
 8000e6c:	1879      	adds	r1, r7, r1
 8000e6e:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000e72:	d273      	bcs.n	8000f5c <__udivmoddi4+0x2a4>
 8000e74:	428b      	cmp	r3, r1
 8000e76:	d971      	bls.n	8000f5c <__udivmoddi4+0x2a4>
 8000e78:	3802      	subs	r0, #2
 8000e7a:	4439      	add	r1, r7
 8000e7c:	1acb      	subs	r3, r1, r3
 8000e7e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e82:	e778      	b.n	8000d76 <__udivmoddi4+0xbe>
 8000e84:	f1c6 0c20 	rsb	ip, r6, #32
 8000e88:	fa03 f406 	lsl.w	r4, r3, r6
 8000e8c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e90:	431c      	orrs	r4, r3
 8000e92:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e9e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000ea2:	431f      	orrs	r7, r3
 8000ea4:	0c3b      	lsrs	r3, r7, #16
 8000ea6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eaa:	fa1f f884 	uxth.w	r8, r4
 8000eae:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eb2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000eb6:	fb09 fa08 	mul.w	sl, r9, r8
 8000eba:	458a      	cmp	sl, r1
 8000ebc:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec0:	fa00 f306 	lsl.w	r3, r0, r6
 8000ec4:	d908      	bls.n	8000ed8 <__udivmoddi4+0x220>
 8000ec6:	1861      	adds	r1, r4, r1
 8000ec8:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000ecc:	d248      	bcs.n	8000f60 <__udivmoddi4+0x2a8>
 8000ece:	458a      	cmp	sl, r1
 8000ed0:	d946      	bls.n	8000f60 <__udivmoddi4+0x2a8>
 8000ed2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ed6:	4421      	add	r1, r4
 8000ed8:	eba1 010a 	sub.w	r1, r1, sl
 8000edc:	b2bf      	uxth	r7, r7
 8000ede:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ee2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ee6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eea:	fb00 f808 	mul.w	r8, r0, r8
 8000eee:	45b8      	cmp	r8, r7
 8000ef0:	d907      	bls.n	8000f02 <__udivmoddi4+0x24a>
 8000ef2:	19e7      	adds	r7, r4, r7
 8000ef4:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000ef8:	d22e      	bcs.n	8000f58 <__udivmoddi4+0x2a0>
 8000efa:	45b8      	cmp	r8, r7
 8000efc:	d92c      	bls.n	8000f58 <__udivmoddi4+0x2a0>
 8000efe:	3802      	subs	r0, #2
 8000f00:	4427      	add	r7, r4
 8000f02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f06:	eba7 0708 	sub.w	r7, r7, r8
 8000f0a:	fba0 8902 	umull	r8, r9, r0, r2
 8000f0e:	454f      	cmp	r7, r9
 8000f10:	46c6      	mov	lr, r8
 8000f12:	4649      	mov	r1, r9
 8000f14:	d31a      	bcc.n	8000f4c <__udivmoddi4+0x294>
 8000f16:	d017      	beq.n	8000f48 <__udivmoddi4+0x290>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x27a>
 8000f1a:	ebb3 020e 	subs.w	r2, r3, lr
 8000f1e:	eb67 0701 	sbc.w	r7, r7, r1
 8000f22:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f26:	40f2      	lsrs	r2, r6
 8000f28:	ea4c 0202 	orr.w	r2, ip, r2
 8000f2c:	40f7      	lsrs	r7, r6
 8000f2e:	e9c5 2700 	strd	r2, r7, [r5]
 8000f32:	2600      	movs	r6, #0
 8000f34:	4631      	mov	r1, r6
 8000f36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3a:	462e      	mov	r6, r5
 8000f3c:	4628      	mov	r0, r5
 8000f3e:	e70b      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f40:	4606      	mov	r6, r0
 8000f42:	e6e9      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f44:	4618      	mov	r0, r3
 8000f46:	e6fd      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f48:	4543      	cmp	r3, r8
 8000f4a:	d2e5      	bcs.n	8000f18 <__udivmoddi4+0x260>
 8000f4c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f50:	eb69 0104 	sbc.w	r1, r9, r4
 8000f54:	3801      	subs	r0, #1
 8000f56:	e7df      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f58:	4608      	mov	r0, r1
 8000f5a:	e7d2      	b.n	8000f02 <__udivmoddi4+0x24a>
 8000f5c:	4660      	mov	r0, ip
 8000f5e:	e78d      	b.n	8000e7c <__udivmoddi4+0x1c4>
 8000f60:	4681      	mov	r9, r0
 8000f62:	e7b9      	b.n	8000ed8 <__udivmoddi4+0x220>
 8000f64:	4666      	mov	r6, ip
 8000f66:	e775      	b.n	8000e54 <__udivmoddi4+0x19c>
 8000f68:	4630      	mov	r0, r6
 8000f6a:	e74a      	b.n	8000e02 <__udivmoddi4+0x14a>
 8000f6c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f70:	4439      	add	r1, r7
 8000f72:	e713      	b.n	8000d9c <__udivmoddi4+0xe4>
 8000f74:	3802      	subs	r0, #2
 8000f76:	443c      	add	r4, r7
 8000f78:	e724      	b.n	8000dc4 <__udivmoddi4+0x10c>
 8000f7a:	bf00      	nop

08000f7c <__aeabi_idiv0>:
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop

08000f80 <TP_Read>:
#include "stm32f4xx_hal.h"


//Internal Touchpad command, do not call directly
uint16_t TP_Read(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b082      	sub	sp, #8
 8000f84:	af00      	add	r7, sp, #0
    uint8_t i = 16;
 8000f86:	2310      	movs	r3, #16
 8000f88:	71fb      	strb	r3, [r7, #7]
    uint16_t value = 0;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	80bb      	strh	r3, [r7, #4]

    while(i > 0x00)
 8000f8e:	e019      	b.n	8000fc4 <TP_Read+0x44>
    {
        value <<= 1;
 8000f90:	88bb      	ldrh	r3, [r7, #4]
 8000f92:	005b      	lsls	r3, r3, #1
 8000f94:	80bb      	strh	r3, [r7, #4]

				HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_SET);
 8000f96:	2201      	movs	r2, #1
 8000f98:	2180      	movs	r1, #128	; 0x80
 8000f9a:	480e      	ldr	r0, [pc, #56]	; (8000fd4 <TP_Read+0x54>)
 8000f9c:	f006 f85e 	bl	800705c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_RESET);
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	2180      	movs	r1, #128	; 0x80
 8000fa4:	480b      	ldr	r0, [pc, #44]	; (8000fd4 <TP_Read+0x54>)
 8000fa6:	f006 f859 	bl	800705c <HAL_GPIO_WritePin>

        if(HAL_GPIO_ReadPin(TP_MISO_PORT, TP_MISO_PIN) != 0)
 8000faa:	2101      	movs	r1, #1
 8000fac:	480a      	ldr	r0, [pc, #40]	; (8000fd8 <TP_Read+0x58>)
 8000fae:	f006 f83d 	bl	800702c <HAL_GPIO_ReadPin>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d002      	beq.n	8000fbe <TP_Read+0x3e>
        {
            value++;
 8000fb8:	88bb      	ldrh	r3, [r7, #4]
 8000fba:	3301      	adds	r3, #1
 8000fbc:	80bb      	strh	r3, [r7, #4]
        }

        i--;
 8000fbe:	79fb      	ldrb	r3, [r7, #7]
 8000fc0:	3b01      	subs	r3, #1
 8000fc2:	71fb      	strb	r3, [r7, #7]
    while(i > 0x00)
 8000fc4:	79fb      	ldrb	r3, [r7, #7]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d1e2      	bne.n	8000f90 <TP_Read+0x10>
    };

    return value;
 8000fca:	88bb      	ldrh	r3, [r7, #4]
}
 8000fcc:	4618      	mov	r0, r3
 8000fce:	3708      	adds	r7, #8
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	40020400 	.word	0x40020400
 8000fd8:	40021000 	.word	0x40021000

08000fdc <TP_Write>:

//Internal Touchpad command, do not call directly
void TP_Write(uint8_t value)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b084      	sub	sp, #16
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	71fb      	strb	r3, [r7, #7]
    uint8_t i = 0x08;
 8000fe6:	2308      	movs	r3, #8
 8000fe8:	73fb      	strb	r3, [r7, #15]

		HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_RESET);
 8000fea:	2200      	movs	r2, #0
 8000fec:	2180      	movs	r1, #128	; 0x80
 8000fee:	4815      	ldr	r0, [pc, #84]	; (8001044 <TP_Write+0x68>)
 8000ff0:	f006 f834 	bl	800705c <HAL_GPIO_WritePin>

    while(i > 0)
 8000ff4:	e01e      	b.n	8001034 <TP_Write+0x58>
    {
        if((value & 0x80) != 0x00)
 8000ff6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	da05      	bge.n	800100a <TP_Write+0x2e>
        {
						HAL_GPIO_WritePin(TP_MOSI_PORT, TP_MOSI_PIN, GPIO_PIN_SET);
 8000ffe:	2201      	movs	r2, #1
 8001000:	2104      	movs	r1, #4
 8001002:	4811      	ldr	r0, [pc, #68]	; (8001048 <TP_Write+0x6c>)
 8001004:	f006 f82a 	bl	800705c <HAL_GPIO_WritePin>
 8001008:	e004      	b.n	8001014 <TP_Write+0x38>
        }
        else
        {
						HAL_GPIO_WritePin(TP_MOSI_PORT, TP_MOSI_PIN, GPIO_PIN_RESET);
 800100a:	2200      	movs	r2, #0
 800100c:	2104      	movs	r1, #4
 800100e:	480e      	ldr	r0, [pc, #56]	; (8001048 <TP_Write+0x6c>)
 8001010:	f006 f824 	bl	800705c <HAL_GPIO_WritePin>
        }

        value <<= 1;
 8001014:	79fb      	ldrb	r3, [r7, #7]
 8001016:	005b      	lsls	r3, r3, #1
 8001018:	71fb      	strb	r3, [r7, #7]
				HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_SET);
 800101a:	2201      	movs	r2, #1
 800101c:	2180      	movs	r1, #128	; 0x80
 800101e:	4809      	ldr	r0, [pc, #36]	; (8001044 <TP_Write+0x68>)
 8001020:	f006 f81c 	bl	800705c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_RESET);
 8001024:	2200      	movs	r2, #0
 8001026:	2180      	movs	r1, #128	; 0x80
 8001028:	4806      	ldr	r0, [pc, #24]	; (8001044 <TP_Write+0x68>)
 800102a:	f006 f817 	bl	800705c <HAL_GPIO_WritePin>
        i--;
 800102e:	7bfb      	ldrb	r3, [r7, #15]
 8001030:	3b01      	subs	r3, #1
 8001032:	73fb      	strb	r3, [r7, #15]
    while(i > 0)
 8001034:	7bfb      	ldrb	r3, [r7, #15]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d1dd      	bne.n	8000ff6 <TP_Write+0x1a>
    };
}
 800103a:	bf00      	nop
 800103c:	bf00      	nop
 800103e:	3710      	adds	r7, #16
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}
 8001044:	40020400 	.word	0x40020400
 8001048:	40021000 	.word	0x40021000
 800104c:	00000000 	.word	0x00000000

08001050 <TP_Read_Coordinates>:



//Read coordinates of touchscreen press. Position[0] = X, Position[1] = Y
uint8_t TP_Read_Coordinates(uint16_t Coordinates[2])
{
 8001050:	b590      	push	{r4, r7, lr}
 8001052:	b08b      	sub	sp, #44	; 0x2c
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_SET);
 8001058:	2201      	movs	r2, #1
 800105a:	2180      	movs	r1, #128	; 0x80
 800105c:	4862      	ldr	r0, [pc, #392]	; (80011e8 <TP_Read_Coordinates+0x198>)
 800105e:	f005 fffd 	bl	800705c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TP_MOSI_PORT, TP_MOSI_PIN, GPIO_PIN_SET);
 8001062:	2201      	movs	r2, #1
 8001064:	2104      	movs	r1, #4
 8001066:	4861      	ldr	r0, [pc, #388]	; (80011ec <TP_Read_Coordinates+0x19c>)
 8001068:	f005 fff8 	bl	800705c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TP_CS_PORT, TP_CS_PIN, GPIO_PIN_SET);
 800106c:	2201      	movs	r2, #1
 800106e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001072:	485d      	ldr	r0, [pc, #372]	; (80011e8 <TP_Read_Coordinates+0x198>)
 8001074:	f005 fff2 	bl	800705c <HAL_GPIO_WritePin>

    uint32_t avg_x = 0;
 8001078:	2300      	movs	r3, #0
 800107a:	627b      	str	r3, [r7, #36]	; 0x24
    uint32_t avg_y = 0;
 800107c:	2300      	movs	r3, #0
 800107e:	623b      	str	r3, [r7, #32]
	uint16_t rawx = 0;
 8001080:	2300      	movs	r3, #0
 8001082:	81fb      	strh	r3, [r7, #14]
	uint16_t rawy = 0;
 8001084:	2300      	movs	r3, #0
 8001086:	81bb      	strh	r3, [r7, #12]
	uint32_t calculating_x =0;
 8001088:	2300      	movs	r3, #0
 800108a:	61fb      	str	r3, [r7, #28]
	uint32_t calculating_y = 0;
 800108c:	2300      	movs	r3, #0
 800108e:	61bb      	str	r3, [r7, #24]

    uint32_t samples = NO_OF_POSITION_SAMPLES;
 8001090:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001094:	617b      	str	r3, [r7, #20]
    uint32_t counted_samples = 0;
 8001096:	2300      	movs	r3, #0
 8001098:	613b      	str	r3, [r7, #16]

	HAL_GPIO_WritePin(TP_CS_PORT, TP_CS_PIN, GPIO_PIN_RESET);
 800109a:	2200      	movs	r2, #0
 800109c:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010a0:	4851      	ldr	r0, [pc, #324]	; (80011e8 <TP_Read_Coordinates+0x198>)
 80010a2:	f005 ffdb 	bl	800705c <HAL_GPIO_WritePin>


    while((samples > 0)&&(HAL_GPIO_ReadPin(TP_IRQ_PORT, TP_IRQ_PIN) == 0))
 80010a6:	e023      	b.n	80010f0 <TP_Read_Coordinates+0xa0>
    {
        TP_Write(CMD_RDY);
 80010a8:	2090      	movs	r0, #144	; 0x90
 80010aa:	f7ff ff97 	bl	8000fdc <TP_Write>

		rawy = TP_Read();
 80010ae:	f7ff ff67 	bl	8000f80 <TP_Read>
 80010b2:	4603      	mov	r3, r0
 80010b4:	81bb      	strh	r3, [r7, #12]
		avg_y += rawy;
 80010b6:	89bb      	ldrh	r3, [r7, #12]
 80010b8:	6a3a      	ldr	r2, [r7, #32]
 80010ba:	4413      	add	r3, r2
 80010bc:	623b      	str	r3, [r7, #32]
		calculating_y += rawy;
 80010be:	89bb      	ldrh	r3, [r7, #12]
 80010c0:	69ba      	ldr	r2, [r7, #24]
 80010c2:	4413      	add	r3, r2
 80010c4:	61bb      	str	r3, [r7, #24]


        TP_Write(CMD_RDX);
 80010c6:	20d0      	movs	r0, #208	; 0xd0
 80010c8:	f7ff ff88 	bl	8000fdc <TP_Write>
        rawx = TP_Read();
 80010cc:	f7ff ff58 	bl	8000f80 <TP_Read>
 80010d0:	4603      	mov	r3, r0
 80010d2:	81fb      	strh	r3, [r7, #14]
		avg_x += rawx;
 80010d4:	89fb      	ldrh	r3, [r7, #14]
 80010d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80010d8:	4413      	add	r3, r2
 80010da:	627b      	str	r3, [r7, #36]	; 0x24
		calculating_x += rawx;
 80010dc:	89fb      	ldrh	r3, [r7, #14]
 80010de:	69fa      	ldr	r2, [r7, #28]
 80010e0:	4413      	add	r3, r2
 80010e2:	61fb      	str	r3, [r7, #28]
        samples--;
 80010e4:	697b      	ldr	r3, [r7, #20]
 80010e6:	3b01      	subs	r3, #1
 80010e8:	617b      	str	r3, [r7, #20]
		counted_samples++;
 80010ea:	693b      	ldr	r3, [r7, #16]
 80010ec:	3301      	adds	r3, #1
 80010ee:	613b      	str	r3, [r7, #16]
    while((samples > 0)&&(HAL_GPIO_ReadPin(TP_IRQ_PORT, TP_IRQ_PIN) == 0))
 80010f0:	697b      	ldr	r3, [r7, #20]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d007      	beq.n	8001106 <TP_Read_Coordinates+0xb6>
 80010f6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010fa:	483d      	ldr	r0, [pc, #244]	; (80011f0 <TP_Read_Coordinates+0x1a0>)
 80010fc:	f005 ff96 	bl	800702c <HAL_GPIO_ReadPin>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d0d0      	beq.n	80010a8 <TP_Read_Coordinates+0x58>
    };

		HAL_GPIO_WritePin(TP_CS_PORT, TP_CS_PIN, GPIO_PIN_SET);
 8001106:	2201      	movs	r2, #1
 8001108:	f44f 7180 	mov.w	r1, #256	; 0x100
 800110c:	4836      	ldr	r0, [pc, #216]	; (80011e8 <TP_Read_Coordinates+0x198>)
 800110e:	f005 ffa5 	bl	800705c <HAL_GPIO_WritePin>


		if((counted_samples == NO_OF_POSITION_SAMPLES)&&(HAL_GPIO_ReadPin(TP_IRQ_PORT, TP_IRQ_PIN) == 0))
 8001112:	693b      	ldr	r3, [r7, #16]
 8001114:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001118:	d154      	bne.n	80011c4 <TP_Read_Coordinates+0x174>
 800111a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800111e:	4834      	ldr	r0, [pc, #208]	; (80011f0 <TP_Read_Coordinates+0x1a0>)
 8001120:	f005 ff84 	bl	800702c <HAL_GPIO_ReadPin>
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d14c      	bne.n	80011c4 <TP_Read_Coordinates+0x174>
		{

		calculating_x /= counted_samples;
 800112a:	69fa      	ldr	r2, [r7, #28]
 800112c:	693b      	ldr	r3, [r7, #16]
 800112e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001132:	61fb      	str	r3, [r7, #28]
		calculating_y /= counted_samples;
 8001134:	69ba      	ldr	r2, [r7, #24]
 8001136:	693b      	ldr	r3, [r7, #16]
 8001138:	fbb2 f3f3 	udiv	r3, r2, r3
 800113c:	61bb      	str	r3, [r7, #24]

		rawx = calculating_x;
 800113e:	69fb      	ldr	r3, [r7, #28]
 8001140:	81fb      	strh	r3, [r7, #14]
		rawy = calculating_y;
 8001142:	69bb      	ldr	r3, [r7, #24]
 8001144:	81bb      	strh	r3, [r7, #12]

		rawx *= -1;
 8001146:	89fb      	ldrh	r3, [r7, #14]
 8001148:	425b      	negs	r3, r3
 800114a:	81fb      	strh	r3, [r7, #14]
		rawy *= -1;
 800114c:	89bb      	ldrh	r3, [r7, #12]
 800114e:	425b      	negs	r3, r3
 8001150:	81bb      	strh	r3, [r7, #12]

		//CONVERTING 16bit Value to Screen coordinates
    // 65535/273 = 240!
		// 65535/204 = 320!
        Coordinates[1] = ((240 - (rawx/X_TRANSLATION)) - X_OFFSET)*X_MAGNITUDE;
 8001152:	89fa      	ldrh	r2, [r7, #14]
 8001154:	4b27      	ldr	r3, [pc, #156]	; (80011f4 <TP_Read_Coordinates+0x1a4>)
 8001156:	fba3 1302 	umull	r1, r3, r3, r2
 800115a:	1ad2      	subs	r2, r2, r3
 800115c:	0852      	lsrs	r2, r2, #1
 800115e:	4413      	add	r3, r2
 8001160:	0a1b      	lsrs	r3, r3, #8
 8001162:	b29b      	uxth	r3, r3
 8001164:	f1c3 03e3 	rsb	r3, r3, #227	; 0xe3
 8001168:	4618      	mov	r0, r3
 800116a:	f7ff f9db 	bl	8000524 <__aeabi_i2d>
 800116e:	a31c      	add	r3, pc, #112	; (adr r3, 80011e0 <TP_Read_Coordinates+0x190>)
 8001170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001174:	f7ff fa40 	bl	80005f8 <__aeabi_dmul>
 8001178:	4602      	mov	r2, r0
 800117a:	460b      	mov	r3, r1
 800117c:	4610      	mov	r0, r2
 800117e:	4619      	mov	r1, r3
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	1c9c      	adds	r4, r3, #2
 8001184:	f7ff fd10 	bl	8000ba8 <__aeabi_d2uiz>
 8001188:	4603      	mov	r3, r0
 800118a:	b29b      	uxth	r3, r3
 800118c:	8023      	strh	r3, [r4, #0]
		Coordinates[0] = ((rawy/Y_TRANSLATION)- Y_OFFSET)*Y_MAGNITUDE;
 800118e:	89bb      	ldrh	r3, [r7, #12]
 8001190:	4a19      	ldr	r2, [pc, #100]	; (80011f8 <TP_Read_Coordinates+0x1a8>)
 8001192:	fba2 2303 	umull	r2, r3, r2, r3
 8001196:	09db      	lsrs	r3, r3, #7
 8001198:	b29b      	uxth	r3, r3
 800119a:	3b0f      	subs	r3, #15
 800119c:	4618      	mov	r0, r3
 800119e:	f7ff f9c1 	bl	8000524 <__aeabi_i2d>
 80011a2:	a30f      	add	r3, pc, #60	; (adr r3, 80011e0 <TP_Read_Coordinates+0x190>)
 80011a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011a8:	f7ff fa26 	bl	80005f8 <__aeabi_dmul>
 80011ac:	4602      	mov	r2, r0
 80011ae:	460b      	mov	r3, r1
 80011b0:	4610      	mov	r0, r2
 80011b2:	4619      	mov	r1, r3
 80011b4:	f7ff fcf8 	bl	8000ba8 <__aeabi_d2uiz>
 80011b8:	4603      	mov	r3, r0
 80011ba:	b29a      	uxth	r2, r3
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	801a      	strh	r2, [r3, #0]

		return TOUCHPAD_DATA_OK;
 80011c0:	2301      	movs	r3, #1
 80011c2:	e007      	b.n	80011d4 <TP_Read_Coordinates+0x184>
		}
		else
		{
			Coordinates[0] = 0;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	2200      	movs	r2, #0
 80011c8:	801a      	strh	r2, [r3, #0]
			Coordinates[1] = 0;
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	3302      	adds	r3, #2
 80011ce:	2200      	movs	r2, #0
 80011d0:	801a      	strh	r2, [r3, #0]
			return TOUCHPAD_DATA_NOISY;
 80011d2:	2300      	movs	r3, #0
		}
}
 80011d4:	4618      	mov	r0, r3
 80011d6:	372c      	adds	r7, #44	; 0x2c
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd90      	pop	{r4, r7, pc}
 80011dc:	f3af 8000 	nop.w
 80011e0:	28f5c28f 	.word	0x28f5c28f
 80011e4:	3ff28f5c 	.word	0x3ff28f5c
 80011e8:	40020400 	.word	0x40020400
 80011ec:	40021000 	.word	0x40021000
 80011f0:	40020800 	.word	0x40020800
 80011f4:	e01e01e1 	.word	0xe01e01e1
 80011f8:	a0a0a0a1 	.word	0xa0a0a0a1

080011fc <TP_Touchpad_Pressed>:

//Check if Touchpad was pressed. Returns TOUCHPAD_PRESSED (1) or TOUCHPAD_NOT_PRESSED (0)
uint8_t TP_Touchpad_Pressed(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(TP_IRQ_PORT, TP_IRQ_PIN) == 0)
 8001200:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001204:	4805      	ldr	r0, [pc, #20]	; (800121c <TP_Touchpad_Pressed+0x20>)
 8001206:	f005 ff11 	bl	800702c <HAL_GPIO_ReadPin>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d101      	bne.n	8001214 <TP_Touchpad_Pressed+0x18>
	{
		return TOUCHPAD_PRESSED;
 8001210:	2301      	movs	r3, #1
 8001212:	e000      	b.n	8001216 <TP_Touchpad_Pressed+0x1a>
	}
	else
	{
		return TOUCHPAD_NOT_PRESSED;
 8001214:	2300      	movs	r3, #0
	}
}
 8001216:	4618      	mov	r0, r3
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	40020800 	.word	0x40020800

08001220 <TFT9341_FontsIni>:

static void TFT9341_WriteData(uint8_t* buff, size_t buff_size);

// ---------------------------------------------------------------------------------
void TFT9341_FontsIni(void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0
  Font8.Height = 8;
 8001224:	4b16      	ldr	r3, [pc, #88]	; (8001280 <TFT9341_FontsIni+0x60>)
 8001226:	2208      	movs	r2, #8
 8001228:	80da      	strh	r2, [r3, #6]
  Font8.Width = 5;
 800122a:	4b15      	ldr	r3, [pc, #84]	; (8001280 <TFT9341_FontsIni+0x60>)
 800122c:	2205      	movs	r2, #5
 800122e:	809a      	strh	r2, [r3, #4]
  Font12.Height = 12;
 8001230:	4b14      	ldr	r3, [pc, #80]	; (8001284 <TFT9341_FontsIni+0x64>)
 8001232:	220c      	movs	r2, #12
 8001234:	80da      	strh	r2, [r3, #6]
  Font12.Width = 7;
 8001236:	4b13      	ldr	r3, [pc, #76]	; (8001284 <TFT9341_FontsIni+0x64>)
 8001238:	2207      	movs	r2, #7
 800123a:	809a      	strh	r2, [r3, #4]
  Font16.Height = 16;
 800123c:	4b12      	ldr	r3, [pc, #72]	; (8001288 <TFT9341_FontsIni+0x68>)
 800123e:	2210      	movs	r2, #16
 8001240:	80da      	strh	r2, [r3, #6]
  Font16.Width = 11;
 8001242:	4b11      	ldr	r3, [pc, #68]	; (8001288 <TFT9341_FontsIni+0x68>)
 8001244:	220b      	movs	r2, #11
 8001246:	809a      	strh	r2, [r3, #4]
  Font20.Height = 20;
 8001248:	4b10      	ldr	r3, [pc, #64]	; (800128c <TFT9341_FontsIni+0x6c>)
 800124a:	2214      	movs	r2, #20
 800124c:	80da      	strh	r2, [r3, #6]
  Font20.Width = 14;
 800124e:	4b0f      	ldr	r3, [pc, #60]	; (800128c <TFT9341_FontsIni+0x6c>)
 8001250:	220e      	movs	r2, #14
 8001252:	809a      	strh	r2, [r3, #4]
  Font24.Height = 24;
 8001254:	4b0e      	ldr	r3, [pc, #56]	; (8001290 <TFT9341_FontsIni+0x70>)
 8001256:	2218      	movs	r2, #24
 8001258:	80da      	strh	r2, [r3, #6]
  Font24.Width = 17;
 800125a:	4b0d      	ldr	r3, [pc, #52]	; (8001290 <TFT9341_FontsIni+0x70>)
 800125c:	2211      	movs	r2, #17
 800125e:	809a      	strh	r2, [r3, #4]
  lcdprop.BackColor=TFT9341_BLACK;
 8001260:	4b0c      	ldr	r3, [pc, #48]	; (8001294 <TFT9341_FontsIni+0x74>)
 8001262:	2200      	movs	r2, #0
 8001264:	805a      	strh	r2, [r3, #2]
  lcdprop.TextColor=TFT9341_GREEN;
 8001266:	4b0b      	ldr	r3, [pc, #44]	; (8001294 <TFT9341_FontsIni+0x74>)
 8001268:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 800126c:	801a      	strh	r2, [r3, #0]
  lcdprop.pFont=&Font16;
 800126e:	4b09      	ldr	r3, [pc, #36]	; (8001294 <TFT9341_FontsIni+0x74>)
 8001270:	4a05      	ldr	r2, [pc, #20]	; (8001288 <TFT9341_FontsIni+0x68>)
 8001272:	605a      	str	r2, [r3, #4]
}
 8001274:	bf00      	nop
 8001276:	46bd      	mov	sp, r7
 8001278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127c:	4770      	bx	lr
 800127e:	bf00      	nop
 8001280:	20000020 	.word	0x20000020
 8001284:	20000000 	.word	0x20000000
 8001288:	20000008 	.word	0x20000008
 800128c:	20000010 	.word	0x20000010
 8001290:	20000018 	.word	0x20000018
 8001294:	20007678 	.word	0x20007678

08001298 <TFT9341_SendData>:
// ---------------------------------------------------------------------------------
void TFT9341_SendData(uint8_t dt)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
 800129e:	4603      	mov	r3, r0
 80012a0:	71fb      	strb	r3, [r7, #7]
	DC_DATA();
 80012a2:	2201      	movs	r2, #1
 80012a4:	2140      	movs	r1, #64	; 0x40
 80012a6:	4807      	ldr	r0, [pc, #28]	; (80012c4 <TFT9341_SendData+0x2c>)
 80012a8:	f005 fed8 	bl	800705c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit (&hspi2, &dt, 1, 5000);
 80012ac:	1df9      	adds	r1, r7, #7
 80012ae:	f241 3388 	movw	r3, #5000	; 0x1388
 80012b2:	2201      	movs	r2, #1
 80012b4:	4804      	ldr	r0, [pc, #16]	; (80012c8 <TFT9341_SendData+0x30>)
 80012b6:	f009 fdaa 	bl	800ae0e <HAL_SPI_Transmit>
}
 80012ba:	bf00      	nop
 80012bc:	3708      	adds	r7, #8
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	40021000 	.word	0x40021000
 80012c8:	2000a260 	.word	0x2000a260

080012cc <TFT9341_SendCommand>:
// ---------------------------------------------------------------------------------
void TFT9341_SendCommand(uint8_t cmd)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	4603      	mov	r3, r0
 80012d4:	71fb      	strb	r3, [r7, #7]
  DC_COMMAND();
 80012d6:	2200      	movs	r2, #0
 80012d8:	2140      	movs	r1, #64	; 0x40
 80012da:	4807      	ldr	r0, [pc, #28]	; (80012f8 <TFT9341_SendCommand+0x2c>)
 80012dc:	f005 febe 	bl	800705c <HAL_GPIO_WritePin>
  HAL_SPI_Transmit (&hspi2, &cmd, 1, 5000);
 80012e0:	1df9      	adds	r1, r7, #7
 80012e2:	f241 3388 	movw	r3, #5000	; 0x1388
 80012e6:	2201      	movs	r2, #1
 80012e8:	4804      	ldr	r0, [pc, #16]	; (80012fc <TFT9341_SendCommand+0x30>)
 80012ea:	f009 fd90 	bl	800ae0e <HAL_SPI_Transmit>
}
 80012ee:	bf00      	nop
 80012f0:	3708      	adds	r7, #8
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	40021000 	.word	0x40021000
 80012fc:	2000a260 	.word	0x2000a260

08001300 <TFT9341_reset>:
// ---------------------------------------------------------------------------------
void TFT9341_reset(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	af00      	add	r7, sp, #0
	RESET_ACTIVE();
 8001304:	2200      	movs	r2, #0
 8001306:	2120      	movs	r1, #32
 8001308:	4806      	ldr	r0, [pc, #24]	; (8001324 <TFT9341_reset+0x24>)
 800130a:	f005 fea7 	bl	800705c <HAL_GPIO_WritePin>
	osDelay(5);
 800130e:	2005      	movs	r0, #5
 8001310:	f011 fd7a 	bl	8012e08 <osDelay>
	RESET_IDLE();
 8001314:	2201      	movs	r2, #1
 8001316:	2120      	movs	r1, #32
 8001318:	4802      	ldr	r0, [pc, #8]	; (8001324 <TFT9341_reset+0x24>)
 800131a:	f005 fe9f 	bl	800705c <HAL_GPIO_WritePin>
}
 800131e:	bf00      	nop
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	40021000 	.word	0x40021000

08001328 <TFT9341_ini>:
// ---------------------------------------------------------------------------------
void TFT9341_ini(uint16_t w_size, uint16_t h_size)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b086      	sub	sp, #24
 800132c:	af00      	add	r7, sp, #0
 800132e:	4603      	mov	r3, r0
 8001330:	460a      	mov	r2, r1
 8001332:	80fb      	strh	r3, [r7, #6]
 8001334:	4613      	mov	r3, r2
 8001336:	80bb      	strh	r3, [r7, #4]
  uint8_t data[15];
  CS_ACTIVE();
 8001338:	2200      	movs	r2, #0
 800133a:	2110      	movs	r1, #16
 800133c:	48a3      	ldr	r0, [pc, #652]	; (80015cc <TFT9341_ini+0x2a4>)
 800133e:	f005 fe8d 	bl	800705c <HAL_GPIO_WritePin>
  TFT9341_reset();
 8001342:	f7ff ffdd 	bl	8001300 <TFT9341_reset>

  //Software Reset
  TFT9341_SendCommand(0x01);
 8001346:	2001      	movs	r0, #1
 8001348:	f7ff ffc0 	bl	80012cc <TFT9341_SendCommand>
  osDelay(1000);
 800134c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001350:	f011 fd5a 	bl	8012e08 <osDelay>

  //Power Control A
    data[0] = 0x39;
 8001354:	2339      	movs	r3, #57	; 0x39
 8001356:	723b      	strb	r3, [r7, #8]
    data[1] = 0x2C;
 8001358:	232c      	movs	r3, #44	; 0x2c
 800135a:	727b      	strb	r3, [r7, #9]
    data[2] = 0x00;
 800135c:	2300      	movs	r3, #0
 800135e:	72bb      	strb	r3, [r7, #10]
    data[3] = 0x34;
 8001360:	2334      	movs	r3, #52	; 0x34
 8001362:	72fb      	strb	r3, [r7, #11]
    data[4] = 0x02;
 8001364:	2302      	movs	r3, #2
 8001366:	733b      	strb	r3, [r7, #12]
    TFT9341_SendCommand(0xCB);
 8001368:	20cb      	movs	r0, #203	; 0xcb
 800136a:	f7ff ffaf 	bl	80012cc <TFT9341_SendCommand>
    TFT9341_WriteData(data, 5);
 800136e:	f107 0308 	add.w	r3, r7, #8
 8001372:	2105      	movs	r1, #5
 8001374:	4618      	mov	r0, r3
 8001376:	f000 f92f 	bl	80015d8 <TFT9341_WriteData>
    //Power Control B
    data[0] = 0x00;
 800137a:	2300      	movs	r3, #0
 800137c:	723b      	strb	r3, [r7, #8]
    data[1] = 0xC1;
 800137e:	23c1      	movs	r3, #193	; 0xc1
 8001380:	727b      	strb	r3, [r7, #9]
    data[2] = 0x30;
 8001382:	2330      	movs	r3, #48	; 0x30
 8001384:	72bb      	strb	r3, [r7, #10]
    TFT9341_SendCommand(0xCF);
 8001386:	20cf      	movs	r0, #207	; 0xcf
 8001388:	f7ff ffa0 	bl	80012cc <TFT9341_SendCommand>
    TFT9341_WriteData(data, 3);
 800138c:	f107 0308 	add.w	r3, r7, #8
 8001390:	2103      	movs	r1, #3
 8001392:	4618      	mov	r0, r3
 8001394:	f000 f920 	bl	80015d8 <TFT9341_WriteData>
    //Driver timing control A
    data[0] = 0x85;
 8001398:	2385      	movs	r3, #133	; 0x85
 800139a:	723b      	strb	r3, [r7, #8]
    data[1] = 0x00;
 800139c:	2300      	movs	r3, #0
 800139e:	727b      	strb	r3, [r7, #9]
    data[2] = 0x78;
 80013a0:	2378      	movs	r3, #120	; 0x78
 80013a2:	72bb      	strb	r3, [r7, #10]
    TFT9341_SendCommand(0xE8);
 80013a4:	20e8      	movs	r0, #232	; 0xe8
 80013a6:	f7ff ff91 	bl	80012cc <TFT9341_SendCommand>
    TFT9341_WriteData(data, 3);
 80013aa:	f107 0308 	add.w	r3, r7, #8
 80013ae:	2103      	movs	r1, #3
 80013b0:	4618      	mov	r0, r3
 80013b2:	f000 f911 	bl	80015d8 <TFT9341_WriteData>
    //Driver timing control B
    data[0] = 0x00;
 80013b6:	2300      	movs	r3, #0
 80013b8:	723b      	strb	r3, [r7, #8]
    data[1] = 0x00;
 80013ba:	2300      	movs	r3, #0
 80013bc:	727b      	strb	r3, [r7, #9]
    TFT9341_SendCommand(0xEA);
 80013be:	20ea      	movs	r0, #234	; 0xea
 80013c0:	f7ff ff84 	bl	80012cc <TFT9341_SendCommand>
    TFT9341_WriteData(data, 2);
 80013c4:	f107 0308 	add.w	r3, r7, #8
 80013c8:	2102      	movs	r1, #2
 80013ca:	4618      	mov	r0, r3
 80013cc:	f000 f904 	bl	80015d8 <TFT9341_WriteData>
    //Power on Sequence control
    data[0] = 0x64;
 80013d0:	2364      	movs	r3, #100	; 0x64
 80013d2:	723b      	strb	r3, [r7, #8]
    data[1] = 0x03;
 80013d4:	2303      	movs	r3, #3
 80013d6:	727b      	strb	r3, [r7, #9]
    data[2] = 0x12;
 80013d8:	2312      	movs	r3, #18
 80013da:	72bb      	strb	r3, [r7, #10]
    data[3] = 0x81;
 80013dc:	2381      	movs	r3, #129	; 0x81
 80013de:	72fb      	strb	r3, [r7, #11]
    TFT9341_SendCommand(0xED);
 80013e0:	20ed      	movs	r0, #237	; 0xed
 80013e2:	f7ff ff73 	bl	80012cc <TFT9341_SendCommand>
    TFT9341_WriteData(data, 4);
 80013e6:	f107 0308 	add.w	r3, r7, #8
 80013ea:	2104      	movs	r1, #4
 80013ec:	4618      	mov	r0, r3
 80013ee:	f000 f8f3 	bl	80015d8 <TFT9341_WriteData>
    //Pump ratio control
    data[0] = 0x20;
 80013f2:	2320      	movs	r3, #32
 80013f4:	723b      	strb	r3, [r7, #8]
    TFT9341_SendCommand(0xF7);
 80013f6:	20f7      	movs	r0, #247	; 0xf7
 80013f8:	f7ff ff68 	bl	80012cc <TFT9341_SendCommand>
    TFT9341_WriteData(data, 1);
 80013fc:	f107 0308 	add.w	r3, r7, #8
 8001400:	2101      	movs	r1, #1
 8001402:	4618      	mov	r0, r3
 8001404:	f000 f8e8 	bl	80015d8 <TFT9341_WriteData>
    //Power Control,VRH[5:0]
    data[0] = 0x10;
 8001408:	2310      	movs	r3, #16
 800140a:	723b      	strb	r3, [r7, #8]
    TFT9341_SendCommand(0xC0);
 800140c:	20c0      	movs	r0, #192	; 0xc0
 800140e:	f7ff ff5d 	bl	80012cc <TFT9341_SendCommand>
    TFT9341_WriteData(data, 1);
 8001412:	f107 0308 	add.w	r3, r7, #8
 8001416:	2101      	movs	r1, #1
 8001418:	4618      	mov	r0, r3
 800141a:	f000 f8dd 	bl	80015d8 <TFT9341_WriteData>
    //Power Control,SAP[2:0];BT[3:0]
    data[0] = 0x10;
 800141e:	2310      	movs	r3, #16
 8001420:	723b      	strb	r3, [r7, #8]
    TFT9341_SendCommand(0xC1);
 8001422:	20c1      	movs	r0, #193	; 0xc1
 8001424:	f7ff ff52 	bl	80012cc <TFT9341_SendCommand>
    TFT9341_WriteData(data, 1);
 8001428:	f107 0308 	add.w	r3, r7, #8
 800142c:	2101      	movs	r1, #1
 800142e:	4618      	mov	r0, r3
 8001430:	f000 f8d2 	bl	80015d8 <TFT9341_WriteData>
    //VCOM Control 1
    data[0] = 0x3E;
 8001434:	233e      	movs	r3, #62	; 0x3e
 8001436:	723b      	strb	r3, [r7, #8]
    data[1] = 0x28;
 8001438:	2328      	movs	r3, #40	; 0x28
 800143a:	727b      	strb	r3, [r7, #9]
    TFT9341_SendCommand(0xC5);
 800143c:	20c5      	movs	r0, #197	; 0xc5
 800143e:	f7ff ff45 	bl	80012cc <TFT9341_SendCommand>
    TFT9341_WriteData(data, 2);
 8001442:	f107 0308 	add.w	r3, r7, #8
 8001446:	2102      	movs	r1, #2
 8001448:	4618      	mov	r0, r3
 800144a:	f000 f8c5 	bl	80015d8 <TFT9341_WriteData>
    //VCOM Control 2
    data[0] = 0x86;
 800144e:	2386      	movs	r3, #134	; 0x86
 8001450:	723b      	strb	r3, [r7, #8]
    TFT9341_SendCommand(0xC7);
 8001452:	20c7      	movs	r0, #199	; 0xc7
 8001454:	f7ff ff3a 	bl	80012cc <TFT9341_SendCommand>
    TFT9341_WriteData(data, 1);
 8001458:	f107 0308 	add.w	r3, r7, #8
 800145c:	2101      	movs	r1, #1
 800145e:	4618      	mov	r0, r3
 8001460:	f000 f8ba 	bl	80015d8 <TFT9341_WriteData>
    //Memory Acsess Control
    data[0] = 0x48;
 8001464:	2348      	movs	r3, #72	; 0x48
 8001466:	723b      	strb	r3, [r7, #8]
    TFT9341_SendCommand(0x36);
 8001468:	2036      	movs	r0, #54	; 0x36
 800146a:	f7ff ff2f 	bl	80012cc <TFT9341_SendCommand>
    TFT9341_WriteData(data, 1);
 800146e:	f107 0308 	add.w	r3, r7, #8
 8001472:	2101      	movs	r1, #1
 8001474:	4618      	mov	r0, r3
 8001476:	f000 f8af 	bl	80015d8 <TFT9341_WriteData>
    //Pixel Format Set
    data[0] = 0x55;//16bit
 800147a:	2355      	movs	r3, #85	; 0x55
 800147c:	723b      	strb	r3, [r7, #8]
    TFT9341_SendCommand(0x3A);
 800147e:	203a      	movs	r0, #58	; 0x3a
 8001480:	f7ff ff24 	bl	80012cc <TFT9341_SendCommand>
    TFT9341_WriteData(data, 1);
 8001484:	f107 0308 	add.w	r3, r7, #8
 8001488:	2101      	movs	r1, #1
 800148a:	4618      	mov	r0, r3
 800148c:	f000 f8a4 	bl	80015d8 <TFT9341_WriteData>
    //Frame Rratio Control, Standard RGB Color
    data[0] = 0x00;
 8001490:	2300      	movs	r3, #0
 8001492:	723b      	strb	r3, [r7, #8]
    data[1] = 0x18;
 8001494:	2318      	movs	r3, #24
 8001496:	727b      	strb	r3, [r7, #9]
    TFT9341_SendCommand(0xB1);
 8001498:	20b1      	movs	r0, #177	; 0xb1
 800149a:	f7ff ff17 	bl	80012cc <TFT9341_SendCommand>
    TFT9341_WriteData(data, 2);
 800149e:	f107 0308 	add.w	r3, r7, #8
 80014a2:	2102      	movs	r1, #2
 80014a4:	4618      	mov	r0, r3
 80014a6:	f000 f897 	bl	80015d8 <TFT9341_WriteData>
    //Display Function Control
    data[0] = 0x08;
 80014aa:	2308      	movs	r3, #8
 80014ac:	723b      	strb	r3, [r7, #8]
    data[1] = 0x82;
 80014ae:	2382      	movs	r3, #130	; 0x82
 80014b0:	727b      	strb	r3, [r7, #9]
    data[2] = 0x27;//320 
 80014b2:	2327      	movs	r3, #39	; 0x27
 80014b4:	72bb      	strb	r3, [r7, #10]
    TFT9341_SendCommand(0xB6);
 80014b6:	20b6      	movs	r0, #182	; 0xb6
 80014b8:	f7ff ff08 	bl	80012cc <TFT9341_SendCommand>
    TFT9341_WriteData(data, 3);
 80014bc:	f107 0308 	add.w	r3, r7, #8
 80014c0:	2103      	movs	r1, #3
 80014c2:	4618      	mov	r0, r3
 80014c4:	f000 f888 	bl	80015d8 <TFT9341_WriteData>
    //Enable 3G (      )
    data[0] = 0x00;// 
 80014c8:	2300      	movs	r3, #0
 80014ca:	723b      	strb	r3, [r7, #8]
    TFT9341_SendCommand(0xF2);
 80014cc:	20f2      	movs	r0, #242	; 0xf2
 80014ce:	f7ff fefd 	bl	80012cc <TFT9341_SendCommand>
    TFT9341_WriteData(data, 1);
 80014d2:	f107 0308 	add.w	r3, r7, #8
 80014d6:	2101      	movs	r1, #1
 80014d8:	4618      	mov	r0, r3
 80014da:	f000 f87d 	bl	80015d8 <TFT9341_WriteData>
    //Gamma set
    data[0] = 0x01;//Gamma Curve (G2.2) (  )
 80014de:	2301      	movs	r3, #1
 80014e0:	723b      	strb	r3, [r7, #8]
    TFT9341_SendCommand(0x26);
 80014e2:	2026      	movs	r0, #38	; 0x26
 80014e4:	f7ff fef2 	bl	80012cc <TFT9341_SendCommand>
    TFT9341_WriteData(data, 1);
 80014e8:	f107 0308 	add.w	r3, r7, #8
 80014ec:	2101      	movs	r1, #1
 80014ee:	4618      	mov	r0, r3
 80014f0:	f000 f872 	bl	80015d8 <TFT9341_WriteData>
    //Positive Gamma  Correction
    data[0] = 0x0F;
 80014f4:	230f      	movs	r3, #15
 80014f6:	723b      	strb	r3, [r7, #8]
    data[1] = 0x31;
 80014f8:	2331      	movs	r3, #49	; 0x31
 80014fa:	727b      	strb	r3, [r7, #9]
    data[2] = 0x2B;
 80014fc:	232b      	movs	r3, #43	; 0x2b
 80014fe:	72bb      	strb	r3, [r7, #10]
    data[3] = 0x0C;
 8001500:	230c      	movs	r3, #12
 8001502:	72fb      	strb	r3, [r7, #11]
    data[4] = 0x0E;
 8001504:	230e      	movs	r3, #14
 8001506:	733b      	strb	r3, [r7, #12]
    data[5] = 0x08;
 8001508:	2308      	movs	r3, #8
 800150a:	737b      	strb	r3, [r7, #13]
    data[6] = 0x4E;
 800150c:	234e      	movs	r3, #78	; 0x4e
 800150e:	73bb      	strb	r3, [r7, #14]
    data[7] = 0xF1;
 8001510:	23f1      	movs	r3, #241	; 0xf1
 8001512:	73fb      	strb	r3, [r7, #15]
    data[8] = 0x37;
 8001514:	2337      	movs	r3, #55	; 0x37
 8001516:	743b      	strb	r3, [r7, #16]
    data[9] = 0x07;
 8001518:	2307      	movs	r3, #7
 800151a:	747b      	strb	r3, [r7, #17]
    data[10] = 0x10;
 800151c:	2310      	movs	r3, #16
 800151e:	74bb      	strb	r3, [r7, #18]
    data[11] = 0x03;
 8001520:	2303      	movs	r3, #3
 8001522:	74fb      	strb	r3, [r7, #19]
    data[12] = 0x0E;
 8001524:	230e      	movs	r3, #14
 8001526:	753b      	strb	r3, [r7, #20]
    data[13] = 0x09;
 8001528:	2309      	movs	r3, #9
 800152a:	757b      	strb	r3, [r7, #21]
    data[14] = 0x00;
 800152c:	2300      	movs	r3, #0
 800152e:	75bb      	strb	r3, [r7, #22]
    TFT9341_SendCommand(0xE0);
 8001530:	20e0      	movs	r0, #224	; 0xe0
 8001532:	f7ff fecb 	bl	80012cc <TFT9341_SendCommand>
    TFT9341_WriteData(data, 15);
 8001536:	f107 0308 	add.w	r3, r7, #8
 800153a:	210f      	movs	r1, #15
 800153c:	4618      	mov	r0, r3
 800153e:	f000 f84b 	bl	80015d8 <TFT9341_WriteData>
    //Negative Gamma  Correction
    data[0] = 0x00;
 8001542:	2300      	movs	r3, #0
 8001544:	723b      	strb	r3, [r7, #8]
    data[1] = 0x0E;
 8001546:	230e      	movs	r3, #14
 8001548:	727b      	strb	r3, [r7, #9]
    data[2] = 0x14;
 800154a:	2314      	movs	r3, #20
 800154c:	72bb      	strb	r3, [r7, #10]
    data[3] = 0x03;
 800154e:	2303      	movs	r3, #3
 8001550:	72fb      	strb	r3, [r7, #11]
    data[4] = 0x11;
 8001552:	2311      	movs	r3, #17
 8001554:	733b      	strb	r3, [r7, #12]
    data[5] = 0x07;
 8001556:	2307      	movs	r3, #7
 8001558:	737b      	strb	r3, [r7, #13]
    data[6] = 0x31;
 800155a:	2331      	movs	r3, #49	; 0x31
 800155c:	73bb      	strb	r3, [r7, #14]
    data[7] = 0xC1;
 800155e:	23c1      	movs	r3, #193	; 0xc1
 8001560:	73fb      	strb	r3, [r7, #15]
    data[8] = 0x48;
 8001562:	2348      	movs	r3, #72	; 0x48
 8001564:	743b      	strb	r3, [r7, #16]
    data[9] = 0x08;
 8001566:	2308      	movs	r3, #8
 8001568:	747b      	strb	r3, [r7, #17]
    data[10] = 0x0F;
 800156a:	230f      	movs	r3, #15
 800156c:	74bb      	strb	r3, [r7, #18]
    data[11] = 0x0C;
 800156e:	230c      	movs	r3, #12
 8001570:	74fb      	strb	r3, [r7, #19]
    data[12] = 0x31;
 8001572:	2331      	movs	r3, #49	; 0x31
 8001574:	753b      	strb	r3, [r7, #20]
    data[13] = 0x36;
 8001576:	2336      	movs	r3, #54	; 0x36
 8001578:	757b      	strb	r3, [r7, #21]
    data[14] = 0x0F;
 800157a:	230f      	movs	r3, #15
 800157c:	75bb      	strb	r3, [r7, #22]
    TFT9341_SendCommand(0xE1);
 800157e:	20e1      	movs	r0, #225	; 0xe1
 8001580:	f7ff fea4 	bl	80012cc <TFT9341_SendCommand>
    TFT9341_WriteData(data, 15);
 8001584:	f107 0308 	add.w	r3, r7, #8
 8001588:	210f      	movs	r1, #15
 800158a:	4618      	mov	r0, r3
 800158c:	f000 f824 	bl	80015d8 <TFT9341_WriteData>
    TFT9341_SendCommand(0x11);//   
 8001590:	2011      	movs	r0, #17
 8001592:	f7ff fe9b 	bl	80012cc <TFT9341_SendCommand>

    osDelay(120);
 8001596:	2078      	movs	r0, #120	; 0x78
 8001598:	f011 fc36 	bl	8012e08 <osDelay>

    //Display ON
    data[0] = TFT9341_ROTATION;
 800159c:	2348      	movs	r3, #72	; 0x48
 800159e:	723b      	strb	r3, [r7, #8]
    TFT9341_SendCommand(0x29);
 80015a0:	2029      	movs	r0, #41	; 0x29
 80015a2:	f7ff fe93 	bl	80012cc <TFT9341_SendCommand>
    TFT9341_WriteData(data, 1);
 80015a6:	f107 0308 	add.w	r3, r7, #8
 80015aa:	2101      	movs	r1, #1
 80015ac:	4618      	mov	r0, r3
 80015ae:	f000 f813 	bl	80015d8 <TFT9341_WriteData>

    TFT9341_WIDTH = w_size;
 80015b2:	4a07      	ldr	r2, [pc, #28]	; (80015d0 <TFT9341_ini+0x2a8>)
 80015b4:	88fb      	ldrh	r3, [r7, #6]
 80015b6:	8013      	strh	r3, [r2, #0]
    TFT9341_HEIGHT = h_size;
 80015b8:	4a06      	ldr	r2, [pc, #24]	; (80015d4 <TFT9341_ini+0x2ac>)
 80015ba:	88bb      	ldrh	r3, [r7, #4]
 80015bc:	8013      	strh	r3, [r2, #0]

    TFT9341_FontsIni();
 80015be:	f7ff fe2f 	bl	8001220 <TFT9341_FontsIni>
}
 80015c2:	bf00      	nop
 80015c4:	3718      	adds	r7, #24
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	40021000 	.word	0x40021000
 80015d0:	20007676 	.word	0x20007676
 80015d4:	20007674 	.word	0x20007674

080015d8 <TFT9341_WriteData>:
// ---------------------------------------------------------------------------------
static void TFT9341_WriteData(uint8_t* buff, size_t buff_size)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b084      	sub	sp, #16
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
 80015e0:	6039      	str	r1, [r7, #0]
	DC_DATA();
 80015e2:	2201      	movs	r2, #1
 80015e4:	2140      	movs	r1, #64	; 0x40
 80015e6:	4811      	ldr	r0, [pc, #68]	; (800162c <TFT9341_WriteData+0x54>)
 80015e8:	f005 fd38 	bl	800705c <HAL_GPIO_WritePin>
	while(buff_size > 0)
 80015ec:	e015      	b.n	800161a <TFT9341_WriteData+0x42>
	{
		uint16_t chunk_size = buff_size > 32768 ? 32768 : buff_size;
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80015f4:	bf28      	it	cs
 80015f6:	f44f 4300 	movcs.w	r3, #32768	; 0x8000
 80015fa:	81fb      	strh	r3, [r7, #14]
		HAL_SPI_Transmit(&hspi2, buff, chunk_size, HAL_MAX_DELAY);
 80015fc:	89fa      	ldrh	r2, [r7, #14]
 80015fe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001602:	6879      	ldr	r1, [r7, #4]
 8001604:	480a      	ldr	r0, [pc, #40]	; (8001630 <TFT9341_WriteData+0x58>)
 8001606:	f009 fc02 	bl	800ae0e <HAL_SPI_Transmit>
		buff += chunk_size;
 800160a:	89fb      	ldrh	r3, [r7, #14]
 800160c:	687a      	ldr	r2, [r7, #4]
 800160e:	4413      	add	r3, r2
 8001610:	607b      	str	r3, [r7, #4]
		buff_size -= chunk_size;
 8001612:	89fb      	ldrh	r3, [r7, #14]
 8001614:	683a      	ldr	r2, [r7, #0]
 8001616:	1ad3      	subs	r3, r2, r3
 8001618:	603b      	str	r3, [r7, #0]
	while(buff_size > 0)
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d1e6      	bne.n	80015ee <TFT9341_WriteData+0x16>
	}
}
 8001620:	bf00      	nop
 8001622:	bf00      	nop
 8001624:	3710      	adds	r7, #16
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	40021000 	.word	0x40021000
 8001630:	2000a260 	.word	0x2000a260

08001634 <TFT9341_SetAddrWindow>:
// ---------------------------------------------------------------------------------
static void TFT9341_SetAddrWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 8001634:	b590      	push	{r4, r7, lr}
 8001636:	b085      	sub	sp, #20
 8001638:	af00      	add	r7, sp, #0
 800163a:	4604      	mov	r4, r0
 800163c:	4608      	mov	r0, r1
 800163e:	4611      	mov	r1, r2
 8001640:	461a      	mov	r2, r3
 8001642:	4623      	mov	r3, r4
 8001644:	80fb      	strh	r3, [r7, #6]
 8001646:	4603      	mov	r3, r0
 8001648:	80bb      	strh	r3, [r7, #4]
 800164a:	460b      	mov	r3, r1
 800164c:	807b      	strh	r3, [r7, #2]
 800164e:	4613      	mov	r3, r2
 8001650:	803b      	strh	r3, [r7, #0]
  // column address set
  TFT9341_SendCommand(0x2A); // CASET
 8001652:	202a      	movs	r0, #42	; 0x2a
 8001654:	f7ff fe3a 	bl	80012cc <TFT9341_SendCommand>
  {
    uint8_t data[] = { (x0 >> 8) & 0xFF, x0 & 0xFF, (x1 >> 8) & 0xFF, x1 & 0xFF };
 8001658:	88fb      	ldrh	r3, [r7, #6]
 800165a:	0a1b      	lsrs	r3, r3, #8
 800165c:	b29b      	uxth	r3, r3
 800165e:	b2db      	uxtb	r3, r3
 8001660:	733b      	strb	r3, [r7, #12]
 8001662:	88fb      	ldrh	r3, [r7, #6]
 8001664:	b2db      	uxtb	r3, r3
 8001666:	737b      	strb	r3, [r7, #13]
 8001668:	887b      	ldrh	r3, [r7, #2]
 800166a:	0a1b      	lsrs	r3, r3, #8
 800166c:	b29b      	uxth	r3, r3
 800166e:	b2db      	uxtb	r3, r3
 8001670:	73bb      	strb	r3, [r7, #14]
 8001672:	887b      	ldrh	r3, [r7, #2]
 8001674:	b2db      	uxtb	r3, r3
 8001676:	73fb      	strb	r3, [r7, #15]
    TFT9341_WriteData(data, sizeof(data));
 8001678:	f107 030c 	add.w	r3, r7, #12
 800167c:	2104      	movs	r1, #4
 800167e:	4618      	mov	r0, r3
 8001680:	f7ff ffaa 	bl	80015d8 <TFT9341_WriteData>
  }

  // row address set
  TFT9341_SendCommand(0x2B); // RASET
 8001684:	202b      	movs	r0, #43	; 0x2b
 8001686:	f7ff fe21 	bl	80012cc <TFT9341_SendCommand>
  {
    uint8_t data[] = { (y0 >> 8) & 0xFF, y0 & 0xFF, (y1 >> 8) & 0xFF, y1 & 0xFF };
 800168a:	88bb      	ldrh	r3, [r7, #4]
 800168c:	0a1b      	lsrs	r3, r3, #8
 800168e:	b29b      	uxth	r3, r3
 8001690:	b2db      	uxtb	r3, r3
 8001692:	723b      	strb	r3, [r7, #8]
 8001694:	88bb      	ldrh	r3, [r7, #4]
 8001696:	b2db      	uxtb	r3, r3
 8001698:	727b      	strb	r3, [r7, #9]
 800169a:	883b      	ldrh	r3, [r7, #0]
 800169c:	0a1b      	lsrs	r3, r3, #8
 800169e:	b29b      	uxth	r3, r3
 80016a0:	b2db      	uxtb	r3, r3
 80016a2:	72bb      	strb	r3, [r7, #10]
 80016a4:	883b      	ldrh	r3, [r7, #0]
 80016a6:	b2db      	uxtb	r3, r3
 80016a8:	72fb      	strb	r3, [r7, #11]
    TFT9341_WriteData(data, sizeof(data));
 80016aa:	f107 0308 	add.w	r3, r7, #8
 80016ae:	2104      	movs	r1, #4
 80016b0:	4618      	mov	r0, r3
 80016b2:	f7ff ff91 	bl	80015d8 <TFT9341_WriteData>
  }

  // write to RAM
  TFT9341_SendCommand(0x2C); // RAMWR
 80016b6:	202c      	movs	r0, #44	; 0x2c
 80016b8:	f7ff fe08 	bl	80012cc <TFT9341_SendCommand>
}
 80016bc:	bf00      	nop
 80016be:	3714      	adds	r7, #20
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd90      	pop	{r4, r7, pc}

080016c4 <TFT9341_FillScreen>:
//      HAL_SPI_Transmit(&hspi2, data, 2, HAL_MAX_DELAY);
//  }
}
// ---------------------------------------------------------------------------------
void TFT9341_FillScreen(uint16_t color)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b084      	sub	sp, #16
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	4603      	mov	r3, r0
 80016cc:	80fb      	strh	r3, [r7, #6]
	// With DMA
	uint32_t i, n;
	  TFT9341_SetAddrWindow(0, 0, TFT9341_WIDTH-1, TFT9341_HEIGHT-1);
 80016ce:	4b21      	ldr	r3, [pc, #132]	; (8001754 <TFT9341_FillScreen+0x90>)
 80016d0:	881b      	ldrh	r3, [r3, #0]
 80016d2:	3b01      	subs	r3, #1
 80016d4:	b29a      	uxth	r2, r3
 80016d6:	4b20      	ldr	r3, [pc, #128]	; (8001758 <TFT9341_FillScreen+0x94>)
 80016d8:	881b      	ldrh	r3, [r3, #0]
 80016da:	3b01      	subs	r3, #1
 80016dc:	b29b      	uxth	r3, r3
 80016de:	2100      	movs	r1, #0
 80016e0:	2000      	movs	r0, #0
 80016e2:	f7ff ffa7 	bl	8001634 <TFT9341_SetAddrWindow>
	  for(i=0;i<3200;i++)
 80016e6:	2300      	movs	r3, #0
 80016e8:	60fb      	str	r3, [r7, #12]
 80016ea:	e011      	b.n	8001710 <TFT9341_FillScreen+0x4c>
	  {
	    frm_buf[i*2] = color >> 8;
 80016ec:	88fb      	ldrh	r3, [r7, #6]
 80016ee:	0a1b      	lsrs	r3, r3, #8
 80016f0:	b29a      	uxth	r2, r3
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	005b      	lsls	r3, r3, #1
 80016f6:	b2d1      	uxtb	r1, r2
 80016f8:	4a18      	ldr	r2, [pc, #96]	; (800175c <TFT9341_FillScreen+0x98>)
 80016fa:	54d1      	strb	r1, [r2, r3]
	    frm_buf[i*2+1] = color & 0xFF;
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	005b      	lsls	r3, r3, #1
 8001700:	3301      	adds	r3, #1
 8001702:	88fa      	ldrh	r2, [r7, #6]
 8001704:	b2d1      	uxtb	r1, r2
 8001706:	4a15      	ldr	r2, [pc, #84]	; (800175c <TFT9341_FillScreen+0x98>)
 8001708:	54d1      	strb	r1, [r2, r3]
	  for(i=0;i<3200;i++)
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	3301      	adds	r3, #1
 800170e:	60fb      	str	r3, [r7, #12]
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	f5b3 6f48 	cmp.w	r3, #3200	; 0xc80
 8001716:	d3e9      	bcc.n	80016ec <TFT9341_FillScreen+0x28>
	  }
	  n = 6400;
 8001718:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 800171c:	60bb      	str	r3, [r7, #8]
	  DC_DATA();
 800171e:	2201      	movs	r2, #1
 8001720:	2140      	movs	r1, #64	; 0x40
 8001722:	480f      	ldr	r0, [pc, #60]	; (8001760 <TFT9341_FillScreen+0x9c>)
 8001724:	f005 fc9a 	bl	800705c <HAL_GPIO_WritePin>
	  dma_spi_cnt = 24;
 8001728:	4b0e      	ldr	r3, [pc, #56]	; (8001764 <TFT9341_FillScreen+0xa0>)
 800172a:	2218      	movs	r2, #24
 800172c:	601a      	str	r2, [r3, #0]
	  HAL_SPI_Transmit_DMA(&hspi2, frm_buf, n);
 800172e:	68bb      	ldr	r3, [r7, #8]
 8001730:	b29b      	uxth	r3, r3
 8001732:	461a      	mov	r2, r3
 8001734:	4909      	ldr	r1, [pc, #36]	; (800175c <TFT9341_FillScreen+0x98>)
 8001736:	480c      	ldr	r0, [pc, #48]	; (8001768 <TFT9341_FillScreen+0xa4>)
 8001738:	f009 fe48 	bl	800b3cc <HAL_SPI_Transmit_DMA>
	  while(!dma_spi_fl) {}
 800173c:	bf00      	nop
 800173e:	4b0b      	ldr	r3, [pc, #44]	; (800176c <TFT9341_FillScreen+0xa8>)
 8001740:	781b      	ldrb	r3, [r3, #0]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d0fb      	beq.n	800173e <TFT9341_FillScreen+0x7a>
	  dma_spi_fl=0;
 8001746:	4b09      	ldr	r3, [pc, #36]	; (800176c <TFT9341_FillScreen+0xa8>)
 8001748:	2200      	movs	r2, #0
 800174a:	701a      	strb	r2, [r3, #0]

	///////////////////////////////////////////////////////////////////////////
	//   Without DMA
//  TFT9341_FillRect(0, 0, TFT9341_WIDTH-1, TFT9341_HEIGHT-1, color);
}
 800174c:	bf00      	nop
 800174e:	3710      	adds	r7, #16
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	20007676 	.word	0x20007676
 8001758:	20007674 	.word	0x20007674
 800175c:	200003b4 	.word	0x200003b4
 8001760:	40021000 	.word	0x40021000
 8001764:	2000002c 	.word	0x2000002c
 8001768:	2000a260 	.word	0x2000a260
 800176c:	200027a8 	.word	0x200027a8

08001770 <TFT9341_SetTextColor>:
		TFT9341_DrawPixel(x0-y,y0-x,color);
	}
}
// ---------------------------------------------------------------------------------
void TFT9341_SetTextColor(uint16_t color)
{
 8001770:	b480      	push	{r7}
 8001772:	b083      	sub	sp, #12
 8001774:	af00      	add	r7, sp, #0
 8001776:	4603      	mov	r3, r0
 8001778:	80fb      	strh	r3, [r7, #6]
  lcdprop.TextColor=color;
 800177a:	4a04      	ldr	r2, [pc, #16]	; (800178c <TFT9341_SetTextColor+0x1c>)
 800177c:	88fb      	ldrh	r3, [r7, #6]
 800177e:	8013      	strh	r3, [r2, #0]
}
 8001780:	bf00      	nop
 8001782:	370c      	adds	r7, #12
 8001784:	46bd      	mov	sp, r7
 8001786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178a:	4770      	bx	lr
 800178c:	20007678 	.word	0x20007678

08001790 <TFT9341_SetBackColor>:
// ---------------------------------------------------------------------------------
void TFT9341_SetBackColor(uint16_t color)
{
 8001790:	b480      	push	{r7}
 8001792:	b083      	sub	sp, #12
 8001794:	af00      	add	r7, sp, #0
 8001796:	4603      	mov	r3, r0
 8001798:	80fb      	strh	r3, [r7, #6]
  lcdprop.BackColor=color;
 800179a:	4a04      	ldr	r2, [pc, #16]	; (80017ac <TFT9341_SetBackColor+0x1c>)
 800179c:	88fb      	ldrh	r3, [r7, #6]
 800179e:	8053      	strh	r3, [r2, #2]
}
 80017a0:	bf00      	nop
 80017a2:	370c      	adds	r7, #12
 80017a4:	46bd      	mov	sp, r7
 80017a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017aa:	4770      	bx	lr
 80017ac:	20007678 	.word	0x20007678

080017b0 <TFT9341_SetRotation>:
    (void)*str++;
  }
}
// ---------------------------------------------------------------------------------
void TFT9341_SetRotation(uint8_t r)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	4603      	mov	r3, r0
 80017b8:	71fb      	strb	r3, [r7, #7]
  TFT9341_SendCommand(0x36);
 80017ba:	2036      	movs	r0, #54	; 0x36
 80017bc:	f7ff fd86 	bl	80012cc <TFT9341_SendCommand>
  switch(r)
 80017c0:	79fb      	ldrb	r3, [r7, #7]
 80017c2:	2b03      	cmp	r3, #3
 80017c4:	d836      	bhi.n	8001834 <TFT9341_SetRotation+0x84>
 80017c6:	a201      	add	r2, pc, #4	; (adr r2, 80017cc <TFT9341_SetRotation+0x1c>)
 80017c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017cc:	080017dd 	.word	0x080017dd
 80017d0:	080017f3 	.word	0x080017f3
 80017d4:	08001809 	.word	0x08001809
 80017d8:	0800181f 	.word	0x0800181f
  {
    case 0:
      TFT9341_SendData(0x48);
 80017dc:	2048      	movs	r0, #72	; 0x48
 80017de:	f7ff fd5b 	bl	8001298 <TFT9341_SendData>
      TFT9341_WIDTH = 240;
 80017e2:	4b16      	ldr	r3, [pc, #88]	; (800183c <TFT9341_SetRotation+0x8c>)
 80017e4:	22f0      	movs	r2, #240	; 0xf0
 80017e6:	801a      	strh	r2, [r3, #0]
      TFT9341_HEIGHT = 320;
 80017e8:	4b15      	ldr	r3, [pc, #84]	; (8001840 <TFT9341_SetRotation+0x90>)
 80017ea:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80017ee:	801a      	strh	r2, [r3, #0]
      break;
 80017f0:	e020      	b.n	8001834 <TFT9341_SetRotation+0x84>
    case 1:
      TFT9341_SendData(0x28);
 80017f2:	2028      	movs	r0, #40	; 0x28
 80017f4:	f7ff fd50 	bl	8001298 <TFT9341_SendData>
      TFT9341_WIDTH = 320;
 80017f8:	4b10      	ldr	r3, [pc, #64]	; (800183c <TFT9341_SetRotation+0x8c>)
 80017fa:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80017fe:	801a      	strh	r2, [r3, #0]
      TFT9341_HEIGHT = 240;
 8001800:	4b0f      	ldr	r3, [pc, #60]	; (8001840 <TFT9341_SetRotation+0x90>)
 8001802:	22f0      	movs	r2, #240	; 0xf0
 8001804:	801a      	strh	r2, [r3, #0]
      break;
 8001806:	e015      	b.n	8001834 <TFT9341_SetRotation+0x84>
    case 2:
      TFT9341_SendData(0x88);
 8001808:	2088      	movs	r0, #136	; 0x88
 800180a:	f7ff fd45 	bl	8001298 <TFT9341_SendData>
      TFT9341_WIDTH = 240;
 800180e:	4b0b      	ldr	r3, [pc, #44]	; (800183c <TFT9341_SetRotation+0x8c>)
 8001810:	22f0      	movs	r2, #240	; 0xf0
 8001812:	801a      	strh	r2, [r3, #0]
      TFT9341_HEIGHT = 320;
 8001814:	4b0a      	ldr	r3, [pc, #40]	; (8001840 <TFT9341_SetRotation+0x90>)
 8001816:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800181a:	801a      	strh	r2, [r3, #0]
      break;
 800181c:	e00a      	b.n	8001834 <TFT9341_SetRotation+0x84>
    case 3:
      TFT9341_SendData(0xE8);
 800181e:	20e8      	movs	r0, #232	; 0xe8
 8001820:	f7ff fd3a 	bl	8001298 <TFT9341_SendData>
      TFT9341_WIDTH = 320;
 8001824:	4b05      	ldr	r3, [pc, #20]	; (800183c <TFT9341_SetRotation+0x8c>)
 8001826:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800182a:	801a      	strh	r2, [r3, #0]
      TFT9341_HEIGHT = 240;
 800182c:	4b04      	ldr	r3, [pc, #16]	; (8001840 <TFT9341_SetRotation+0x90>)
 800182e:	22f0      	movs	r2, #240	; 0xf0
 8001830:	801a      	strh	r2, [r3, #0]
      break;
 8001832:	bf00      	nop
  }
}
 8001834:	bf00      	nop
 8001836:	3708      	adds	r7, #8
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}
 800183c:	20007676 	.word	0x20007676
 8001840:	20007674 	.word	0x20007674

08001844 <Send_Uart>:
DWORD fre_clust;
uint32_t total, free_space;


void Send_Uart (char *string)
{
 8001844:	b480      	push	{r7}
 8001846:	b083      	sub	sp, #12
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]

	//    !!!!!!!!!!  <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
	//HAL_UART_Transmit(UART, (uint8_t *)string, strlen (string), HAL_MAX_DELAY);
}
 800184c:	bf00      	nop
 800184e:	370c      	adds	r7, #12
 8001850:	46bd      	mov	sp, r7
 8001852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001856:	4770      	bx	lr

08001858 <Mount_SD>:



void Mount_SD (const TCHAR* path)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
	fresult = f_mount(&fs, path, 0);   // was 1
 8001860:	2200      	movs	r2, #0
 8001862:	6879      	ldr	r1, [r7, #4]
 8001864:	480a      	ldr	r0, [pc, #40]	; (8001890 <Mount_SD+0x38>)
 8001866:	f010 f959 	bl	8011b1c <f_mount>
 800186a:	4603      	mov	r3, r0
 800186c:	461a      	mov	r2, r3
 800186e:	4b09      	ldr	r3, [pc, #36]	; (8001894 <Mount_SD+0x3c>)
 8001870:	701a      	strb	r2, [r3, #0]
	if (fresult != FR_OK)
 8001872:	4b08      	ldr	r3, [pc, #32]	; (8001894 <Mount_SD+0x3c>)
 8001874:	781b      	ldrb	r3, [r3, #0]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d003      	beq.n	8001882 <Mount_SD+0x2a>
	{
		Send_Uart ("ERROR!!! in mounting SD CARD...\n\n");
 800187a:	4807      	ldr	r0, [pc, #28]	; (8001898 <Mount_SD+0x40>)
 800187c:	f7ff ffe2 	bl	8001844 <Send_Uart>
	}
	else
	{
		Send_Uart("SD CARD mounted successfully...\n");
	}
}
 8001880:	e002      	b.n	8001888 <Mount_SD+0x30>
		Send_Uart("SD CARD mounted successfully...\n");
 8001882:	4806      	ldr	r0, [pc, #24]	; (800189c <Mount_SD+0x44>)
 8001884:	f7ff ffde 	bl	8001844 <Send_Uart>
}
 8001888:	bf00      	nop
 800188a:	3708      	adds	r7, #8
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	2000779c 	.word	0x2000779c
 8001894:	200087e8 	.word	0x200087e8
 8001898:	0801a4a8 	.word	0x0801a4a8
 800189c:	0801a4cc 	.word	0x0801a4cc

080018a0 <Unmount_SD>:

void Unmount_SD (const TCHAR* path)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b082      	sub	sp, #8
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
	fresult = f_mount(NULL, path, 1);
 80018a8:	2201      	movs	r2, #1
 80018aa:	6879      	ldr	r1, [r7, #4]
 80018ac:	2000      	movs	r0, #0
 80018ae:	f010 f935 	bl	8011b1c <f_mount>
 80018b2:	4603      	mov	r3, r0
 80018b4:	461a      	mov	r2, r3
 80018b6:	4b08      	ldr	r3, [pc, #32]	; (80018d8 <Unmount_SD+0x38>)
 80018b8:	701a      	strb	r2, [r3, #0]
	if (fresult == FR_OK) Send_Uart ("SD CARD UNMOUNTED successfully...\n\n\n");
 80018ba:	4b07      	ldr	r3, [pc, #28]	; (80018d8 <Unmount_SD+0x38>)
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d103      	bne.n	80018ca <Unmount_SD+0x2a>
 80018c2:	4806      	ldr	r0, [pc, #24]	; (80018dc <Unmount_SD+0x3c>)
 80018c4:	f7ff ffbe 	bl	8001844 <Send_Uart>
	else Send_Uart("ERROR!!! in UNMOUNTING SD CARD\n\n\n");
}
 80018c8:	e002      	b.n	80018d0 <Unmount_SD+0x30>
	else Send_Uart("ERROR!!! in UNMOUNTING SD CARD\n\n\n");
 80018ca:	4805      	ldr	r0, [pc, #20]	; (80018e0 <Unmount_SD+0x40>)
 80018cc:	f7ff ffba 	bl	8001844 <Send_Uart>
}
 80018d0:	bf00      	nop
 80018d2:	3708      	adds	r7, #8
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	200087e8 	.word	0x200087e8
 80018dc:	0801a4f0 	.word	0x0801a4f0
 80018e0:	0801a518 	.word	0x0801a518

080018e4 <Create_File>:
	    return fresult;
	}
}

FRESULT Create_File (char *name)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b088      	sub	sp, #32
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
	fresult = f_stat (name, &fno);
 80018ec:	4940      	ldr	r1, [pc, #256]	; (80019f0 <Create_File+0x10c>)
 80018ee:	6878      	ldr	r0, [r7, #4]
 80018f0:	f010 fe56 	bl	80125a0 <f_stat>
 80018f4:	4603      	mov	r3, r0
 80018f6:	461a      	mov	r2, r3
 80018f8:	4b3e      	ldr	r3, [pc, #248]	; (80019f4 <Create_File+0x110>)
 80018fa:	701a      	strb	r2, [r3, #0]
	if (fresult == FR_OK)
 80018fc:	4b3d      	ldr	r3, [pc, #244]	; (80019f4 <Create_File+0x110>)
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d111      	bne.n	8001928 <Create_File+0x44>
	{
		char *buf = pvPortMalloc(100*sizeof(char));
 8001904:	2064      	movs	r0, #100	; 0x64
 8001906:	f014 fef7 	bl	80166f8 <pvPortMalloc>
 800190a:	60f8      	str	r0, [r7, #12]
		sprintf (buf, "ERROR!!! *%s* already exists!!!!\n use Update_File \n\n",name);
 800190c:	687a      	ldr	r2, [r7, #4]
 800190e:	493a      	ldr	r1, [pc, #232]	; (80019f8 <Create_File+0x114>)
 8001910:	68f8      	ldr	r0, [r7, #12]
 8001912:	f016 fd01 	bl	8018318 <siprintf>
		Send_Uart(buf);
 8001916:	68f8      	ldr	r0, [r7, #12]
 8001918:	f7ff ff94 	bl	8001844 <Send_Uart>
		vPortFree(buf);
 800191c:	68f8      	ldr	r0, [r7, #12]
 800191e:	f014 ffb7 	bl	8016890 <vPortFree>
	    return fresult;
 8001922:	4b34      	ldr	r3, [pc, #208]	; (80019f4 <Create_File+0x110>)
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	e05f      	b.n	80019e8 <Create_File+0x104>
	}
	else
	{
		fresult = f_open(&fil, name, FA_CREATE_ALWAYS|FA_READ|FA_WRITE);
 8001928:	220b      	movs	r2, #11
 800192a:	6879      	ldr	r1, [r7, #4]
 800192c:	4833      	ldr	r0, [pc, #204]	; (80019fc <Create_File+0x118>)
 800192e:	f010 f959 	bl	8011be4 <f_open>
 8001932:	4603      	mov	r3, r0
 8001934:	461a      	mov	r2, r3
 8001936:	4b2f      	ldr	r3, [pc, #188]	; (80019f4 <Create_File+0x110>)
 8001938:	701a      	strb	r2, [r3, #0]
		if (fresult != FR_OK)
 800193a:	4b2e      	ldr	r3, [pc, #184]	; (80019f4 <Create_File+0x110>)
 800193c:	781b      	ldrb	r3, [r3, #0]
 800193e:	2b00      	cmp	r3, #0
 8001940:	d014      	beq.n	800196c <Create_File+0x88>
		{
			char *buf = pvPortMalloc(100*sizeof(char));
 8001942:	2064      	movs	r0, #100	; 0x64
 8001944:	f014 fed8 	bl	80166f8 <pvPortMalloc>
 8001948:	6138      	str	r0, [r7, #16]
			sprintf (buf, "ERROR!!! No. %d in creating file *%s*\n\n", fresult, name);
 800194a:	4b2a      	ldr	r3, [pc, #168]	; (80019f4 <Create_File+0x110>)
 800194c:	781b      	ldrb	r3, [r3, #0]
 800194e:	461a      	mov	r2, r3
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	492b      	ldr	r1, [pc, #172]	; (8001a00 <Create_File+0x11c>)
 8001954:	6938      	ldr	r0, [r7, #16]
 8001956:	f016 fcdf 	bl	8018318 <siprintf>
			Send_Uart(buf);
 800195a:	6938      	ldr	r0, [r7, #16]
 800195c:	f7ff ff72 	bl	8001844 <Send_Uart>
			vPortFree(buf);
 8001960:	6938      	ldr	r0, [r7, #16]
 8001962:	f014 ff95 	bl	8016890 <vPortFree>
		    return fresult;
 8001966:	4b23      	ldr	r3, [pc, #140]	; (80019f4 <Create_File+0x110>)
 8001968:	781b      	ldrb	r3, [r3, #0]
 800196a:	e03d      	b.n	80019e8 <Create_File+0x104>
		}
		else
		{
			char *buf = pvPortMalloc(100*sizeof(char));
 800196c:	2064      	movs	r0, #100	; 0x64
 800196e:	f014 fec3 	bl	80166f8 <pvPortMalloc>
 8001972:	61f8      	str	r0, [r7, #28]
			sprintf (buf, "*%s* created successfully\n Now use Write_File to write data\n",name);
 8001974:	687a      	ldr	r2, [r7, #4]
 8001976:	4923      	ldr	r1, [pc, #140]	; (8001a04 <Create_File+0x120>)
 8001978:	69f8      	ldr	r0, [r7, #28]
 800197a:	f016 fccd 	bl	8018318 <siprintf>
			Send_Uart(buf);
 800197e:	69f8      	ldr	r0, [r7, #28]
 8001980:	f7ff ff60 	bl	8001844 <Send_Uart>
			vPortFree(buf);
 8001984:	69f8      	ldr	r0, [r7, #28]
 8001986:	f014 ff83 	bl	8016890 <vPortFree>
		}

		fresult = f_close(&fil);
 800198a:	481c      	ldr	r0, [pc, #112]	; (80019fc <Create_File+0x118>)
 800198c:	f010 fdd9 	bl	8012542 <f_close>
 8001990:	4603      	mov	r3, r0
 8001992:	461a      	mov	r2, r3
 8001994:	4b17      	ldr	r3, [pc, #92]	; (80019f4 <Create_File+0x110>)
 8001996:	701a      	strb	r2, [r3, #0]
		if (fresult != FR_OK)
 8001998:	4b16      	ldr	r3, [pc, #88]	; (80019f4 <Create_File+0x110>)
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d012      	beq.n	80019c6 <Create_File+0xe2>
		{
			char *buf = pvPortMalloc(100*sizeof(char));
 80019a0:	2064      	movs	r0, #100	; 0x64
 80019a2:	f014 fea9 	bl	80166f8 <pvPortMalloc>
 80019a6:	6178      	str	r0, [r7, #20]
			sprintf (buf, "ERROR No. %d in closing file *%s*\n\n", fresult, name);
 80019a8:	4b12      	ldr	r3, [pc, #72]	; (80019f4 <Create_File+0x110>)
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	461a      	mov	r2, r3
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	4915      	ldr	r1, [pc, #84]	; (8001a08 <Create_File+0x124>)
 80019b2:	6978      	ldr	r0, [r7, #20]
 80019b4:	f016 fcb0 	bl	8018318 <siprintf>
			Send_Uart(buf);
 80019b8:	6978      	ldr	r0, [r7, #20]
 80019ba:	f7ff ff43 	bl	8001844 <Send_Uart>
			vPortFree(buf);
 80019be:	6978      	ldr	r0, [r7, #20]
 80019c0:	f014 ff66 	bl	8016890 <vPortFree>
 80019c4:	e00e      	b.n	80019e4 <Create_File+0x100>
		}
		else
		{
			char *buf = pvPortMalloc(100*sizeof(char));
 80019c6:	2064      	movs	r0, #100	; 0x64
 80019c8:	f014 fe96 	bl	80166f8 <pvPortMalloc>
 80019cc:	61b8      	str	r0, [r7, #24]
			sprintf (buf, "File *%s* CLOSED successfully\n", name);
 80019ce:	687a      	ldr	r2, [r7, #4]
 80019d0:	490e      	ldr	r1, [pc, #56]	; (8001a0c <Create_File+0x128>)
 80019d2:	69b8      	ldr	r0, [r7, #24]
 80019d4:	f016 fca0 	bl	8018318 <siprintf>
			Send_Uart(buf);
 80019d8:	69b8      	ldr	r0, [r7, #24]
 80019da:	f7ff ff33 	bl	8001844 <Send_Uart>
			vPortFree(buf);
 80019de:	69b8      	ldr	r0, [r7, #24]
 80019e0:	f014 ff56 	bl	8016890 <vPortFree>
		}
	}
    return fresult;
 80019e4:	4b03      	ldr	r3, [pc, #12]	; (80019f4 <Create_File+0x110>)
 80019e6:	781b      	ldrb	r3, [r3, #0]
}
 80019e8:	4618      	mov	r0, r3
 80019ea:	3720      	adds	r7, #32
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	20007684 	.word	0x20007684
 80019f4:	200087e8 	.word	0x200087e8
 80019f8:	0801a6e8 	.word	0x0801a6e8
 80019fc:	200087f0 	.word	0x200087f0
 8001a00:	0801a720 	.word	0x0801a720
 8001a04:	0801a748 	.word	0x0801a748
 8001a08:	0801a788 	.word	0x0801a788
 8001a0c:	0801a6c8 	.word	0x0801a6c8

08001a10 <Update_File>:

FRESULT Update_File (char *name, char *data)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b088      	sub	sp, #32
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
 8001a18:	6039      	str	r1, [r7, #0]
	/**** check whether the file exists or not ****/
	fresult = f_stat (name, &fno);
 8001a1a:	4953      	ldr	r1, [pc, #332]	; (8001b68 <Update_File+0x158>)
 8001a1c:	6878      	ldr	r0, [r7, #4]
 8001a1e:	f010 fdbf 	bl	80125a0 <f_stat>
 8001a22:	4603      	mov	r3, r0
 8001a24:	461a      	mov	r2, r3
 8001a26:	4b51      	ldr	r3, [pc, #324]	; (8001b6c <Update_File+0x15c>)
 8001a28:	701a      	strb	r2, [r3, #0]
	if (fresult != FR_OK)
 8001a2a:	4b50      	ldr	r3, [pc, #320]	; (8001b6c <Update_File+0x15c>)
 8001a2c:	781b      	ldrb	r3, [r3, #0]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d011      	beq.n	8001a56 <Update_File+0x46>
	{
		char *buf = pvPortMalloc(100*sizeof(char));
 8001a32:	2064      	movs	r0, #100	; 0x64
 8001a34:	f014 fe60 	bl	80166f8 <pvPortMalloc>
 8001a38:	60b8      	str	r0, [r7, #8]
		sprintf (buf, "ERROR!!! *%s* does not exists\n\n", name);
 8001a3a:	687a      	ldr	r2, [r7, #4]
 8001a3c:	494c      	ldr	r1, [pc, #304]	; (8001b70 <Update_File+0x160>)
 8001a3e:	68b8      	ldr	r0, [r7, #8]
 8001a40:	f016 fc6a 	bl	8018318 <siprintf>
		Send_Uart (buf);
 8001a44:	68b8      	ldr	r0, [r7, #8]
 8001a46:	f7ff fefd 	bl	8001844 <Send_Uart>
		vPortFree(buf);
 8001a4a:	68b8      	ldr	r0, [r7, #8]
 8001a4c:	f014 ff20 	bl	8016890 <vPortFree>
	    return fresult;
 8001a50:	4b46      	ldr	r3, [pc, #280]	; (8001b6c <Update_File+0x15c>)
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	e083      	b.n	8001b5e <Update_File+0x14e>
	}

	else
	{
		 /* Create a file with read write access and open it */
	    fresult = f_open(&fil, name, FA_OPEN_APPEND | FA_WRITE);
 8001a56:	2232      	movs	r2, #50	; 0x32
 8001a58:	6879      	ldr	r1, [r7, #4]
 8001a5a:	4846      	ldr	r0, [pc, #280]	; (8001b74 <Update_File+0x164>)
 8001a5c:	f010 f8c2 	bl	8011be4 <f_open>
 8001a60:	4603      	mov	r3, r0
 8001a62:	461a      	mov	r2, r3
 8001a64:	4b41      	ldr	r3, [pc, #260]	; (8001b6c <Update_File+0x15c>)
 8001a66:	701a      	strb	r2, [r3, #0]
	    if (fresult != FR_OK)
 8001a68:	4b40      	ldr	r3, [pc, #256]	; (8001b6c <Update_File+0x15c>)
 8001a6a:	781b      	ldrb	r3, [r3, #0]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d014      	beq.n	8001a9a <Update_File+0x8a>
	    {
	    	char *buf = pvPortMalloc(100*sizeof(char));
 8001a70:	2064      	movs	r0, #100	; 0x64
 8001a72:	f014 fe41 	bl	80166f8 <pvPortMalloc>
 8001a76:	60f8      	str	r0, [r7, #12]
	    	sprintf (buf, "ERROR!!! No. %d in opening file *%s*\n\n", fresult, name);
 8001a78:	4b3c      	ldr	r3, [pc, #240]	; (8001b6c <Update_File+0x15c>)
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	461a      	mov	r2, r3
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	493d      	ldr	r1, [pc, #244]	; (8001b78 <Update_File+0x168>)
 8001a82:	68f8      	ldr	r0, [r7, #12]
 8001a84:	f016 fc48 	bl	8018318 <siprintf>
	    	Send_Uart(buf);
 8001a88:	68f8      	ldr	r0, [r7, #12]
 8001a8a:	f7ff fedb 	bl	8001844 <Send_Uart>
	        vPortFree(buf);
 8001a8e:	68f8      	ldr	r0, [r7, #12]
 8001a90:	f014 fefe 	bl	8016890 <vPortFree>
	        return fresult;
 8001a94:	4b35      	ldr	r3, [pc, #212]	; (8001b6c <Update_File+0x15c>)
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	e061      	b.n	8001b5e <Update_File+0x14e>
	    }

	    /* Writing text */
	    fresult = f_write(&fil, data, strlen (data), &bw);
 8001a9a:	6838      	ldr	r0, [r7, #0]
 8001a9c:	f7fe fb98 	bl	80001d0 <strlen>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	4b36      	ldr	r3, [pc, #216]	; (8001b7c <Update_File+0x16c>)
 8001aa4:	6839      	ldr	r1, [r7, #0]
 8001aa6:	4833      	ldr	r0, [pc, #204]	; (8001b74 <Update_File+0x164>)
 8001aa8:	f010 faff 	bl	80120aa <f_write>
 8001aac:	4603      	mov	r3, r0
 8001aae:	461a      	mov	r2, r3
 8001ab0:	4b2e      	ldr	r3, [pc, #184]	; (8001b6c <Update_File+0x15c>)
 8001ab2:	701a      	strb	r2, [r3, #0]
	    if (fresult != FR_OK)
 8001ab4:	4b2d      	ldr	r3, [pc, #180]	; (8001b6c <Update_File+0x15c>)
 8001ab6:	781b      	ldrb	r3, [r3, #0]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d012      	beq.n	8001ae2 <Update_File+0xd2>
	    {
	    	char *buf = pvPortMalloc(100*sizeof(char));
 8001abc:	2064      	movs	r0, #100	; 0x64
 8001abe:	f014 fe1b 	bl	80166f8 <pvPortMalloc>
 8001ac2:	61b8      	str	r0, [r7, #24]
	    	sprintf (buf, "ERROR!!! No. %d in writing file *%s*\n\n", fresult, name);
 8001ac4:	4b29      	ldr	r3, [pc, #164]	; (8001b6c <Update_File+0x15c>)
 8001ac6:	781b      	ldrb	r3, [r3, #0]
 8001ac8:	461a      	mov	r2, r3
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	492c      	ldr	r1, [pc, #176]	; (8001b80 <Update_File+0x170>)
 8001ace:	69b8      	ldr	r0, [r7, #24]
 8001ad0:	f016 fc22 	bl	8018318 <siprintf>
	    	Send_Uart(buf);
 8001ad4:	69b8      	ldr	r0, [r7, #24]
 8001ad6:	f7ff feb5 	bl	8001844 <Send_Uart>
	    	vPortFree(buf);
 8001ada:	69b8      	ldr	r0, [r7, #24]
 8001adc:	f014 fed8 	bl	8016890 <vPortFree>
 8001ae0:	e00e      	b.n	8001b00 <Update_File+0xf0>
	    }

	    else
	    {
	    	char *buf = pvPortMalloc(100*sizeof(char));
 8001ae2:	2064      	movs	r0, #100	; 0x64
 8001ae4:	f014 fe08 	bl	80166f8 <pvPortMalloc>
 8001ae8:	61f8      	str	r0, [r7, #28]
	    	sprintf (buf, "*%s* UPDATED successfully\n", name);
 8001aea:	687a      	ldr	r2, [r7, #4]
 8001aec:	4925      	ldr	r1, [pc, #148]	; (8001b84 <Update_File+0x174>)
 8001aee:	69f8      	ldr	r0, [r7, #28]
 8001af0:	f016 fc12 	bl	8018318 <siprintf>
	    	Send_Uart(buf);
 8001af4:	69f8      	ldr	r0, [r7, #28]
 8001af6:	f7ff fea5 	bl	8001844 <Send_Uart>
	    	vPortFree(buf);
 8001afa:	69f8      	ldr	r0, [r7, #28]
 8001afc:	f014 fec8 	bl	8016890 <vPortFree>
	    }

	    /* Close file */
	    fresult = f_close(&fil);
 8001b00:	481c      	ldr	r0, [pc, #112]	; (8001b74 <Update_File+0x164>)
 8001b02:	f010 fd1e 	bl	8012542 <f_close>
 8001b06:	4603      	mov	r3, r0
 8001b08:	461a      	mov	r2, r3
 8001b0a:	4b18      	ldr	r3, [pc, #96]	; (8001b6c <Update_File+0x15c>)
 8001b0c:	701a      	strb	r2, [r3, #0]
	    if (fresult != FR_OK)
 8001b0e:	4b17      	ldr	r3, [pc, #92]	; (8001b6c <Update_File+0x15c>)
 8001b10:	781b      	ldrb	r3, [r3, #0]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d012      	beq.n	8001b3c <Update_File+0x12c>
	    {
	    	char *buf = pvPortMalloc(100*sizeof(char));
 8001b16:	2064      	movs	r0, #100	; 0x64
 8001b18:	f014 fdee 	bl	80166f8 <pvPortMalloc>
 8001b1c:	6138      	str	r0, [r7, #16]
	    	sprintf (buf, "ERROR!!! No. %d in closing file *%s*\n\n", fresult, name);
 8001b1e:	4b13      	ldr	r3, [pc, #76]	; (8001b6c <Update_File+0x15c>)
 8001b20:	781b      	ldrb	r3, [r3, #0]
 8001b22:	461a      	mov	r2, r3
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	4918      	ldr	r1, [pc, #96]	; (8001b88 <Update_File+0x178>)
 8001b28:	6938      	ldr	r0, [r7, #16]
 8001b2a:	f016 fbf5 	bl	8018318 <siprintf>
	    	Send_Uart(buf);
 8001b2e:	6938      	ldr	r0, [r7, #16]
 8001b30:	f7ff fe88 	bl	8001844 <Send_Uart>
	    	vPortFree(buf);
 8001b34:	6938      	ldr	r0, [r7, #16]
 8001b36:	f014 feab 	bl	8016890 <vPortFree>
 8001b3a:	e00e      	b.n	8001b5a <Update_File+0x14a>
	    }
	    else
	    {
	    	char *buf = pvPortMalloc(100*sizeof(char));
 8001b3c:	2064      	movs	r0, #100	; 0x64
 8001b3e:	f014 fddb 	bl	80166f8 <pvPortMalloc>
 8001b42:	6178      	str	r0, [r7, #20]
	    	sprintf (buf, "File *%s* CLOSED successfully\n", name);
 8001b44:	687a      	ldr	r2, [r7, #4]
 8001b46:	4911      	ldr	r1, [pc, #68]	; (8001b8c <Update_File+0x17c>)
 8001b48:	6978      	ldr	r0, [r7, #20]
 8001b4a:	f016 fbe5 	bl	8018318 <siprintf>
	    	Send_Uart(buf);
 8001b4e:	6978      	ldr	r0, [r7, #20]
 8001b50:	f7ff fe78 	bl	8001844 <Send_Uart>
	    	vPortFree(buf);
 8001b54:	6978      	ldr	r0, [r7, #20]
 8001b56:	f014 fe9b 	bl	8016890 <vPortFree>
	     }
	}
    return fresult;
 8001b5a:	4b04      	ldr	r3, [pc, #16]	; (8001b6c <Update_File+0x15c>)
 8001b5c:	781b      	ldrb	r3, [r3, #0]
}
 8001b5e:	4618      	mov	r0, r3
 8001b60:	3720      	adds	r7, #32
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	20007684 	.word	0x20007684
 8001b6c:	200087e8 	.word	0x200087e8
 8001b70:	0801a570 	.word	0x0801a570
 8001b74:	200087f0 	.word	0x200087f0
 8001b78:	0801a590 	.word	0x0801a590
 8001b7c:	200087e0 	.word	0x200087e0
 8001b80:	0801a7ac 	.word	0x0801a7ac
 8001b84:	0801a7d4 	.word	0x0801a7d4
 8001b88:	0801a6a0 	.word	0x0801a6a0
 8001b8c:	0801a6c8 	.word	0x0801a6c8

08001b90 <Create_Dir>:
	}
	return fresult;
}

FRESULT Create_Dir (char *name)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b084      	sub	sp, #16
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
    fresult = f_mkdir(name);
 8001b98:	6878      	ldr	r0, [r7, #4]
 8001b9a:	f010 fd4e 	bl	801263a <f_mkdir>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	461a      	mov	r2, r3
 8001ba2:	4b17      	ldr	r3, [pc, #92]	; (8001c00 <Create_Dir+0x70>)
 8001ba4:	701a      	strb	r2, [r3, #0]
    if (fresult == FR_OK)
 8001ba6:	4b16      	ldr	r3, [pc, #88]	; (8001c00 <Create_Dir+0x70>)
 8001ba8:	781b      	ldrb	r3, [r3, #0]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d10f      	bne.n	8001bce <Create_Dir+0x3e>
    {
    	char *buf = pvPortMalloc(100*sizeof(char));
 8001bae:	2064      	movs	r0, #100	; 0x64
 8001bb0:	f014 fda2 	bl	80166f8 <pvPortMalloc>
 8001bb4:	60b8      	str	r0, [r7, #8]
    	sprintf (buf, "*%s* has been created successfully\n", name);
 8001bb6:	687a      	ldr	r2, [r7, #4]
 8001bb8:	4912      	ldr	r1, [pc, #72]	; (8001c04 <Create_Dir+0x74>)
 8001bba:	68b8      	ldr	r0, [r7, #8]
 8001bbc:	f016 fbac 	bl	8018318 <siprintf>
    	Send_Uart (buf);
 8001bc0:	68b8      	ldr	r0, [r7, #8]
 8001bc2:	f7ff fe3f 	bl	8001844 <Send_Uart>
    	vPortFree(buf);
 8001bc6:	68b8      	ldr	r0, [r7, #8]
 8001bc8:	f014 fe62 	bl	8016890 <vPortFree>
 8001bcc:	e011      	b.n	8001bf2 <Create_Dir+0x62>
    }
    else
    {
    	char *buf = pvPortMalloc(100*sizeof(char));
 8001bce:	2064      	movs	r0, #100	; 0x64
 8001bd0:	f014 fd92 	bl	80166f8 <pvPortMalloc>
 8001bd4:	60f8      	str	r0, [r7, #12]
    	sprintf (buf, "ERROR No. %d in creating directory *%s*\n\n", fresult,name);
 8001bd6:	4b0a      	ldr	r3, [pc, #40]	; (8001c00 <Create_Dir+0x70>)
 8001bd8:	781b      	ldrb	r3, [r3, #0]
 8001bda:	461a      	mov	r2, r3
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	490a      	ldr	r1, [pc, #40]	; (8001c08 <Create_Dir+0x78>)
 8001be0:	68f8      	ldr	r0, [r7, #12]
 8001be2:	f016 fb99 	bl	8018318 <siprintf>
    	Send_Uart(buf);
 8001be6:	68f8      	ldr	r0, [r7, #12]
 8001be8:	f7ff fe2c 	bl	8001844 <Send_Uart>
    	vPortFree(buf);
 8001bec:	68f8      	ldr	r0, [r7, #12]
 8001bee:	f014 fe4f 	bl	8016890 <vPortFree>
    }
    return fresult;
 8001bf2:	4b03      	ldr	r3, [pc, #12]	; (8001c00 <Create_Dir+0x70>)
 8001bf4:	781b      	ldrb	r3, [r3, #0]
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	3710      	adds	r7, #16
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	200087e8 	.word	0x200087e8
 8001c04:	0801a834 	.word	0x0801a834
 8001c08:	0801a858 	.word	0x0801a858

08001c0c <SELECT>:
static uint8_t PowerFlag = 0;                           /* Power condition Flag */


/* SPI Chip Select */
static void SELECT(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8001c10:	2200      	movs	r2, #0
 8001c12:	2140      	movs	r1, #64	; 0x40
 8001c14:	4802      	ldr	r0, [pc, #8]	; (8001c20 <SELECT+0x14>)
 8001c16:	f005 fa21 	bl	800705c <HAL_GPIO_WritePin>
}
 8001c1a:	bf00      	nop
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	40020800 	.word	0x40020800

08001c24 <DESELECT>:

/* SPI Chip Deselect */
static void DESELECT(void)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 8001c28:	2201      	movs	r2, #1
 8001c2a:	2140      	movs	r1, #64	; 0x40
 8001c2c:	4802      	ldr	r0, [pc, #8]	; (8001c38 <DESELECT+0x14>)
 8001c2e:	f005 fa15 	bl	800705c <HAL_GPIO_WritePin>
}
 8001c32:	bf00      	nop
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	40020800 	.word	0x40020800

08001c3c <SPI_TxByte>:

/* SPI Transmit*/
static void SPI_TxByte(BYTE data)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b082      	sub	sp, #8
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	4603      	mov	r3, r0
 8001c44:	71fb      	strb	r3, [r7, #7]
  while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8001c46:	bf00      	nop
 8001c48:	4808      	ldr	r0, [pc, #32]	; (8001c6c <SPI_TxByte+0x30>)
 8001c4a:	f009 fdc9 	bl	800b7e0 <HAL_SPI_GetState>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	2b01      	cmp	r3, #1
 8001c52:	d1f9      	bne.n	8001c48 <SPI_TxByte+0xc>
  HAL_SPI_Transmit(&hspi1, &data, 1, SPI_TIMEOUT);
 8001c54:	1df9      	adds	r1, r7, #7
 8001c56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	4803      	ldr	r0, [pc, #12]	; (8001c6c <SPI_TxByte+0x30>)
 8001c5e:	f009 f8d6 	bl	800ae0e <HAL_SPI_Transmit>
}
 8001c62:	bf00      	nop
 8001c64:	3708      	adds	r7, #8
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	2000fa40 	.word	0x2000fa40

08001c70 <SPI_RxByte>:

/* SPI Data send / receive return type function */
static uint8_t SPI_RxByte(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b084      	sub	sp, #16
 8001c74:	af02      	add	r7, sp, #8
  uint8_t dummy, data;
  dummy = 0xFF;
 8001c76:	23ff      	movs	r3, #255	; 0xff
 8001c78:	71fb      	strb	r3, [r7, #7]
  data = 0;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	71bb      	strb	r3, [r7, #6]
  
  while ((HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY));
 8001c7e:	bf00      	nop
 8001c80:	4809      	ldr	r0, [pc, #36]	; (8001ca8 <SPI_RxByte+0x38>)
 8001c82:	f009 fdad 	bl	800b7e0 <HAL_SPI_GetState>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b01      	cmp	r3, #1
 8001c8a:	d1f9      	bne.n	8001c80 <SPI_RxByte+0x10>
  HAL_SPI_TransmitReceive(&hspi1, &dummy, &data, 1, SPI_TIMEOUT);
 8001c8c:	1dba      	adds	r2, r7, #6
 8001c8e:	1df9      	adds	r1, r7, #7
 8001c90:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c94:	9300      	str	r3, [sp, #0]
 8001c96:	2301      	movs	r3, #1
 8001c98:	4803      	ldr	r0, [pc, #12]	; (8001ca8 <SPI_RxByte+0x38>)
 8001c9a:	f009 f9f4 	bl	800b086 <HAL_SPI_TransmitReceive>
  
  return data;
 8001c9e:	79bb      	ldrb	r3, [r7, #6]
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	3708      	adds	r7, #8
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	2000fa40 	.word	0x2000fa40

08001cac <SPI_RxBytePtr>:

/* SPI Data send / receive pointer type function*/
static void SPI_RxBytePtr(uint8_t *buff) 
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b082      	sub	sp, #8
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  *buff = SPI_RxByte();
 8001cb4:	f7ff ffdc 	bl	8001c70 <SPI_RxByte>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	461a      	mov	r2, r3
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	701a      	strb	r2, [r3, #0]
}
 8001cc0:	bf00      	nop
 8001cc2:	3708      	adds	r7, #8
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}

08001cc8 <SD_ReadyWait>:

/* SD CARD Ready wait */
static uint8_t SD_ReadyWait(void) 
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b082      	sub	sp, #8
 8001ccc:	af00      	add	r7, sp, #0
  uint8_t res;
  
  /* 500ms Counter preparation*/
  Timer2 = 50;
 8001cce:	4b0b      	ldr	r3, [pc, #44]	; (8001cfc <SD_ReadyWait+0x34>)
 8001cd0:	2232      	movs	r2, #50	; 0x32
 8001cd2:	701a      	strb	r2, [r3, #0]

  SPI_RxByte();
 8001cd4:	f7ff ffcc 	bl	8001c70 <SPI_RxByte>
  
  do
  {
    /* 0xFF SPI communication until a value is received */
    res = SPI_RxByte();
 8001cd8:	f7ff ffca 	bl	8001c70 <SPI_RxByte>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	71fb      	strb	r3, [r7, #7]
  } while ((res != 0xFF) && Timer2);
 8001ce0:	79fb      	ldrb	r3, [r7, #7]
 8001ce2:	2bff      	cmp	r3, #255	; 0xff
 8001ce4:	d004      	beq.n	8001cf0 <SD_ReadyWait+0x28>
 8001ce6:	4b05      	ldr	r3, [pc, #20]	; (8001cfc <SD_ReadyWait+0x34>)
 8001ce8:	781b      	ldrb	r3, [r3, #0]
 8001cea:	b2db      	uxtb	r3, r3
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d1f3      	bne.n	8001cd8 <SD_ReadyWait+0x10>
  
  return res;
 8001cf0:	79fb      	ldrb	r3, [r7, #7]
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	3708      	adds	r7, #8
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	2000fa38 	.word	0x2000fa38

08001d00 <SD_PowerOn>:

/*Power on*/
static void SD_PowerOn(void) 
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b086      	sub	sp, #24
 8001d04:	af00      	add	r7, sp, #0
  uint8_t cmd_arg[6];
  uint32_t Count = 0x1FFF;
 8001d06:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8001d0a:	617b      	str	r3, [r7, #20]
  

  DESELECT();
 8001d0c:	f7ff ff8a 	bl	8001c24 <DESELECT>
  
  for(int i = 0; i < 10; i++)
 8001d10:	2300      	movs	r3, #0
 8001d12:	613b      	str	r3, [r7, #16]
 8001d14:	e005      	b.n	8001d22 <SD_PowerOn+0x22>
  {
    SPI_TxByte(0xFF);
 8001d16:	20ff      	movs	r0, #255	; 0xff
 8001d18:	f7ff ff90 	bl	8001c3c <SPI_TxByte>
  for(int i = 0; i < 10; i++)
 8001d1c:	693b      	ldr	r3, [r7, #16]
 8001d1e:	3301      	adds	r3, #1
 8001d20:	613b      	str	r3, [r7, #16]
 8001d22:	693b      	ldr	r3, [r7, #16]
 8001d24:	2b09      	cmp	r3, #9
 8001d26:	ddf6      	ble.n	8001d16 <SD_PowerOn+0x16>
  }
  
  /* SPI Chips Select */
  SELECT();
 8001d28:	f7ff ff70 	bl	8001c0c <SELECT>
  
  /*  GO_IDLE_STATE State transitions*/
  cmd_arg[0] = (CMD0 | 0x40);
 8001d2c:	2340      	movs	r3, #64	; 0x40
 8001d2e:	713b      	strb	r3, [r7, #4]
  cmd_arg[1] = 0;
 8001d30:	2300      	movs	r3, #0
 8001d32:	717b      	strb	r3, [r7, #5]
  cmd_arg[2] = 0;
 8001d34:	2300      	movs	r3, #0
 8001d36:	71bb      	strb	r3, [r7, #6]
  cmd_arg[3] = 0;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	71fb      	strb	r3, [r7, #7]
  cmd_arg[4] = 0;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	723b      	strb	r3, [r7, #8]
  cmd_arg[5] = 0x95;
 8001d40:	2395      	movs	r3, #149	; 0x95
 8001d42:	727b      	strb	r3, [r7, #9]
  
  /* Command transmission*/
  for (int i = 0; i < 6; i++)
 8001d44:	2300      	movs	r3, #0
 8001d46:	60fb      	str	r3, [r7, #12]
 8001d48:	e009      	b.n	8001d5e <SD_PowerOn+0x5e>
  {
    SPI_TxByte(cmd_arg[i]);
 8001d4a:	1d3a      	adds	r2, r7, #4
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	4413      	add	r3, r2
 8001d50:	781b      	ldrb	r3, [r3, #0]
 8001d52:	4618      	mov	r0, r3
 8001d54:	f7ff ff72 	bl	8001c3c <SPI_TxByte>
  for (int i = 0; i < 6; i++)
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	3301      	adds	r3, #1
 8001d5c:	60fb      	str	r3, [r7, #12]
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	2b05      	cmp	r3, #5
 8001d62:	ddf2      	ble.n	8001d4a <SD_PowerOn+0x4a>
  }
  
  /* Answer waiting*/
  while ((SPI_RxByte() != 0x01) && Count)
 8001d64:	e002      	b.n	8001d6c <SD_PowerOn+0x6c>
  {
    Count--;
 8001d66:	697b      	ldr	r3, [r7, #20]
 8001d68:	3b01      	subs	r3, #1
 8001d6a:	617b      	str	r3, [r7, #20]
  while ((SPI_RxByte() != 0x01) && Count)
 8001d6c:	f7ff ff80 	bl	8001c70 <SPI_RxByte>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b01      	cmp	r3, #1
 8001d74:	d002      	beq.n	8001d7c <SD_PowerOn+0x7c>
 8001d76:	697b      	ldr	r3, [r7, #20]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d1f4      	bne.n	8001d66 <SD_PowerOn+0x66>
  }
  
  DESELECT();
 8001d7c:	f7ff ff52 	bl	8001c24 <DESELECT>
  SPI_TxByte(0XFF);
 8001d80:	20ff      	movs	r0, #255	; 0xff
 8001d82:	f7ff ff5b 	bl	8001c3c <SPI_TxByte>
  
  PowerFlag = 1;
 8001d86:	4b03      	ldr	r3, [pc, #12]	; (8001d94 <SD_PowerOn+0x94>)
 8001d88:	2201      	movs	r2, #1
 8001d8a:	701a      	strb	r2, [r3, #0]
}
 8001d8c:	bf00      	nop
 8001d8e:	3718      	adds	r7, #24
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}
 8001d94:	200023b5 	.word	0x200023b5

08001d98 <SD_PowerOff>:

/*   */
static void SD_PowerOff(void) 
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0
  PowerFlag = 0;
 8001d9c:	4b03      	ldr	r3, [pc, #12]	; (8001dac <SD_PowerOff+0x14>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	701a      	strb	r2, [r3, #0]
}
 8001da2:	bf00      	nop
 8001da4:	46bd      	mov	sp, r7
 8001da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001daa:	4770      	bx	lr
 8001dac:	200023b5 	.word	0x200023b5

08001db0 <SD_CheckPower>:

/*    */
static uint8_t SD_CheckPower(void) 
{
 8001db0:	b480      	push	{r7}
 8001db2:	af00      	add	r7, sp, #0
  /*  0=off, 1=on */
  return PowerFlag;
 8001db4:	4b03      	ldr	r3, [pc, #12]	; (8001dc4 <SD_CheckPower+0x14>)
 8001db6:	781b      	ldrb	r3, [r3, #0]
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc0:	4770      	bx	lr
 8001dc2:	bf00      	nop
 8001dc4:	200023b5 	.word	0x200023b5

08001dc8 <SD_RxDataBlock>:

/*    */
static bool SD_RxDataBlock(BYTE *buff, UINT btr) 
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b084      	sub	sp, #16
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
 8001dd0:	6039      	str	r1, [r7, #0]
  uint8_t token;
  
  /* 100ms  */
  Timer1 = 10;
 8001dd2:	4b17      	ldr	r3, [pc, #92]	; (8001e30 <SD_RxDataBlock+0x68>)
 8001dd4:	220a      	movs	r2, #10
 8001dd6:	701a      	strb	r2, [r3, #0]

  /*   */		
  do 
  {    
    token = SPI_RxByte();
 8001dd8:	f7ff ff4a 	bl	8001c70 <SPI_RxByte>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	73fb      	strb	r3, [r7, #15]
  } while((token == 0xFF) && Timer1);
 8001de0:	7bfb      	ldrb	r3, [r7, #15]
 8001de2:	2bff      	cmp	r3, #255	; 0xff
 8001de4:	d104      	bne.n	8001df0 <SD_RxDataBlock+0x28>
 8001de6:	4b12      	ldr	r3, [pc, #72]	; (8001e30 <SD_RxDataBlock+0x68>)
 8001de8:	781b      	ldrb	r3, [r3, #0]
 8001dea:	b2db      	uxtb	r3, r3
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d1f3      	bne.n	8001dd8 <SD_RxDataBlock+0x10>
  
  /* 0xFE  Token     */
  if(token != 0xFE)
 8001df0:	7bfb      	ldrb	r3, [r7, #15]
 8001df2:	2bfe      	cmp	r3, #254	; 0xfe
 8001df4:	d001      	beq.n	8001dfa <SD_RxDataBlock+0x32>
    return FALSE;
 8001df6:	2300      	movs	r3, #0
 8001df8:	e016      	b.n	8001e28 <SD_RxDataBlock+0x60>
  
  /*    */
  do 
  {     
    SPI_RxBytePtr(buff++);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	1c5a      	adds	r2, r3, #1
 8001dfe:	607a      	str	r2, [r7, #4]
 8001e00:	4618      	mov	r0, r3
 8001e02:	f7ff ff53 	bl	8001cac <SPI_RxBytePtr>
    SPI_RxBytePtr(buff++);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	1c5a      	adds	r2, r3, #1
 8001e0a:	607a      	str	r2, [r7, #4]
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f7ff ff4d 	bl	8001cac <SPI_RxBytePtr>
  } while(btr -= 2);
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	3b02      	subs	r3, #2
 8001e16:	603b      	str	r3, [r7, #0]
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d1ed      	bne.n	8001dfa <SD_RxDataBlock+0x32>
  
  SPI_RxByte(); /* CRC  */
 8001e1e:	f7ff ff27 	bl	8001c70 <SPI_RxByte>
  SPI_RxByte();
 8001e22:	f7ff ff25 	bl	8001c70 <SPI_RxByte>
  
  return TRUE;
 8001e26:	2301      	movs	r3, #1
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	3710      	adds	r7, #16
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	200105d0 	.word	0x200105d0

08001e34 <SD_TxDataBlock>:

/*    */
#if _READONLY == 0
static bool SD_TxDataBlock(const BYTE *buff, BYTE token)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b084      	sub	sp, #16
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	460b      	mov	r3, r1
 8001e3e:	70fb      	strb	r3, [r7, #3]
  uint8_t resp, wc;
  uint8_t i = 0;
 8001e40:	2300      	movs	r3, #0
 8001e42:	737b      	strb	r3, [r7, #13]
    
  /* SD   */
  if (SD_ReadyWait() != 0xFF)
 8001e44:	f7ff ff40 	bl	8001cc8 <SD_ReadyWait>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	2bff      	cmp	r3, #255	; 0xff
 8001e4c:	d001      	beq.n	8001e52 <SD_TxDataBlock+0x1e>
    return FALSE;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	e040      	b.n	8001ed4 <SD_TxDataBlock+0xa0>
  
  /*   */
  SPI_TxByte(token);      
 8001e52:	78fb      	ldrb	r3, [r7, #3]
 8001e54:	4618      	mov	r0, r3
 8001e56:	f7ff fef1 	bl	8001c3c <SPI_TxByte>
  
  /*    */
  if (token != 0xFD) 
 8001e5a:	78fb      	ldrb	r3, [r7, #3]
 8001e5c:	2bfd      	cmp	r3, #253	; 0xfd
 8001e5e:	d031      	beq.n	8001ec4 <SD_TxDataBlock+0x90>
  { 
    wc = 0;
 8001e60:	2300      	movs	r3, #0
 8001e62:	73bb      	strb	r3, [r7, #14]
    
    /* 512    */
    do 
    { 
      SPI_TxByte(*buff++);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	1c5a      	adds	r2, r3, #1
 8001e68:	607a      	str	r2, [r7, #4]
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f7ff fee5 	bl	8001c3c <SPI_TxByte>
      SPI_TxByte(*buff++);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	1c5a      	adds	r2, r3, #1
 8001e76:	607a      	str	r2, [r7, #4]
 8001e78:	781b      	ldrb	r3, [r3, #0]
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f7ff fede 	bl	8001c3c <SPI_TxByte>
    } while (--wc);
 8001e80:	7bbb      	ldrb	r3, [r7, #14]
 8001e82:	3b01      	subs	r3, #1
 8001e84:	73bb      	strb	r3, [r7, #14]
 8001e86:	7bbb      	ldrb	r3, [r7, #14]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d1eb      	bne.n	8001e64 <SD_TxDataBlock+0x30>
    
    SPI_RxByte();       /* CRC  */
 8001e8c:	f7ff fef0 	bl	8001c70 <SPI_RxByte>
    SPI_RxByte();
 8001e90:	f7ff feee 	bl	8001c70 <SPI_RxByte>
    
    /*    */        
    while (i <= 64) 
 8001e94:	e00b      	b.n	8001eae <SD_TxDataBlock+0x7a>
    {			
      resp = SPI_RxByte();
 8001e96:	f7ff feeb 	bl	8001c70 <SPI_RxByte>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	73fb      	strb	r3, [r7, #15]
      
      /*    */
      if ((resp & 0x1F) == 0x05) 
 8001e9e:	7bfb      	ldrb	r3, [r7, #15]
 8001ea0:	f003 031f 	and.w	r3, r3, #31
 8001ea4:	2b05      	cmp	r3, #5
 8001ea6:	d006      	beq.n	8001eb6 <SD_TxDataBlock+0x82>
        break;
      
      i++;
 8001ea8:	7b7b      	ldrb	r3, [r7, #13]
 8001eaa:	3301      	adds	r3, #1
 8001eac:	737b      	strb	r3, [r7, #13]
    while (i <= 64) 
 8001eae:	7b7b      	ldrb	r3, [r7, #13]
 8001eb0:	2b40      	cmp	r3, #64	; 0x40
 8001eb2:	d9f0      	bls.n	8001e96 <SD_TxDataBlock+0x62>
 8001eb4:	e000      	b.n	8001eb8 <SD_TxDataBlock+0x84>
        break;
 8001eb6:	bf00      	nop
    }
    
    /* SPI   Clear */
    while (SPI_RxByte() == 0);
 8001eb8:	bf00      	nop
 8001eba:	f7ff fed9 	bl	8001c70 <SPI_RxByte>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d0fa      	beq.n	8001eba <SD_TxDataBlock+0x86>
  }
  
  if ((resp & 0x1F) == 0x05)
 8001ec4:	7bfb      	ldrb	r3, [r7, #15]
 8001ec6:	f003 031f 	and.w	r3, r3, #31
 8001eca:	2b05      	cmp	r3, #5
 8001ecc:	d101      	bne.n	8001ed2 <SD_TxDataBlock+0x9e>
    return TRUE;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	e000      	b.n	8001ed4 <SD_TxDataBlock+0xa0>
  else
    return FALSE;
 8001ed2:	2300      	movs	r3, #0
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	3710      	adds	r7, #16
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}

08001edc <SD_SendCmd>:
#endif /* _READONLY */

/* CMD   */
static BYTE SD_SendCmd(BYTE cmd, DWORD arg) 
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b084      	sub	sp, #16
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	6039      	str	r1, [r7, #0]
 8001ee6:	71fb      	strb	r3, [r7, #7]
  uint8_t crc, res;
  
  /* SD  */
  if (SD_ReadyWait() != 0xFF)
 8001ee8:	f7ff feee 	bl	8001cc8 <SD_ReadyWait>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2bff      	cmp	r3, #255	; 0xff
 8001ef0:	d001      	beq.n	8001ef6 <SD_SendCmd+0x1a>
    return 0xFF;
 8001ef2:	23ff      	movs	r3, #255	; 0xff
 8001ef4:	e040      	b.n	8001f78 <SD_SendCmd+0x9c>
  
  /*    */
  SPI_TxByte(cmd); 			/* Command */
 8001ef6:	79fb      	ldrb	r3, [r7, #7]
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f7ff fe9f 	bl	8001c3c <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 24)); 	/* Argument[31..24] */
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	0e1b      	lsrs	r3, r3, #24
 8001f02:	b2db      	uxtb	r3, r3
 8001f04:	4618      	mov	r0, r3
 8001f06:	f7ff fe99 	bl	8001c3c <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 16)); 	/* Argument[23..16] */
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	0c1b      	lsrs	r3, r3, #16
 8001f0e:	b2db      	uxtb	r3, r3
 8001f10:	4618      	mov	r0, r3
 8001f12:	f7ff fe93 	bl	8001c3c <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 8)); 	/* Argument[15..8] */
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	0a1b      	lsrs	r3, r3, #8
 8001f1a:	b2db      	uxtb	r3, r3
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f7ff fe8d 	bl	8001c3c <SPI_TxByte>
  SPI_TxByte((BYTE) arg); 		/* Argument[7..0] */
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	b2db      	uxtb	r3, r3
 8001f26:	4618      	mov	r0, r3
 8001f28:	f7ff fe88 	bl	8001c3c <SPI_TxByte>
  
  /*  CRC  */
  crc = 0;  
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	73fb      	strb	r3, [r7, #15]
  if (cmd == CMD0)
 8001f30:	79fb      	ldrb	r3, [r7, #7]
 8001f32:	2b40      	cmp	r3, #64	; 0x40
 8001f34:	d101      	bne.n	8001f3a <SD_SendCmd+0x5e>
    crc = 0x95; /* CRC for CMD0(0) */
 8001f36:	2395      	movs	r3, #149	; 0x95
 8001f38:	73fb      	strb	r3, [r7, #15]
  
  if (cmd == CMD8)
 8001f3a:	79fb      	ldrb	r3, [r7, #7]
 8001f3c:	2b48      	cmp	r3, #72	; 0x48
 8001f3e:	d101      	bne.n	8001f44 <SD_SendCmd+0x68>
    crc = 0x87; /* CRC for CMD8(0x1AA) */
 8001f40:	2387      	movs	r3, #135	; 0x87
 8001f42:	73fb      	strb	r3, [r7, #15]
  
  /* CRC  */
  SPI_TxByte(crc);
 8001f44:	7bfb      	ldrb	r3, [r7, #15]
 8001f46:	4618      	mov	r0, r3
 8001f48:	f7ff fe78 	bl	8001c3c <SPI_TxByte>
  
  /* CMD12 Stop Reading       */
  if (cmd == CMD12)
 8001f4c:	79fb      	ldrb	r3, [r7, #7]
 8001f4e:	2b4c      	cmp	r3, #76	; 0x4c
 8001f50:	d101      	bne.n	8001f56 <SD_SendCmd+0x7a>
    SPI_RxByte();
 8001f52:	f7ff fe8d 	bl	8001c70 <SPI_RxByte>
  
  /* 10    . */
  uint8_t n = 10; 
 8001f56:	230a      	movs	r3, #10
 8001f58:	73bb      	strb	r3, [r7, #14]
  do
  {
    res = SPI_RxByte();
 8001f5a:	f7ff fe89 	bl	8001c70 <SPI_RxByte>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	737b      	strb	r3, [r7, #13]
  } while ((res & 0x80) && --n);
 8001f62:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	da05      	bge.n	8001f76 <SD_SendCmd+0x9a>
 8001f6a:	7bbb      	ldrb	r3, [r7, #14]
 8001f6c:	3b01      	subs	r3, #1
 8001f6e:	73bb      	strb	r3, [r7, #14]
 8001f70:	7bbb      	ldrb	r3, [r7, #14]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d1f1      	bne.n	8001f5a <SD_SendCmd+0x7e>
  
  return res;
 8001f76:	7b7b      	ldrb	r3, [r7, #13]
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	3710      	adds	r7, #16
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}

08001f80 <SD_disk_initialize>:
  user_diskio.c  .
-----------------------------------------------------------------------*/

/* SD  */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 8001f80:	b590      	push	{r4, r7, lr}
 8001f82:	b085      	sub	sp, #20
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	4603      	mov	r3, r0
 8001f88:	71fb      	strb	r3, [r7, #7]
  uint8_t n, type, ocr[4];
  
  /*    */
  if(drv)
 8001f8a:	79fb      	ldrb	r3, [r7, #7]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d001      	beq.n	8001f94 <SD_disk_initialize+0x14>
    return STA_NOINIT;  
 8001f90:	2301      	movs	r3, #1
 8001f92:	e0d5      	b.n	8002140 <SD_disk_initialize+0x1c0>
  
  /* SD  */
  if(Stat & STA_NODISK)
 8001f94:	4b6c      	ldr	r3, [pc, #432]	; (8002148 <SD_disk_initialize+0x1c8>)
 8001f96:	781b      	ldrb	r3, [r3, #0]
 8001f98:	b2db      	uxtb	r3, r3
 8001f9a:	f003 0302 	and.w	r3, r3, #2
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d003      	beq.n	8001faa <SD_disk_initialize+0x2a>
    return Stat;        
 8001fa2:	4b69      	ldr	r3, [pc, #420]	; (8002148 <SD_disk_initialize+0x1c8>)
 8001fa4:	781b      	ldrb	r3, [r3, #0]
 8001fa6:	b2db      	uxtb	r3, r3
 8001fa8:	e0ca      	b.n	8002140 <SD_disk_initialize+0x1c0>
  
  /* SD Power On */
  SD_PowerOn();         
 8001faa:	f7ff fea9 	bl	8001d00 <SD_PowerOn>
  
  /* SPI   Chip Select */
  SELECT();             
 8001fae:	f7ff fe2d 	bl	8001c0c <SELECT>
  
  /* SD   */
  type = 0;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	73bb      	strb	r3, [r7, #14]
  
  /* Idle   */
  if (SD_SendCmd(CMD0, 0) == 1) 
 8001fb6:	2100      	movs	r1, #0
 8001fb8:	2040      	movs	r0, #64	; 0x40
 8001fba:	f7ff ff8f 	bl	8001edc <SD_SendCmd>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	2b01      	cmp	r3, #1
 8001fc2:	f040 80a5 	bne.w	8002110 <SD_disk_initialize+0x190>
  { 
    /*  1  */
    Timer1 = 100;
 8001fc6:	4b61      	ldr	r3, [pc, #388]	; (800214c <SD_disk_initialize+0x1cc>)
 8001fc8:	2264      	movs	r2, #100	; 0x64
 8001fca:	701a      	strb	r2, [r3, #0]
    
    /* SD     */
    if (SD_SendCmd(CMD8, 0x1AA) == 1) 
 8001fcc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8001fd0:	2048      	movs	r0, #72	; 0x48
 8001fd2:	f7ff ff83 	bl	8001edc <SD_SendCmd>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b01      	cmp	r3, #1
 8001fda:	d158      	bne.n	800208e <SD_disk_initialize+0x10e>
    { 
      /* SDC Ver2+ */
      for (n = 0; n < 4; n++)
 8001fdc:	2300      	movs	r3, #0
 8001fde:	73fb      	strb	r3, [r7, #15]
 8001fe0:	e00c      	b.n	8001ffc <SD_disk_initialize+0x7c>
      {
        ocr[n] = SPI_RxByte();
 8001fe2:	7bfc      	ldrb	r4, [r7, #15]
 8001fe4:	f7ff fe44 	bl	8001c70 <SPI_RxByte>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	461a      	mov	r2, r3
 8001fec:	f107 0310 	add.w	r3, r7, #16
 8001ff0:	4423      	add	r3, r4
 8001ff2:	f803 2c08 	strb.w	r2, [r3, #-8]
      for (n = 0; n < 4; n++)
 8001ff6:	7bfb      	ldrb	r3, [r7, #15]
 8001ff8:	3301      	adds	r3, #1
 8001ffa:	73fb      	strb	r3, [r7, #15]
 8001ffc:	7bfb      	ldrb	r3, [r7, #15]
 8001ffe:	2b03      	cmp	r3, #3
 8002000:	d9ef      	bls.n	8001fe2 <SD_disk_initialize+0x62>
      }
      
      if (ocr[2] == 0x01 && ocr[3] == 0xAA) 
 8002002:	7abb      	ldrb	r3, [r7, #10]
 8002004:	2b01      	cmp	r3, #1
 8002006:	f040 8083 	bne.w	8002110 <SD_disk_initialize+0x190>
 800200a:	7afb      	ldrb	r3, [r7, #11]
 800200c:	2baa      	cmp	r3, #170	; 0xaa
 800200e:	d17f      	bne.n	8002110 <SD_disk_initialize+0x190>
      { 
        /* 2.7-3.6V   */
        do {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0)
 8002010:	2100      	movs	r1, #0
 8002012:	2077      	movs	r0, #119	; 0x77
 8002014:	f7ff ff62 	bl	8001edc <SD_SendCmd>
 8002018:	4603      	mov	r3, r0
 800201a:	2b01      	cmp	r3, #1
 800201c:	d807      	bhi.n	800202e <SD_disk_initialize+0xae>
 800201e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002022:	2069      	movs	r0, #105	; 0x69
 8002024:	f7ff ff5a 	bl	8001edc <SD_SendCmd>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	d005      	beq.n	800203a <SD_disk_initialize+0xba>
            break; /* ACMD41 with HCS bit */
        } while (Timer1);
 800202e:	4b47      	ldr	r3, [pc, #284]	; (800214c <SD_disk_initialize+0x1cc>)
 8002030:	781b      	ldrb	r3, [r3, #0]
 8002032:	b2db      	uxtb	r3, r3
 8002034:	2b00      	cmp	r3, #0
 8002036:	d1eb      	bne.n	8002010 <SD_disk_initialize+0x90>
 8002038:	e000      	b.n	800203c <SD_disk_initialize+0xbc>
            break; /* ACMD41 with HCS bit */
 800203a:	bf00      	nop
        
        if (Timer1 && SD_SendCmd(CMD58, 0) == 0) 
 800203c:	4b43      	ldr	r3, [pc, #268]	; (800214c <SD_disk_initialize+0x1cc>)
 800203e:	781b      	ldrb	r3, [r3, #0]
 8002040:	b2db      	uxtb	r3, r3
 8002042:	2b00      	cmp	r3, #0
 8002044:	d064      	beq.n	8002110 <SD_disk_initialize+0x190>
 8002046:	2100      	movs	r1, #0
 8002048:	207a      	movs	r0, #122	; 0x7a
 800204a:	f7ff ff47 	bl	8001edc <SD_SendCmd>
 800204e:	4603      	mov	r3, r0
 8002050:	2b00      	cmp	r3, #0
 8002052:	d15d      	bne.n	8002110 <SD_disk_initialize+0x190>
        { 
          /* Check CCS bit */
          for (n = 0; n < 4; n++)
 8002054:	2300      	movs	r3, #0
 8002056:	73fb      	strb	r3, [r7, #15]
 8002058:	e00c      	b.n	8002074 <SD_disk_initialize+0xf4>
          {
            ocr[n] = SPI_RxByte();
 800205a:	7bfc      	ldrb	r4, [r7, #15]
 800205c:	f7ff fe08 	bl	8001c70 <SPI_RxByte>
 8002060:	4603      	mov	r3, r0
 8002062:	461a      	mov	r2, r3
 8002064:	f107 0310 	add.w	r3, r7, #16
 8002068:	4423      	add	r3, r4
 800206a:	f803 2c08 	strb.w	r2, [r3, #-8]
          for (n = 0; n < 4; n++)
 800206e:	7bfb      	ldrb	r3, [r7, #15]
 8002070:	3301      	adds	r3, #1
 8002072:	73fb      	strb	r3, [r7, #15]
 8002074:	7bfb      	ldrb	r3, [r7, #15]
 8002076:	2b03      	cmp	r3, #3
 8002078:	d9ef      	bls.n	800205a <SD_disk_initialize+0xda>
          }
          
          type = (ocr[0] & 0x40) ? 6 : 2;
 800207a:	7a3b      	ldrb	r3, [r7, #8]
 800207c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002080:	2b00      	cmp	r3, #0
 8002082:	d001      	beq.n	8002088 <SD_disk_initialize+0x108>
 8002084:	2306      	movs	r3, #6
 8002086:	e000      	b.n	800208a <SD_disk_initialize+0x10a>
 8002088:	2302      	movs	r3, #2
 800208a:	73bb      	strb	r3, [r7, #14]
 800208c:	e040      	b.n	8002110 <SD_disk_initialize+0x190>
      }
    } 
    else 
    { 
      /* SDC Ver1 or MMC */
      type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? 2 : 1; /* SDC : MMC */
 800208e:	2100      	movs	r1, #0
 8002090:	2077      	movs	r0, #119	; 0x77
 8002092:	f7ff ff23 	bl	8001edc <SD_SendCmd>
 8002096:	4603      	mov	r3, r0
 8002098:	2b01      	cmp	r3, #1
 800209a:	d808      	bhi.n	80020ae <SD_disk_initialize+0x12e>
 800209c:	2100      	movs	r1, #0
 800209e:	2069      	movs	r0, #105	; 0x69
 80020a0:	f7ff ff1c 	bl	8001edc <SD_SendCmd>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b01      	cmp	r3, #1
 80020a8:	d801      	bhi.n	80020ae <SD_disk_initialize+0x12e>
 80020aa:	2302      	movs	r3, #2
 80020ac:	e000      	b.n	80020b0 <SD_disk_initialize+0x130>
 80020ae:	2301      	movs	r3, #1
 80020b0:	73bb      	strb	r3, [r7, #14]
      
      do {
        if (type == 2) 
 80020b2:	7bbb      	ldrb	r3, [r7, #14]
 80020b4:	2b02      	cmp	r3, #2
 80020b6:	d10e      	bne.n	80020d6 <SD_disk_initialize+0x156>
        {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0)
 80020b8:	2100      	movs	r1, #0
 80020ba:	2077      	movs	r0, #119	; 0x77
 80020bc:	f7ff ff0e 	bl	8001edc <SD_SendCmd>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b01      	cmp	r3, #1
 80020c4:	d80e      	bhi.n	80020e4 <SD_disk_initialize+0x164>
 80020c6:	2100      	movs	r1, #0
 80020c8:	2069      	movs	r0, #105	; 0x69
 80020ca:	f7ff ff07 	bl	8001edc <SD_SendCmd>
 80020ce:	4603      	mov	r3, r0
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d107      	bne.n	80020e4 <SD_disk_initialize+0x164>
            break; /* ACMD41 */
 80020d4:	e00d      	b.n	80020f2 <SD_disk_initialize+0x172>
        } 
        else 
        {
          if (SD_SendCmd(CMD1, 0) == 0)
 80020d6:	2100      	movs	r1, #0
 80020d8:	2041      	movs	r0, #65	; 0x41
 80020da:	f7ff feff 	bl	8001edc <SD_SendCmd>
 80020de:	4603      	mov	r3, r0
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d005      	beq.n	80020f0 <SD_disk_initialize+0x170>
            break; /* CMD1 */
        }
      } while (Timer1);
 80020e4:	4b19      	ldr	r3, [pc, #100]	; (800214c <SD_disk_initialize+0x1cc>)
 80020e6:	781b      	ldrb	r3, [r3, #0]
 80020e8:	b2db      	uxtb	r3, r3
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d1e1      	bne.n	80020b2 <SD_disk_initialize+0x132>
 80020ee:	e000      	b.n	80020f2 <SD_disk_initialize+0x172>
            break; /* CMD1 */
 80020f0:	bf00      	nop
      
      if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) 
 80020f2:	4b16      	ldr	r3, [pc, #88]	; (800214c <SD_disk_initialize+0x1cc>)
 80020f4:	781b      	ldrb	r3, [r3, #0]
 80020f6:	b2db      	uxtb	r3, r3
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d007      	beq.n	800210c <SD_disk_initialize+0x18c>
 80020fc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002100:	2050      	movs	r0, #80	; 0x50
 8002102:	f7ff feeb 	bl	8001edc <SD_SendCmd>
 8002106:	4603      	mov	r3, r0
 8002108:	2b00      	cmp	r3, #0
 800210a:	d001      	beq.n	8002110 <SD_disk_initialize+0x190>
      {
        /*    */
        type = 0;
 800210c:	2300      	movs	r3, #0
 800210e:	73bb      	strb	r3, [r7, #14]
      }
    }
  }
  
  CardType = type;
 8002110:	4a0f      	ldr	r2, [pc, #60]	; (8002150 <SD_disk_initialize+0x1d0>)
 8002112:	7bbb      	ldrb	r3, [r7, #14]
 8002114:	7013      	strb	r3, [r2, #0]
  
  DESELECT();
 8002116:	f7ff fd85 	bl	8001c24 <DESELECT>
  
  SPI_RxByte(); /* Idle   (Release DO) */
 800211a:	f7ff fda9 	bl	8001c70 <SPI_RxByte>
  
  if (type) 
 800211e:	7bbb      	ldrb	r3, [r7, #14]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d008      	beq.n	8002136 <SD_disk_initialize+0x1b6>
  {
    /* Clear STA_NOINIT */
    Stat &= ~STA_NOINIT; 
 8002124:	4b08      	ldr	r3, [pc, #32]	; (8002148 <SD_disk_initialize+0x1c8>)
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	b2db      	uxtb	r3, r3
 800212a:	f023 0301 	bic.w	r3, r3, #1
 800212e:	b2da      	uxtb	r2, r3
 8002130:	4b05      	ldr	r3, [pc, #20]	; (8002148 <SD_disk_initialize+0x1c8>)
 8002132:	701a      	strb	r2, [r3, #0]
 8002134:	e001      	b.n	800213a <SD_disk_initialize+0x1ba>
  }
  else
  {
    /* Initialization failed */
    SD_PowerOff();
 8002136:	f7ff fe2f 	bl	8001d98 <SD_PowerOff>
  }
  
  return Stat;
 800213a:	4b03      	ldr	r3, [pc, #12]	; (8002148 <SD_disk_initialize+0x1c8>)
 800213c:	781b      	ldrb	r3, [r3, #0]
 800213e:	b2db      	uxtb	r3, r3
}
 8002140:	4618      	mov	r0, r3
 8002142:	3714      	adds	r7, #20
 8002144:	46bd      	mov	sp, r7
 8002146:	bd90      	pop	{r4, r7, pc}
 8002148:	20000028 	.word	0x20000028
 800214c:	200105d0 	.word	0x200105d0
 8002150:	200023b4 	.word	0x200023b4

08002154 <SD_disk_status>:

/*    */
DSTATUS SD_disk_status(BYTE drv) 
{
 8002154:	b480      	push	{r7}
 8002156:	b083      	sub	sp, #12
 8002158:	af00      	add	r7, sp, #0
 800215a:	4603      	mov	r3, r0
 800215c:	71fb      	strb	r3, [r7, #7]
  if (drv)
 800215e:	79fb      	ldrb	r3, [r7, #7]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d001      	beq.n	8002168 <SD_disk_status+0x14>
    return STA_NOINIT; 
 8002164:	2301      	movs	r3, #1
 8002166:	e002      	b.n	800216e <SD_disk_status+0x1a>
  
  return Stat;
 8002168:	4b04      	ldr	r3, [pc, #16]	; (800217c <SD_disk_status+0x28>)
 800216a:	781b      	ldrb	r3, [r3, #0]
 800216c:	b2db      	uxtb	r3, r3
}
 800216e:	4618      	mov	r0, r3
 8002170:	370c      	adds	r7, #12
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr
 800217a:	bf00      	nop
 800217c:	20000028 	.word	0x20000028

08002180 <SD_disk_read>:

/*   */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b084      	sub	sp, #16
 8002184:	af00      	add	r7, sp, #0
 8002186:	60b9      	str	r1, [r7, #8]
 8002188:	607a      	str	r2, [r7, #4]
 800218a:	603b      	str	r3, [r7, #0]
 800218c:	4603      	mov	r3, r0
 800218e:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 8002190:	7bfb      	ldrb	r3, [r7, #15]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d102      	bne.n	800219c <SD_disk_read+0x1c>
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d101      	bne.n	80021a0 <SD_disk_read+0x20>
    return RES_PARERR;
 800219c:	2304      	movs	r3, #4
 800219e:	e051      	b.n	8002244 <SD_disk_read+0xc4>
  
  if (Stat & STA_NOINIT)
 80021a0:	4b2a      	ldr	r3, [pc, #168]	; (800224c <SD_disk_read+0xcc>)
 80021a2:	781b      	ldrb	r3, [r3, #0]
 80021a4:	b2db      	uxtb	r3, r3
 80021a6:	f003 0301 	and.w	r3, r3, #1
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d001      	beq.n	80021b2 <SD_disk_read+0x32>
    return RES_NOTRDY;
 80021ae:	2303      	movs	r3, #3
 80021b0:	e048      	b.n	8002244 <SD_disk_read+0xc4>
  
  if (!(CardType & 4))
 80021b2:	4b27      	ldr	r3, [pc, #156]	; (8002250 <SD_disk_read+0xd0>)
 80021b4:	781b      	ldrb	r3, [r3, #0]
 80021b6:	f003 0304 	and.w	r3, r3, #4
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d102      	bne.n	80021c4 <SD_disk_read+0x44>
    sector *= 512;      /*  sector Byte addressing   */
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	025b      	lsls	r3, r3, #9
 80021c2:	607b      	str	r3, [r7, #4]
  
  SELECT();
 80021c4:	f7ff fd22 	bl	8001c0c <SELECT>
  
  if (count == 1) 
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	2b01      	cmp	r3, #1
 80021cc:	d111      	bne.n	80021f2 <SD_disk_read+0x72>
  { 
    /*    */
    if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512))
 80021ce:	6879      	ldr	r1, [r7, #4]
 80021d0:	2051      	movs	r0, #81	; 0x51
 80021d2:	f7ff fe83 	bl	8001edc <SD_SendCmd>
 80021d6:	4603      	mov	r3, r0
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d129      	bne.n	8002230 <SD_disk_read+0xb0>
 80021dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80021e0:	68b8      	ldr	r0, [r7, #8]
 80021e2:	f7ff fdf1 	bl	8001dc8 <SD_RxDataBlock>
 80021e6:	4603      	mov	r3, r0
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d021      	beq.n	8002230 <SD_disk_read+0xb0>
      count = 0;
 80021ec:	2300      	movs	r3, #0
 80021ee:	603b      	str	r3, [r7, #0]
 80021f0:	e01e      	b.n	8002230 <SD_disk_read+0xb0>
  } 
  else 
  { 
    /*    */
    if (SD_SendCmd(CMD18, sector) == 0) 
 80021f2:	6879      	ldr	r1, [r7, #4]
 80021f4:	2052      	movs	r0, #82	; 0x52
 80021f6:	f7ff fe71 	bl	8001edc <SD_SendCmd>
 80021fa:	4603      	mov	r3, r0
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d117      	bne.n	8002230 <SD_disk_read+0xb0>
    {       
      do {
        if (!SD_RxDataBlock(buff, 512))
 8002200:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002204:	68b8      	ldr	r0, [r7, #8]
 8002206:	f7ff fddf 	bl	8001dc8 <SD_RxDataBlock>
 800220a:	4603      	mov	r3, r0
 800220c:	2b00      	cmp	r3, #0
 800220e:	d00a      	beq.n	8002226 <SD_disk_read+0xa6>
          break;
        
        buff += 512;
 8002210:	68bb      	ldr	r3, [r7, #8]
 8002212:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002216:	60bb      	str	r3, [r7, #8]
      } while (--count);
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	3b01      	subs	r3, #1
 800221c:	603b      	str	r3, [r7, #0]
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d1ed      	bne.n	8002200 <SD_disk_read+0x80>
 8002224:	e000      	b.n	8002228 <SD_disk_read+0xa8>
          break;
 8002226:	bf00      	nop
      
      /* STOP_TRANSMISSION,     ,    */
      SD_SendCmd(CMD12, 0); 
 8002228:	2100      	movs	r1, #0
 800222a:	204c      	movs	r0, #76	; 0x4c
 800222c:	f7ff fe56 	bl	8001edc <SD_SendCmd>
    }
  }
  
  DESELECT();
 8002230:	f7ff fcf8 	bl	8001c24 <DESELECT>
  SPI_RxByte(); /* Idle (Release DO) */
 8002234:	f7ff fd1c 	bl	8001c70 <SPI_RxByte>
  
  return count ? RES_ERROR : RES_OK;
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	2b00      	cmp	r3, #0
 800223c:	bf14      	ite	ne
 800223e:	2301      	movne	r3, #1
 8002240:	2300      	moveq	r3, #0
 8002242:	b2db      	uxtb	r3, r3
}
 8002244:	4618      	mov	r0, r3
 8002246:	3710      	adds	r7, #16
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}
 800224c:	20000028 	.word	0x20000028
 8002250:	200023b4 	.word	0x200023b4

08002254 <SD_disk_write>:

/*   */
#if _READONLY == 0
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b084      	sub	sp, #16
 8002258:	af00      	add	r7, sp, #0
 800225a:	60b9      	str	r1, [r7, #8]
 800225c:	607a      	str	r2, [r7, #4]
 800225e:	603b      	str	r3, [r7, #0]
 8002260:	4603      	mov	r3, r0
 8002262:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 8002264:	7bfb      	ldrb	r3, [r7, #15]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d102      	bne.n	8002270 <SD_disk_write+0x1c>
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	2b00      	cmp	r3, #0
 800226e:	d101      	bne.n	8002274 <SD_disk_write+0x20>
    return RES_PARERR;
 8002270:	2304      	movs	r3, #4
 8002272:	e06b      	b.n	800234c <SD_disk_write+0xf8>
  
  if (Stat & STA_NOINIT)
 8002274:	4b37      	ldr	r3, [pc, #220]	; (8002354 <SD_disk_write+0x100>)
 8002276:	781b      	ldrb	r3, [r3, #0]
 8002278:	b2db      	uxtb	r3, r3
 800227a:	f003 0301 	and.w	r3, r3, #1
 800227e:	2b00      	cmp	r3, #0
 8002280:	d001      	beq.n	8002286 <SD_disk_write+0x32>
    return RES_NOTRDY;
 8002282:	2303      	movs	r3, #3
 8002284:	e062      	b.n	800234c <SD_disk_write+0xf8>
  
  if (Stat & STA_PROTECT)
 8002286:	4b33      	ldr	r3, [pc, #204]	; (8002354 <SD_disk_write+0x100>)
 8002288:	781b      	ldrb	r3, [r3, #0]
 800228a:	b2db      	uxtb	r3, r3
 800228c:	f003 0304 	and.w	r3, r3, #4
 8002290:	2b00      	cmp	r3, #0
 8002292:	d001      	beq.n	8002298 <SD_disk_write+0x44>
    return RES_WRPRT;
 8002294:	2302      	movs	r3, #2
 8002296:	e059      	b.n	800234c <SD_disk_write+0xf8>
  
  if (!(CardType & 4))
 8002298:	4b2f      	ldr	r3, [pc, #188]	; (8002358 <SD_disk_write+0x104>)
 800229a:	781b      	ldrb	r3, [r3, #0]
 800229c:	f003 0304 	and.w	r3, r3, #4
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d102      	bne.n	80022aa <SD_disk_write+0x56>
    sector *= 512; /*  sector Byte addressing   */
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	025b      	lsls	r3, r3, #9
 80022a8:	607b      	str	r3, [r7, #4]
  
  SELECT();
 80022aa:	f7ff fcaf 	bl	8001c0c <SELECT>
  
  if (count == 1) 
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	2b01      	cmp	r3, #1
 80022b2:	d110      	bne.n	80022d6 <SD_disk_write+0x82>
  { 
    /*    */
    if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 80022b4:	6879      	ldr	r1, [r7, #4]
 80022b6:	2058      	movs	r0, #88	; 0x58
 80022b8:	f7ff fe10 	bl	8001edc <SD_SendCmd>
 80022bc:	4603      	mov	r3, r0
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d13a      	bne.n	8002338 <SD_disk_write+0xe4>
 80022c2:	21fe      	movs	r1, #254	; 0xfe
 80022c4:	68b8      	ldr	r0, [r7, #8]
 80022c6:	f7ff fdb5 	bl	8001e34 <SD_TxDataBlock>
 80022ca:	4603      	mov	r3, r0
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d033      	beq.n	8002338 <SD_disk_write+0xe4>
      count = 0;
 80022d0:	2300      	movs	r3, #0
 80022d2:	603b      	str	r3, [r7, #0]
 80022d4:	e030      	b.n	8002338 <SD_disk_write+0xe4>
  } 
  else 
  { 
    /*    */
    if (CardType & 2) 
 80022d6:	4b20      	ldr	r3, [pc, #128]	; (8002358 <SD_disk_write+0x104>)
 80022d8:	781b      	ldrb	r3, [r3, #0]
 80022da:	f003 0302 	and.w	r3, r3, #2
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d007      	beq.n	80022f2 <SD_disk_write+0x9e>
    {
      SD_SendCmd(CMD55, 0);
 80022e2:	2100      	movs	r1, #0
 80022e4:	2077      	movs	r0, #119	; 0x77
 80022e6:	f7ff fdf9 	bl	8001edc <SD_SendCmd>
      SD_SendCmd(CMD23, count); /* ACMD23 */
 80022ea:	6839      	ldr	r1, [r7, #0]
 80022ec:	2057      	movs	r0, #87	; 0x57
 80022ee:	f7ff fdf5 	bl	8001edc <SD_SendCmd>
    }
    
    if (SD_SendCmd(CMD25, sector) == 0) 
 80022f2:	6879      	ldr	r1, [r7, #4]
 80022f4:	2059      	movs	r0, #89	; 0x59
 80022f6:	f7ff fdf1 	bl	8001edc <SD_SendCmd>
 80022fa:	4603      	mov	r3, r0
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d11b      	bne.n	8002338 <SD_disk_write+0xe4>
    {       
      do {
        if(!SD_TxDataBlock(buff, 0xFC))
 8002300:	21fc      	movs	r1, #252	; 0xfc
 8002302:	68b8      	ldr	r0, [r7, #8]
 8002304:	f7ff fd96 	bl	8001e34 <SD_TxDataBlock>
 8002308:	4603      	mov	r3, r0
 800230a:	2b00      	cmp	r3, #0
 800230c:	d00a      	beq.n	8002324 <SD_disk_write+0xd0>
          break;
        
        buff += 512;
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002314:	60bb      	str	r3, [r7, #8]
      } while (--count);
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	3b01      	subs	r3, #1
 800231a:	603b      	str	r3, [r7, #0]
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d1ee      	bne.n	8002300 <SD_disk_write+0xac>
 8002322:	e000      	b.n	8002326 <SD_disk_write+0xd2>
          break;
 8002324:	bf00      	nop
      
      if(!SD_TxDataBlock(0, 0xFD))
 8002326:	21fd      	movs	r1, #253	; 0xfd
 8002328:	2000      	movs	r0, #0
 800232a:	f7ff fd83 	bl	8001e34 <SD_TxDataBlock>
 800232e:	4603      	mov	r3, r0
 8002330:	2b00      	cmp	r3, #0
 8002332:	d101      	bne.n	8002338 <SD_disk_write+0xe4>
      {        
        count = 1;
 8002334:	2301      	movs	r3, #1
 8002336:	603b      	str	r3, [r7, #0]
      }
    }
  }
  
  DESELECT();
 8002338:	f7ff fc74 	bl	8001c24 <DESELECT>
  SPI_RxByte();
 800233c:	f7ff fc98 	bl	8001c70 <SPI_RxByte>
  
  return count ? RES_ERROR : RES_OK;
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	2b00      	cmp	r3, #0
 8002344:	bf14      	ite	ne
 8002346:	2301      	movne	r3, #1
 8002348:	2300      	moveq	r3, #0
 800234a:	b2db      	uxtb	r3, r3
}
 800234c:	4618      	mov	r0, r3
 800234e:	3710      	adds	r7, #16
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}
 8002354:	20000028 	.word	0x20000028
 8002358:	200023b4 	.word	0x200023b4

0800235c <SD_disk_ioctl>:
#endif /* _READONLY */

/*   */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 800235c:	b590      	push	{r4, r7, lr}
 800235e:	b08b      	sub	sp, #44	; 0x2c
 8002360:	af00      	add	r7, sp, #0
 8002362:	4603      	mov	r3, r0
 8002364:	603a      	str	r2, [r7, #0]
 8002366:	71fb      	strb	r3, [r7, #7]
 8002368:	460b      	mov	r3, r1
 800236a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;
  BYTE n, csd[16], *ptr = buff;
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	623b      	str	r3, [r7, #32]
  WORD csize;
  
  if (drv)
 8002370:	79fb      	ldrb	r3, [r7, #7]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d001      	beq.n	800237a <SD_disk_ioctl+0x1e>
    return RES_PARERR;
 8002376:	2304      	movs	r3, #4
 8002378:	e11b      	b.n	80025b2 <SD_disk_ioctl+0x256>
  
  res = RES_ERROR;
 800237a:	2301      	movs	r3, #1
 800237c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  
  if (ctrl == CTRL_POWER) 
 8002380:	79bb      	ldrb	r3, [r7, #6]
 8002382:	2b05      	cmp	r3, #5
 8002384:	d129      	bne.n	80023da <SD_disk_ioctl+0x7e>
  {
    switch (*ptr) 
 8002386:	6a3b      	ldr	r3, [r7, #32]
 8002388:	781b      	ldrb	r3, [r3, #0]
 800238a:	2b02      	cmp	r3, #2
 800238c:	d017      	beq.n	80023be <SD_disk_ioctl+0x62>
 800238e:	2b02      	cmp	r3, #2
 8002390:	dc1f      	bgt.n	80023d2 <SD_disk_ioctl+0x76>
 8002392:	2b00      	cmp	r3, #0
 8002394:	d002      	beq.n	800239c <SD_disk_ioctl+0x40>
 8002396:	2b01      	cmp	r3, #1
 8002398:	d00b      	beq.n	80023b2 <SD_disk_ioctl+0x56>
 800239a:	e01a      	b.n	80023d2 <SD_disk_ioctl+0x76>
    {
    case 0:
      if (SD_CheckPower())
 800239c:	f7ff fd08 	bl	8001db0 <SD_CheckPower>
 80023a0:	4603      	mov	r3, r0
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d001      	beq.n	80023aa <SD_disk_ioctl+0x4e>
        SD_PowerOff();          /* Power Off */
 80023a6:	f7ff fcf7 	bl	8001d98 <SD_PowerOff>
      res = RES_OK;
 80023aa:	2300      	movs	r3, #0
 80023ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 80023b0:	e0fd      	b.n	80025ae <SD_disk_ioctl+0x252>
    case 1:
      SD_PowerOn();             /* Power On */
 80023b2:	f7ff fca5 	bl	8001d00 <SD_PowerOn>
      res = RES_OK;
 80023b6:	2300      	movs	r3, #0
 80023b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 80023bc:	e0f7      	b.n	80025ae <SD_disk_ioctl+0x252>
    case 2:
      *(ptr + 1) = (BYTE) SD_CheckPower();
 80023be:	6a3b      	ldr	r3, [r7, #32]
 80023c0:	1c5c      	adds	r4, r3, #1
 80023c2:	f7ff fcf5 	bl	8001db0 <SD_CheckPower>
 80023c6:	4603      	mov	r3, r0
 80023c8:	7023      	strb	r3, [r4, #0]
      res = RES_OK;             /* Power Check */
 80023ca:	2300      	movs	r3, #0
 80023cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 80023d0:	e0ed      	b.n	80025ae <SD_disk_ioctl+0x252>
    default:
      res = RES_PARERR;
 80023d2:	2304      	movs	r3, #4
 80023d4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80023d8:	e0e9      	b.n	80025ae <SD_disk_ioctl+0x252>
    }
  } 
  else 
  {
    if (Stat & STA_NOINIT)
 80023da:	4b78      	ldr	r3, [pc, #480]	; (80025bc <SD_disk_ioctl+0x260>)
 80023dc:	781b      	ldrb	r3, [r3, #0]
 80023de:	b2db      	uxtb	r3, r3
 80023e0:	f003 0301 	and.w	r3, r3, #1
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d001      	beq.n	80023ec <SD_disk_ioctl+0x90>
      return RES_NOTRDY;
 80023e8:	2303      	movs	r3, #3
 80023ea:	e0e2      	b.n	80025b2 <SD_disk_ioctl+0x256>
    
    SELECT();
 80023ec:	f7ff fc0e 	bl	8001c0c <SELECT>
    
    switch (ctrl) 
 80023f0:	79bb      	ldrb	r3, [r7, #6]
 80023f2:	2b0d      	cmp	r3, #13
 80023f4:	f200 80cc 	bhi.w	8002590 <SD_disk_ioctl+0x234>
 80023f8:	a201      	add	r2, pc, #4	; (adr r2, 8002400 <SD_disk_ioctl+0xa4>)
 80023fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023fe:	bf00      	nop
 8002400:	080024fb 	.word	0x080024fb
 8002404:	08002439 	.word	0x08002439
 8002408:	080024eb 	.word	0x080024eb
 800240c:	08002591 	.word	0x08002591
 8002410:	08002591 	.word	0x08002591
 8002414:	08002591 	.word	0x08002591
 8002418:	08002591 	.word	0x08002591
 800241c:	08002591 	.word	0x08002591
 8002420:	08002591 	.word	0x08002591
 8002424:	08002591 	.word	0x08002591
 8002428:	08002591 	.word	0x08002591
 800242c:	0800250d 	.word	0x0800250d
 8002430:	08002531 	.word	0x08002531
 8002434:	08002555 	.word	0x08002555
    {
    case GET_SECTOR_COUNT: 
      /* SD  Sector  (DWORD) */
      if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16)) 
 8002438:	2100      	movs	r1, #0
 800243a:	2049      	movs	r0, #73	; 0x49
 800243c:	f7ff fd4e 	bl	8001edc <SD_SendCmd>
 8002440:	4603      	mov	r3, r0
 8002442:	2b00      	cmp	r3, #0
 8002444:	f040 80a8 	bne.w	8002598 <SD_disk_ioctl+0x23c>
 8002448:	f107 030c 	add.w	r3, r7, #12
 800244c:	2110      	movs	r1, #16
 800244e:	4618      	mov	r0, r3
 8002450:	f7ff fcba 	bl	8001dc8 <SD_RxDataBlock>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	f000 809e 	beq.w	8002598 <SD_disk_ioctl+0x23c>
      {
        if ((csd[0] >> 6) == 1) 
 800245c:	7b3b      	ldrb	r3, [r7, #12]
 800245e:	099b      	lsrs	r3, r3, #6
 8002460:	b2db      	uxtb	r3, r3
 8002462:	2b01      	cmp	r3, #1
 8002464:	d10e      	bne.n	8002484 <SD_disk_ioctl+0x128>
        { 
          /* SDC ver 2.00 */
          csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8002466:	7d7b      	ldrb	r3, [r7, #21]
 8002468:	b29a      	uxth	r2, r3
 800246a:	7d3b      	ldrb	r3, [r7, #20]
 800246c:	b29b      	uxth	r3, r3
 800246e:	021b      	lsls	r3, r3, #8
 8002470:	b29b      	uxth	r3, r3
 8002472:	4413      	add	r3, r2
 8002474:	b29b      	uxth	r3, r3
 8002476:	3301      	adds	r3, #1
 8002478:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << 10;
 800247a:	8bfb      	ldrh	r3, [r7, #30]
 800247c:	029a      	lsls	r2, r3, #10
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	601a      	str	r2, [r3, #0]
 8002482:	e02e      	b.n	80024e2 <SD_disk_ioctl+0x186>
        } 
        else 
        { 
          /* MMC or SDC ver 1.XX */
          n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8002484:	7c7b      	ldrb	r3, [r7, #17]
 8002486:	f003 030f 	and.w	r3, r3, #15
 800248a:	b2da      	uxtb	r2, r3
 800248c:	7dbb      	ldrb	r3, [r7, #22]
 800248e:	09db      	lsrs	r3, r3, #7
 8002490:	b2db      	uxtb	r3, r3
 8002492:	4413      	add	r3, r2
 8002494:	b2da      	uxtb	r2, r3
 8002496:	7d7b      	ldrb	r3, [r7, #21]
 8002498:	005b      	lsls	r3, r3, #1
 800249a:	b2db      	uxtb	r3, r3
 800249c:	f003 0306 	and.w	r3, r3, #6
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	4413      	add	r3, r2
 80024a4:	b2db      	uxtb	r3, r3
 80024a6:	3302      	adds	r3, #2
 80024a8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
          csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 80024ac:	7d3b      	ldrb	r3, [r7, #20]
 80024ae:	099b      	lsrs	r3, r3, #6
 80024b0:	b2db      	uxtb	r3, r3
 80024b2:	b29a      	uxth	r2, r3
 80024b4:	7cfb      	ldrb	r3, [r7, #19]
 80024b6:	b29b      	uxth	r3, r3
 80024b8:	009b      	lsls	r3, r3, #2
 80024ba:	b29b      	uxth	r3, r3
 80024bc:	4413      	add	r3, r2
 80024be:	b29a      	uxth	r2, r3
 80024c0:	7cbb      	ldrb	r3, [r7, #18]
 80024c2:	029b      	lsls	r3, r3, #10
 80024c4:	b29b      	uxth	r3, r3
 80024c6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80024ca:	b29b      	uxth	r3, r3
 80024cc:	4413      	add	r3, r2
 80024ce:	b29b      	uxth	r3, r3
 80024d0:	3301      	adds	r3, #1
 80024d2:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << (n - 9);
 80024d4:	8bfa      	ldrh	r2, [r7, #30]
 80024d6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80024da:	3b09      	subs	r3, #9
 80024dc:	409a      	lsls	r2, r3
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	601a      	str	r2, [r3, #0]
        }
        
        res = RES_OK;
 80024e2:	2300      	movs	r3, #0
 80024e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      }
      break;
 80024e8:	e056      	b.n	8002598 <SD_disk_ioctl+0x23c>
      
    case GET_SECTOR_SIZE: 
      /*    (WORD) */
      *(WORD*) buff = 512;
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 80024f0:	801a      	strh	r2, [r3, #0]
      res = RES_OK;
 80024f2:	2300      	movs	r3, #0
 80024f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 80024f8:	e055      	b.n	80025a6 <SD_disk_ioctl+0x24a>
      
    case CTRL_SYNC: 
      /*   */
      if (SD_ReadyWait() == 0xFF)
 80024fa:	f7ff fbe5 	bl	8001cc8 <SD_ReadyWait>
 80024fe:	4603      	mov	r3, r0
 8002500:	2bff      	cmp	r3, #255	; 0xff
 8002502:	d14b      	bne.n	800259c <SD_disk_ioctl+0x240>
        res = RES_OK;
 8002504:	2300      	movs	r3, #0
 8002506:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 800250a:	e047      	b.n	800259c <SD_disk_ioctl+0x240>
      
    case MMC_GET_CSD: 
      /* CSD   (16 bytes) */
      if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16))
 800250c:	2100      	movs	r1, #0
 800250e:	2049      	movs	r0, #73	; 0x49
 8002510:	f7ff fce4 	bl	8001edc <SD_SendCmd>
 8002514:	4603      	mov	r3, r0
 8002516:	2b00      	cmp	r3, #0
 8002518:	d142      	bne.n	80025a0 <SD_disk_ioctl+0x244>
 800251a:	2110      	movs	r1, #16
 800251c:	6a38      	ldr	r0, [r7, #32]
 800251e:	f7ff fc53 	bl	8001dc8 <SD_RxDataBlock>
 8002522:	4603      	mov	r3, r0
 8002524:	2b00      	cmp	r3, #0
 8002526:	d03b      	beq.n	80025a0 <SD_disk_ioctl+0x244>
        res = RES_OK;
 8002528:	2300      	movs	r3, #0
 800252a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 800252e:	e037      	b.n	80025a0 <SD_disk_ioctl+0x244>
      
    case MMC_GET_CID: 
      /* CID   (16 bytes) */
      if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16))
 8002530:	2100      	movs	r1, #0
 8002532:	204a      	movs	r0, #74	; 0x4a
 8002534:	f7ff fcd2 	bl	8001edc <SD_SendCmd>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d132      	bne.n	80025a4 <SD_disk_ioctl+0x248>
 800253e:	2110      	movs	r1, #16
 8002540:	6a38      	ldr	r0, [r7, #32]
 8002542:	f7ff fc41 	bl	8001dc8 <SD_RxDataBlock>
 8002546:	4603      	mov	r3, r0
 8002548:	2b00      	cmp	r3, #0
 800254a:	d02b      	beq.n	80025a4 <SD_disk_ioctl+0x248>
        res = RES_OK;
 800254c:	2300      	movs	r3, #0
 800254e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8002552:	e027      	b.n	80025a4 <SD_disk_ioctl+0x248>
      
    case MMC_GET_OCR: 
      /* OCR   (4 bytes) */
      if (SD_SendCmd(CMD58, 0) == 0) 
 8002554:	2100      	movs	r1, #0
 8002556:	207a      	movs	r0, #122	; 0x7a
 8002558:	f7ff fcc0 	bl	8001edc <SD_SendCmd>
 800255c:	4603      	mov	r3, r0
 800255e:	2b00      	cmp	r3, #0
 8002560:	d116      	bne.n	8002590 <SD_disk_ioctl+0x234>
      {         
        for (n = 0; n < 4; n++)
 8002562:	2300      	movs	r3, #0
 8002564:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8002568:	e00b      	b.n	8002582 <SD_disk_ioctl+0x226>
        {
          *ptr++ = SPI_RxByte();
 800256a:	6a3c      	ldr	r4, [r7, #32]
 800256c:	1c63      	adds	r3, r4, #1
 800256e:	623b      	str	r3, [r7, #32]
 8002570:	f7ff fb7e 	bl	8001c70 <SPI_RxByte>
 8002574:	4603      	mov	r3, r0
 8002576:	7023      	strb	r3, [r4, #0]
        for (n = 0; n < 4; n++)
 8002578:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800257c:	3301      	adds	r3, #1
 800257e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8002582:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002586:	2b03      	cmp	r3, #3
 8002588:	d9ef      	bls.n	800256a <SD_disk_ioctl+0x20e>
        }
        
        res = RES_OK;
 800258a:	2300      	movs	r3, #0
 800258c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      }     
      
    default:
      res = RES_PARERR;
 8002590:	2304      	movs	r3, #4
 8002592:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002596:	e006      	b.n	80025a6 <SD_disk_ioctl+0x24a>
      break;
 8002598:	bf00      	nop
 800259a:	e004      	b.n	80025a6 <SD_disk_ioctl+0x24a>
      break;
 800259c:	bf00      	nop
 800259e:	e002      	b.n	80025a6 <SD_disk_ioctl+0x24a>
      break;
 80025a0:	bf00      	nop
 80025a2:	e000      	b.n	80025a6 <SD_disk_ioctl+0x24a>
      break;
 80025a4:	bf00      	nop
    }
    
    DESELECT();
 80025a6:	f7ff fb3d 	bl	8001c24 <DESELECT>
    SPI_RxByte();
 80025aa:	f7ff fb61 	bl	8001c70 <SPI_RxByte>
  }
  
  return res;
 80025ae:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	372c      	adds	r7, #44	; 0x2c
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd90      	pop	{r4, r7, pc}
 80025ba:	bf00      	nop
 80025bc:	20000028 	.word	0x20000028

080025c0 <user_i2c_read>:
int8_t init_bme280(void);
void bme280_measure(void);

//----------------------------------------------------------------------------------------
int8_t user_i2c_read(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b084      	sub	sp, #16
 80025c4:	af02      	add	r7, sp, #8
 80025c6:	603a      	str	r2, [r7, #0]
 80025c8:	461a      	mov	r2, r3
 80025ca:	4603      	mov	r3, r0
 80025cc:	71fb      	strb	r3, [r7, #7]
 80025ce:	460b      	mov	r3, r1
 80025d0:	71bb      	strb	r3, [r7, #6]
 80025d2:	4613      	mov	r3, r2
 80025d4:	80bb      	strh	r3, [r7, #4]
  if(HAL_I2C_Master_Transmit(&hi2c3, (id << 1), &reg_addr, 1, 10) != HAL_OK) return -1;
 80025d6:	79fb      	ldrb	r3, [r7, #7]
 80025d8:	b29b      	uxth	r3, r3
 80025da:	005b      	lsls	r3, r3, #1
 80025dc:	b299      	uxth	r1, r3
 80025de:	1dba      	adds	r2, r7, #6
 80025e0:	230a      	movs	r3, #10
 80025e2:	9300      	str	r3, [sp, #0]
 80025e4:	2301      	movs	r3, #1
 80025e6:	4811      	ldr	r0, [pc, #68]	; (800262c <user_i2c_read+0x6c>)
 80025e8:	f004 fe96 	bl	8007318 <HAL_I2C_Master_Transmit>
 80025ec:	4603      	mov	r3, r0
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d002      	beq.n	80025f8 <user_i2c_read+0x38>
 80025f2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80025f6:	e014      	b.n	8002622 <user_i2c_read+0x62>
  if(HAL_I2C_Master_Receive(&hi2c3, (id << 1) | 0x01, data, len, 10) != HAL_OK) return -1;
 80025f8:	79fb      	ldrb	r3, [r7, #7]
 80025fa:	005b      	lsls	r3, r3, #1
 80025fc:	b21b      	sxth	r3, r3
 80025fe:	f043 0301 	orr.w	r3, r3, #1
 8002602:	b21b      	sxth	r3, r3
 8002604:	b299      	uxth	r1, r3
 8002606:	88bb      	ldrh	r3, [r7, #4]
 8002608:	220a      	movs	r2, #10
 800260a:	9200      	str	r2, [sp, #0]
 800260c:	683a      	ldr	r2, [r7, #0]
 800260e:	4807      	ldr	r0, [pc, #28]	; (800262c <user_i2c_read+0x6c>)
 8002610:	f004 ff80 	bl	8007514 <HAL_I2C_Master_Receive>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d002      	beq.n	8002620 <user_i2c_read+0x60>
 800261a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800261e:	e000      	b.n	8002622 <user_i2c_read+0x62>

  return 0;
 8002620:	2300      	movs	r3, #0
}
 8002622:	4618      	mov	r0, r3
 8002624:	3708      	adds	r7, #8
 8002626:	46bd      	mov	sp, r7
 8002628:	bd80      	pop	{r7, pc}
 800262a:	bf00      	nop
 800262c:	20009924 	.word	0x20009924

08002630 <user_delay_ms>:
//----------------------------------------------------------------------------------------
void user_delay_ms(uint32_t period)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b082      	sub	sp, #8
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  HAL_Delay(period);
 8002638:	6878      	ldr	r0, [r7, #4]
 800263a:	f003 fcc7 	bl	8005fcc <HAL_Delay>
}
 800263e:	bf00      	nop
 8002640:	3708      	adds	r7, #8
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
	...

08002648 <user_i2c_write>:
//----------------------------------------------------------------------------------------
int8_t user_i2c_write(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b086      	sub	sp, #24
 800264c:	af02      	add	r7, sp, #8
 800264e:	603a      	str	r2, [r7, #0]
 8002650:	461a      	mov	r2, r3
 8002652:	4603      	mov	r3, r0
 8002654:	71fb      	strb	r3, [r7, #7]
 8002656:	460b      	mov	r3, r1
 8002658:	71bb      	strb	r3, [r7, #6]
 800265a:	4613      	mov	r3, r2
 800265c:	80bb      	strh	r3, [r7, #4]
  int8_t *buf;
  buf = malloc(len +1);
 800265e:	88bb      	ldrh	r3, [r7, #4]
 8002660:	3301      	adds	r3, #1
 8002662:	4618      	mov	r0, r3
 8002664:	f015 f8a4 	bl	80177b0 <malloc>
 8002668:	4603      	mov	r3, r0
 800266a:	60fb      	str	r3, [r7, #12]
  buf[0] = reg_addr;
 800266c:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	701a      	strb	r2, [r3, #0]
  memcpy(buf +1, data, len);
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	3301      	adds	r3, #1
 8002678:	88ba      	ldrh	r2, [r7, #4]
 800267a:	6839      	ldr	r1, [r7, #0]
 800267c:	4618      	mov	r0, r3
 800267e:	f015 f8a7 	bl	80177d0 <memcpy>

  if(HAL_I2C_Master_Transmit(&hi2c3, (id << 1), (uint8_t*)buf, len + 1, HAL_MAX_DELAY) != HAL_OK) return -1;
 8002682:	79fb      	ldrb	r3, [r7, #7]
 8002684:	b29b      	uxth	r3, r3
 8002686:	005b      	lsls	r3, r3, #1
 8002688:	b299      	uxth	r1, r3
 800268a:	88bb      	ldrh	r3, [r7, #4]
 800268c:	3301      	adds	r3, #1
 800268e:	b29b      	uxth	r3, r3
 8002690:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002694:	9200      	str	r2, [sp, #0]
 8002696:	68fa      	ldr	r2, [r7, #12]
 8002698:	4808      	ldr	r0, [pc, #32]	; (80026bc <user_i2c_write+0x74>)
 800269a:	f004 fe3d 	bl	8007318 <HAL_I2C_Master_Transmit>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d002      	beq.n	80026aa <user_i2c_write+0x62>
 80026a4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80026a8:	e003      	b.n	80026b2 <user_i2c_write+0x6a>

  free(buf);
 80026aa:	68f8      	ldr	r0, [r7, #12]
 80026ac:	f015 f888 	bl	80177c0 <free>
  return 0;
 80026b0:	2300      	movs	r3, #0
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	3710      	adds	r7, #16
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	20009924 	.word	0x20009924

080026c0 <delay_us>:
// End BME280 part/////////////////////////////////////////////////////////////////////////////////////

// ---------------------------------------------------------------------------------
// Function for generate dalay more than 10 us (using for AM2302 T and H sensor)
bool delay_us(uint16_t us)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b084      	sub	sp, #16
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	4603      	mov	r3, r0
 80026c8:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim10, 0);
 80026ca:	4b11      	ldr	r3, [pc, #68]	; (8002710 <delay_us+0x50>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	2200      	movs	r2, #0
 80026d0:	625a      	str	r2, [r3, #36]	; 0x24
	tim_val = us/10;
 80026d2:	88fb      	ldrh	r3, [r7, #6]
 80026d4:	4a0f      	ldr	r2, [pc, #60]	; (8002714 <delay_us+0x54>)
 80026d6:	fba2 2303 	umull	r2, r3, r2, r3
 80026da:	08db      	lsrs	r3, r3, #3
 80026dc:	b29b      	uxth	r3, r3
 80026de:	461a      	mov	r2, r3
 80026e0:	4b0d      	ldr	r3, [pc, #52]	; (8002718 <delay_us+0x58>)
 80026e2:	601a      	str	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(&htim10);
 80026e4:	480a      	ldr	r0, [pc, #40]	; (8002710 <delay_us+0x50>)
 80026e6:	f009 fa39 	bl	800bb5c <HAL_TIM_Base_Start_IT>
	while(tim_val != 0)
 80026ea:	bf00      	nop
 80026ec:	4b0a      	ldr	r3, [pc, #40]	; (8002718 <delay_us+0x58>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d1fb      	bne.n	80026ec <delay_us+0x2c>
	{

	}
	HAL_TIM_Base_Stop_IT(&htim10);
 80026f4:	4806      	ldr	r0, [pc, #24]	; (8002710 <delay_us+0x50>)
 80026f6:	f009 faa1 	bl	800bc3c <HAL_TIM_Base_Stop_IT>
	tim_val = 0;
 80026fa:	4b07      	ldr	r3, [pc, #28]	; (8002718 <delay_us+0x58>)
 80026fc:	2200      	movs	r2, #0
 80026fe:	601a      	str	r2, [r3, #0]
	int s = 99;
 8002700:	2363      	movs	r3, #99	; 0x63
 8002702:	60fb      	str	r3, [r7, #12]
	return true;
 8002704:	2301      	movs	r3, #1
}
 8002706:	4618      	mov	r0, r3
 8002708:	3710      	adds	r7, #16
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	2000a328 	.word	0x2000a328
 8002714:	cccccccd 	.word	0xcccccccd
 8002718:	200027a4 	.word	0x200027a4

0800271c <HAL_SPI_TxCpltCallback>:
// ---------------------------------------------------------------------------------
// For DMA SPI2 (LCD)
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b082      	sub	sp, #8
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
	if(hspi == &hspi2)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	4a0c      	ldr	r2, [pc, #48]	; (8002758 <HAL_SPI_TxCpltCallback+0x3c>)
 8002728:	4293      	cmp	r3, r2
 800272a:	d111      	bne.n	8002750 <HAL_SPI_TxCpltCallback+0x34>
	{
	    dma_spi_cnt--;
 800272c:	4b0b      	ldr	r3, [pc, #44]	; (800275c <HAL_SPI_TxCpltCallback+0x40>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	3b01      	subs	r3, #1
 8002732:	4a0a      	ldr	r2, [pc, #40]	; (800275c <HAL_SPI_TxCpltCallback+0x40>)
 8002734:	6013      	str	r3, [r2, #0]
	    if(dma_spi_cnt==0)
 8002736:	4b09      	ldr	r3, [pc, #36]	; (800275c <HAL_SPI_TxCpltCallback+0x40>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d108      	bne.n	8002750 <HAL_SPI_TxCpltCallback+0x34>
	    {
	    	HAL_SPI_DMAStop(&hspi2);
 800273e:	4806      	ldr	r0, [pc, #24]	; (8002758 <HAL_SPI_TxCpltCallback+0x3c>)
 8002740:	f008 fefa 	bl	800b538 <HAL_SPI_DMAStop>
	    	dma_spi_cnt=1;
 8002744:	4b05      	ldr	r3, [pc, #20]	; (800275c <HAL_SPI_TxCpltCallback+0x40>)
 8002746:	2201      	movs	r2, #1
 8002748:	601a      	str	r2, [r3, #0]
	    	dma_spi_fl=1;
 800274a:	4b05      	ldr	r3, [pc, #20]	; (8002760 <HAL_SPI_TxCpltCallback+0x44>)
 800274c:	2201      	movs	r2, #1
 800274e:	701a      	strb	r2, [r3, #0]
	    }
	}
}
 8002750:	bf00      	nop
 8002752:	3708      	adds	r7, #8
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}
 8002758:	2000a260 	.word	0x2000a260
 800275c:	2000002c 	.word	0x2000002c
 8002760:	200027a8 	.word	0x200027a8

08002764 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002768:	f003 fbee 	bl	8005f48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800276c:	f000 f8ce 	bl	800290c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002770:	f000 fbd0 	bl	8002f14 <MX_GPIO_Init>
  MX_TIM3_Init();
 8002774:	f000 fb3e 	bl	8002df4 <MX_TIM3_Init>
  MX_I2C3_Init();
 8002778:	f000 f962 	bl	8002a40 <MX_I2C3_Init>
  MX_TIM2_Init();
 800277c:	f000 faee 	bl	8002d5c <MX_TIM2_Init>
  MX_TIM10_Init();
 8002780:	f000 fb86 	bl	8002e90 <MX_TIM10_Init>
  MX_SPI1_Init();
 8002784:	f000 fa2c 	bl	8002be0 <MX_SPI1_Init>
  MX_FATFS_Init();
 8002788:	f00b f9c2 	bl	800db10 <MX_FATFS_Init>
  MX_TIM1_Init();
 800278c:	f000 fa94 	bl	8002cb8 <MX_TIM1_Init>
  MX_RTC_Init();
 8002790:	f000 f998 	bl	8002ac4 <MX_RTC_Init>
  MX_SPI2_Init();
 8002794:	f000 fa5a 	bl	8002c4c <MX_SPI2_Init>
  MX_DMA_Init();
 8002798:	f000 fb9c 	bl	8002ed4 <MX_DMA_Init>
  MX_RNG_Init();
 800279c:	f000 f97e 	bl	8002a9c <MX_RNG_Init>
  MX_I2C2_Init();
 80027a0:	f000 f920 	bl	80029e4 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim3);		//  This TIM3 using for calculate how many time all tasks was running.
 80027a4:	4836      	ldr	r0, [pc, #216]	; (8002880 <main+0x11c>)
 80027a6:	f009 f9d9 	bl	800bb5c <HAL_TIM_Base_Start_IT>

  //HAL_TIM_Base_Start_IT(&htim2);
  //HAL_TIM_Base_Start_IT(&htim10);			// Using for generate us delays
  HAL_TIM_Base_Start_IT(&htim1);			// Blink Green LED
 80027aa:	4836      	ldr	r0, [pc, #216]	; (8002884 <main+0x120>)
 80027ac:	f009 f9d6 	bl	800bb5c <HAL_TIM_Base_Start_IT>
  /* IF LCD DOESN'T WORK !
  RIGHT IN RIGHT ORDER SPI2 AND DMA !!!!
  MX_DMA_Init();
  MX_SPI2_Init();
  */
  HAL_DMA_DeInit(&hdma_spi2_tx);
 80027b0:	4835      	ldr	r0, [pc, #212]	; (8002888 <main+0x124>)
 80027b2:	f003 fdf1 	bl	8006398 <HAL_DMA_DeInit>
  HAL_SPI_DeInit(&hspi2);
 80027b6:	4835      	ldr	r0, [pc, #212]	; (800288c <main+0x128>)
 80027b8:	f008 fb01 	bl	800adbe <HAL_SPI_DeInit>
  MX_DMA_Init();
 80027bc:	f000 fb8a 	bl	8002ed4 <MX_DMA_Init>
  MX_SPI2_Init();
 80027c0:	f000 fa44 	bl	8002c4c <MX_SPI2_Init>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80027c4:	f010 fa44 	bl	8012c50 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of UARTQueue */
  UARTQueueHandle = osMessageQueueNew (10, sizeof(QUEUE_t), &UARTQueue_attributes);
 80027c8:	4a31      	ldr	r2, [pc, #196]	; (8002890 <main+0x12c>)
 80027ca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80027ce:	200a      	movs	r0, #10
 80027d0:	f010 fc78 	bl	80130c4 <osMessageQueueNew>
 80027d4:	4603      	mov	r3, r0
 80027d6:	4a2f      	ldr	r2, [pc, #188]	; (8002894 <main+0x130>)
 80027d8:	6013      	str	r3, [r2, #0]

  /* creation of LCDQueue */
  LCDQueueHandle = osMessageQueueNew (1, sizeof(LCDQUEUE), &LCDQueue_attributes);
 80027da:	4a2f      	ldr	r2, [pc, #188]	; (8002898 <main+0x134>)
 80027dc:	2164      	movs	r1, #100	; 0x64
 80027de:	2001      	movs	r0, #1
 80027e0:	f010 fc70 	bl	80130c4 <osMessageQueueNew>
 80027e4:	4603      	mov	r3, r0
 80027e6:	4a2d      	ldr	r2, [pc, #180]	; (800289c <main+0x138>)
 80027e8:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80027ea:	4a2d      	ldr	r2, [pc, #180]	; (80028a0 <main+0x13c>)
 80027ec:	2100      	movs	r1, #0
 80027ee:	482d      	ldr	r0, [pc, #180]	; (80028a4 <main+0x140>)
 80027f0:	f010 fa78 	bl	8012ce4 <osThreadNew>
 80027f4:	4603      	mov	r3, r0
 80027f6:	4a2c      	ldr	r2, [pc, #176]	; (80028a8 <main+0x144>)
 80027f8:	6013      	str	r3, [r2, #0]

  /* creation of RTC */
  RTCHandle = osThreadNew(Start_RTC, NULL, &RTC_attributes);
 80027fa:	4a2c      	ldr	r2, [pc, #176]	; (80028ac <main+0x148>)
 80027fc:	2100      	movs	r1, #0
 80027fe:	482c      	ldr	r0, [pc, #176]	; (80028b0 <main+0x14c>)
 8002800:	f010 fa70 	bl	8012ce4 <osThreadNew>
 8002804:	4603      	mov	r3, r0
 8002806:	4a2b      	ldr	r2, [pc, #172]	; (80028b4 <main+0x150>)
 8002808:	6013      	str	r3, [r2, #0]

  /* creation of Show_Resources */
  Show_ResourcesHandle = osThreadNew(Start_Show_Resources, NULL, &Show_Resources_attributes);
 800280a:	4a2b      	ldr	r2, [pc, #172]	; (80028b8 <main+0x154>)
 800280c:	2100      	movs	r1, #0
 800280e:	482b      	ldr	r0, [pc, #172]	; (80028bc <main+0x158>)
 8002810:	f010 fa68 	bl	8012ce4 <osThreadNew>
 8002814:	4603      	mov	r3, r0
 8002816:	4a2a      	ldr	r2, [pc, #168]	; (80028c0 <main+0x15c>)
 8002818:	6013      	str	r3, [r2, #0]

  /* creation of UART_Task */
  UART_TaskHandle = osThreadNew(Start_UART_Task, NULL, &UART_Task_attributes);
 800281a:	4a2a      	ldr	r2, [pc, #168]	; (80028c4 <main+0x160>)
 800281c:	2100      	movs	r1, #0
 800281e:	482a      	ldr	r0, [pc, #168]	; (80028c8 <main+0x164>)
 8002820:	f010 fa60 	bl	8012ce4 <osThreadNew>
 8002824:	4603      	mov	r3, r0
 8002826:	4a29      	ldr	r2, [pc, #164]	; (80028cc <main+0x168>)
 8002828:	6013      	str	r3, [r2, #0]

  /* creation of bme280 */
  bme280Handle = osThreadNew(Start_bme280, NULL, &bme280_attributes);
 800282a:	4a29      	ldr	r2, [pc, #164]	; (80028d0 <main+0x16c>)
 800282c:	2100      	movs	r1, #0
 800282e:	4829      	ldr	r0, [pc, #164]	; (80028d4 <main+0x170>)
 8002830:	f010 fa58 	bl	8012ce4 <osThreadNew>
 8002834:	4603      	mov	r3, r0
 8002836:	4a28      	ldr	r2, [pc, #160]	; (80028d8 <main+0x174>)
 8002838:	6013      	str	r3, [r2, #0]

  /* creation of AM2302 */
  AM2302Handle = osThreadNew(Start_AM2302, NULL, &AM2302_attributes);
 800283a:	4a28      	ldr	r2, [pc, #160]	; (80028dc <main+0x178>)
 800283c:	2100      	movs	r1, #0
 800283e:	4828      	ldr	r0, [pc, #160]	; (80028e0 <main+0x17c>)
 8002840:	f010 fa50 	bl	8012ce4 <osThreadNew>
 8002844:	4603      	mov	r3, r0
 8002846:	4a27      	ldr	r2, [pc, #156]	; (80028e4 <main+0x180>)
 8002848:	6013      	str	r3, [r2, #0]

  /* creation of SD_CARD */
  SD_CARDHandle = osThreadNew(Start_SD_CARD, NULL, &SD_CARD_attributes);
 800284a:	4a27      	ldr	r2, [pc, #156]	; (80028e8 <main+0x184>)
 800284c:	2100      	movs	r1, #0
 800284e:	4827      	ldr	r0, [pc, #156]	; (80028ec <main+0x188>)
 8002850:	f010 fa48 	bl	8012ce4 <osThreadNew>
 8002854:	4603      	mov	r3, r0
 8002856:	4a26      	ldr	r2, [pc, #152]	; (80028f0 <main+0x18c>)
 8002858:	6013      	str	r3, [r2, #0]

  /* creation of LCD */
  LCDHandle = osThreadNew(Start_LCD, NULL, &LCD_attributes);
 800285a:	4a26      	ldr	r2, [pc, #152]	; (80028f4 <main+0x190>)
 800285c:	2100      	movs	r1, #0
 800285e:	4826      	ldr	r0, [pc, #152]	; (80028f8 <main+0x194>)
 8002860:	f010 fa40 	bl	8012ce4 <osThreadNew>
 8002864:	4603      	mov	r3, r0
 8002866:	4a25      	ldr	r2, [pc, #148]	; (80028fc <main+0x198>)
 8002868:	6013      	str	r3, [r2, #0]

  /* creation of LCD_touchscreen */
  LCD_touchscreenHandle = osThreadNew(Start_LCD_touchscreen, NULL, &LCD_touchscreen_attributes);
 800286a:	4a25      	ldr	r2, [pc, #148]	; (8002900 <main+0x19c>)
 800286c:	2100      	movs	r1, #0
 800286e:	4825      	ldr	r0, [pc, #148]	; (8002904 <main+0x1a0>)
 8002870:	f010 fa38 	bl	8012ce4 <osThreadNew>
 8002874:	4603      	mov	r3, r0
 8002876:	4a24      	ldr	r2, [pc, #144]	; (8002908 <main+0x1a4>)
 8002878:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800287a:	f010 fa0d 	bl	8012c98 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800287e:	e7fe      	b.n	800287e <main+0x11a>
 8002880:	2000dd50 	.word	0x2000dd50
 8002884:	2000f7d8 	.word	0x2000f7d8
 8002888:	20010570 	.word	0x20010570
 800288c:	2000a260 	.word	0x2000a260
 8002890:	0801ea08 	.word	0x0801ea08
 8002894:	2000ad7c 	.word	0x2000ad7c
 8002898:	0801ea20 	.word	0x0801ea20
 800289c:	2000ee5c 	.word	0x2000ee5c
 80028a0:	0801e8c4 	.word	0x0801e8c4
 80028a4:	080031f1 	.word	0x080031f1
 80028a8:	200098e0 	.word	0x200098e0
 80028ac:	0801e8e8 	.word	0x0801e8e8
 80028b0:	08003205 	.word	0x08003205
 80028b4:	20010f24 	.word	0x20010f24
 80028b8:	0801e90c 	.word	0x0801e90c
 80028bc:	08003481 	.word	0x08003481
 80028c0:	2000fa3c 	.word	0x2000fa3c
 80028c4:	0801e930 	.word	0x0801e930
 80028c8:	080036fd 	.word	0x080036fd
 80028cc:	2000dd98 	.word	0x2000dd98
 80028d0:	0801e954 	.word	0x0801e954
 80028d4:	08003759 	.word	0x08003759
 80028d8:	20010f28 	.word	0x20010f28
 80028dc:	0801e978 	.word	0x0801e978
 80028e0:	08003ad1 	.word	0x08003ad1
 80028e4:	2000fa34 	.word	0x2000fa34
 80028e8:	0801e99c 	.word	0x0801e99c
 80028ec:	08003e89 	.word	0x08003e89
 80028f0:	2000abf8 	.word	0x2000abf8
 80028f4:	0801e9c0 	.word	0x0801e9c0
 80028f8:	08003f4d 	.word	0x08003f4d
 80028fc:	2000ee64 	.word	0x2000ee64
 8002900:	0801e9e4 	.word	0x0801e9e4
 8002904:	08003f99 	.word	0x08003f99
 8002908:	2000ee60 	.word	0x2000ee60

0800290c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b094      	sub	sp, #80	; 0x50
 8002910:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002912:	f107 0320 	add.w	r3, r7, #32
 8002916:	2230      	movs	r2, #48	; 0x30
 8002918:	2100      	movs	r1, #0
 800291a:	4618      	mov	r0, r3
 800291c:	f014 ff66 	bl	80177ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002920:	f107 030c 	add.w	r3, r7, #12
 8002924:	2200      	movs	r2, #0
 8002926:	601a      	str	r2, [r3, #0]
 8002928:	605a      	str	r2, [r3, #4]
 800292a:	609a      	str	r2, [r3, #8]
 800292c:	60da      	str	r2, [r3, #12]
 800292e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002930:	2300      	movs	r3, #0
 8002932:	60bb      	str	r3, [r7, #8]
 8002934:	4b29      	ldr	r3, [pc, #164]	; (80029dc <SystemClock_Config+0xd0>)
 8002936:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002938:	4a28      	ldr	r2, [pc, #160]	; (80029dc <SystemClock_Config+0xd0>)
 800293a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800293e:	6413      	str	r3, [r2, #64]	; 0x40
 8002940:	4b26      	ldr	r3, [pc, #152]	; (80029dc <SystemClock_Config+0xd0>)
 8002942:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002944:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002948:	60bb      	str	r3, [r7, #8]
 800294a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800294c:	2300      	movs	r3, #0
 800294e:	607b      	str	r3, [r7, #4]
 8002950:	4b23      	ldr	r3, [pc, #140]	; (80029e0 <SystemClock_Config+0xd4>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4a22      	ldr	r2, [pc, #136]	; (80029e0 <SystemClock_Config+0xd4>)
 8002956:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800295a:	6013      	str	r3, [r2, #0]
 800295c:	4b20      	ldr	r3, [pc, #128]	; (80029e0 <SystemClock_Config+0xd4>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002964:	607b      	str	r3, [r7, #4]
 8002966:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8002968:	2305      	movs	r3, #5
 800296a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800296c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002970:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002972:	2301      	movs	r3, #1
 8002974:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002976:	2302      	movs	r3, #2
 8002978:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800297a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800297e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002980:	2308      	movs	r3, #8
 8002982:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002984:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8002988:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800298a:	2302      	movs	r3, #2
 800298c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800298e:	2307      	movs	r3, #7
 8002990:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002992:	f107 0320 	add.w	r3, r7, #32
 8002996:	4618      	mov	r0, r3
 8002998:	f006 ffa0 	bl	80098dc <HAL_RCC_OscConfig>
 800299c:	4603      	mov	r3, r0
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d001      	beq.n	80029a6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80029a2:	f001 fc43 	bl	800422c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80029a6:	230f      	movs	r3, #15
 80029a8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80029aa:	2302      	movs	r3, #2
 80029ac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80029ae:	2300      	movs	r3, #0
 80029b0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80029b2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80029b6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80029b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80029bc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80029be:	f107 030c 	add.w	r3, r7, #12
 80029c2:	2105      	movs	r1, #5
 80029c4:	4618      	mov	r0, r3
 80029c6:	f007 fa01 	bl	8009dcc <HAL_RCC_ClockConfig>
 80029ca:	4603      	mov	r3, r0
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d001      	beq.n	80029d4 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80029d0:	f001 fc2c 	bl	800422c <Error_Handler>
  }
}
 80029d4:	bf00      	nop
 80029d6:	3750      	adds	r7, #80	; 0x50
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}
 80029dc:	40023800 	.word	0x40023800
 80029e0:	40007000 	.word	0x40007000

080029e4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80029e8:	4b12      	ldr	r3, [pc, #72]	; (8002a34 <MX_I2C2_Init+0x50>)
 80029ea:	4a13      	ldr	r2, [pc, #76]	; (8002a38 <MX_I2C2_Init+0x54>)
 80029ec:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80029ee:	4b11      	ldr	r3, [pc, #68]	; (8002a34 <MX_I2C2_Init+0x50>)
 80029f0:	4a12      	ldr	r2, [pc, #72]	; (8002a3c <MX_I2C2_Init+0x58>)
 80029f2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80029f4:	4b0f      	ldr	r3, [pc, #60]	; (8002a34 <MX_I2C2_Init+0x50>)
 80029f6:	2200      	movs	r2, #0
 80029f8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80029fa:	4b0e      	ldr	r3, [pc, #56]	; (8002a34 <MX_I2C2_Init+0x50>)
 80029fc:	2200      	movs	r2, #0
 80029fe:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002a00:	4b0c      	ldr	r3, [pc, #48]	; (8002a34 <MX_I2C2_Init+0x50>)
 8002a02:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002a06:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002a08:	4b0a      	ldr	r3, [pc, #40]	; (8002a34 <MX_I2C2_Init+0x50>)
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8002a0e:	4b09      	ldr	r3, [pc, #36]	; (8002a34 <MX_I2C2_Init+0x50>)
 8002a10:	2200      	movs	r2, #0
 8002a12:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002a14:	4b07      	ldr	r3, [pc, #28]	; (8002a34 <MX_I2C2_Init+0x50>)
 8002a16:	2200      	movs	r2, #0
 8002a18:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002a1a:	4b06      	ldr	r3, [pc, #24]	; (8002a34 <MX_I2C2_Init+0x50>)
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002a20:	4804      	ldr	r0, [pc, #16]	; (8002a34 <MX_I2C2_Init+0x50>)
 8002a22:	f004 fb35 	bl	8007090 <HAL_I2C_Init>
 8002a26:	4603      	mov	r3, r0
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d001      	beq.n	8002a30 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002a2c:	f001 fbfe 	bl	800422c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002a30:	bf00      	nop
 8002a32:	bd80      	pop	{r7, pc}
 8002a34:	2000a370 	.word	0x2000a370
 8002a38:	40005800 	.word	0x40005800
 8002a3c:	000186a0 	.word	0x000186a0

08002a40 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8002a44:	4b12      	ldr	r3, [pc, #72]	; (8002a90 <MX_I2C3_Init+0x50>)
 8002a46:	4a13      	ldr	r2, [pc, #76]	; (8002a94 <MX_I2C3_Init+0x54>)
 8002a48:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8002a4a:	4b11      	ldr	r3, [pc, #68]	; (8002a90 <MX_I2C3_Init+0x50>)
 8002a4c:	4a12      	ldr	r2, [pc, #72]	; (8002a98 <MX_I2C3_Init+0x58>)
 8002a4e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002a50:	4b0f      	ldr	r3, [pc, #60]	; (8002a90 <MX_I2C3_Init+0x50>)
 8002a52:	2200      	movs	r2, #0
 8002a54:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8002a56:	4b0e      	ldr	r3, [pc, #56]	; (8002a90 <MX_I2C3_Init+0x50>)
 8002a58:	2200      	movs	r2, #0
 8002a5a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002a5c:	4b0c      	ldr	r3, [pc, #48]	; (8002a90 <MX_I2C3_Init+0x50>)
 8002a5e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002a62:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002a64:	4b0a      	ldr	r3, [pc, #40]	; (8002a90 <MX_I2C3_Init+0x50>)
 8002a66:	2200      	movs	r2, #0
 8002a68:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8002a6a:	4b09      	ldr	r3, [pc, #36]	; (8002a90 <MX_I2C3_Init+0x50>)
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002a70:	4b07      	ldr	r3, [pc, #28]	; (8002a90 <MX_I2C3_Init+0x50>)
 8002a72:	2200      	movs	r2, #0
 8002a74:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002a76:	4b06      	ldr	r3, [pc, #24]	; (8002a90 <MX_I2C3_Init+0x50>)
 8002a78:	2200      	movs	r2, #0
 8002a7a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002a7c:	4804      	ldr	r0, [pc, #16]	; (8002a90 <MX_I2C3_Init+0x50>)
 8002a7e:	f004 fb07 	bl	8007090 <HAL_I2C_Init>
 8002a82:	4603      	mov	r3, r0
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d001      	beq.n	8002a8c <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8002a88:	f001 fbd0 	bl	800422c <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8002a8c:	bf00      	nop
 8002a8e:	bd80      	pop	{r7, pc}
 8002a90:	20009924 	.word	0x20009924
 8002a94:	40005c00 	.word	0x40005c00
 8002a98:	000186a0 	.word	0x000186a0

08002a9c <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8002aa0:	4b06      	ldr	r3, [pc, #24]	; (8002abc <MX_RNG_Init+0x20>)
 8002aa2:	4a07      	ldr	r2, [pc, #28]	; (8002ac0 <MX_RNG_Init+0x24>)
 8002aa4:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8002aa6:	4805      	ldr	r0, [pc, #20]	; (8002abc <MX_RNG_Init+0x20>)
 8002aa8:	f007 fc8c 	bl	800a3c4 <HAL_RNG_Init>
 8002aac:	4603      	mov	r3, r0
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d001      	beq.n	8002ab6 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 8002ab2:	f001 fbbb 	bl	800422c <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8002ab6:	bf00      	nop
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	bf00      	nop
 8002abc:	2000fa24 	.word	0x2000fa24
 8002ac0:	50060800 	.word	0x50060800

08002ac4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b090      	sub	sp, #64	; 0x40
 8002ac8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002aca:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002ace:	2200      	movs	r2, #0
 8002ad0:	601a      	str	r2, [r3, #0]
 8002ad2:	605a      	str	r2, [r3, #4]
 8002ad4:	609a      	str	r2, [r3, #8]
 8002ad6:	60da      	str	r2, [r3, #12]
 8002ad8:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8002ada:	2300      	movs	r3, #0
 8002adc:	62bb      	str	r3, [r7, #40]	; 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8002ade:	463b      	mov	r3, r7
 8002ae0:	2228      	movs	r2, #40	; 0x28
 8002ae2:	2100      	movs	r1, #0
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f014 fe81 	bl	80177ec <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002aea:	4b3b      	ldr	r3, [pc, #236]	; (8002bd8 <MX_RTC_Init+0x114>)
 8002aec:	4a3b      	ldr	r2, [pc, #236]	; (8002bdc <MX_RTC_Init+0x118>)
 8002aee:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002af0:	4b39      	ldr	r3, [pc, #228]	; (8002bd8 <MX_RTC_Init+0x114>)
 8002af2:	2200      	movs	r2, #0
 8002af4:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002af6:	4b38      	ldr	r3, [pc, #224]	; (8002bd8 <MX_RTC_Init+0x114>)
 8002af8:	227f      	movs	r2, #127	; 0x7f
 8002afa:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002afc:	4b36      	ldr	r3, [pc, #216]	; (8002bd8 <MX_RTC_Init+0x114>)
 8002afe:	22ff      	movs	r2, #255	; 0xff
 8002b00:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002b02:	4b35      	ldr	r3, [pc, #212]	; (8002bd8 <MX_RTC_Init+0x114>)
 8002b04:	2200      	movs	r2, #0
 8002b06:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002b08:	4b33      	ldr	r3, [pc, #204]	; (8002bd8 <MX_RTC_Init+0x114>)
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002b0e:	4b32      	ldr	r3, [pc, #200]	; (8002bd8 <MX_RTC_Init+0x114>)
 8002b10:	2200      	movs	r2, #0
 8002b12:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002b14:	4830      	ldr	r0, [pc, #192]	; (8002bd8 <MX_RTC_Init+0x114>)
 8002b16:	f007 fc7f 	bl	800a418 <HAL_RTC_Init>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d001      	beq.n	8002b24 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8002b20:	f001 fb84 	bl	800422c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x23;
 8002b24:	2323      	movs	r3, #35	; 0x23
 8002b26:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sTime.Minutes = 0x59;
 8002b2a:	2359      	movs	r3, #89	; 0x59
 8002b2c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sTime.Seconds = 0x45;
 8002b30:	2345      	movs	r3, #69	; 0x45
 8002b32:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002b36:	2300      	movs	r3, #0
 8002b38:	63bb      	str	r3, [r7, #56]	; 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002b3e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002b42:	2201      	movs	r2, #1
 8002b44:	4619      	mov	r1, r3
 8002b46:	4824      	ldr	r0, [pc, #144]	; (8002bd8 <MX_RTC_Init+0x114>)
 8002b48:	f007 fcf7 	bl	800a53a <HAL_RTC_SetTime>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d001      	beq.n	8002b56 <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8002b52:	f001 fb6b 	bl	800422c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_TUESDAY;
 8002b56:	2302      	movs	r3, #2
 8002b58:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sDate.Month = RTC_MONTH_DECEMBER;
 8002b5c:	2312      	movs	r3, #18
 8002b5e:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  sDate.Date = 0x28;
 8002b62:	2328      	movs	r3, #40	; 0x28
 8002b64:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  sDate.Year = 0x0;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002b6e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002b72:	2201      	movs	r2, #1
 8002b74:	4619      	mov	r1, r3
 8002b76:	4818      	ldr	r0, [pc, #96]	; (8002bd8 <MX_RTC_Init+0x114>)
 8002b78:	f007 fdfa 	bl	800a770 <HAL_RTC_SetDate>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d001      	beq.n	8002b86 <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8002b82:	f001 fb53 	bl	800422c <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8002b86:	2300      	movs	r3, #0
 8002b88:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x10;
 8002b8e:	2310      	movs	r3, #16
 8002b90:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8002b92:	2300      	movs	r3, #0
 8002b94:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002b96:	2300      	movs	r3, #0
 8002b98:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_WEEKDAY;
 8002ba6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002baa:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = RTC_WEEKDAY_MONDAY;
 8002bac:	2301      	movs	r3, #1
 8002bae:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8002bb2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002bb6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002bb8:	463b      	mov	r3, r7
 8002bba:	2201      	movs	r2, #1
 8002bbc:	4619      	mov	r1, r3
 8002bbe:	4806      	ldr	r0, [pc, #24]	; (8002bd8 <MX_RTC_Init+0x114>)
 8002bc0:	f007 fecc 	bl	800a95c <HAL_RTC_SetAlarm>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d001      	beq.n	8002bce <MX_RTC_Init+0x10a>
  {
    Error_Handler();
 8002bca:	f001 fb2f 	bl	800422c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002bce:	bf00      	nop
 8002bd0:	3740      	adds	r7, #64	; 0x40
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	2000ee68 	.word	0x2000ee68
 8002bdc:	40002800 	.word	0x40002800

08002be0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002be4:	4b17      	ldr	r3, [pc, #92]	; (8002c44 <MX_SPI1_Init+0x64>)
 8002be6:	4a18      	ldr	r2, [pc, #96]	; (8002c48 <MX_SPI1_Init+0x68>)
 8002be8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002bea:	4b16      	ldr	r3, [pc, #88]	; (8002c44 <MX_SPI1_Init+0x64>)
 8002bec:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002bf0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002bf2:	4b14      	ldr	r3, [pc, #80]	; (8002c44 <MX_SPI1_Init+0x64>)
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002bf8:	4b12      	ldr	r3, [pc, #72]	; (8002c44 <MX_SPI1_Init+0x64>)
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002bfe:	4b11      	ldr	r3, [pc, #68]	; (8002c44 <MX_SPI1_Init+0x64>)
 8002c00:	2200      	movs	r2, #0
 8002c02:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002c04:	4b0f      	ldr	r3, [pc, #60]	; (8002c44 <MX_SPI1_Init+0x64>)
 8002c06:	2200      	movs	r2, #0
 8002c08:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002c0a:	4b0e      	ldr	r3, [pc, #56]	; (8002c44 <MX_SPI1_Init+0x64>)
 8002c0c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c10:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8002c12:	4b0c      	ldr	r3, [pc, #48]	; (8002c44 <MX_SPI1_Init+0x64>)
 8002c14:	2220      	movs	r2, #32
 8002c16:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002c18:	4b0a      	ldr	r3, [pc, #40]	; (8002c44 <MX_SPI1_Init+0x64>)
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002c1e:	4b09      	ldr	r3, [pc, #36]	; (8002c44 <MX_SPI1_Init+0x64>)
 8002c20:	2200      	movs	r2, #0
 8002c22:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c24:	4b07      	ldr	r3, [pc, #28]	; (8002c44 <MX_SPI1_Init+0x64>)
 8002c26:	2200      	movs	r2, #0
 8002c28:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002c2a:	4b06      	ldr	r3, [pc, #24]	; (8002c44 <MX_SPI1_Init+0x64>)
 8002c2c:	220a      	movs	r2, #10
 8002c2e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002c30:	4804      	ldr	r0, [pc, #16]	; (8002c44 <MX_SPI1_Init+0x64>)
 8002c32:	f008 f83b 	bl	800acac <HAL_SPI_Init>
 8002c36:	4603      	mov	r3, r0
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d001      	beq.n	8002c40 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002c3c:	f001 faf6 	bl	800422c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002c40:	bf00      	nop
 8002c42:	bd80      	pop	{r7, pc}
 8002c44:	2000fa40 	.word	0x2000fa40
 8002c48:	40013000 	.word	0x40013000

08002c4c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002c50:	4b17      	ldr	r3, [pc, #92]	; (8002cb0 <MX_SPI2_Init+0x64>)
 8002c52:	4a18      	ldr	r2, [pc, #96]	; (8002cb4 <MX_SPI2_Init+0x68>)
 8002c54:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002c56:	4b16      	ldr	r3, [pc, #88]	; (8002cb0 <MX_SPI2_Init+0x64>)
 8002c58:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002c5c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002c5e:	4b14      	ldr	r3, [pc, #80]	; (8002cb0 <MX_SPI2_Init+0x64>)
 8002c60:	2200      	movs	r2, #0
 8002c62:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002c64:	4b12      	ldr	r3, [pc, #72]	; (8002cb0 <MX_SPI2_Init+0x64>)
 8002c66:	2200      	movs	r2, #0
 8002c68:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c6a:	4b11      	ldr	r3, [pc, #68]	; (8002cb0 <MX_SPI2_Init+0x64>)
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002c70:	4b0f      	ldr	r3, [pc, #60]	; (8002cb0 <MX_SPI2_Init+0x64>)
 8002c72:	2200      	movs	r2, #0
 8002c74:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002c76:	4b0e      	ldr	r3, [pc, #56]	; (8002cb0 <MX_SPI2_Init+0x64>)
 8002c78:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c7c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002c7e:	4b0c      	ldr	r3, [pc, #48]	; (8002cb0 <MX_SPI2_Init+0x64>)
 8002c80:	2200      	movs	r2, #0
 8002c82:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002c84:	4b0a      	ldr	r3, [pc, #40]	; (8002cb0 <MX_SPI2_Init+0x64>)
 8002c86:	2200      	movs	r2, #0
 8002c88:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002c8a:	4b09      	ldr	r3, [pc, #36]	; (8002cb0 <MX_SPI2_Init+0x64>)
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c90:	4b07      	ldr	r3, [pc, #28]	; (8002cb0 <MX_SPI2_Init+0x64>)
 8002c92:	2200      	movs	r2, #0
 8002c94:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002c96:	4b06      	ldr	r3, [pc, #24]	; (8002cb0 <MX_SPI2_Init+0x64>)
 8002c98:	220a      	movs	r2, #10
 8002c9a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002c9c:	4804      	ldr	r0, [pc, #16]	; (8002cb0 <MX_SPI2_Init+0x64>)
 8002c9e:	f008 f805 	bl	800acac <HAL_SPI_Init>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d001      	beq.n	8002cac <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002ca8:	f001 fac0 	bl	800422c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002cac:	bf00      	nop
 8002cae:	bd80      	pop	{r7, pc}
 8002cb0:	2000a260 	.word	0x2000a260
 8002cb4:	40003800 	.word	0x40003800

08002cb8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b086      	sub	sp, #24
 8002cbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002cbe:	f107 0308 	add.w	r3, r7, #8
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	601a      	str	r2, [r3, #0]
 8002cc6:	605a      	str	r2, [r3, #4]
 8002cc8:	609a      	str	r2, [r3, #8]
 8002cca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ccc:	463b      	mov	r3, r7
 8002cce:	2200      	movs	r2, #0
 8002cd0:	601a      	str	r2, [r3, #0]
 8002cd2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002cd4:	4b1f      	ldr	r3, [pc, #124]	; (8002d54 <MX_TIM1_Init+0x9c>)
 8002cd6:	4a20      	ldr	r2, [pc, #128]	; (8002d58 <MX_TIM1_Init+0xa0>)
 8002cd8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16800-1;
 8002cda:	4b1e      	ldr	r3, [pc, #120]	; (8002d54 <MX_TIM1_Init+0x9c>)
 8002cdc:	f244 129f 	movw	r2, #16799	; 0x419f
 8002ce0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ce2:	4b1c      	ldr	r3, [pc, #112]	; (8002d54 <MX_TIM1_Init+0x9c>)
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000;
 8002ce8:	4b1a      	ldr	r3, [pc, #104]	; (8002d54 <MX_TIM1_Init+0x9c>)
 8002cea:	f242 7210 	movw	r2, #10000	; 0x2710
 8002cee:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002cf0:	4b18      	ldr	r3, [pc, #96]	; (8002d54 <MX_TIM1_Init+0x9c>)
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002cf6:	4b17      	ldr	r3, [pc, #92]	; (8002d54 <MX_TIM1_Init+0x9c>)
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cfc:	4b15      	ldr	r3, [pc, #84]	; (8002d54 <MX_TIM1_Init+0x9c>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002d02:	4814      	ldr	r0, [pc, #80]	; (8002d54 <MX_TIM1_Init+0x9c>)
 8002d04:	f008 feda 	bl	800babc <HAL_TIM_Base_Init>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d001      	beq.n	8002d12 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8002d0e:	f001 fa8d 	bl	800422c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d12:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d16:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002d18:	f107 0308 	add.w	r3, r7, #8
 8002d1c:	4619      	mov	r1, r3
 8002d1e:	480d      	ldr	r0, [pc, #52]	; (8002d54 <MX_TIM1_Init+0x9c>)
 8002d20:	f009 f8c3 	bl	800beaa <HAL_TIM_ConfigClockSource>
 8002d24:	4603      	mov	r3, r0
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d001      	beq.n	8002d2e <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8002d2a:	f001 fa7f 	bl	800422c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002d2e:	2320      	movs	r3, #32
 8002d30:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d32:	2300      	movs	r3, #0
 8002d34:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002d36:	463b      	mov	r3, r7
 8002d38:	4619      	mov	r1, r3
 8002d3a:	4806      	ldr	r0, [pc, #24]	; (8002d54 <MX_TIM1_Init+0x9c>)
 8002d3c:	f009 fade 	bl	800c2fc <HAL_TIMEx_MasterConfigSynchronization>
 8002d40:	4603      	mov	r3, r0
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d001      	beq.n	8002d4a <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8002d46:	f001 fa71 	bl	800422c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002d4a:	bf00      	nop
 8002d4c:	3718      	adds	r7, #24
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}
 8002d52:	bf00      	nop
 8002d54:	2000f7d8 	.word	0x2000f7d8
 8002d58:	40010000 	.word	0x40010000

08002d5c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b086      	sub	sp, #24
 8002d60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d62:	f107 0308 	add.w	r3, r7, #8
 8002d66:	2200      	movs	r2, #0
 8002d68:	601a      	str	r2, [r3, #0]
 8002d6a:	605a      	str	r2, [r3, #4]
 8002d6c:	609a      	str	r2, [r3, #8]
 8002d6e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d70:	463b      	mov	r3, r7
 8002d72:	2200      	movs	r2, #0
 8002d74:	601a      	str	r2, [r3, #0]
 8002d76:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002d78:	4b1d      	ldr	r3, [pc, #116]	; (8002df0 <MX_TIM2_Init+0x94>)
 8002d7a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002d7e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 10;
 8002d80:	4b1b      	ldr	r3, [pc, #108]	; (8002df0 <MX_TIM2_Init+0x94>)
 8002d82:	220a      	movs	r2, #10
 8002d84:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d86:	4b1a      	ldr	r3, [pc, #104]	; (8002df0 <MX_TIM2_Init+0x94>)
 8002d88:	2200      	movs	r2, #0
 8002d8a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10;
 8002d8c:	4b18      	ldr	r3, [pc, #96]	; (8002df0 <MX_TIM2_Init+0x94>)
 8002d8e:	220a      	movs	r2, #10
 8002d90:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d92:	4b17      	ldr	r3, [pc, #92]	; (8002df0 <MX_TIM2_Init+0x94>)
 8002d94:	2200      	movs	r2, #0
 8002d96:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d98:	4b15      	ldr	r3, [pc, #84]	; (8002df0 <MX_TIM2_Init+0x94>)
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002d9e:	4814      	ldr	r0, [pc, #80]	; (8002df0 <MX_TIM2_Init+0x94>)
 8002da0:	f008 fe8c 	bl	800babc <HAL_TIM_Base_Init>
 8002da4:	4603      	mov	r3, r0
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d001      	beq.n	8002dae <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8002daa:	f001 fa3f 	bl	800422c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002dae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002db2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002db4:	f107 0308 	add.w	r3, r7, #8
 8002db8:	4619      	mov	r1, r3
 8002dba:	480d      	ldr	r0, [pc, #52]	; (8002df0 <MX_TIM2_Init+0x94>)
 8002dbc:	f009 f875 	bl	800beaa <HAL_TIM_ConfigClockSource>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d001      	beq.n	8002dca <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8002dc6:	f001 fa31 	bl	800422c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002dd2:	463b      	mov	r3, r7
 8002dd4:	4619      	mov	r1, r3
 8002dd6:	4806      	ldr	r0, [pc, #24]	; (8002df0 <MX_TIM2_Init+0x94>)
 8002dd8:	f009 fa90 	bl	800c2fc <HAL_TIMEx_MasterConfigSynchronization>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d001      	beq.n	8002de6 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8002de2:	f001 fa23 	bl	800422c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002de6:	bf00      	nop
 8002de8:	3718      	adds	r7, #24
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	bf00      	nop
 8002df0:	2000fb58 	.word	0x2000fb58

08002df4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b086      	sub	sp, #24
 8002df8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002dfa:	f107 0308 	add.w	r3, r7, #8
 8002dfe:	2200      	movs	r2, #0
 8002e00:	601a      	str	r2, [r3, #0]
 8002e02:	605a      	str	r2, [r3, #4]
 8002e04:	609a      	str	r2, [r3, #8]
 8002e06:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e08:	463b      	mov	r3, r7
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	601a      	str	r2, [r3, #0]
 8002e0e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002e10:	4b1d      	ldr	r3, [pc, #116]	; (8002e88 <MX_TIM3_Init+0x94>)
 8002e12:	4a1e      	ldr	r2, [pc, #120]	; (8002e8c <MX_TIM3_Init+0x98>)
 8002e14:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 839;
 8002e16:	4b1c      	ldr	r3, [pc, #112]	; (8002e88 <MX_TIM3_Init+0x94>)
 8002e18:	f240 3247 	movw	r2, #839	; 0x347
 8002e1c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e1e:	4b1a      	ldr	r3, [pc, #104]	; (8002e88 <MX_TIM3_Init+0x94>)
 8002e20:	2200      	movs	r2, #0
 8002e22:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10;
 8002e24:	4b18      	ldr	r3, [pc, #96]	; (8002e88 <MX_TIM3_Init+0x94>)
 8002e26:	220a      	movs	r2, #10
 8002e28:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e2a:	4b17      	ldr	r3, [pc, #92]	; (8002e88 <MX_TIM3_Init+0x94>)
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002e30:	4b15      	ldr	r3, [pc, #84]	; (8002e88 <MX_TIM3_Init+0x94>)
 8002e32:	2280      	movs	r2, #128	; 0x80
 8002e34:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002e36:	4814      	ldr	r0, [pc, #80]	; (8002e88 <MX_TIM3_Init+0x94>)
 8002e38:	f008 fe40 	bl	800babc <HAL_TIM_Base_Init>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d001      	beq.n	8002e46 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8002e42:	f001 f9f3 	bl	800422c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e46:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e4a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002e4c:	f107 0308 	add.w	r3, r7, #8
 8002e50:	4619      	mov	r1, r3
 8002e52:	480d      	ldr	r0, [pc, #52]	; (8002e88 <MX_TIM3_Init+0x94>)
 8002e54:	f009 f829 	bl	800beaa <HAL_TIM_ConfigClockSource>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d001      	beq.n	8002e62 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8002e5e:	f001 f9e5 	bl	800422c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e62:	2300      	movs	r3, #0
 8002e64:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e66:	2300      	movs	r3, #0
 8002e68:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002e6a:	463b      	mov	r3, r7
 8002e6c:	4619      	mov	r1, r3
 8002e6e:	4806      	ldr	r0, [pc, #24]	; (8002e88 <MX_TIM3_Init+0x94>)
 8002e70:	f009 fa44 	bl	800c2fc <HAL_TIMEx_MasterConfigSynchronization>
 8002e74:	4603      	mov	r3, r0
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d001      	beq.n	8002e7e <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8002e7a:	f001 f9d7 	bl	800422c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002e7e:	bf00      	nop
 8002e80:	3718      	adds	r7, #24
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}
 8002e86:	bf00      	nop
 8002e88:	2000dd50 	.word	0x2000dd50
 8002e8c:	40000400 	.word	0x40000400

08002e90 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8002e94:	4b0d      	ldr	r3, [pc, #52]	; (8002ecc <MX_TIM10_Init+0x3c>)
 8002e96:	4a0e      	ldr	r2, [pc, #56]	; (8002ed0 <MX_TIM10_Init+0x40>)
 8002e98:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 168-1;
 8002e9a:	4b0c      	ldr	r3, [pc, #48]	; (8002ecc <MX_TIM10_Init+0x3c>)
 8002e9c:	22a7      	movs	r2, #167	; 0xa7
 8002e9e:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ea0:	4b0a      	ldr	r3, [pc, #40]	; (8002ecc <MX_TIM10_Init+0x3c>)
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 10-1;
 8002ea6:	4b09      	ldr	r3, [pc, #36]	; (8002ecc <MX_TIM10_Init+0x3c>)
 8002ea8:	2209      	movs	r2, #9
 8002eaa:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002eac:	4b07      	ldr	r3, [pc, #28]	; (8002ecc <MX_TIM10_Init+0x3c>)
 8002eae:	2200      	movs	r2, #0
 8002eb0:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002eb2:	4b06      	ldr	r3, [pc, #24]	; (8002ecc <MX_TIM10_Init+0x3c>)
 8002eb4:	2280      	movs	r2, #128	; 0x80
 8002eb6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8002eb8:	4804      	ldr	r0, [pc, #16]	; (8002ecc <MX_TIM10_Init+0x3c>)
 8002eba:	f008 fdff 	bl	800babc <HAL_TIM_Base_Init>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d001      	beq.n	8002ec8 <MX_TIM10_Init+0x38>
  {
    Error_Handler();
 8002ec4:	f001 f9b2 	bl	800422c <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8002ec8:	bf00      	nop
 8002eca:	bd80      	pop	{r7, pc}
 8002ecc:	2000a328 	.word	0x2000a328
 8002ed0:	40014400 	.word	0x40014400

08002ed4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b082      	sub	sp, #8
 8002ed8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002eda:	2300      	movs	r3, #0
 8002edc:	607b      	str	r3, [r7, #4]
 8002ede:	4b0c      	ldr	r3, [pc, #48]	; (8002f10 <MX_DMA_Init+0x3c>)
 8002ee0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ee2:	4a0b      	ldr	r2, [pc, #44]	; (8002f10 <MX_DMA_Init+0x3c>)
 8002ee4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002ee8:	6313      	str	r3, [r2, #48]	; 0x30
 8002eea:	4b09      	ldr	r3, [pc, #36]	; (8002f10 <MX_DMA_Init+0x3c>)
 8002eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ef2:	607b      	str	r3, [r7, #4]
 8002ef4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	2105      	movs	r1, #5
 8002efa:	200f      	movs	r0, #15
 8002efc:	f003 f966 	bl	80061cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8002f00:	200f      	movs	r0, #15
 8002f02:	f003 f97f 	bl	8006204 <HAL_NVIC_EnableIRQ>

}
 8002f06:	bf00      	nop
 8002f08:	3708      	adds	r7, #8
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	40023800 	.word	0x40023800

08002f14 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b08c      	sub	sp, #48	; 0x30
 8002f18:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f1a:	f107 031c 	add.w	r3, r7, #28
 8002f1e:	2200      	movs	r2, #0
 8002f20:	601a      	str	r2, [r3, #0]
 8002f22:	605a      	str	r2, [r3, #4]
 8002f24:	609a      	str	r2, [r3, #8]
 8002f26:	60da      	str	r2, [r3, #12]
 8002f28:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	61bb      	str	r3, [r7, #24]
 8002f2e:	4baa      	ldr	r3, [pc, #680]	; (80031d8 <MX_GPIO_Init+0x2c4>)
 8002f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f32:	4aa9      	ldr	r2, [pc, #676]	; (80031d8 <MX_GPIO_Init+0x2c4>)
 8002f34:	f043 0310 	orr.w	r3, r3, #16
 8002f38:	6313      	str	r3, [r2, #48]	; 0x30
 8002f3a:	4ba7      	ldr	r3, [pc, #668]	; (80031d8 <MX_GPIO_Init+0x2c4>)
 8002f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f3e:	f003 0310 	and.w	r3, r3, #16
 8002f42:	61bb      	str	r3, [r7, #24]
 8002f44:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f46:	2300      	movs	r3, #0
 8002f48:	617b      	str	r3, [r7, #20]
 8002f4a:	4ba3      	ldr	r3, [pc, #652]	; (80031d8 <MX_GPIO_Init+0x2c4>)
 8002f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f4e:	4aa2      	ldr	r2, [pc, #648]	; (80031d8 <MX_GPIO_Init+0x2c4>)
 8002f50:	f043 0304 	orr.w	r3, r3, #4
 8002f54:	6313      	str	r3, [r2, #48]	; 0x30
 8002f56:	4ba0      	ldr	r3, [pc, #640]	; (80031d8 <MX_GPIO_Init+0x2c4>)
 8002f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f5a:	f003 0304 	and.w	r3, r3, #4
 8002f5e:	617b      	str	r3, [r7, #20]
 8002f60:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002f62:	2300      	movs	r3, #0
 8002f64:	613b      	str	r3, [r7, #16]
 8002f66:	4b9c      	ldr	r3, [pc, #624]	; (80031d8 <MX_GPIO_Init+0x2c4>)
 8002f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f6a:	4a9b      	ldr	r2, [pc, #620]	; (80031d8 <MX_GPIO_Init+0x2c4>)
 8002f6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f70:	6313      	str	r3, [r2, #48]	; 0x30
 8002f72:	4b99      	ldr	r3, [pc, #612]	; (80031d8 <MX_GPIO_Init+0x2c4>)
 8002f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f7a:	613b      	str	r3, [r7, #16]
 8002f7c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f7e:	2300      	movs	r3, #0
 8002f80:	60fb      	str	r3, [r7, #12]
 8002f82:	4b95      	ldr	r3, [pc, #596]	; (80031d8 <MX_GPIO_Init+0x2c4>)
 8002f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f86:	4a94      	ldr	r2, [pc, #592]	; (80031d8 <MX_GPIO_Init+0x2c4>)
 8002f88:	f043 0301 	orr.w	r3, r3, #1
 8002f8c:	6313      	str	r3, [r2, #48]	; 0x30
 8002f8e:	4b92      	ldr	r3, [pc, #584]	; (80031d8 <MX_GPIO_Init+0x2c4>)
 8002f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f92:	f003 0301 	and.w	r3, r3, #1
 8002f96:	60fb      	str	r3, [r7, #12]
 8002f98:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	60bb      	str	r3, [r7, #8]
 8002f9e:	4b8e      	ldr	r3, [pc, #568]	; (80031d8 <MX_GPIO_Init+0x2c4>)
 8002fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fa2:	4a8d      	ldr	r2, [pc, #564]	; (80031d8 <MX_GPIO_Init+0x2c4>)
 8002fa4:	f043 0302 	orr.w	r3, r3, #2
 8002fa8:	6313      	str	r3, [r2, #48]	; 0x30
 8002faa:	4b8b      	ldr	r3, [pc, #556]	; (80031d8 <MX_GPIO_Init+0x2c4>)
 8002fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fae:	f003 0302 	and.w	r3, r3, #2
 8002fb2:	60bb      	str	r3, [r7, #8]
 8002fb4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	607b      	str	r3, [r7, #4]
 8002fba:	4b87      	ldr	r3, [pc, #540]	; (80031d8 <MX_GPIO_Init+0x2c4>)
 8002fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fbe:	4a86      	ldr	r2, [pc, #536]	; (80031d8 <MX_GPIO_Init+0x2c4>)
 8002fc0:	f043 0308 	orr.w	r3, r3, #8
 8002fc4:	6313      	str	r3, [r2, #48]	; 0x30
 8002fc6:	4b84      	ldr	r3, [pc, #528]	; (80031d8 <MX_GPIO_Init+0x2c4>)
 8002fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fca:	f003 0308 	and.w	r3, r3, #8
 8002fce:	607b      	str	r3, [r7, #4]
 8002fd0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, T_MOSI_Pin|CS_I2C_SPI_Pin|CS_LCD_Pin|RESET_LCD_Pin
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	217c      	movs	r1, #124	; 0x7c
 8002fd6:	4881      	ldr	r0, [pc, #516]	; (80031dc <MX_GPIO_Init+0x2c8>)
 8002fd8:	f004 f840 	bl	800705c <HAL_GPIO_WritePin>
                          |DC_LCD_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8002fdc:	2201      	movs	r2, #1
 8002fde:	2101      	movs	r1, #1
 8002fe0:	487f      	ldr	r0, [pc, #508]	; (80031e0 <MX_GPIO_Init+0x2cc>)
 8002fe2:	f004 f83b 	bl	800705c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, AM2302_Pin|CS_microSD_Pin, GPIO_PIN_RESET);
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	2142      	movs	r1, #66	; 0x42
 8002fea:	487d      	ldr	r0, [pc, #500]	; (80031e0 <MX_GPIO_Init+0x2cc>)
 8002fec:	f004 f836 	bl	800705c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	f24f 0110 	movw	r1, #61456	; 0xf010
 8002ff6:	487b      	ldr	r0, [pc, #492]	; (80031e4 <MX_GPIO_Init+0x2d0>)
 8002ff8:	f004 f830 	bl	800705c <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, T_CLK_Pin|T_CS_Pin, GPIO_PIN_RESET);
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	f44f 71c0 	mov.w	r1, #384	; 0x180
 8003002:	4879      	ldr	r0, [pc, #484]	; (80031e8 <MX_GPIO_Init+0x2d4>)
 8003004:	f004 f82a 	bl	800705c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : T_MOSI_Pin CS_I2C_SPI_Pin CS_LCD_Pin */
  GPIO_InitStruct.Pin = T_MOSI_Pin|CS_I2C_SPI_Pin|CS_LCD_Pin;
 8003008:	231c      	movs	r3, #28
 800300a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800300c:	2301      	movs	r3, #1
 800300e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003010:	2300      	movs	r3, #0
 8003012:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003014:	2300      	movs	r3, #0
 8003016:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003018:	f107 031c 	add.w	r3, r7, #28
 800301c:	4619      	mov	r1, r3
 800301e:	486f      	ldr	r0, [pc, #444]	; (80031dc <MX_GPIO_Init+0x2c8>)
 8003020:	f003 fd6c 	bl	8006afc <HAL_GPIO_Init>

  /*Configure GPIO pins : RESET_LCD_Pin DC_LCD_Pin */
  GPIO_InitStruct.Pin = RESET_LCD_Pin|DC_LCD_Pin;
 8003024:	2360      	movs	r3, #96	; 0x60
 8003026:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003028:	2301      	movs	r3, #1
 800302a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800302c:	2300      	movs	r3, #0
 800302e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003030:	2303      	movs	r3, #3
 8003032:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003034:	f107 031c 	add.w	r3, r7, #28
 8003038:	4619      	mov	r1, r3
 800303a:	4868      	ldr	r0, [pc, #416]	; (80031dc <MX_GPIO_Init+0x2c8>)
 800303c:	f003 fd5e 	bl	8006afc <HAL_GPIO_Init>

  /*Configure GPIO pin : T_IRQ_Pin */
  GPIO_InitStruct.Pin = T_IRQ_Pin;
 8003040:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003044:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003046:	2300      	movs	r3, #0
 8003048:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800304a:	2300      	movs	r3, #0
 800304c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(T_IRQ_GPIO_Port, &GPIO_InitStruct);
 800304e:	f107 031c 	add.w	r3, r7, #28
 8003052:	4619      	mov	r1, r3
 8003054:	4862      	ldr	r0, [pc, #392]	; (80031e0 <MX_GPIO_Init+0x2cc>)
 8003056:	f003 fd51 	bl	8006afc <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin AM2302_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|AM2302_Pin;
 800305a:	2303      	movs	r3, #3
 800305c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800305e:	2301      	movs	r3, #1
 8003060:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003062:	2300      	movs	r3, #0
 8003064:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003066:	2300      	movs	r3, #0
 8003068:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800306a:	f107 031c 	add.w	r3, r7, #28
 800306e:	4619      	mov	r1, r3
 8003070:	485b      	ldr	r0, [pc, #364]	; (80031e0 <MX_GPIO_Init+0x2cc>)
 8003072:	f003 fd43 	bl	8006afc <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8003076:	2308      	movs	r3, #8
 8003078:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800307a:	2302      	movs	r3, #2
 800307c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800307e:	2300      	movs	r3, #0
 8003080:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003082:	2300      	movs	r3, #0
 8003084:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003086:	2305      	movs	r3, #5
 8003088:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800308a:	f107 031c 	add.w	r3, r7, #28
 800308e:	4619      	mov	r1, r3
 8003090:	4853      	ldr	r0, [pc, #332]	; (80031e0 <MX_GPIO_Init+0x2cc>)
 8003092:	f003 fd33 	bl	8006afc <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003096:	2301      	movs	r3, #1
 8003098:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800309a:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800309e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030a0:	2300      	movs	r3, #0
 80030a2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80030a4:	f107 031c 	add.w	r3, r7, #28
 80030a8:	4619      	mov	r1, r3
 80030aa:	4850      	ldr	r0, [pc, #320]	; (80031ec <MX_GPIO_Init+0x2d8>)
 80030ac:	f003 fd26 	bl	8006afc <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80030b0:	2310      	movs	r3, #16
 80030b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030b4:	2302      	movs	r3, #2
 80030b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030b8:	2300      	movs	r3, #0
 80030ba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030bc:	2300      	movs	r3, #0
 80030be:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80030c0:	2306      	movs	r3, #6
 80030c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80030c4:	f107 031c 	add.w	r3, r7, #28
 80030c8:	4619      	mov	r1, r3
 80030ca:	4848      	ldr	r0, [pc, #288]	; (80031ec <MX_GPIO_Init+0x2d8>)
 80030cc:	f003 fd16 	bl	8006afc <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80030d0:	2304      	movs	r3, #4
 80030d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80030d4:	2300      	movs	r3, #0
 80030d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030d8:	2300      	movs	r3, #0
 80030da:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80030dc:	f107 031c 	add.w	r3, r7, #28
 80030e0:	4619      	mov	r1, r3
 80030e2:	4841      	ldr	r0, [pc, #260]	; (80031e8 <MX_GPIO_Init+0x2d4>)
 80030e4:	f003 fd0a 	bl	8006afc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80030e8:	f24f 0310 	movw	r3, #61456	; 0xf010
 80030ec:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030ee:	2301      	movs	r3, #1
 80030f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030f2:	2300      	movs	r3, #0
 80030f4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030f6:	2300      	movs	r3, #0
 80030f8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80030fa:	f107 031c 	add.w	r3, r7, #28
 80030fe:	4619      	mov	r1, r3
 8003100:	4838      	ldr	r0, [pc, #224]	; (80031e4 <MX_GPIO_Init+0x2d0>)
 8003102:	f003 fcfb 	bl	8006afc <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_microSD_Pin */
  GPIO_InitStruct.Pin = CS_microSD_Pin;
 8003106:	2340      	movs	r3, #64	; 0x40
 8003108:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800310a:	2301      	movs	r3, #1
 800310c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800310e:	2300      	movs	r3, #0
 8003110:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003112:	2302      	movs	r3, #2
 8003114:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_microSD_GPIO_Port, &GPIO_InitStruct);
 8003116:	f107 031c 	add.w	r3, r7, #28
 800311a:	4619      	mov	r1, r3
 800311c:	4830      	ldr	r0, [pc, #192]	; (80031e0 <MX_GPIO_Init+0x2cc>)
 800311e:	f003 fced 	bl	8006afc <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8003122:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8003126:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003128:	2302      	movs	r3, #2
 800312a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800312c:	2300      	movs	r3, #0
 800312e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003130:	2300      	movs	r3, #0
 8003132:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003134:	2306      	movs	r3, #6
 8003136:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003138:	f107 031c 	add.w	r3, r7, #28
 800313c:	4619      	mov	r1, r3
 800313e:	4828      	ldr	r0, [pc, #160]	; (80031e0 <MX_GPIO_Init+0x2cc>)
 8003140:	f003 fcdc 	bl	8006afc <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8003144:	2320      	movs	r3, #32
 8003146:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003148:	2300      	movs	r3, #0
 800314a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800314c:	2300      	movs	r3, #0
 800314e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8003150:	f107 031c 	add.w	r3, r7, #28
 8003154:	4619      	mov	r1, r3
 8003156:	4823      	ldr	r0, [pc, #140]	; (80031e4 <MX_GPIO_Init+0x2d0>)
 8003158:	f003 fcd0 	bl	8006afc <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800315c:	f44f 7310 	mov.w	r3, #576	; 0x240
 8003160:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003162:	2312      	movs	r3, #18
 8003164:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003166:	2301      	movs	r3, #1
 8003168:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800316a:	2300      	movs	r3, #0
 800316c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800316e:	2304      	movs	r3, #4
 8003170:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003172:	f107 031c 	add.w	r3, r7, #28
 8003176:	4619      	mov	r1, r3
 8003178:	481b      	ldr	r0, [pc, #108]	; (80031e8 <MX_GPIO_Init+0x2d4>)
 800317a:	f003 fcbf 	bl	8006afc <HAL_GPIO_Init>

  /*Configure GPIO pins : T_CLK_Pin T_CS_Pin */
  GPIO_InitStruct.Pin = T_CLK_Pin|T_CS_Pin;
 800317e:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8003182:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003184:	2301      	movs	r3, #1
 8003186:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003188:	2300      	movs	r3, #0
 800318a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800318c:	2303      	movs	r3, #3
 800318e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003190:	f107 031c 	add.w	r3, r7, #28
 8003194:	4619      	mov	r1, r3
 8003196:	4814      	ldr	r0, [pc, #80]	; (80031e8 <MX_GPIO_Init+0x2d4>)
 8003198:	f003 fcb0 	bl	8006afc <HAL_GPIO_Init>

  /*Configure GPIO pin : T_MISO_Pin */
  GPIO_InitStruct.Pin = T_MISO_Pin;
 800319c:	2301      	movs	r3, #1
 800319e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80031a0:	2300      	movs	r3, #0
 80031a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031a4:	2300      	movs	r3, #0
 80031a6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(T_MISO_GPIO_Port, &GPIO_InitStruct);
 80031a8:	f107 031c 	add.w	r3, r7, #28
 80031ac:	4619      	mov	r1, r3
 80031ae:	480b      	ldr	r0, [pc, #44]	; (80031dc <MX_GPIO_Init+0x2c8>)
 80031b0:	f003 fca4 	bl	8006afc <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80031b4:	2302      	movs	r3, #2
 80031b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80031b8:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80031bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031be:	2300      	movs	r3, #0
 80031c0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80031c2:	f107 031c 	add.w	r3, r7, #28
 80031c6:	4619      	mov	r1, r3
 80031c8:	4804      	ldr	r0, [pc, #16]	; (80031dc <MX_GPIO_Init+0x2c8>)
 80031ca:	f003 fc97 	bl	8006afc <HAL_GPIO_Init>

}
 80031ce:	bf00      	nop
 80031d0:	3730      	adds	r7, #48	; 0x30
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}
 80031d6:	bf00      	nop
 80031d8:	40023800 	.word	0x40023800
 80031dc:	40021000 	.word	0x40021000
 80031e0:	40020800 	.word	0x40020800
 80031e4:	40020c00 	.word	0x40020c00
 80031e8:	40020400 	.word	0x40020400
 80031ec:	40020000 	.word	0x40020000

080031f0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b082      	sub	sp, #8
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 80031f8:	f013 fc74 	bl	8016ae4 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  osDelay(10);
 80031fc:	200a      	movs	r0, #10
 80031fe:	f00f fe03 	bl	8012e08 <osDelay>
 8003202:	e7fb      	b.n	80031fc <StartDefaultTask+0xc>

08003204 <Start_RTC>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_RTC */
void Start_RTC(void *argument)
{
 8003204:	b5b0      	push	{r4, r5, r7, lr}
 8003206:	f5ad 6d8c 	sub.w	sp, sp, #1120	; 0x460
 800320a:	af00      	add	r7, sp, #0
 800320c:	1d3b      	adds	r3, r7, #4
 800320e:	6018      	str	r0, [r3, #0]
		 * For STM32F407 discovery dev board needs remove R26, and connect battery to VBAT (near R26).
		 * Also, need solder the LF Crystal and two capacitors.
		 */

		// 1. Set time
		  RTC_TimeTypeDef sTime = {0};
 8003210:	f207 434c 	addw	r3, r7, #1100	; 0x44c
 8003214:	2200      	movs	r2, #0
 8003216:	601a      	str	r2, [r3, #0]
 8003218:	605a      	str	r2, [r3, #4]
 800321a:	609a      	str	r2, [r3, #8]
 800321c:	60da      	str	r2, [r3, #12]
 800321e:	611a      	str	r2, [r3, #16]
	//	  sTime.Minutes = 33;
	//	  sTime.Seconds = 00;
	//	  HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
		  // Set date

		  RTC_DateTypeDef sDate = {0};
 8003220:	2300      	movs	r3, #0
 8003222:	f8c7 3448 	str.w	r3, [r7, #1096]	; 0x448
	//	  HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
		  /////////////////////////////////////////////////////////////////////

	QUEUE_t msg;												// Make a queue

	char buff[50] = {0};
 8003226:	f107 0314 	add.w	r3, r7, #20
 800322a:	2200      	movs	r2, #0
 800322c:	601a      	str	r2, [r3, #0]
 800322e:	3304      	adds	r3, #4
 8003230:	222e      	movs	r2, #46	; 0x2e
 8003232:	2100      	movs	r1, #0
 8003234:	4618      	mov	r0, r3
 8003236:	f014 fad9 	bl	80177ec <memset>
	char buf[5] = {0};
 800323a:	f107 030c 	add.w	r3, r7, #12
 800323e:	2200      	movs	r2, #0
 8003240:	601a      	str	r2, [r3, #0]
 8003242:	2200      	movs	r2, #0
 8003244:	711a      	strb	r2, [r3, #4]
	char str_end_of_line[4] = {'\r','\n','\0'};
 8003246:	f107 0308 	add.w	r3, r7, #8
 800324a:	f640 220d 	movw	r2, #2573	; 0xa0d
 800324e:	601a      	str	r2, [r3, #0]

	static uint8_t i = 1;
	for(;;)
	{
		// Blue LED blink//
		HAL_GPIO_WritePin(GPIOD, LD6_Pin, GPIO_PIN_SET);
 8003250:	2201      	movs	r2, #1
 8003252:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003256:	4883      	ldr	r0, [pc, #524]	; (8003464 <Start_RTC+0x260>)
 8003258:	f003 ff00 	bl	800705c <HAL_GPIO_WritePin>
		osDelay(100);
 800325c:	2064      	movs	r0, #100	; 0x64
 800325e:	f00f fdd3 	bl	8012e08 <osDelay>
		HAL_GPIO_WritePin(GPIOD, LD6_Pin, GPIO_PIN_RESET);
 8003262:	2200      	movs	r2, #0
 8003264:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003268:	487e      	ldr	r0, [pc, #504]	; (8003464 <Start_RTC+0x260>)
 800326a:	f003 fef7 	bl	800705c <HAL_GPIO_WritePin>
		osDelay(900);
 800326e:	f44f 7061 	mov.w	r0, #900	; 0x384
 8003272:	f00f fdc9 	bl	8012e08 <osDelay>

		// RTC part
		HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);						// Get time (write in sDime struct)
 8003276:	f207 434c 	addw	r3, r7, #1100	; 0x44c
 800327a:	2200      	movs	r2, #0
 800327c:	4619      	mov	r1, r3
 800327e:	487a      	ldr	r0, [pc, #488]	; (8003468 <Start_RTC+0x264>)
 8003280:	f007 fa18 	bl	800a6b4 <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);						// Get data (write in sDime struct)
 8003284:	f507 6389 	add.w	r3, r7, #1096	; 0x448
 8003288:	2200      	movs	r2, #0
 800328a:	4619      	mov	r1, r3
 800328c:	4876      	ldr	r0, [pc, #472]	; (8003468 <Start_RTC+0x264>)
 800328e:	f007 fb16 	bl	800a8be <HAL_RTC_GetDate>

		memset(msg.Buf, 0, sizeof(msg.Buf));								// Fill in buff '\0'
 8003292:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003296:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800329a:	2100      	movs	r1, #0
 800329c:	4618      	mov	r0, r3
 800329e:	f014 faa5 	bl	80177ec <memset>
		memset(buff, 0, sizeof(buff));
 80032a2:	f107 0314 	add.w	r3, r7, #20
 80032a6:	2232      	movs	r2, #50	; 0x32
 80032a8:	2100      	movs	r1, #0
 80032aa:	4618      	mov	r0, r3
 80032ac:	f014 fa9e 	bl	80177ec <memset>

		strcat(msg.Buf, "RTC DATA AND TIME >>>>>>>    " );
 80032b0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80032b4:	4618      	mov	r0, r3
 80032b6:	f7fc ff8b 	bl	80001d0 <strlen>
 80032ba:	4603      	mov	r3, r0
 80032bc:	461a      	mov	r2, r3
 80032be:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80032c2:	4413      	add	r3, r2
 80032c4:	4a69      	ldr	r2, [pc, #420]	; (800346c <Start_RTC+0x268>)
 80032c6:	461d      	mov	r5, r3
 80032c8:	4614      	mov	r4, r2
 80032ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80032cc:	6028      	str	r0, [r5, #0]
 80032ce:	6069      	str	r1, [r5, #4]
 80032d0:	60aa      	str	r2, [r5, #8]
 80032d2:	60eb      	str	r3, [r5, #12]
 80032d4:	cc07      	ldmia	r4!, {r0, r1, r2}
 80032d6:	6128      	str	r0, [r5, #16]
 80032d8:	6169      	str	r1, [r5, #20]
 80032da:	61aa      	str	r2, [r5, #24]
 80032dc:	8823      	ldrh	r3, [r4, #0]
 80032de:	83ab      	strh	r3, [r5, #28]

		// Date
		itoa(sDate.Year, buf, 10);
 80032e0:	f897 344b 	ldrb.w	r3, [r7, #1099]	; 0x44b
 80032e4:	4618      	mov	r0, r3
 80032e6:	f107 030c 	add.w	r3, r7, #12
 80032ea:	220a      	movs	r2, #10
 80032ec:	4619      	mov	r1, r3
 80032ee:	f014 fa59 	bl	80177a4 <itoa>
		strcat(msg.Buf, buf);
 80032f2:	f107 020c 	add.w	r2, r7, #12
 80032f6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80032fa:	4611      	mov	r1, r2
 80032fc:	4618      	mov	r0, r3
 80032fe:	f015 f86e 	bl	80183de <strcat>

		itoa(sDate.Month, buf, 10);
 8003302:	f897 3449 	ldrb.w	r3, [r7, #1097]	; 0x449
 8003306:	4618      	mov	r0, r3
 8003308:	f107 030c 	add.w	r3, r7, #12
 800330c:	220a      	movs	r2, #10
 800330e:	4619      	mov	r1, r3
 8003310:	f014 fa48 	bl	80177a4 <itoa>
		strcat(msg.Buf, "-");
 8003314:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003318:	4618      	mov	r0, r3
 800331a:	f7fc ff59 	bl	80001d0 <strlen>
 800331e:	4603      	mov	r3, r0
 8003320:	461a      	mov	r2, r3
 8003322:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003326:	4413      	add	r3, r2
 8003328:	4951      	ldr	r1, [pc, #324]	; (8003470 <Start_RTC+0x26c>)
 800332a:	461a      	mov	r2, r3
 800332c:	460b      	mov	r3, r1
 800332e:	881b      	ldrh	r3, [r3, #0]
 8003330:	8013      	strh	r3, [r2, #0]
		strcat(msg.Buf, buf);
 8003332:	f107 020c 	add.w	r2, r7, #12
 8003336:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800333a:	4611      	mov	r1, r2
 800333c:	4618      	mov	r0, r3
 800333e:	f015 f84e 	bl	80183de <strcat>

		itoa(sDate.Date, buf, 10);
 8003342:	f897 344a 	ldrb.w	r3, [r7, #1098]	; 0x44a
 8003346:	4618      	mov	r0, r3
 8003348:	f107 030c 	add.w	r3, r7, #12
 800334c:	220a      	movs	r2, #10
 800334e:	4619      	mov	r1, r3
 8003350:	f014 fa28 	bl	80177a4 <itoa>
		strcat(msg.Buf, "-");
 8003354:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003358:	4618      	mov	r0, r3
 800335a:	f7fc ff39 	bl	80001d0 <strlen>
 800335e:	4603      	mov	r3, r0
 8003360:	461a      	mov	r2, r3
 8003362:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003366:	4413      	add	r3, r2
 8003368:	4941      	ldr	r1, [pc, #260]	; (8003470 <Start_RTC+0x26c>)
 800336a:	461a      	mov	r2, r3
 800336c:	460b      	mov	r3, r1
 800336e:	881b      	ldrh	r3, [r3, #0]
 8003370:	8013      	strh	r3, [r2, #0]
		strcat(msg.Buf, buf);
 8003372:	f107 020c 	add.w	r2, r7, #12
 8003376:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800337a:	4611      	mov	r1, r2
 800337c:	4618      	mov	r0, r3
 800337e:	f015 f82e 	bl	80183de <strcat>

		strcat(msg.Buf, " | ");
 8003382:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003386:	4618      	mov	r0, r3
 8003388:	f7fc ff22 	bl	80001d0 <strlen>
 800338c:	4603      	mov	r3, r0
 800338e:	461a      	mov	r2, r3
 8003390:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003394:	4413      	add	r3, r2
 8003396:	4a37      	ldr	r2, [pc, #220]	; (8003474 <Start_RTC+0x270>)
 8003398:	6810      	ldr	r0, [r2, #0]
 800339a:	6018      	str	r0, [r3, #0]

		// Time
		itoa(sTime.Hours, buf, 10);
 800339c:	f897 344c 	ldrb.w	r3, [r7, #1100]	; 0x44c
 80033a0:	4618      	mov	r0, r3
 80033a2:	f107 030c 	add.w	r3, r7, #12
 80033a6:	220a      	movs	r2, #10
 80033a8:	4619      	mov	r1, r3
 80033aa:	f014 f9fb 	bl	80177a4 <itoa>
		strcat(msg.Buf, buf);
 80033ae:	f107 020c 	add.w	r2, r7, #12
 80033b2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80033b6:	4611      	mov	r1, r2
 80033b8:	4618      	mov	r0, r3
 80033ba:	f015 f810 	bl	80183de <strcat>

		itoa(sTime.Minutes, buf, 10);
 80033be:	f897 344d 	ldrb.w	r3, [r7, #1101]	; 0x44d
 80033c2:	4618      	mov	r0, r3
 80033c4:	f107 030c 	add.w	r3, r7, #12
 80033c8:	220a      	movs	r2, #10
 80033ca:	4619      	mov	r1, r3
 80033cc:	f014 f9ea 	bl	80177a4 <itoa>
		strcat(msg.Buf, ":");
 80033d0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80033d4:	4618      	mov	r0, r3
 80033d6:	f7fc fefb 	bl	80001d0 <strlen>
 80033da:	4603      	mov	r3, r0
 80033dc:	461a      	mov	r2, r3
 80033de:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80033e2:	4413      	add	r3, r2
 80033e4:	4924      	ldr	r1, [pc, #144]	; (8003478 <Start_RTC+0x274>)
 80033e6:	461a      	mov	r2, r3
 80033e8:	460b      	mov	r3, r1
 80033ea:	881b      	ldrh	r3, [r3, #0]
 80033ec:	8013      	strh	r3, [r2, #0]
		strcat(msg.Buf, buf);
 80033ee:	f107 020c 	add.w	r2, r7, #12
 80033f2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80033f6:	4611      	mov	r1, r2
 80033f8:	4618      	mov	r0, r3
 80033fa:	f014 fff0 	bl	80183de <strcat>

		itoa(sTime.Seconds, buf, 10);
 80033fe:	f897 344e 	ldrb.w	r3, [r7, #1102]	; 0x44e
 8003402:	4618      	mov	r0, r3
 8003404:	f107 030c 	add.w	r3, r7, #12
 8003408:	220a      	movs	r2, #10
 800340a:	4619      	mov	r1, r3
 800340c:	f014 f9ca 	bl	80177a4 <itoa>
		strcat(msg.Buf, ":");
 8003410:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003414:	4618      	mov	r0, r3
 8003416:	f7fc fedb 	bl	80001d0 <strlen>
 800341a:	4603      	mov	r3, r0
 800341c:	461a      	mov	r2, r3
 800341e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003422:	4413      	add	r3, r2
 8003424:	4914      	ldr	r1, [pc, #80]	; (8003478 <Start_RTC+0x274>)
 8003426:	461a      	mov	r2, r3
 8003428:	460b      	mov	r3, r1
 800342a:	881b      	ldrh	r3, [r3, #0]
 800342c:	8013      	strh	r3, [r2, #0]
		strcat(msg.Buf, buf);
 800342e:	f107 020c 	add.w	r2, r7, #12
 8003432:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003436:	4611      	mov	r1, r2
 8003438:	4618      	mov	r0, r3
 800343a:	f014 ffd0 	bl	80183de <strcat>

		strcat(msg.Buf, str_end_of_line);
 800343e:	f107 0208 	add.w	r2, r7, #8
 8003442:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003446:	4611      	mov	r1, r2
 8003448:	4618      	mov	r0, r3
 800344a:	f014 ffc8 	bl	80183de <strcat>
		osMessageQueuePut(UARTQueueHandle, &msg, 0, osWaitForever);					// Write data on queue (In will print on StartUART_Task task)
 800344e:	4b0b      	ldr	r3, [pc, #44]	; (800347c <Start_RTC+0x278>)
 8003450:	6818      	ldr	r0, [r3, #0]
 8003452:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8003456:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800345a:	2200      	movs	r2, #0
 800345c:	f00f fea6 	bl	80131ac <osMessageQueuePut>
		HAL_GPIO_WritePin(GPIOD, LD6_Pin, GPIO_PIN_SET);
 8003460:	e6f6      	b.n	8003250 <Start_RTC+0x4c>
 8003462:	bf00      	nop
 8003464:	40020c00 	.word	0x40020c00
 8003468:	2000ee68 	.word	0x2000ee68
 800346c:	0801a930 	.word	0x0801a930
 8003470:	0801a950 	.word	0x0801a950
 8003474:	0801a954 	.word	0x0801a954
 8003478:	0801a958 	.word	0x0801a958
 800347c:	2000ad7c 	.word	0x2000ad7c

08003480 <Start_Show_Resources>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_Show_Resources */
void Start_Show_Resources(void *argument)
{
 8003480:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003482:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8003486:	af00      	add	r7, sp, #0
 8003488:	1d3b      	adds	r3, r7, #4
 800348a:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN Start_Show_Resources */
  /* Infinite loop */
  for(;;)
  {
	  osDelay(5000);												// Every 5 second task management will print data
 800348c:	f241 3088 	movw	r0, #5000	; 0x1388
 8003490:	f00f fcba 	bl	8012e08 <osDelay>

	  char str_end_of_line[3] = {'\r','\n'};
 8003494:	4a90      	ldr	r2, [pc, #576]	; (80036d8 <Start_Show_Resources+0x258>)
 8003496:	f207 435c 	addw	r3, r7, #1116	; 0x45c
 800349a:	6812      	ldr	r2, [r2, #0]
 800349c:	4611      	mov	r1, r2
 800349e:	8019      	strh	r1, [r3, #0]
 80034a0:	3302      	adds	r3, #2
 80034a2:	0c12      	lsrs	r2, r2, #16
 80034a4:	701a      	strb	r2, [r3, #0]
	  char str_sig = '-';
 80034a6:	232d      	movs	r3, #45	; 0x2d
 80034a8:	f887 345f 	strb.w	r3, [r7, #1119]	; 0x45f
	  char buff[10] = {0};
 80034ac:	2300      	movs	r3, #0
 80034ae:	f8c7 3450 	str.w	r3, [r7, #1104]	; 0x450
 80034b2:	f207 4354 	addw	r3, r7, #1108	; 0x454
 80034b6:	2200      	movs	r2, #0
 80034b8:	601a      	str	r2, [r3, #0]
 80034ba:	809a      	strh	r2, [r3, #4]

	  QUEUE_t msg;												// Make a queue
	  memset(msg.Buf, 0, sizeof(msg.Buf));						// Fill in buff '\0'
 80034bc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80034c0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80034c4:	2100      	movs	r1, #0
 80034c6:	4618      	mov	r0, r3
 80034c8:	f014 f990 	bl	80177ec <memset>
	  strcat(msg.Buf, ">>>>> Free heap memory: ");				// Add string to another (Total heap)
 80034cc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80034d0:	4618      	mov	r0, r3
 80034d2:	f7fc fe7d 	bl	80001d0 <strlen>
 80034d6:	4603      	mov	r3, r0
 80034d8:	461a      	mov	r2, r3
 80034da:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80034de:	4413      	add	r3, r2
 80034e0:	4a7e      	ldr	r2, [pc, #504]	; (80036dc <Start_Show_Resources+0x25c>)
 80034e2:	461d      	mov	r5, r3
 80034e4:	4614      	mov	r4, r2
 80034e6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80034e8:	6028      	str	r0, [r5, #0]
 80034ea:	6069      	str	r1, [r5, #4]
 80034ec:	60aa      	str	r2, [r5, #8]
 80034ee:	60eb      	str	r3, [r5, #12]
 80034f0:	cc03      	ldmia	r4!, {r0, r1}
 80034f2:	6128      	str	r0, [r5, #16]
 80034f4:	6169      	str	r1, [r5, #20]
 80034f6:	7823      	ldrb	r3, [r4, #0]
 80034f8:	762b      	strb	r3, [r5, #24]

	  freemem = xPortGetFreeHeapSize();							// Function return how many free memory.
 80034fa:	f013 fa2b 	bl	8016954 <xPortGetFreeHeapSize>
 80034fe:	4603      	mov	r3, r0
 8003500:	461a      	mov	r2, r3
 8003502:	4b77      	ldr	r3, [pc, #476]	; (80036e0 <Start_Show_Resources+0x260>)
 8003504:	601a      	str	r2, [r3, #0]
	  itoa(freemem, buff, 10);
 8003506:	4b76      	ldr	r3, [pc, #472]	; (80036e0 <Start_Show_Resources+0x260>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f507 618a 	add.w	r1, r7, #1104	; 0x450
 800350e:	220a      	movs	r2, #10
 8003510:	4618      	mov	r0, r3
 8003512:	f014 f947 	bl	80177a4 <itoa>
	  strcat(msg.Buf, buff);
 8003516:	f507 628a 	add.w	r2, r7, #1104	; 0x450
 800351a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800351e:	4611      	mov	r1, r2
 8003520:	4618      	mov	r0, r3
 8003522:	f014 ff5c 	bl	80183de <strcat>
	  strcat(msg.Buf, str_end_of_line);
 8003526:	f207 425c 	addw	r2, r7, #1116	; 0x45c
 800352a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800352e:	4611      	mov	r1, r2
 8003530:	4618      	mov	r0, r3
 8003532:	f014 ff54 	bl	80183de <strcat>

	  // add a hat
	  strcat(msg.Buf, "| TASK NAME  | STATUS | PRIOR | STACK | NUM |\n\r\0");
 8003536:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800353a:	4618      	mov	r0, r3
 800353c:	f7fc fe48 	bl	80001d0 <strlen>
 8003540:	4603      	mov	r3, r0
 8003542:	461a      	mov	r2, r3
 8003544:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003548:	4413      	add	r3, r2
 800354a:	4a66      	ldr	r2, [pc, #408]	; (80036e4 <Start_Show_Resources+0x264>)
 800354c:	4614      	mov	r4, r2
 800354e:	469c      	mov	ip, r3
 8003550:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8003554:	4665      	mov	r5, ip
 8003556:	4626      	mov	r6, r4
 8003558:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800355a:	6028      	str	r0, [r5, #0]
 800355c:	6069      	str	r1, [r5, #4]
 800355e:	60aa      	str	r2, [r5, #8]
 8003560:	60eb      	str	r3, [r5, #12]
 8003562:	3410      	adds	r4, #16
 8003564:	f10c 0c10 	add.w	ip, ip, #16
 8003568:	4574      	cmp	r4, lr
 800356a:	d1f3      	bne.n	8003554 <Start_Show_Resources+0xd4>

	  vTaskList(str_management_memory_str);						// Fill in str_management_memory_str array management task information
 800356c:	485e      	ldr	r0, [pc, #376]	; (80036e8 <Start_Show_Resources+0x268>)
 800356e:	f012 f9a5 	bl	80158bc <vTaskList>

	  // Finding the  end of string
	  uint16_t buffer_size = 0;
 8003572:	2300      	movs	r3, #0
 8003574:	f8a7 3466 	strh.w	r3, [r7, #1126]	; 0x466
	  while(msg.Buf[buffer_size] != '\0')
 8003578:	e004      	b.n	8003584 <Start_Show_Resources+0x104>
	  {
	  	buffer_size ++;
 800357a:	f8b7 3466 	ldrh.w	r3, [r7, #1126]	; 0x466
 800357e:	3301      	adds	r3, #1
 8003580:	f8a7 3466 	strh.w	r3, [r7, #1126]	; 0x466
	  while(msg.Buf[buffer_size] != '\0')
 8003584:	f8b7 3466 	ldrh.w	r3, [r7, #1126]	; 0x466
 8003588:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800358c:	5cd3      	ldrb	r3, [r2, r3]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d1f3      	bne.n	800357a <Start_Show_Resources+0xfa>
	  }

	  // Add str_management_memory_str to queue string
	  int i = 0;
 8003592:	2300      	movs	r3, #0
 8003594:	f8c7 3460 	str.w	r3, [r7, #1120]	; 0x460
	  for(i = 0; str_management_memory_str[i] != '\0'; i++)
 8003598:	2300      	movs	r3, #0
 800359a:	f8c7 3460 	str.w	r3, [r7, #1120]	; 0x460
 800359e:	e011      	b.n	80035c4 <Start_Show_Resources+0x144>
	  {
	  	// add data to queue
	  	msg.Buf[buffer_size + i] = str_management_memory_str[i];
 80035a0:	f8b7 2466 	ldrh.w	r2, [r7, #1126]	; 0x466
 80035a4:	f8d7 3460 	ldr.w	r3, [r7, #1120]	; 0x460
 80035a8:	4413      	add	r3, r2
 80035aa:	494f      	ldr	r1, [pc, #316]	; (80036e8 <Start_Show_Resources+0x268>)
 80035ac:	f8d7 2460 	ldr.w	r2, [r7, #1120]	; 0x460
 80035b0:	440a      	add	r2, r1
 80035b2:	7811      	ldrb	r1, [r2, #0]
 80035b4:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80035b8:	54d1      	strb	r1, [r2, r3]
	  for(i = 0; str_management_memory_str[i] != '\0'; i++)
 80035ba:	f8d7 3460 	ldr.w	r3, [r7, #1120]	; 0x460
 80035be:	3301      	adds	r3, #1
 80035c0:	f8c7 3460 	str.w	r3, [r7, #1120]	; 0x460
 80035c4:	4a48      	ldr	r2, [pc, #288]	; (80036e8 <Start_Show_Resources+0x268>)
 80035c6:	f8d7 3460 	ldr.w	r3, [r7, #1120]	; 0x460
 80035ca:	4413      	add	r3, r2
 80035cc:	781b      	ldrb	r3, [r3, #0]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d1e6      	bne.n	80035a0 <Start_Show_Resources+0x120>
	  }

	  // add a hat
	  char str_line[] = {"-----------------------\n\r"};
 80035d2:	4b46      	ldr	r3, [pc, #280]	; (80036ec <Start_Show_Resources+0x26c>)
 80035d4:	f207 4434 	addw	r4, r7, #1076	; 0x434
 80035d8:	461d      	mov	r5, r3
 80035da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80035dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80035de:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80035e2:	c403      	stmia	r4!, {r0, r1}
 80035e4:	8022      	strh	r2, [r4, #0]
	  char str_head_2[] = {"| TASK NAME | ABS TIME | TASK TIME% |\n\r"};
 80035e6:	f107 030c 	add.w	r3, r7, #12
 80035ea:	4a41      	ldr	r2, [pc, #260]	; (80036f0 <Start_Show_Resources+0x270>)
 80035ec:	461c      	mov	r4, r3
 80035ee:	4615      	mov	r5, r2
 80035f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80035f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80035f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80035f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80035f8:	e895 0003 	ldmia.w	r5, {r0, r1}
 80035fc:	e884 0003 	stmia.w	r4, {r0, r1}
	  strcat(msg.Buf, str_line);
 8003600:	f207 4234 	addw	r2, r7, #1076	; 0x434
 8003604:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003608:	4611      	mov	r1, r2
 800360a:	4618      	mov	r0, r3
 800360c:	f014 fee7 	bl	80183de <strcat>
	  strcat(msg.Buf, str_head_2);
 8003610:	f107 020c 	add.w	r2, r7, #12
 8003614:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003618:	4611      	mov	r1, r2
 800361a:	4618      	mov	r0, r3
 800361c:	f014 fedf 	bl	80183de <strcat>

	  memset(str_management_memory_str, 0, sizeof(str_management_memory_str));	// Clean buffer
 8003620:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003624:	2100      	movs	r1, #0
 8003626:	4830      	ldr	r0, [pc, #192]	; (80036e8 <Start_Show_Resources+0x268>)
 8003628:	f014 f8e0 	bl	80177ec <memset>

	  vTaskGetRunTimeStats(str_management_memory_str);							// Function return how much time all functions running.
 800362c:	482e      	ldr	r0, [pc, #184]	; (80036e8 <Start_Show_Resources+0x268>)
 800362e:	f012 f9db 	bl	80159e8 <vTaskGetRunTimeStats>

	  buffer_size = buffer_size + i + (sizeof(str_line)-1) + (sizeof(str_head_2)-1);
 8003632:	f8d7 3460 	ldr.w	r3, [r7, #1120]	; 0x460
 8003636:	b29a      	uxth	r2, r3
 8003638:	f8b7 3466 	ldrh.w	r3, [r7, #1126]	; 0x466
 800363c:	4413      	add	r3, r2
 800363e:	b29b      	uxth	r3, r3
 8003640:	3340      	adds	r3, #64	; 0x40
 8003642:	f8a7 3466 	strh.w	r3, [r7, #1126]	; 0x466
	  for(i = 0; str_management_memory_str[i] != '\0'; i++)
 8003646:	2300      	movs	r3, #0
 8003648:	f8c7 3460 	str.w	r3, [r7, #1120]	; 0x460
 800364c:	e011      	b.n	8003672 <Start_Show_Resources+0x1f2>
	  {
	  	// add data to queue
	  	msg.Buf[buffer_size + i] = str_management_memory_str[i];
 800364e:	f8b7 2466 	ldrh.w	r2, [r7, #1126]	; 0x466
 8003652:	f8d7 3460 	ldr.w	r3, [r7, #1120]	; 0x460
 8003656:	4413      	add	r3, r2
 8003658:	4923      	ldr	r1, [pc, #140]	; (80036e8 <Start_Show_Resources+0x268>)
 800365a:	f8d7 2460 	ldr.w	r2, [r7, #1120]	; 0x460
 800365e:	440a      	add	r2, r1
 8003660:	7811      	ldrb	r1, [r2, #0]
 8003662:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8003666:	54d1      	strb	r1, [r2, r3]
	  for(i = 0; str_management_memory_str[i] != '\0'; i++)
 8003668:	f8d7 3460 	ldr.w	r3, [r7, #1120]	; 0x460
 800366c:	3301      	adds	r3, #1
 800366e:	f8c7 3460 	str.w	r3, [r7, #1120]	; 0x460
 8003672:	4a1d      	ldr	r2, [pc, #116]	; (80036e8 <Start_Show_Resources+0x268>)
 8003674:	f8d7 3460 	ldr.w	r3, [r7, #1120]	; 0x460
 8003678:	4413      	add	r3, r2
 800367a:	781b      	ldrb	r3, [r3, #0]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d1e6      	bne.n	800364e <Start_Show_Resources+0x1ce>
	  }
	  strcat(msg.Buf, "#########################################\n\r");
 8003680:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003684:	4618      	mov	r0, r3
 8003686:	f7fc fda3 	bl	80001d0 <strlen>
 800368a:	4603      	mov	r3, r0
 800368c:	461a      	mov	r2, r3
 800368e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003692:	4413      	add	r3, r2
 8003694:	4a17      	ldr	r2, [pc, #92]	; (80036f4 <Start_Show_Resources+0x274>)
 8003696:	4614      	mov	r4, r2
 8003698:	469c      	mov	ip, r3
 800369a:	f104 0e20 	add.w	lr, r4, #32
 800369e:	4665      	mov	r5, ip
 80036a0:	4626      	mov	r6, r4
 80036a2:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80036a4:	6028      	str	r0, [r5, #0]
 80036a6:	6069      	str	r1, [r5, #4]
 80036a8:	60aa      	str	r2, [r5, #8]
 80036aa:	60eb      	str	r3, [r5, #12]
 80036ac:	3410      	adds	r4, #16
 80036ae:	f10c 0c10 	add.w	ip, ip, #16
 80036b2:	4574      	cmp	r4, lr
 80036b4:	d1f3      	bne.n	800369e <Start_Show_Resources+0x21e>
 80036b6:	4665      	mov	r5, ip
 80036b8:	4623      	mov	r3, r4
 80036ba:	cb07      	ldmia	r3!, {r0, r1, r2}
 80036bc:	6028      	str	r0, [r5, #0]
 80036be:	6069      	str	r1, [r5, #4]
 80036c0:	60aa      	str	r2, [r5, #8]

	  osMessageQueuePut(UARTQueueHandle, &msg, 0, osWaitForever);					// Write data on queue (In will print on StartUART_Task task)
 80036c2:	4b0d      	ldr	r3, [pc, #52]	; (80036f8 <Start_Show_Resources+0x278>)
 80036c4:	6818      	ldr	r0, [r3, #0]
 80036c6:	f107 0134 	add.w	r1, r7, #52	; 0x34
 80036ca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80036ce:	2200      	movs	r2, #0
 80036d0:	f00f fd6c 	bl	80131ac <osMessageQueuePut>
  {
 80036d4:	e6da      	b.n	800348c <Start_Show_Resources+0xc>
 80036d6:	bf00      	nop
 80036d8:	0801a9d8 	.word	0x0801a9d8
 80036dc:	0801a95c 	.word	0x0801a95c
 80036e0:	200027a0 	.word	0x200027a0
 80036e4:	0801a978 	.word	0x0801a978
 80036e8:	200023b8 	.word	0x200023b8
 80036ec:	0801a9dc 	.word	0x0801a9dc
 80036f0:	0801a9f8 	.word	0x0801a9f8
 80036f4:	0801a9ac 	.word	0x0801a9ac
 80036f8:	2000ad7c 	.word	0x2000ad7c

080036fc <Start_UART_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_UART_Task */
void Start_UART_Task(void *argument)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	f5ad 6d82 	sub.w	sp, sp, #1040	; 0x410
 8003702:	af00      	add	r7, sp, #0
 8003704:	1d3b      	adds	r3, r7, #4
 8003706:	6018      	str	r0, [r3, #0]
  /* Infinite loop */
  QUEUE_t msg;
  for(;;)
  {
	// osMessageQueueGet waiting data on a queue (If data are in queue so print it)
	osMessageQueueGet(UARTQueueHandle, &msg, 0, osWaitForever);			// Write for data on queue
 8003708:	4b12      	ldr	r3, [pc, #72]	; (8003754 <Start_UART_Task+0x58>)
 800370a:	6818      	ldr	r0, [r3, #0]
 800370c:	f107 010c 	add.w	r1, r7, #12
 8003710:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003714:	2200      	movs	r2, #0
 8003716:	f00f fda9 	bl	801326c <osMessageQueueGet>
	// Counting how many characters will be transmitted
	uint16_t buffer_size = 0;
 800371a:	2300      	movs	r3, #0
 800371c:	f8a7 340e 	strh.w	r3, [r7, #1038]	; 0x40e
	while(msg.Buf[buffer_size] != '\0')
 8003720:	e004      	b.n	800372c <Start_UART_Task+0x30>
	{
		buffer_size ++;
 8003722:	f8b7 340e 	ldrh.w	r3, [r7, #1038]	; 0x40e
 8003726:	3301      	adds	r3, #1
 8003728:	f8a7 340e 	strh.w	r3, [r7, #1038]	; 0x40e
	while(msg.Buf[buffer_size] != '\0')
 800372c:	f8b7 340e 	ldrh.w	r3, [r7, #1038]	; 0x40e
 8003730:	f107 020c 	add.w	r2, r7, #12
 8003734:	5cd3      	ldrb	r3, [r2, r3]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d1f3      	bne.n	8003722 <Start_UART_Task+0x26>
	}
	// Transmit over virtual comport
	CDC_Transmit_FS(msg.Buf, buffer_size);						// Transmit data over virtual comport
 800373a:	f8b7 240e 	ldrh.w	r2, [r7, #1038]	; 0x40e
 800373e:	f107 030c 	add.w	r3, r7, #12
 8003742:	4611      	mov	r1, r2
 8003744:	4618      	mov	r0, r3
 8003746:	f013 fa8b 	bl	8016c60 <CDC_Transmit_FS>
    osDelay(1);
 800374a:	2001      	movs	r0, #1
 800374c:	f00f fb5c 	bl	8012e08 <osDelay>
  {
 8003750:	e7da      	b.n	8003708 <Start_UART_Task+0xc>
 8003752:	bf00      	nop
 8003754:	2000ad7c 	.word	0x2000ad7c

08003758 <Start_bme280>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_bme280 */
void Start_bme280(void *argument)
{
 8003758:	b5b0      	push	{r4, r5, r7, lr}
 800375a:	f5ad 6d8f 	sub.w	sp, sp, #1144	; 0x478
 800375e:	af04      	add	r7, sp, #16
 8003760:	1d3b      	adds	r3, r7, #4
 8003762:	6018      	str	r0, [r3, #0]
  /* Infinite loop */

	QUEUE_t msg;												// Make a queue
	//memset(msg.Buf, 0, sizeof(msg.Buf));						// Fill in buff '\0'

	uint16_t STATUS=0;
 8003764:	2300      	movs	r3, #0
 8003766:	f8a7 3466 	strh.w	r3, [r7, #1126]	; 0x466
	uint16_t addres_device = 0x76;  		 	// BME280
 800376a:	2376      	movs	r3, #118	; 0x76
 800376c:	f8a7 3464 	strh.w	r3, [r7, #1124]	; 0x464
	uint16_t id_addr = 0xD0;
 8003770:	23d0      	movs	r3, #208	; 0xd0
 8003772:	f8a7 3462 	strh.w	r3, [r7, #1122]	; 0x462
	uint8_t id = 96;							// in hex form
 8003776:	2360      	movs	r3, #96	; 0x60
 8003778:	f887 3461 	strb.w	r3, [r7, #1121]	; 0x461
	uint8_t buff=0;        						// Return 0x96 -> Dec 60
 800377c:	f107 0353 	add.w	r3, r7, #83	; 0x53
 8003780:	2200      	movs	r2, #0
 8003782:	701a      	strb	r2, [r3, #0]

	// For debug
	STATUS = HAL_I2C_Mem_Read(&hi2c3, addres_device<<1, id_addr, 1, &buff, 1, 1000);
 8003784:	f8b7 3464 	ldrh.w	r3, [r7, #1124]	; 0x464
 8003788:	005b      	lsls	r3, r3, #1
 800378a:	b299      	uxth	r1, r3
 800378c:	f8b7 2462 	ldrh.w	r2, [r7, #1122]	; 0x462
 8003790:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003794:	9302      	str	r3, [sp, #8]
 8003796:	2301      	movs	r3, #1
 8003798:	9301      	str	r3, [sp, #4]
 800379a:	f107 0353 	add.w	r3, r7, #83	; 0x53
 800379e:	9300      	str	r3, [sp, #0]
 80037a0:	2301      	movs	r3, #1
 80037a2:	48bb      	ldr	r0, [pc, #748]	; (8003a90 <Start_bme280+0x338>)
 80037a4:	f004 f8dc 	bl	8007960 <HAL_I2C_Mem_Read>
 80037a8:	4603      	mov	r3, r0
 80037aa:	f8a7 3466 	strh.w	r3, [r7, #1126]	; 0x466
		// Error !!! BME280 didn't found
	}


	// Init BME280
	dev.dev_id = BME280_I2C_ADDR_PRIM;
 80037ae:	4bb9      	ldr	r3, [pc, #740]	; (8003a94 <Start_bme280+0x33c>)
 80037b0:	2276      	movs	r2, #118	; 0x76
 80037b2:	705a      	strb	r2, [r3, #1]
	dev.intf = BME280_I2C_INTF;
 80037b4:	4bb7      	ldr	r3, [pc, #732]	; (8003a94 <Start_bme280+0x33c>)
 80037b6:	2201      	movs	r2, #1
 80037b8:	709a      	strb	r2, [r3, #2]
	dev.read = user_i2c_read;
 80037ba:	4bb6      	ldr	r3, [pc, #728]	; (8003a94 <Start_bme280+0x33c>)
 80037bc:	4ab6      	ldr	r2, [pc, #728]	; (8003a98 <Start_bme280+0x340>)
 80037be:	605a      	str	r2, [r3, #4]
	dev.write = user_i2c_write;
 80037c0:	4bb4      	ldr	r3, [pc, #720]	; (8003a94 <Start_bme280+0x33c>)
 80037c2:	4ab6      	ldr	r2, [pc, #728]	; (8003a9c <Start_bme280+0x344>)
 80037c4:	609a      	str	r2, [r3, #8]
	dev.delay_ms = user_delay_ms;
 80037c6:	4bb3      	ldr	r3, [pc, #716]	; (8003a94 <Start_bme280+0x33c>)
 80037c8:	4ab5      	ldr	r2, [pc, #724]	; (8003aa0 <Start_bme280+0x348>)
 80037ca:	60da      	str	r2, [r3, #12]

	rslt = bme280_init(&dev);
 80037cc:	48b1      	ldr	r0, [pc, #708]	; (8003a94 <Start_bme280+0x33c>)
 80037ce:	f001 f977 	bl	8004ac0 <bme280_init>
 80037d2:	4603      	mov	r3, r0
 80037d4:	461a      	mov	r2, r3
 80037d6:	4bb3      	ldr	r3, [pc, #716]	; (8003aa4 <Start_bme280+0x34c>)
 80037d8:	701a      	strb	r2, [r3, #0]

	dev.settings.osr_h = BME280_OVERSAMPLING_1X;
 80037da:	4bae      	ldr	r3, [pc, #696]	; (8003a94 <Start_bme280+0x33c>)
 80037dc:	2201      	movs	r2, #1
 80037de:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	dev.settings.osr_p = BME280_OVERSAMPLING_16X;
 80037e2:	4bac      	ldr	r3, [pc, #688]	; (8003a94 <Start_bme280+0x33c>)
 80037e4:	2205      	movs	r2, #5
 80037e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	dev.settings.osr_t = BME280_OVERSAMPLING_2X;
 80037ea:	4baa      	ldr	r3, [pc, #680]	; (8003a94 <Start_bme280+0x33c>)
 80037ec:	2202      	movs	r2, #2
 80037ee:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	dev.settings.filter = BME280_FILTER_COEFF_16;
 80037f2:	4ba8      	ldr	r3, [pc, #672]	; (8003a94 <Start_bme280+0x33c>)
 80037f4:	2204      	movs	r2, #4
 80037f6:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
	rslt = bme280_set_sensor_settings(BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL | BME280_OSR_HUM_SEL | BME280_FILTER_SEL, &dev);
 80037fa:	49a6      	ldr	r1, [pc, #664]	; (8003a94 <Start_bme280+0x33c>)
 80037fc:	200f      	movs	r0, #15
 80037fe:	f001 fa51 	bl	8004ca4 <bme280_set_sensor_settings>
 8003802:	4603      	mov	r3, r0
 8003804:	461a      	mov	r2, r3
 8003806:	4ba7      	ldr	r3, [pc, #668]	; (8003aa4 <Start_bme280+0x34c>)
 8003808:	701a      	strb	r2, [r3, #0]

	rslt = bme280_set_sensor_mode(BME280_NORMAL_MODE, &dev);
 800380a:	49a2      	ldr	r1, [pc, #648]	; (8003a94 <Start_bme280+0x33c>)
 800380c:	2003      	movs	r0, #3
 800380e:	f001 fa9e 	bl	8004d4e <bme280_set_sensor_mode>
 8003812:	4603      	mov	r3, r0
 8003814:	461a      	mov	r2, r3
 8003816:	4ba3      	ldr	r3, [pc, #652]	; (8003aa4 <Start_bme280+0x34c>)
 8003818:	701a      	strb	r2, [r3, #0]

	dev.delay_ms(40);
 800381a:	4b9e      	ldr	r3, [pc, #632]	; (8003a94 <Start_bme280+0x33c>)
 800381c:	68db      	ldr	r3, [r3, #12]
 800381e:	2028      	movs	r0, #40	; 0x28
 8003820:	4798      	blx	r3

  for(;;)
  {
	  osDelay(1000);
 8003822:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003826:	f00f faef 	bl	8012e08 <osDelay>

	  char str_t_h_and_p[60] = {0};
 800382a:	f107 0308 	add.w	r3, r7, #8
 800382e:	2200      	movs	r2, #0
 8003830:	601a      	str	r2, [r3, #0]
 8003832:	3304      	adds	r3, #4
 8003834:	2238      	movs	r2, #56	; 0x38
 8003836:	2100      	movs	r1, #0
 8003838:	4618      	mov	r0, r3
 800383a:	f013 ffd7 	bl	80177ec <memset>
	  char str_thp_buffer[12] = {0};
 800383e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003842:	2200      	movs	r2, #0
 8003844:	601a      	str	r2, [r3, #0]
 8003846:	3304      	adds	r3, #4
 8003848:	2200      	movs	r2, #0
 800384a:	601a      	str	r2, [r3, #0]
 800384c:	605a      	str	r2, [r3, #4]

	  memset(msg.Buf, 0, sizeof(msg.Buf));								// Fill in buff '\0'
 800384e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003852:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003856:	2100      	movs	r1, #0
 8003858:	4618      	mov	r0, r3
 800385a:	f013 ffc7 	bl	80177ec <memset>
	  rslt = bme280_get_sensor_data(BME280_ALL, &comp_data, &dev);		// Get data from sensor
 800385e:	4a8d      	ldr	r2, [pc, #564]	; (8003a94 <Start_bme280+0x33c>)
 8003860:	4991      	ldr	r1, [pc, #580]	; (8003aa8 <Start_bme280+0x350>)
 8003862:	2007      	movs	r0, #7
 8003864:	f001 faef 	bl	8004e46 <bme280_get_sensor_data>
 8003868:	4603      	mov	r3, r0
 800386a:	461a      	mov	r2, r3
 800386c:	4b8d      	ldr	r3, [pc, #564]	; (8003aa4 <Start_bme280+0x34c>)
 800386e:	701a      	strb	r2, [r3, #0]

	  if(rslt == BME280_OK)
 8003870:	4b8c      	ldr	r3, [pc, #560]	; (8003aa4 <Start_bme280+0x34c>)
 8003872:	f993 3000 	ldrsb.w	r3, [r3]
 8003876:	2b00      	cmp	r3, #0
 8003878:	f040 80e5 	bne.w	8003a46 <Start_bme280+0x2ee>
	  {
	  		// Save data variables
	  		float BME280_temperature = comp_data.temperature;
 800387c:	4b8a      	ldr	r3, [pc, #552]	; (8003aa8 <Start_bme280+0x350>)
 800387e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8003882:	4610      	mov	r0, r2
 8003884:	4619      	mov	r1, r3
 8003886:	f7fd f9af 	bl	8000be8 <__aeabi_d2f>
 800388a:	4603      	mov	r3, r0
 800388c:	f207 425c 	addw	r2, r7, #1116	; 0x45c
 8003890:	6013      	str	r3, [r2, #0]
	  		float BME280_humidity = comp_data.humidity;
 8003892:	4b85      	ldr	r3, [pc, #532]	; (8003aa8 <Start_bme280+0x350>)
 8003894:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8003898:	4610      	mov	r0, r2
 800389a:	4619      	mov	r1, r3
 800389c:	f7fd f9a4 	bl	8000be8 <__aeabi_d2f>
 80038a0:	4603      	mov	r3, r0
 80038a2:	f507 628b 	add.w	r2, r7, #1112	; 0x458
 80038a6:	6013      	str	r3, [r2, #0]
	  		float BME280_preasure = comp_data.pressure;
 80038a8:	4b7f      	ldr	r3, [pc, #508]	; (8003aa8 <Start_bme280+0x350>)
 80038aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038ae:	4610      	mov	r0, r2
 80038b0:	4619      	mov	r1, r3
 80038b2:	f7fd f999 	bl	8000be8 <__aeabi_d2f>
 80038b6:	4603      	mov	r3, r0
 80038b8:	f207 4254 	addw	r2, r7, #1108	; 0x454
 80038bc:	6013      	str	r3, [r2, #0]

	  		// Write T, H and P in str_t_h_and_p buffer
	  		// Write TEMPERATURE
	  		strcat(str_t_h_and_p, "      BEE280: \n\r");
 80038be:	f107 0308 	add.w	r3, r7, #8
 80038c2:	4618      	mov	r0, r3
 80038c4:	f7fc fc84 	bl	80001d0 <strlen>
 80038c8:	4603      	mov	r3, r0
 80038ca:	461a      	mov	r2, r3
 80038cc:	f107 0308 	add.w	r3, r7, #8
 80038d0:	4413      	add	r3, r2
 80038d2:	4a76      	ldr	r2, [pc, #472]	; (8003aac <Start_bme280+0x354>)
 80038d4:	461d      	mov	r5, r3
 80038d6:	4614      	mov	r4, r2
 80038d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80038da:	6028      	str	r0, [r5, #0]
 80038dc:	6069      	str	r1, [r5, #4]
 80038de:	60aa      	str	r2, [r5, #8]
 80038e0:	60eb      	str	r3, [r5, #12]
 80038e2:	7823      	ldrb	r3, [r4, #0]
 80038e4:	742b      	strb	r3, [r5, #16]
	  		strcat(str_t_h_and_p, "T: ");
 80038e6:	f107 0308 	add.w	r3, r7, #8
 80038ea:	4618      	mov	r0, r3
 80038ec:	f7fc fc70 	bl	80001d0 <strlen>
 80038f0:	4603      	mov	r3, r0
 80038f2:	461a      	mov	r2, r3
 80038f4:	f107 0308 	add.w	r3, r7, #8
 80038f8:	4413      	add	r3, r2
 80038fa:	4a6d      	ldr	r2, [pc, #436]	; (8003ab0 <Start_bme280+0x358>)
 80038fc:	6810      	ldr	r0, [r2, #0]
 80038fe:	6018      	str	r0, [r3, #0]
	  		sprintf(str_thp_buffer, "%f", BME280_temperature);
 8003900:	f207 435c 	addw	r3, r7, #1116	; 0x45c
 8003904:	6818      	ldr	r0, [r3, #0]
 8003906:	f7fc fe1f 	bl	8000548 <__aeabi_f2d>
 800390a:	4602      	mov	r2, r0
 800390c:	460b      	mov	r3, r1
 800390e:	f107 0044 	add.w	r0, r7, #68	; 0x44
 8003912:	4968      	ldr	r1, [pc, #416]	; (8003ab4 <Start_bme280+0x35c>)
 8003914:	f014 fd00 	bl	8018318 <siprintf>
	  		strcat(str_t_h_and_p, str_thp_buffer);
 8003918:	f107 0244 	add.w	r2, r7, #68	; 0x44
 800391c:	f107 0308 	add.w	r3, r7, #8
 8003920:	4611      	mov	r1, r2
 8003922:	4618      	mov	r0, r3
 8003924:	f014 fd5b 	bl	80183de <strcat>
	  		strcat(str_t_h_and_p, " C\n\r");
 8003928:	f107 0308 	add.w	r3, r7, #8
 800392c:	4618      	mov	r0, r3
 800392e:	f7fc fc4f 	bl	80001d0 <strlen>
 8003932:	4603      	mov	r3, r0
 8003934:	461a      	mov	r2, r3
 8003936:	f107 0308 	add.w	r3, r7, #8
 800393a:	4413      	add	r3, r2
 800393c:	4a5e      	ldr	r2, [pc, #376]	; (8003ab8 <Start_bme280+0x360>)
 800393e:	6810      	ldr	r0, [r2, #0]
 8003940:	6018      	str	r0, [r3, #0]
 8003942:	7912      	ldrb	r2, [r2, #4]
 8003944:	711a      	strb	r2, [r3, #4]

	  		// Write HUMIDYTY
	  		memset(str_thp_buffer, 0, sizeof(str_thp_buffer));
 8003946:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800394a:	220c      	movs	r2, #12
 800394c:	2100      	movs	r1, #0
 800394e:	4618      	mov	r0, r3
 8003950:	f013 ff4c 	bl	80177ec <memset>
	  		strcat(str_t_h_and_p, "H: ");
 8003954:	f107 0308 	add.w	r3, r7, #8
 8003958:	4618      	mov	r0, r3
 800395a:	f7fc fc39 	bl	80001d0 <strlen>
 800395e:	4603      	mov	r3, r0
 8003960:	461a      	mov	r2, r3
 8003962:	f107 0308 	add.w	r3, r7, #8
 8003966:	4413      	add	r3, r2
 8003968:	4a54      	ldr	r2, [pc, #336]	; (8003abc <Start_bme280+0x364>)
 800396a:	6810      	ldr	r0, [r2, #0]
 800396c:	6018      	str	r0, [r3, #0]
	  		sprintf(str_thp_buffer, "%f", BME280_humidity);
 800396e:	f507 638b 	add.w	r3, r7, #1112	; 0x458
 8003972:	6818      	ldr	r0, [r3, #0]
 8003974:	f7fc fde8 	bl	8000548 <__aeabi_f2d>
 8003978:	4602      	mov	r2, r0
 800397a:	460b      	mov	r3, r1
 800397c:	f107 0044 	add.w	r0, r7, #68	; 0x44
 8003980:	494c      	ldr	r1, [pc, #304]	; (8003ab4 <Start_bme280+0x35c>)
 8003982:	f014 fcc9 	bl	8018318 <siprintf>
	  		strcat(str_t_h_and_p, str_thp_buffer);
 8003986:	f107 0244 	add.w	r2, r7, #68	; 0x44
 800398a:	f107 0308 	add.w	r3, r7, #8
 800398e:	4611      	mov	r1, r2
 8003990:	4618      	mov	r0, r3
 8003992:	f014 fd24 	bl	80183de <strcat>
	  		strcat(str_t_h_and_p, " C\n\r");
 8003996:	f107 0308 	add.w	r3, r7, #8
 800399a:	4618      	mov	r0, r3
 800399c:	f7fc fc18 	bl	80001d0 <strlen>
 80039a0:	4603      	mov	r3, r0
 80039a2:	461a      	mov	r2, r3
 80039a4:	f107 0308 	add.w	r3, r7, #8
 80039a8:	4413      	add	r3, r2
 80039aa:	4a43      	ldr	r2, [pc, #268]	; (8003ab8 <Start_bme280+0x360>)
 80039ac:	6810      	ldr	r0, [r2, #0]
 80039ae:	6018      	str	r0, [r3, #0]
 80039b0:	7912      	ldrb	r2, [r2, #4]
 80039b2:	711a      	strb	r2, [r3, #4]

	  		// Write PRERASURE
	  		memset(str_thp_buffer, 0, sizeof(str_thp_buffer));
 80039b4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80039b8:	220c      	movs	r2, #12
 80039ba:	2100      	movs	r1, #0
 80039bc:	4618      	mov	r0, r3
 80039be:	f013 ff15 	bl	80177ec <memset>
	  		strcat(str_t_h_and_p, "P: ");
 80039c2:	f107 0308 	add.w	r3, r7, #8
 80039c6:	4618      	mov	r0, r3
 80039c8:	f7fc fc02 	bl	80001d0 <strlen>
 80039cc:	4603      	mov	r3, r0
 80039ce:	461a      	mov	r2, r3
 80039d0:	f107 0308 	add.w	r3, r7, #8
 80039d4:	4413      	add	r3, r2
 80039d6:	4a3a      	ldr	r2, [pc, #232]	; (8003ac0 <Start_bme280+0x368>)
 80039d8:	6810      	ldr	r0, [r2, #0]
 80039da:	6018      	str	r0, [r3, #0]
	  		sprintf(str_thp_buffer, "%f", BME280_preasure);
 80039dc:	f207 4354 	addw	r3, r7, #1108	; 0x454
 80039e0:	6818      	ldr	r0, [r3, #0]
 80039e2:	f7fc fdb1 	bl	8000548 <__aeabi_f2d>
 80039e6:	4602      	mov	r2, r0
 80039e8:	460b      	mov	r3, r1
 80039ea:	f107 0044 	add.w	r0, r7, #68	; 0x44
 80039ee:	4931      	ldr	r1, [pc, #196]	; (8003ab4 <Start_bme280+0x35c>)
 80039f0:	f014 fc92 	bl	8018318 <siprintf>
	  		strcat(str_t_h_and_p, str_thp_buffer);
 80039f4:	f107 0244 	add.w	r2, r7, #68	; 0x44
 80039f8:	f107 0308 	add.w	r3, r7, #8
 80039fc:	4611      	mov	r1, r2
 80039fe:	4618      	mov	r0, r3
 8003a00:	f014 fced 	bl	80183de <strcat>
	  		strcat(str_t_h_and_p, " mm\n\r\0");
 8003a04:	f107 0308 	add.w	r3, r7, #8
 8003a08:	4618      	mov	r0, r3
 8003a0a:	f7fc fbe1 	bl	80001d0 <strlen>
 8003a0e:	4603      	mov	r3, r0
 8003a10:	461a      	mov	r2, r3
 8003a12:	f107 0308 	add.w	r3, r7, #8
 8003a16:	4413      	add	r3, r2
 8003a18:	4a2a      	ldr	r2, [pc, #168]	; (8003ac4 <Start_bme280+0x36c>)
 8003a1a:	6810      	ldr	r0, [r2, #0]
 8003a1c:	6018      	str	r0, [r3, #0]
 8003a1e:	8892      	ldrh	r2, [r2, #4]
 8003a20:	809a      	strh	r2, [r3, #4]

	  		strcat(msg.Buf, str_t_h_and_p);										//	Write main buffer with data in queue
 8003a22:	f107 0208 	add.w	r2, r7, #8
 8003a26:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003a2a:	4611      	mov	r1, r2
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f014 fcd6 	bl	80183de <strcat>

	  		osMessageQueuePut(UARTQueueHandle, &msg, 0, osWaitForever);			// Write data on queue (In will print on StartUART_Task task)
 8003a32:	4b25      	ldr	r3, [pc, #148]	; (8003ac8 <Start_bme280+0x370>)
 8003a34:	6818      	ldr	r0, [r3, #0]
 8003a36:	f107 0154 	add.w	r1, r7, #84	; 0x54
 8003a3a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003a3e:	2200      	movs	r2, #0
 8003a40:	f00f fbb4 	bl	80131ac <osMessageQueuePut>
 8003a44:	e6ed      	b.n	8003822 <Start_bme280+0xca>

	  }
	  else
	  {
		  strcat(str_t_h_and_p, "ERROR!!! BME280 didn't found\n\r");
 8003a46:	f107 0308 	add.w	r3, r7, #8
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	f7fc fbc0 	bl	80001d0 <strlen>
 8003a50:	4603      	mov	r3, r0
 8003a52:	461a      	mov	r2, r3
 8003a54:	f107 0308 	add.w	r3, r7, #8
 8003a58:	4413      	add	r3, r2
 8003a5a:	4a1c      	ldr	r2, [pc, #112]	; (8003acc <Start_bme280+0x374>)
 8003a5c:	461d      	mov	r5, r3
 8003a5e:	4614      	mov	r4, r2
 8003a60:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003a62:	6028      	str	r0, [r5, #0]
 8003a64:	6069      	str	r1, [r5, #4]
 8003a66:	60aa      	str	r2, [r5, #8]
 8003a68:	60eb      	str	r3, [r5, #12]
 8003a6a:	cc07      	ldmia	r4!, {r0, r1, r2}
 8003a6c:	6128      	str	r0, [r5, #16]
 8003a6e:	6169      	str	r1, [r5, #20]
 8003a70:	61aa      	str	r2, [r5, #24]
 8003a72:	8823      	ldrh	r3, [r4, #0]
 8003a74:	78a2      	ldrb	r2, [r4, #2]
 8003a76:	83ab      	strh	r3, [r5, #28]
 8003a78:	4613      	mov	r3, r2
 8003a7a:	77ab      	strb	r3, [r5, #30]
		  osMessageQueuePut(UARTQueueHandle, &msg, 0, osWaitForever);			// Write data on queue (In will print on StartUART_Task task)
 8003a7c:	4b12      	ldr	r3, [pc, #72]	; (8003ac8 <Start_bme280+0x370>)
 8003a7e:	6818      	ldr	r0, [r3, #0]
 8003a80:	f107 0154 	add.w	r1, r7, #84	; 0x54
 8003a84:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003a88:	2200      	movs	r2, #0
 8003a8a:	f00f fb8f 	bl	80131ac <osMessageQueuePut>
  {
 8003a8e:	e6c8      	b.n	8003822 <Start_bme280+0xca>
 8003a90:	20009924 	.word	0x20009924
 8003a94:	200098e4 	.word	0x200098e4
 8003a98:	080025c1 	.word	0x080025c1
 8003a9c:	08002649 	.word	0x08002649
 8003aa0:	08002631 	.word	0x08002631
 8003aa4:	2000a308 	.word	0x2000a308
 8003aa8:	2000a310 	.word	0x2000a310
 8003aac:	0801aa20 	.word	0x0801aa20
 8003ab0:	0801aa34 	.word	0x0801aa34
 8003ab4:	0801aa38 	.word	0x0801aa38
 8003ab8:	0801aa3c 	.word	0x0801aa3c
 8003abc:	0801aa44 	.word	0x0801aa44
 8003ac0:	0801aa48 	.word	0x0801aa48
 8003ac4:	0801aa4c 	.word	0x0801aa4c
 8003ac8:	2000ad7c 	.word	0x2000ad7c
 8003acc:	0801aa54 	.word	0x0801aa54

08003ad0 <Start_AM2302>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_AM2302 */
void Start_AM2302(void *argument)
{
 8003ad0:	b5b0      	push	{r4, r5, r7, lr}
 8003ad2:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
 8003ad6:	af00      	add	r7, sp, #0
 8003ad8:	1d3b      	adds	r3, r7, #4
 8003ada:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN Start_AM2302 */
  /* Infinite loop */
	QUEUE_t msg;												// Make a queue
	memset(msg.Buf, 0, sizeof(msg.Buf));						// Fill in buff '\0'
 8003adc:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003ae0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003ae4:	2100      	movs	r1, #0
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	f013 fe80 	bl	80177ec <memset>

	GPIOC->MODER |= GPIO_MODER_MODER1_0;            // Output mode GPIOC0
 8003aec:	4b48      	ldr	r3, [pc, #288]	; (8003c10 <Start_AM2302+0x140>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a47      	ldr	r2, [pc, #284]	; (8003c10 <Start_AM2302+0x140>)
 8003af2:	f043 0304 	orr.w	r3, r3, #4
 8003af6:	6013      	str	r3, [r2, #0]
	GPIOC->OTYPER &= ~GPIO_OTYPER_OT_1;             // Push-pull mode
 8003af8:	4b45      	ldr	r3, [pc, #276]	; (8003c10 <Start_AM2302+0x140>)
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	4a44      	ldr	r2, [pc, #272]	; (8003c10 <Start_AM2302+0x140>)
 8003afe:	f023 0302 	bic.w	r3, r3, #2
 8003b02:	6053      	str	r3, [r2, #4]
	GPIOC->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR0_1;     // Speed
 8003b04:	4b42      	ldr	r3, [pc, #264]	; (8003c10 <Start_AM2302+0x140>)
 8003b06:	689b      	ldr	r3, [r3, #8]
 8003b08:	4a41      	ldr	r2, [pc, #260]	; (8003c10 <Start_AM2302+0x140>)
 8003b0a:	f043 0302 	orr.w	r3, r3, #2
 8003b0e:	6093      	str	r3, [r2, #8]
	GPIOC->ODR ^= 0x02; 							// set GPIOC pin 1 on high
 8003b10:	4b3f      	ldr	r3, [pc, #252]	; (8003c10 <Start_AM2302+0x140>)
 8003b12:	695b      	ldr	r3, [r3, #20]
 8003b14:	4a3e      	ldr	r2, [pc, #248]	; (8003c10 <Start_AM2302+0x140>)
 8003b16:	f083 0302 	eor.w	r3, r3, #2
 8003b1a:	6153      	str	r3, [r2, #20]
	osDelay(2000);									// First init must be 2 seconds delay
 8003b1c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8003b20:	f00f f972 	bl	8012e08 <osDelay>

  for(;;)
  {
	  osDelay(3500);			// Measure every 3 seconds
 8003b24:	f640 50ac 	movw	r0, #3500	; 0xdac
 8003b28:	f00f f96e 	bl	8012e08 <osDelay>
	   * __                ________________________
	   * 	 \			    /				         \
	   * 	  \____________/			              \_
	   */

	  	bool get_data_status = false;
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	f887 3467 	strb.w	r3, [r7, #1127]	; 0x467
	  	int j = 0;   							// Counter bytes
 8003b32:	2300      	movs	r3, #0
 8003b34:	f8c7 3460 	str.w	r3, [r7, #1120]	; 0x460
	  	int i = 0;								// Counter bits
 8003b38:	2300      	movs	r3, #0
 8003b3a:	f8c7 345c 	str.w	r3, [r7, #1116]	; 0x45c
	  	uint8_t data[4] = {0};					// Buffer for incoming data from sensor
 8003b3e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003b42:	2200      	movs	r2, #0
 8003b44:	601a      	str	r2, [r3, #0]
	  	float temper, hum;						// Buffer variables

	  	// Init GPIO like output
	  	GPIOC->MODER |= GPIO_MODER_MODER1_0;            // Output mode GPIOC0
 8003b46:	4b32      	ldr	r3, [pc, #200]	; (8003c10 <Start_AM2302+0x140>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4a31      	ldr	r2, [pc, #196]	; (8003c10 <Start_AM2302+0x140>)
 8003b4c:	f043 0304 	orr.w	r3, r3, #4
 8003b50:	6013      	str	r3, [r2, #0]
	  	GPIOC->OTYPER &= ~GPIO_OTYPER_OT_1;             // Push-pull mode
 8003b52:	4b2f      	ldr	r3, [pc, #188]	; (8003c10 <Start_AM2302+0x140>)
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	4a2e      	ldr	r2, [pc, #184]	; (8003c10 <Start_AM2302+0x140>)
 8003b58:	f023 0302 	bic.w	r3, r3, #2
 8003b5c:	6053      	str	r3, [r2, #4]
	  	GPIOC->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR0_1;     // Speed
 8003b5e:	4b2c      	ldr	r3, [pc, #176]	; (8003c10 <Start_AM2302+0x140>)
 8003b60:	689b      	ldr	r3, [r3, #8]
 8003b62:	4a2b      	ldr	r2, [pc, #172]	; (8003c10 <Start_AM2302+0x140>)
 8003b64:	f043 0302 	orr.w	r3, r3, #2
 8003b68:	6093      	str	r3, [r2, #8]

	  	GPIOC->ODR &= ~0x02;		// Low level
 8003b6a:	4b29      	ldr	r3, [pc, #164]	; (8003c10 <Start_AM2302+0x140>)
 8003b6c:	695b      	ldr	r3, [r3, #20]
 8003b6e:	4a28      	ldr	r2, [pc, #160]	; (8003c10 <Start_AM2302+0x140>)
 8003b70:	f023 0302 	bic.w	r3, r3, #2
 8003b74:	6153      	str	r3, [r2, #20]
	  	osDelay(18);
 8003b76:	2012      	movs	r0, #18
 8003b78:	f00f f946 	bl	8012e08 <osDelay>
	  	GPIOC->ODR ^= 0x02;			// High level
 8003b7c:	4b24      	ldr	r3, [pc, #144]	; (8003c10 <Start_AM2302+0x140>)
 8003b7e:	695b      	ldr	r3, [r3, #20]
 8003b80:	4a23      	ldr	r2, [pc, #140]	; (8003c10 <Start_AM2302+0x140>)
 8003b82:	f083 0302 	eor.w	r3, r3, #2
 8003b86:	6153      	str	r3, [r2, #20]
	  	delay_us(40);
 8003b88:	2028      	movs	r0, #40	; 0x28
 8003b8a:	f7fe fd99 	bl	80026c0 <delay_us>

	  	// Make input pin C1
	  	GPIOC->MODER &= ~0x04;  	// Set Pin C1 Input   (MODER GPIOC_1 Must be 00)
 8003b8e:	4b20      	ldr	r3, [pc, #128]	; (8003c10 <Start_AM2302+0x140>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a1f      	ldr	r2, [pc, #124]	; (8003c10 <Start_AM2302+0x140>)
 8003b94:	f023 0304 	bic.w	r3, r3, #4
 8003b98:	6013      	str	r3, [r2, #0]
	  	GPIOC->PUPDR &= ~0x04;		// Set Pin C1 Pull up
 8003b9a:	4b1d      	ldr	r3, [pc, #116]	; (8003c10 <Start_AM2302+0x140>)
 8003b9c:	68db      	ldr	r3, [r3, #12]
 8003b9e:	4a1c      	ldr	r2, [pc, #112]	; (8003c10 <Start_AM2302+0x140>)
 8003ba0:	f023 0304 	bic.w	r3, r3, #4
 8003ba4:	60d3      	str	r3, [r2, #12]

	  	if(GPIOC->IDR & GPIO_IDR_ID1)		// Sensor must pull down
 8003ba6:	4b1a      	ldr	r3, [pc, #104]	; (8003c10 <Start_AM2302+0x140>)
 8003ba8:	691b      	ldr	r3, [r3, #16]
 8003baa:	f003 0302 	and.w	r3, r3, #2
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d003      	beq.n	8003bba <Start_AM2302+0xea>
	  	{
	  		get_data_status = false; 					// Error. Sensor not response
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	f887 3467 	strb.w	r3, [r7, #1127]	; 0x467
 8003bb8:	e002      	b.n	8003bc0 <Start_AM2302+0xf0>
	  	}
	  	else
	  	{
	  		get_data_status = true;
 8003bba:	2301      	movs	r3, #1
 8003bbc:	f887 3467 	strb.w	r3, [r7, #1127]	; 0x467
	  	}

	  	delay_us(80);
 8003bc0:	2050      	movs	r0, #80	; 0x50
 8003bc2:	f7fe fd7d 	bl	80026c0 <delay_us>

	  	if(!(GPIOC->IDR & GPIO_IDR_ID1))  	// Sensor must pull up
 8003bc6:	4b12      	ldr	r3, [pc, #72]	; (8003c10 <Start_AM2302+0x140>)
 8003bc8:	691b      	ldr	r3, [r3, #16]
 8003bca:	f003 0302 	and.w	r3, r3, #2
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d103      	bne.n	8003bda <Start_AM2302+0x10a>
	  	{
	  		get_data_status = false; 					// Error. Sensor not response
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	f887 3467 	strb.w	r3, [r7, #1127]	; 0x467
 8003bd8:	e002      	b.n	8003be0 <Start_AM2302+0x110>
	  	}
	  	else
	  	{
	  		get_data_status = true;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	f887 3467 	strb.w	r3, [r7, #1127]	; 0x467
	  	}
	  	delay_us(80);
 8003be0:	2050      	movs	r0, #80	; 0x50
 8003be2:	f7fe fd6d 	bl	80026c0 <delay_us>

	  	if(get_data_status == true)
 8003be6:	f897 3467 	ldrb.w	r3, [r7, #1127]	; 0x467
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d09a      	beq.n	8003b24 <Start_AM2302+0x54>
	  	{
	  		for(j = 0; j <5; j++)							// Reading 5 bytes
 8003bee:	2300      	movs	r3, #0
 8003bf0:	f8c7 3460 	str.w	r3, [r7, #1120]	; 0x460
 8003bf4:	e050      	b.n	8003c98 <Start_AM2302+0x1c8>
	  		{
	  			data[4-j] = 0;
 8003bf6:	f8d7 3460 	ldr.w	r3, [r7, #1120]	; 0x460
 8003bfa:	f1c3 0304 	rsb	r3, r3, #4
 8003bfe:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003c02:	2100      	movs	r1, #0
 8003c04:	54d1      	strb	r1, [r2, r3]
	  			for(i = 0; i < 8; i++)						// Reading 8 bits
 8003c06:	2300      	movs	r3, #0
 8003c08:	f8c7 345c 	str.w	r3, [r7, #1116]	; 0x45c
 8003c0c:	e038      	b.n	8003c80 <Start_AM2302+0x1b0>
 8003c0e:	bf00      	nop
 8003c10:	40020800 	.word	0x40020800
	  			{
	  				while(!(GPIOC->IDR & GPIO_IDR_ID1));	// While signal is "0"
 8003c14:	bf00      	nop
 8003c16:	4b94      	ldr	r3, [pc, #592]	; (8003e68 <Start_AM2302+0x398>)
 8003c18:	691b      	ldr	r3, [r3, #16]
 8003c1a:	f003 0302 	and.w	r3, r3, #2
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d0f9      	beq.n	8003c16 <Start_AM2302+0x146>
	  				delay_us(30);
 8003c22:	201e      	movs	r0, #30
 8003c24:	f7fe fd4c 	bl	80026c0 <delay_us>
	  				if(GPIOC->IDR & GPIO_IDR_ID1)			// If signal is high when wrute "1" in buffer (data[])
 8003c28:	4b8f      	ldr	r3, [pc, #572]	; (8003e68 <Start_AM2302+0x398>)
 8003c2a:	691b      	ldr	r3, [r3, #16]
 8003c2c:	f003 0302 	and.w	r3, r3, #2
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d019      	beq.n	8003c68 <Start_AM2302+0x198>
	  				{
	  					data[4-j] |= (1 << (7 - i));        // Shift received bite
 8003c34:	f8d7 3460 	ldr.w	r3, [r7, #1120]	; 0x460
 8003c38:	f1c3 0304 	rsb	r3, r3, #4
 8003c3c:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003c40:	5cd3      	ldrb	r3, [r2, r3]
 8003c42:	b25a      	sxtb	r2, r3
 8003c44:	f8d7 345c 	ldr.w	r3, [r7, #1116]	; 0x45c
 8003c48:	f1c3 0307 	rsb	r3, r3, #7
 8003c4c:	2101      	movs	r1, #1
 8003c4e:	fa01 f303 	lsl.w	r3, r1, r3
 8003c52:	b25b      	sxtb	r3, r3
 8003c54:	4313      	orrs	r3, r2
 8003c56:	b25a      	sxtb	r2, r3
 8003c58:	f8d7 3460 	ldr.w	r3, [r7, #1120]	; 0x460
 8003c5c:	f1c3 0304 	rsb	r3, r3, #4
 8003c60:	b2d1      	uxtb	r1, r2
 8003c62:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003c66:	54d1      	strb	r1, [r2, r3]
	  				}
	  				while(GPIOC->IDR & GPIO_IDR_ID1);		// Wait end of "1" signal
 8003c68:	bf00      	nop
 8003c6a:	4b7f      	ldr	r3, [pc, #508]	; (8003e68 <Start_AM2302+0x398>)
 8003c6c:	691b      	ldr	r3, [r3, #16]
 8003c6e:	f003 0302 	and.w	r3, r3, #2
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d1f9      	bne.n	8003c6a <Start_AM2302+0x19a>
	  			for(i = 0; i < 8; i++)						// Reading 8 bits
 8003c76:	f8d7 345c 	ldr.w	r3, [r7, #1116]	; 0x45c
 8003c7a:	3301      	adds	r3, #1
 8003c7c:	f8c7 345c 	str.w	r3, [r7, #1116]	; 0x45c
 8003c80:	f8d7 345c 	ldr.w	r3, [r7, #1116]	; 0x45c
 8003c84:	2b07      	cmp	r3, #7
 8003c86:	ddc5      	ble.n	8003c14 <Start_AM2302+0x144>
	  			}
	  			get_data_status = true;										// Data was been written okay
 8003c88:	2301      	movs	r3, #1
 8003c8a:	f887 3467 	strb.w	r3, [r7, #1127]	; 0x467
	  		for(j = 0; j <5; j++)							// Reading 5 bytes
 8003c8e:	f8d7 3460 	ldr.w	r3, [r7, #1120]	; 0x460
 8003c92:	3301      	adds	r3, #1
 8003c94:	f8c7 3460 	str.w	r3, [r7, #1120]	; 0x460
 8003c98:	f8d7 3460 	ldr.w	r3, [r7, #1120]	; 0x460
 8003c9c:	2b04      	cmp	r3, #4
 8003c9e:	ddaa      	ble.n	8003bf6 <Start_AM2302+0x126>
	  		}

	  		temper = (float)((*(uint16_t*)(data+1)) & 0x3FFF) /10;
 8003ca0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003ca4:	3301      	adds	r3, #1
 8003ca6:	881b      	ldrh	r3, [r3, #0]
 8003ca8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8003cac:	ee07 3a90 	vmov	s15, r3
 8003cb0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003cb4:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8003cb8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003cbc:	f507 638b 	add.w	r3, r7, #1112	; 0x458
 8003cc0:	edc3 7a00 	vstr	s15, [r3]
	  		if((*(uint16_t*)(data+1)) & 0x8000) temper  *= -1.0;
 8003cc4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003cc8:	3301      	adds	r3, #1
 8003cca:	881b      	ldrh	r3, [r3, #0]
 8003ccc:	b21b      	sxth	r3, r3
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	da13      	bge.n	8003cfa <Start_AM2302+0x22a>
 8003cd2:	f507 638b 	add.w	r3, r7, #1112	; 0x458
 8003cd6:	6818      	ldr	r0, [r3, #0]
 8003cd8:	f7fc fc36 	bl	8000548 <__aeabi_f2d>
 8003cdc:	4602      	mov	r2, r0
 8003cde:	460b      	mov	r3, r1
 8003ce0:	4610      	mov	r0, r2
 8003ce2:	4619      	mov	r1, r3
 8003ce4:	f7fc ff80 	bl	8000be8 <__aeabi_d2f>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	ee07 3a90 	vmov	s15, r3
 8003cee:	eef1 7a67 	vneg.f32	s15, s15
 8003cf2:	f507 638b 	add.w	r3, r7, #1112	; 0x458
 8003cf6:	edc3 7a00 	vstr	s15, [r3]
	  		hum = (float)(*(int16_t*)(data+3)) / 10;
 8003cfa:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003cfe:	3303      	adds	r3, #3
 8003d00:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003d04:	ee07 3a90 	vmov	s15, r3
 8003d08:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003d0c:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8003d10:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003d14:	f207 4354 	addw	r3, r7, #1108	; 0x454
 8003d18:	edc3 7a00 	vstr	s15, [r3]

	  		// Write data in queue
	  		char str_t_and_h[60] = {0};
 8003d1c:	f107 0308 	add.w	r3, r7, #8
 8003d20:	2200      	movs	r2, #0
 8003d22:	601a      	str	r2, [r3, #0]
 8003d24:	3304      	adds	r3, #4
 8003d26:	2238      	movs	r2, #56	; 0x38
 8003d28:	2100      	movs	r1, #0
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f013 fd5e 	bl	80177ec <memset>
	  		char str_t_and_h_buffer[12] = {0};
 8003d30:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003d34:	2200      	movs	r2, #0
 8003d36:	601a      	str	r2, [r3, #0]
 8003d38:	3304      	adds	r3, #4
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	601a      	str	r2, [r3, #0]
 8003d3e:	605a      	str	r2, [r3, #4]

	  		memset(msg.Buf, 0, sizeof(msg.Buf));								// Fill in buff '\0'
 8003d40:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003d44:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003d48:	2100      	movs	r1, #0
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	f013 fd4e 	bl	80177ec <memset>

	  		// Write T and  H P in str_t_h buffer
	  		// Write TEMPERATURE
	  		strcat(str_t_and_h, "     AM2302: \n\r");
 8003d50:	f107 0308 	add.w	r3, r7, #8
 8003d54:	4618      	mov	r0, r3
 8003d56:	f7fc fa3b 	bl	80001d0 <strlen>
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	461a      	mov	r2, r3
 8003d5e:	f107 0308 	add.w	r3, r7, #8
 8003d62:	4413      	add	r3, r2
 8003d64:	4a41      	ldr	r2, [pc, #260]	; (8003e6c <Start_AM2302+0x39c>)
 8003d66:	461c      	mov	r4, r3
 8003d68:	4615      	mov	r5, r2
 8003d6a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003d6c:	6020      	str	r0, [r4, #0]
 8003d6e:	6061      	str	r1, [r4, #4]
 8003d70:	60a2      	str	r2, [r4, #8]
 8003d72:	60e3      	str	r3, [r4, #12]
	  		strcat(str_t_and_h, "T: ");
 8003d74:	f107 0308 	add.w	r3, r7, #8
 8003d78:	4618      	mov	r0, r3
 8003d7a:	f7fc fa29 	bl	80001d0 <strlen>
 8003d7e:	4603      	mov	r3, r0
 8003d80:	461a      	mov	r2, r3
 8003d82:	f107 0308 	add.w	r3, r7, #8
 8003d86:	4413      	add	r3, r2
 8003d88:	4a39      	ldr	r2, [pc, #228]	; (8003e70 <Start_AM2302+0x3a0>)
 8003d8a:	6810      	ldr	r0, [r2, #0]
 8003d8c:	6018      	str	r0, [r3, #0]
	  		sprintf(str_t_and_h_buffer, "%f", temper);
 8003d8e:	f507 638b 	add.w	r3, r7, #1112	; 0x458
 8003d92:	6818      	ldr	r0, [r3, #0]
 8003d94:	f7fc fbd8 	bl	8000548 <__aeabi_f2d>
 8003d98:	4602      	mov	r2, r0
 8003d9a:	460b      	mov	r3, r1
 8003d9c:	f107 0044 	add.w	r0, r7, #68	; 0x44
 8003da0:	4934      	ldr	r1, [pc, #208]	; (8003e74 <Start_AM2302+0x3a4>)
 8003da2:	f014 fab9 	bl	8018318 <siprintf>
	  		strcat(str_t_and_h, str_t_and_h_buffer);
 8003da6:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8003daa:	f107 0308 	add.w	r3, r7, #8
 8003dae:	4611      	mov	r1, r2
 8003db0:	4618      	mov	r0, r3
 8003db2:	f014 fb14 	bl	80183de <strcat>
	  		strcat(str_t_and_h, " C\n\r");
 8003db6:	f107 0308 	add.w	r3, r7, #8
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f7fc fa08 	bl	80001d0 <strlen>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	461a      	mov	r2, r3
 8003dc4:	f107 0308 	add.w	r3, r7, #8
 8003dc8:	4413      	add	r3, r2
 8003dca:	4a2b      	ldr	r2, [pc, #172]	; (8003e78 <Start_AM2302+0x3a8>)
 8003dcc:	6810      	ldr	r0, [r2, #0]
 8003dce:	6018      	str	r0, [r3, #0]
 8003dd0:	7912      	ldrb	r2, [r2, #4]
 8003dd2:	711a      	strb	r2, [r3, #4]

	  		// Write HUMIDYTY
	  		memset(str_t_and_h_buffer, 0, sizeof(str_t_and_h_buffer));
 8003dd4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003dd8:	220c      	movs	r2, #12
 8003dda:	2100      	movs	r1, #0
 8003ddc:	4618      	mov	r0, r3
 8003dde:	f013 fd05 	bl	80177ec <memset>

	  		strcat(str_t_and_h, "H: ");
 8003de2:	f107 0308 	add.w	r3, r7, #8
 8003de6:	4618      	mov	r0, r3
 8003de8:	f7fc f9f2 	bl	80001d0 <strlen>
 8003dec:	4603      	mov	r3, r0
 8003dee:	461a      	mov	r2, r3
 8003df0:	f107 0308 	add.w	r3, r7, #8
 8003df4:	4413      	add	r3, r2
 8003df6:	4a21      	ldr	r2, [pc, #132]	; (8003e7c <Start_AM2302+0x3ac>)
 8003df8:	6810      	ldr	r0, [r2, #0]
 8003dfa:	6018      	str	r0, [r3, #0]
	  		sprintf(str_t_and_h_buffer, "%f", hum);
 8003dfc:	f207 4354 	addw	r3, r7, #1108	; 0x454
 8003e00:	6818      	ldr	r0, [r3, #0]
 8003e02:	f7fc fba1 	bl	8000548 <__aeabi_f2d>
 8003e06:	4602      	mov	r2, r0
 8003e08:	460b      	mov	r3, r1
 8003e0a:	f107 0044 	add.w	r0, r7, #68	; 0x44
 8003e0e:	4919      	ldr	r1, [pc, #100]	; (8003e74 <Start_AM2302+0x3a4>)
 8003e10:	f014 fa82 	bl	8018318 <siprintf>
	  		strcat(str_t_and_h, str_t_and_h_buffer);
 8003e14:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8003e18:	f107 0308 	add.w	r3, r7, #8
 8003e1c:	4611      	mov	r1, r2
 8003e1e:	4618      	mov	r0, r3
 8003e20:	f014 fadd 	bl	80183de <strcat>
	  		strcat(str_t_and_h, " C\n\r\0");
 8003e24:	f107 0308 	add.w	r3, r7, #8
 8003e28:	4618      	mov	r0, r3
 8003e2a:	f7fc f9d1 	bl	80001d0 <strlen>
 8003e2e:	4603      	mov	r3, r0
 8003e30:	461a      	mov	r2, r3
 8003e32:	f107 0308 	add.w	r3, r7, #8
 8003e36:	4413      	add	r3, r2
 8003e38:	4a11      	ldr	r2, [pc, #68]	; (8003e80 <Start_AM2302+0x3b0>)
 8003e3a:	6810      	ldr	r0, [r2, #0]
 8003e3c:	6018      	str	r0, [r3, #0]
 8003e3e:	7912      	ldrb	r2, [r2, #4]
 8003e40:	711a      	strb	r2, [r3, #4]

	  		strcat(msg.Buf, str_t_and_h);										//	Write main buffer with data in queue
 8003e42:	f107 0208 	add.w	r2, r7, #8
 8003e46:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003e4a:	4611      	mov	r1, r2
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	f014 fac6 	bl	80183de <strcat>

	  		osMessageQueuePut(UARTQueueHandle, &msg, 0, osWaitForever);			// Write data on queue (In will print on StartUART_Task task)
 8003e52:	4b0c      	ldr	r3, [pc, #48]	; (8003e84 <Start_AM2302+0x3b4>)
 8003e54:	6818      	ldr	r0, [r3, #0]
 8003e56:	f107 0154 	add.w	r1, r7, #84	; 0x54
 8003e5a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003e5e:	2200      	movs	r2, #0
 8003e60:	f00f f9a4 	bl	80131ac <osMessageQueuePut>
  {
 8003e64:	e65e      	b.n	8003b24 <Start_AM2302+0x54>
 8003e66:	bf00      	nop
 8003e68:	40020800 	.word	0x40020800
 8003e6c:	0801aa74 	.word	0x0801aa74
 8003e70:	0801aa34 	.word	0x0801aa34
 8003e74:	0801aa38 	.word	0x0801aa38
 8003e78:	0801aa3c 	.word	0x0801aa3c
 8003e7c:	0801aa44 	.word	0x0801aa44
 8003e80:	0801aa84 	.word	0x0801aa84
 8003e84:	2000ad7c 	.word	0x2000ad7c

08003e88 <Start_SD_CARD>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_SD_CARD */
void Start_SD_CARD(void *argument)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b086      	sub	sp, #24
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_SD_CARD */
  /* Infinite loop */

	osDelay(1000);
 8003e90:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003e94:	f00e ffb8 	bl	8012e08 <osDelay>
	Mount_SD("/");
 8003e98:	4823      	ldr	r0, [pc, #140]	; (8003f28 <Start_SD_CARD+0xa0>)
 8003e9a:	f7fd fcdd 	bl	8001858 <Mount_SD>

	Create_File("test_data_1.txt");
 8003e9e:	4823      	ldr	r0, [pc, #140]	; (8003f2c <Start_SD_CARD+0xa4>)
 8003ea0:	f7fd fd20 	bl	80018e4 <Create_File>
	Update_File("test_data_1.txt","\n\rStart recording\r\n");	// Add data to the end of file
 8003ea4:	4922      	ldr	r1, [pc, #136]	; (8003f30 <Start_SD_CARD+0xa8>)
 8003ea6:	4821      	ldr	r0, [pc, #132]	; (8003f2c <Start_SD_CARD+0xa4>)
 8003ea8:	f7fd fdb2 	bl	8001a10 <Update_File>

	// Create folders
	Create_Dir("test_folder_1");
 8003eac:	4821      	ldr	r0, [pc, #132]	; (8003f34 <Start_SD_CARD+0xac>)
 8003eae:	f7fd fe6f 	bl	8001b90 <Create_Dir>
	Create_Dir("test_folder_2");
 8003eb2:	4821      	ldr	r0, [pc, #132]	; (8003f38 <Start_SD_CARD+0xb0>)
 8003eb4:	f7fd fe6c 	bl	8001b90 <Create_Dir>
	Create_Dir("test_folder_3");
 8003eb8:	4820      	ldr	r0, [pc, #128]	; (8003f3c <Start_SD_CARD+0xb4>)
 8003eba:	f7fd fe69 	bl	8001b90 <Create_Dir>

	Unmount_SD("/");
 8003ebe:	481a      	ldr	r0, [pc, #104]	; (8003f28 <Start_SD_CARD+0xa0>)
 8003ec0:	f7fd fcee 	bl	80018a0 <Unmount_SD>
	static int i = 0;											// Test data for write

  for(;;)
  {
	  // Log data ewery one second
	  osDelay(1000);
 8003ec4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003ec8:	f00e ff9e 	bl	8012e08 <osDelay>
	  HAL_GPIO_WritePin(GPIOD, LD3_Pin, GPIO_PIN_SET);			// LED ON
 8003ecc:	2201      	movs	r2, #1
 8003ece:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003ed2:	481b      	ldr	r0, [pc, #108]	; (8003f40 <Start_SD_CARD+0xb8>)
 8003ed4:	f003 f8c2 	bl	800705c <HAL_GPIO_WritePin>

	  Mount_SD("/");
 8003ed8:	4813      	ldr	r0, [pc, #76]	; (8003f28 <Start_SD_CARD+0xa0>)
 8003eda:	f7fd fcbd 	bl	8001858 <Mount_SD>

	  char data[10] = {0};
 8003ede:	2300      	movs	r3, #0
 8003ee0:	60fb      	str	r3, [r7, #12]
 8003ee2:	f107 0310 	add.w	r3, r7, #16
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	601a      	str	r2, [r3, #0]
 8003eea:	809a      	strh	r2, [r3, #4]
	  sprintf(data, "%d\n", i);
 8003eec:	4b15      	ldr	r3, [pc, #84]	; (8003f44 <Start_SD_CARD+0xbc>)
 8003eee:	681a      	ldr	r2, [r3, #0]
 8003ef0:	f107 030c 	add.w	r3, r7, #12
 8003ef4:	4914      	ldr	r1, [pc, #80]	; (8003f48 <Start_SD_CARD+0xc0>)
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	f014 fa0e 	bl	8018318 <siprintf>
	  Update_File("test_data_1.txt", data);						// Add data to the end of file
 8003efc:	f107 030c 	add.w	r3, r7, #12
 8003f00:	4619      	mov	r1, r3
 8003f02:	480a      	ldr	r0, [pc, #40]	; (8003f2c <Start_SD_CARD+0xa4>)
 8003f04:	f7fd fd84 	bl	8001a10 <Update_File>
	  i++;
 8003f08:	4b0e      	ldr	r3, [pc, #56]	; (8003f44 <Start_SD_CARD+0xbc>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	3301      	adds	r3, #1
 8003f0e:	4a0d      	ldr	r2, [pc, #52]	; (8003f44 <Start_SD_CARD+0xbc>)
 8003f10:	6013      	str	r3, [r2, #0]

	  Unmount_SD("/");
 8003f12:	4805      	ldr	r0, [pc, #20]	; (8003f28 <Start_SD_CARD+0xa0>)
 8003f14:	f7fd fcc4 	bl	80018a0 <Unmount_SD>

	  HAL_GPIO_WritePin(GPIOD, LD3_Pin, GPIO_PIN_RESET);		// LED OFF
 8003f18:	2200      	movs	r2, #0
 8003f1a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003f1e:	4808      	ldr	r0, [pc, #32]	; (8003f40 <Start_SD_CARD+0xb8>)
 8003f20:	f003 f89c 	bl	800705c <HAL_GPIO_WritePin>
  {
 8003f24:	e7ce      	b.n	8003ec4 <Start_SD_CARD+0x3c>
 8003f26:	bf00      	nop
 8003f28:	0801aa8c 	.word	0x0801aa8c
 8003f2c:	0801aa90 	.word	0x0801aa90
 8003f30:	0801aaa0 	.word	0x0801aaa0
 8003f34:	0801aab4 	.word	0x0801aab4
 8003f38:	0801aac4 	.word	0x0801aac4
 8003f3c:	0801aad4 	.word	0x0801aad4
 8003f40:	40020c00 	.word	0x40020c00
 8003f44:	200027ac 	.word	0x200027ac
 8003f48:	0801aae4 	.word	0x0801aae4

08003f4c <Start_LCD>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_LCD */
void Start_LCD(void *argument)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b09c      	sub	sp, #112	; 0x70
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_LCD */
  /* Infinite loop */
	LCDQUEUE msg;												// Make QUEUE

	// Init LCD
	TFT9341_ini(240, 320);
 8003f54:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8003f58:	20f0      	movs	r0, #240	; 0xf0
 8003f5a:	f7fd f9e5 	bl	8001328 <TFT9341_ini>
	TFT9341_SetRotation(3);
 8003f5e:	2003      	movs	r0, #3
 8003f60:	f7fd fc26 	bl	80017b0 <TFT9341_SetRotation>
	TFT9341_SetTextColor(TFT9341_WHITE);
 8003f64:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003f68:	f7fd fc02 	bl	8001770 <TFT9341_SetTextColor>
	TFT9341_SetBackColor(TFT9341_BLUE);
 8003f6c:	201f      	movs	r0, #31
 8003f6e:	f7fd fc0f 	bl	8001790 <TFT9341_SetBackColor>
	TFT9341_FillScreen(TFT9341_BLUE);
 8003f72:	201f      	movs	r0, #31
 8003f74:	f7fd fba6 	bl	80016c4 <TFT9341_FillScreen>

	for(;;)
	{

		osDelay(1000);
 8003f78:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003f7c:	f00e ff44 	bl	8012e08 <osDelay>
		TFT9341_FillScreen(TFT9341_BLUE);
 8003f80:	201f      	movs	r0, #31
 8003f82:	f7fd fb9f 	bl	80016c4 <TFT9341_FillScreen>
		osDelay(1000);
 8003f86:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003f8a:	f00e ff3d 	bl	8012e08 <osDelay>
		TFT9341_FillScreen(TFT9341_RED);
 8003f8e:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 8003f92:	f7fd fb97 	bl	80016c4 <TFT9341_FillScreen>
		osDelay(1000);
 8003f96:	e7ef      	b.n	8003f78 <Start_LCD+0x2c>

08003f98 <Start_LCD_touchscreen>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_LCD_touchscreen */
void Start_LCD_touchscreen(void *argument)
{
 8003f98:	b5b0      	push	{r4, r5, r7, lr}
 8003f9a:	b0b2      	sub	sp, #200	; 0xc8
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_LCD_touchscreen */
  /* Infinite loop */
	LCDQUEUE msg;												// Make QUEUE
	memset(msg.buff, 0, sizeof(msg.buff));						// Fill in buff '\0'
 8003fa0:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8003fa4:	2264      	movs	r2, #100	; 0x64
 8003fa6:	2100      	movs	r1, #0
 8003fa8:	4618      	mov	r0, r3
 8003faa:	f013 fc1f 	bl	80177ec <memset>
	char buffer[50] = {0};
 8003fae:	2300      	movs	r3, #0
 8003fb0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003fb2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003fb6:	222e      	movs	r2, #46	; 0x2e
 8003fb8:	2100      	movs	r1, #0
 8003fba:	4618      	mov	r0, r3
 8003fbc:	f013 fc16 	bl	80177ec <memset>

	for(;;)
  	 {
	  memset(msg.buff, 0, sizeof(msg.buff));						// Fill in buff '\0'
 8003fc0:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8003fc4:	2264      	movs	r2, #100	; 0x64
 8003fc6:	2100      	movs	r1, #0
 8003fc8:	4618      	mov	r0, r3
 8003fca:	f013 fc0f 	bl	80177ec <memset>
	  // 
	  if(TP_Touchpad_Pressed() == TOUCHPAD_PRESSED)
 8003fce:	f7fd f915 	bl	80011fc <TP_Touchpad_Pressed>
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	2b01      	cmp	r3, #1
 8003fd6:	f040 8091 	bne.w	80040fc <Start_LCD_touchscreen+0x164>
	  {
		  strcat(buffer, "PRESED ");
 8003fda:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003fde:	4618      	mov	r0, r3
 8003fe0:	f7fc f8f6 	bl	80001d0 <strlen>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	461a      	mov	r2, r3
 8003fe8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003fec:	4413      	add	r3, r2
 8003fee:	495e      	ldr	r1, [pc, #376]	; (8004168 <Start_LCD_touchscreen+0x1d0>)
 8003ff0:	461a      	mov	r2, r3
 8003ff2:	460b      	mov	r3, r1
 8003ff4:	cb03      	ldmia	r3!, {r0, r1}
 8003ff6:	6010      	str	r0, [r2, #0]
 8003ff8:	6051      	str	r1, [r2, #4]

		  uint16_t x_and_y[2] = {0};
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	62bb      	str	r3, [r7, #40]	; 0x28
		  uint8_t status_ts = TP_Read_Coordinates(x_and_y);
 8003ffe:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004002:	4618      	mov	r0, r3
 8004004:	f7fd f824 	bl	8001050 <TP_Read_Coordinates>
 8004008:	4603      	mov	r3, r0
 800400a:	f887 30c7 	strb.w	r3, [r7, #199]	; 0xc7
		  if(status_ts == TOUCHPAD_DATA_OK)
 800400e:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 8004012:	2b01      	cmp	r3, #1
 8004014:	f040 808c 	bne.w	8004130 <Start_LCD_touchscreen+0x198>
		  {
			  // Convert coordinate from uint16_t format in string format
			  // And save it in main buffer
			  char buff_x_coordinates[6] = {0};
 8004018:	2300      	movs	r3, #0
 800401a:	623b      	str	r3, [r7, #32]
 800401c:	2300      	movs	r3, #0
 800401e:	84bb      	strh	r3, [r7, #36]	; 0x24
			  char buff_y_coordinates[6] = {0};
 8004020:	2300      	movs	r3, #0
 8004022:	61bb      	str	r3, [r7, #24]
 8004024:	2300      	movs	r3, #0
 8004026:	83bb      	strh	r3, [r7, #28]
			  char buff_coordinates[15] = {0};
 8004028:	2300      	movs	r3, #0
 800402a:	60bb      	str	r3, [r7, #8]
 800402c:	f107 030c 	add.w	r3, r7, #12
 8004030:	2200      	movs	r2, #0
 8004032:	601a      	str	r2, [r3, #0]
 8004034:	605a      	str	r2, [r3, #4]
 8004036:	f8c3 2007 	str.w	r2, [r3, #7]

			  strcat(buff_x_coordinates, "x: ");
 800403a:	f107 0320 	add.w	r3, r7, #32
 800403e:	4618      	mov	r0, r3
 8004040:	f7fc f8c6 	bl	80001d0 <strlen>
 8004044:	4603      	mov	r3, r0
 8004046:	461a      	mov	r2, r3
 8004048:	f107 0320 	add.w	r3, r7, #32
 800404c:	4413      	add	r3, r2
 800404e:	4a47      	ldr	r2, [pc, #284]	; (800416c <Start_LCD_touchscreen+0x1d4>)
 8004050:	6810      	ldr	r0, [r2, #0]
 8004052:	6018      	str	r0, [r3, #0]
			  itoa(x_and_y[0], buff_x_coordinates, 10);
 8004054:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004056:	4618      	mov	r0, r3
 8004058:	f107 0320 	add.w	r3, r7, #32
 800405c:	220a      	movs	r2, #10
 800405e:	4619      	mov	r1, r3
 8004060:	f013 fba0 	bl	80177a4 <itoa>
			  strcat(buff_x_coordinates, " ");
 8004064:	f107 0320 	add.w	r3, r7, #32
 8004068:	4618      	mov	r0, r3
 800406a:	f7fc f8b1 	bl	80001d0 <strlen>
 800406e:	4603      	mov	r3, r0
 8004070:	461a      	mov	r2, r3
 8004072:	f107 0320 	add.w	r3, r7, #32
 8004076:	4413      	add	r3, r2
 8004078:	493d      	ldr	r1, [pc, #244]	; (8004170 <Start_LCD_touchscreen+0x1d8>)
 800407a:	461a      	mov	r2, r3
 800407c:	460b      	mov	r3, r1
 800407e:	881b      	ldrh	r3, [r3, #0]
 8004080:	8013      	strh	r3, [r2, #0]

			  strcat(buff_y_coordinates, "y: ");
 8004082:	f107 0318 	add.w	r3, r7, #24
 8004086:	4618      	mov	r0, r3
 8004088:	f7fc f8a2 	bl	80001d0 <strlen>
 800408c:	4603      	mov	r3, r0
 800408e:	461a      	mov	r2, r3
 8004090:	f107 0318 	add.w	r3, r7, #24
 8004094:	4413      	add	r3, r2
 8004096:	4a37      	ldr	r2, [pc, #220]	; (8004174 <Start_LCD_touchscreen+0x1dc>)
 8004098:	6810      	ldr	r0, [r2, #0]
 800409a:	6018      	str	r0, [r3, #0]
			  itoa(x_and_y[1], buff_y_coordinates, 10);
 800409c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800409e:	4618      	mov	r0, r3
 80040a0:	f107 0318 	add.w	r3, r7, #24
 80040a4:	220a      	movs	r2, #10
 80040a6:	4619      	mov	r1, r3
 80040a8:	f013 fb7c 	bl	80177a4 <itoa>
			  strcat(buff_y_coordinates, " ");
 80040ac:	f107 0318 	add.w	r3, r7, #24
 80040b0:	4618      	mov	r0, r3
 80040b2:	f7fc f88d 	bl	80001d0 <strlen>
 80040b6:	4603      	mov	r3, r0
 80040b8:	461a      	mov	r2, r3
 80040ba:	f107 0318 	add.w	r3, r7, #24
 80040be:	4413      	add	r3, r2
 80040c0:	492b      	ldr	r1, [pc, #172]	; (8004170 <Start_LCD_touchscreen+0x1d8>)
 80040c2:	461a      	mov	r2, r3
 80040c4:	460b      	mov	r3, r1
 80040c6:	881b      	ldrh	r3, [r3, #0]
 80040c8:	8013      	strh	r3, [r2, #0]

			  strcat(buff_coordinates, buff_x_coordinates);
 80040ca:	f107 0220 	add.w	r2, r7, #32
 80040ce:	f107 0308 	add.w	r3, r7, #8
 80040d2:	4611      	mov	r1, r2
 80040d4:	4618      	mov	r0, r3
 80040d6:	f014 f982 	bl	80183de <strcat>
			  strcat(buff_coordinates, buff_y_coordinates);
 80040da:	f107 0218 	add.w	r2, r7, #24
 80040de:	f107 0308 	add.w	r3, r7, #8
 80040e2:	4611      	mov	r1, r2
 80040e4:	4618      	mov	r0, r3
 80040e6:	f014 f97a 	bl	80183de <strcat>
			  strcat(buffer, buff_coordinates);
 80040ea:	f107 0208 	add.w	r2, r7, #8
 80040ee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80040f2:	4611      	mov	r1, r2
 80040f4:	4618      	mov	r0, r3
 80040f6:	f014 f972 	bl	80183de <strcat>
 80040fa:	e019      	b.n	8004130 <Start_LCD_touchscreen+0x198>
		  }
	  }
	  else
	  {
		  strcat(buffer, "NO PRESS                  ");
 80040fc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004100:	4618      	mov	r0, r3
 8004102:	f7fc f865 	bl	80001d0 <strlen>
 8004106:	4603      	mov	r3, r0
 8004108:	461a      	mov	r2, r3
 800410a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800410e:	4413      	add	r3, r2
 8004110:	4a19      	ldr	r2, [pc, #100]	; (8004178 <Start_LCD_touchscreen+0x1e0>)
 8004112:	461d      	mov	r5, r3
 8004114:	4614      	mov	r4, r2
 8004116:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004118:	6028      	str	r0, [r5, #0]
 800411a:	6069      	str	r1, [r5, #4]
 800411c:	60aa      	str	r2, [r5, #8]
 800411e:	60eb      	str	r3, [r5, #12]
 8004120:	cc03      	ldmia	r4!, {r0, r1}
 8004122:	6128      	str	r0, [r5, #16]
 8004124:	6169      	str	r1, [r5, #20]
 8004126:	8823      	ldrh	r3, [r4, #0]
 8004128:	78a2      	ldrb	r2, [r4, #2]
 800412a:	832b      	strh	r3, [r5, #24]
 800412c:	4613      	mov	r3, r2
 800412e:	76ab      	strb	r3, [r5, #26]
	  }

	  strcat(msg.buff, buffer);
 8004130:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8004134:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8004138:	4611      	mov	r1, r2
 800413a:	4618      	mov	r0, r3
 800413c:	f014 f94f 	bl	80183de <strcat>
	  osMessageQueuePut(LCDQueueHandle, &msg, 0, osWaitForever);  	// Write data on queue (In will print on StartUART_Task task)
 8004140:	4b0e      	ldr	r3, [pc, #56]	; (800417c <Start_LCD_touchscreen+0x1e4>)
 8004142:	6818      	ldr	r0, [r3, #0]
 8004144:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8004148:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800414c:	2200      	movs	r2, #0
 800414e:	f00f f82d 	bl	80131ac <osMessageQueuePut>
	  memset(buffer, 0, sizeof(buffer));
 8004152:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004156:	2232      	movs	r2, #50	; 0x32
 8004158:	2100      	movs	r1, #0
 800415a:	4618      	mov	r0, r3
 800415c:	f013 fb46 	bl	80177ec <memset>

	  osDelay(200);
 8004160:	20c8      	movs	r0, #200	; 0xc8
 8004162:	f00e fe51 	bl	8012e08 <osDelay>
	  memset(msg.buff, 0, sizeof(msg.buff));						// Fill in buff '\0'
 8004166:	e72b      	b.n	8003fc0 <Start_LCD_touchscreen+0x28>
 8004168:	0801aae8 	.word	0x0801aae8
 800416c:	0801aaf0 	.word	0x0801aaf0
 8004170:	0801aaf4 	.word	0x0801aaf4
 8004174:	0801aaf8 	.word	0x0801aaf8
 8004178:	0801aafc 	.word	0x0801aafc
 800417c:	2000ee5c 	.word	0x2000ee5c

08004180 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b082      	sub	sp, #8
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

	// Handler for generate us dalay 			( FOR AM2302 )
	if(htim->Instance == TIM10) 				//check if the interrupt comes from TIM10
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a20      	ldr	r2, [pc, #128]	; (8004210 <HAL_TIM_PeriodElapsedCallback+0x90>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d10c      	bne.n	80041ac <HAL_TIM_PeriodElapsedCallback+0x2c>
	{
		if(tim_val > 0)
 8004192:	4b20      	ldr	r3, [pc, #128]	; (8004214 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d005      	beq.n	80041a6 <HAL_TIM_PeriodElapsedCallback+0x26>
		{
			tim_val = tim_val - 1;
 800419a:	4b1e      	ldr	r3, [pc, #120]	; (8004214 <HAL_TIM_PeriodElapsedCallback+0x94>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	3b01      	subs	r3, #1
 80041a0:	4a1c      	ldr	r2, [pc, #112]	; (8004214 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80041a2:	6013      	str	r3, [r2, #0]
 80041a4:	e002      	b.n	80041ac <HAL_TIM_PeriodElapsedCallback+0x2c>
		}
		else									// For avoid overflow variable
		{
			tim_val = 0;
 80041a6:	4b1b      	ldr	r3, [pc, #108]	; (8004214 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80041a8:	2200      	movs	r2, #0
 80041aa:	601a      	str	r2, [r3, #0]
	{
		//HAL_GPIO_TogglePin(GPIOD, LD4_Pin);		// Green LED
	}

	// Handler for count how many time works any tasks
	if(htim->Instance == TIM3)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a19      	ldr	r2, [pc, #100]	; (8004218 <HAL_TIM_PeriodElapsedCallback+0x98>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d104      	bne.n	80041c0 <HAL_TIM_PeriodElapsedCallback+0x40>
	{
		ulHighFreqebcyTimerTicks++;					// Update time tasks counter
 80041b6:	4b19      	ldr	r3, [pc, #100]	; (800421c <HAL_TIM_PeriodElapsedCallback+0x9c>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	3301      	adds	r3, #1
 80041bc:	4a17      	ldr	r2, [pc, #92]	; (800421c <HAL_TIM_PeriodElapsedCallback+0x9c>)
 80041be:	6013      	str	r3, [r2, #0]
	}

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM14) {
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4a16      	ldr	r2, [pc, #88]	; (8004220 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d101      	bne.n	80041ce <HAL_TIM_PeriodElapsedCallback+0x4e>
    HAL_IncTick();
 80041ca:	f001 fedf 	bl	8005f8c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

	if (htim->Instance == TIM14)		// For SD works (use in fatfs_sd.c file)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	4a13      	ldr	r2, [pc, #76]	; (8004220 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d117      	bne.n	8004208 <HAL_TIM_PeriodElapsedCallback+0x88>
	{
		if(Timer1 > 0)
 80041d8:	4b12      	ldr	r3, [pc, #72]	; (8004224 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80041da:	781b      	ldrb	r3, [r3, #0]
 80041dc:	b2db      	uxtb	r3, r3
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d006      	beq.n	80041f0 <HAL_TIM_PeriodElapsedCallback+0x70>
		    Timer1--;
 80041e2:	4b10      	ldr	r3, [pc, #64]	; (8004224 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80041e4:	781b      	ldrb	r3, [r3, #0]
 80041e6:	b2db      	uxtb	r3, r3
 80041e8:	3b01      	subs	r3, #1
 80041ea:	b2da      	uxtb	r2, r3
 80041ec:	4b0d      	ldr	r3, [pc, #52]	; (8004224 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80041ee:	701a      	strb	r2, [r3, #0]

		  if(Timer2 > 0)
 80041f0:	4b0d      	ldr	r3, [pc, #52]	; (8004228 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80041f2:	781b      	ldrb	r3, [r3, #0]
 80041f4:	b2db      	uxtb	r3, r3
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d006      	beq.n	8004208 <HAL_TIM_PeriodElapsedCallback+0x88>
		    Timer2--;
 80041fa:	4b0b      	ldr	r3, [pc, #44]	; (8004228 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80041fc:	781b      	ldrb	r3, [r3, #0]
 80041fe:	b2db      	uxtb	r3, r3
 8004200:	3b01      	subs	r3, #1
 8004202:	b2da      	uxtb	r2, r3
 8004204:	4b08      	ldr	r3, [pc, #32]	; (8004228 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8004206:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END Callback 1 */
}
 8004208:	bf00      	nop
 800420a:	3708      	adds	r7, #8
 800420c:	46bd      	mov	sp, r7
 800420e:	bd80      	pop	{r7, pc}
 8004210:	40014400 	.word	0x40014400
 8004214:	200027a4 	.word	0x200027a4
 8004218:	40000400 	.word	0x40000400
 800421c:	2000fa20 	.word	0x2000fa20
 8004220:	40002000 	.word	0x40002000
 8004224:	200105d0 	.word	0x200105d0
 8004228:	2000fa38 	.word	0x2000fa38

0800422c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800422c:	b480      	push	{r7}
 800422e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004230:	b672      	cpsid	i
}
 8004232:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004234:	e7fe      	b.n	8004234 <Error_Handler+0x8>
	...

08004238 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b082      	sub	sp, #8
 800423c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800423e:	2300      	movs	r3, #0
 8004240:	607b      	str	r3, [r7, #4]
 8004242:	4b12      	ldr	r3, [pc, #72]	; (800428c <HAL_MspInit+0x54>)
 8004244:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004246:	4a11      	ldr	r2, [pc, #68]	; (800428c <HAL_MspInit+0x54>)
 8004248:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800424c:	6453      	str	r3, [r2, #68]	; 0x44
 800424e:	4b0f      	ldr	r3, [pc, #60]	; (800428c <HAL_MspInit+0x54>)
 8004250:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004252:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004256:	607b      	str	r3, [r7, #4]
 8004258:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800425a:	2300      	movs	r3, #0
 800425c:	603b      	str	r3, [r7, #0]
 800425e:	4b0b      	ldr	r3, [pc, #44]	; (800428c <HAL_MspInit+0x54>)
 8004260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004262:	4a0a      	ldr	r2, [pc, #40]	; (800428c <HAL_MspInit+0x54>)
 8004264:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004268:	6413      	str	r3, [r2, #64]	; 0x40
 800426a:	4b08      	ldr	r3, [pc, #32]	; (800428c <HAL_MspInit+0x54>)
 800426c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800426e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004272:	603b      	str	r3, [r7, #0]
 8004274:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004276:	2200      	movs	r2, #0
 8004278:	210f      	movs	r1, #15
 800427a:	f06f 0001 	mvn.w	r0, #1
 800427e:	f001 ffa5 	bl	80061cc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004282:	bf00      	nop
 8004284:	3708      	adds	r7, #8
 8004286:	46bd      	mov	sp, r7
 8004288:	bd80      	pop	{r7, pc}
 800428a:	bf00      	nop
 800428c:	40023800 	.word	0x40023800

08004290 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b08c      	sub	sp, #48	; 0x30
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004298:	f107 031c 	add.w	r3, r7, #28
 800429c:	2200      	movs	r2, #0
 800429e:	601a      	str	r2, [r3, #0]
 80042a0:	605a      	str	r2, [r3, #4]
 80042a2:	609a      	str	r2, [r3, #8]
 80042a4:	60da      	str	r2, [r3, #12]
 80042a6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a42      	ldr	r2, [pc, #264]	; (80043b8 <HAL_I2C_MspInit+0x128>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d12d      	bne.n	800430e <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80042b2:	2300      	movs	r3, #0
 80042b4:	61bb      	str	r3, [r7, #24]
 80042b6:	4b41      	ldr	r3, [pc, #260]	; (80043bc <HAL_I2C_MspInit+0x12c>)
 80042b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042ba:	4a40      	ldr	r2, [pc, #256]	; (80043bc <HAL_I2C_MspInit+0x12c>)
 80042bc:	f043 0302 	orr.w	r3, r3, #2
 80042c0:	6313      	str	r3, [r2, #48]	; 0x30
 80042c2:	4b3e      	ldr	r3, [pc, #248]	; (80043bc <HAL_I2C_MspInit+0x12c>)
 80042c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042c6:	f003 0302 	and.w	r3, r3, #2
 80042ca:	61bb      	str	r3, [r7, #24]
 80042cc:	69bb      	ldr	r3, [r7, #24]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80042ce:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80042d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80042d4:	2312      	movs	r3, #18
 80042d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042d8:	2300      	movs	r3, #0
 80042da:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80042dc:	2303      	movs	r3, #3
 80042de:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80042e0:	2304      	movs	r3, #4
 80042e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042e4:	f107 031c 	add.w	r3, r7, #28
 80042e8:	4619      	mov	r1, r3
 80042ea:	4835      	ldr	r0, [pc, #212]	; (80043c0 <HAL_I2C_MspInit+0x130>)
 80042ec:	f002 fc06 	bl	8006afc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80042f0:	2300      	movs	r3, #0
 80042f2:	617b      	str	r3, [r7, #20]
 80042f4:	4b31      	ldr	r3, [pc, #196]	; (80043bc <HAL_I2C_MspInit+0x12c>)
 80042f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f8:	4a30      	ldr	r2, [pc, #192]	; (80043bc <HAL_I2C_MspInit+0x12c>)
 80042fa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80042fe:	6413      	str	r3, [r2, #64]	; 0x40
 8004300:	4b2e      	ldr	r3, [pc, #184]	; (80043bc <HAL_I2C_MspInit+0x12c>)
 8004302:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004304:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004308:	617b      	str	r3, [r7, #20]
 800430a:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 800430c:	e050      	b.n	80043b0 <HAL_I2C_MspInit+0x120>
  else if(hi2c->Instance==I2C3)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4a2c      	ldr	r2, [pc, #176]	; (80043c4 <HAL_I2C_MspInit+0x134>)
 8004314:	4293      	cmp	r3, r2
 8004316:	d14b      	bne.n	80043b0 <HAL_I2C_MspInit+0x120>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004318:	2300      	movs	r3, #0
 800431a:	613b      	str	r3, [r7, #16]
 800431c:	4b27      	ldr	r3, [pc, #156]	; (80043bc <HAL_I2C_MspInit+0x12c>)
 800431e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004320:	4a26      	ldr	r2, [pc, #152]	; (80043bc <HAL_I2C_MspInit+0x12c>)
 8004322:	f043 0304 	orr.w	r3, r3, #4
 8004326:	6313      	str	r3, [r2, #48]	; 0x30
 8004328:	4b24      	ldr	r3, [pc, #144]	; (80043bc <HAL_I2C_MspInit+0x12c>)
 800432a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800432c:	f003 0304 	and.w	r3, r3, #4
 8004330:	613b      	str	r3, [r7, #16]
 8004332:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004334:	2300      	movs	r3, #0
 8004336:	60fb      	str	r3, [r7, #12]
 8004338:	4b20      	ldr	r3, [pc, #128]	; (80043bc <HAL_I2C_MspInit+0x12c>)
 800433a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800433c:	4a1f      	ldr	r2, [pc, #124]	; (80043bc <HAL_I2C_MspInit+0x12c>)
 800433e:	f043 0301 	orr.w	r3, r3, #1
 8004342:	6313      	str	r3, [r2, #48]	; 0x30
 8004344:	4b1d      	ldr	r3, [pc, #116]	; (80043bc <HAL_I2C_MspInit+0x12c>)
 8004346:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004348:	f003 0301 	and.w	r3, r3, #1
 800434c:	60fb      	str	r3, [r7, #12]
 800434e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004350:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004354:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004356:	2312      	movs	r3, #18
 8004358:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800435a:	2300      	movs	r3, #0
 800435c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800435e:	2303      	movs	r3, #3
 8004360:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8004362:	2304      	movs	r3, #4
 8004364:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004366:	f107 031c 	add.w	r3, r7, #28
 800436a:	4619      	mov	r1, r3
 800436c:	4816      	ldr	r0, [pc, #88]	; (80043c8 <HAL_I2C_MspInit+0x138>)
 800436e:	f002 fbc5 	bl	8006afc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004372:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004376:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004378:	2312      	movs	r3, #18
 800437a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800437c:	2300      	movs	r3, #0
 800437e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004380:	2303      	movs	r3, #3
 8004382:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8004384:	2304      	movs	r3, #4
 8004386:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004388:	f107 031c 	add.w	r3, r7, #28
 800438c:	4619      	mov	r1, r3
 800438e:	480f      	ldr	r0, [pc, #60]	; (80043cc <HAL_I2C_MspInit+0x13c>)
 8004390:	f002 fbb4 	bl	8006afc <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8004394:	2300      	movs	r3, #0
 8004396:	60bb      	str	r3, [r7, #8]
 8004398:	4b08      	ldr	r3, [pc, #32]	; (80043bc <HAL_I2C_MspInit+0x12c>)
 800439a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800439c:	4a07      	ldr	r2, [pc, #28]	; (80043bc <HAL_I2C_MspInit+0x12c>)
 800439e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80043a2:	6413      	str	r3, [r2, #64]	; 0x40
 80043a4:	4b05      	ldr	r3, [pc, #20]	; (80043bc <HAL_I2C_MspInit+0x12c>)
 80043a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80043ac:	60bb      	str	r3, [r7, #8]
 80043ae:	68bb      	ldr	r3, [r7, #8]
}
 80043b0:	bf00      	nop
 80043b2:	3730      	adds	r7, #48	; 0x30
 80043b4:	46bd      	mov	sp, r7
 80043b6:	bd80      	pop	{r7, pc}
 80043b8:	40005800 	.word	0x40005800
 80043bc:	40023800 	.word	0x40023800
 80043c0:	40020400 	.word	0x40020400
 80043c4:	40005c00 	.word	0x40005c00
 80043c8:	40020800 	.word	0x40020800
 80043cc:	40020000 	.word	0x40020000

080043d0 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 80043d0:	b480      	push	{r7}
 80043d2:	b085      	sub	sp, #20
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a0b      	ldr	r2, [pc, #44]	; (800440c <HAL_RNG_MspInit+0x3c>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d10d      	bne.n	80043fe <HAL_RNG_MspInit+0x2e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 80043e2:	2300      	movs	r3, #0
 80043e4:	60fb      	str	r3, [r7, #12]
 80043e6:	4b0a      	ldr	r3, [pc, #40]	; (8004410 <HAL_RNG_MspInit+0x40>)
 80043e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043ea:	4a09      	ldr	r2, [pc, #36]	; (8004410 <HAL_RNG_MspInit+0x40>)
 80043ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80043f0:	6353      	str	r3, [r2, #52]	; 0x34
 80043f2:	4b07      	ldr	r3, [pc, #28]	; (8004410 <HAL_RNG_MspInit+0x40>)
 80043f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043fa:	60fb      	str	r3, [r7, #12]
 80043fc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 80043fe:	bf00      	nop
 8004400:	3714      	adds	r7, #20
 8004402:	46bd      	mov	sp, r7
 8004404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004408:	4770      	bx	lr
 800440a:	bf00      	nop
 800440c:	50060800 	.word	0x50060800
 8004410:	40023800 	.word	0x40023800

08004414 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b086      	sub	sp, #24
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800441c:	f107 0308 	add.w	r3, r7, #8
 8004420:	2200      	movs	r2, #0
 8004422:	601a      	str	r2, [r3, #0]
 8004424:	605a      	str	r2, [r3, #4]
 8004426:	609a      	str	r2, [r3, #8]
 8004428:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4a0c      	ldr	r2, [pc, #48]	; (8004460 <HAL_RTC_MspInit+0x4c>)
 8004430:	4293      	cmp	r3, r2
 8004432:	d111      	bne.n	8004458 <HAL_RTC_MspInit+0x44>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004434:	2302      	movs	r3, #2
 8004436:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8004438:	f44f 7380 	mov.w	r3, #256	; 0x100
 800443c:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800443e:	f107 0308 	add.w	r3, r7, #8
 8004442:	4618      	mov	r0, r3
 8004444:	f005 fedc 	bl	800a200 <HAL_RCCEx_PeriphCLKConfig>
 8004448:	4603      	mov	r3, r0
 800444a:	2b00      	cmp	r3, #0
 800444c:	d001      	beq.n	8004452 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 800444e:	f7ff feed 	bl	800422c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004452:	4b04      	ldr	r3, [pc, #16]	; (8004464 <HAL_RTC_MspInit+0x50>)
 8004454:	2201      	movs	r2, #1
 8004456:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8004458:	bf00      	nop
 800445a:	3718      	adds	r7, #24
 800445c:	46bd      	mov	sp, r7
 800445e:	bd80      	pop	{r7, pc}
 8004460:	40002800 	.word	0x40002800
 8004464:	42470e3c 	.word	0x42470e3c

08004468 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b08c      	sub	sp, #48	; 0x30
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004470:	f107 031c 	add.w	r3, r7, #28
 8004474:	2200      	movs	r2, #0
 8004476:	601a      	str	r2, [r3, #0]
 8004478:	605a      	str	r2, [r3, #4]
 800447a:	609a      	str	r2, [r3, #8]
 800447c:	60da      	str	r2, [r3, #12]
 800447e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4a5d      	ldr	r2, [pc, #372]	; (80045fc <HAL_SPI_MspInit+0x194>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d12c      	bne.n	80044e4 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800448a:	2300      	movs	r3, #0
 800448c:	61bb      	str	r3, [r7, #24]
 800448e:	4b5c      	ldr	r3, [pc, #368]	; (8004600 <HAL_SPI_MspInit+0x198>)
 8004490:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004492:	4a5b      	ldr	r2, [pc, #364]	; (8004600 <HAL_SPI_MspInit+0x198>)
 8004494:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004498:	6453      	str	r3, [r2, #68]	; 0x44
 800449a:	4b59      	ldr	r3, [pc, #356]	; (8004600 <HAL_SPI_MspInit+0x198>)
 800449c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800449e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80044a2:	61bb      	str	r3, [r7, #24]
 80044a4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80044a6:	2300      	movs	r3, #0
 80044a8:	617b      	str	r3, [r7, #20]
 80044aa:	4b55      	ldr	r3, [pc, #340]	; (8004600 <HAL_SPI_MspInit+0x198>)
 80044ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ae:	4a54      	ldr	r2, [pc, #336]	; (8004600 <HAL_SPI_MspInit+0x198>)
 80044b0:	f043 0301 	orr.w	r3, r3, #1
 80044b4:	6313      	str	r3, [r2, #48]	; 0x30
 80044b6:	4b52      	ldr	r3, [pc, #328]	; (8004600 <HAL_SPI_MspInit+0x198>)
 80044b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ba:	f003 0301 	and.w	r3, r3, #1
 80044be:	617b      	str	r3, [r7, #20]
 80044c0:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80044c2:	23e0      	movs	r3, #224	; 0xe0
 80044c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044c6:	2302      	movs	r3, #2
 80044c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044ca:	2300      	movs	r3, #0
 80044cc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80044ce:	2302      	movs	r3, #2
 80044d0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80044d2:	2305      	movs	r3, #5
 80044d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044d6:	f107 031c 	add.w	r3, r7, #28
 80044da:	4619      	mov	r1, r3
 80044dc:	4849      	ldr	r0, [pc, #292]	; (8004604 <HAL_SPI_MspInit+0x19c>)
 80044de:	f002 fb0d 	bl	8006afc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80044e2:	e086      	b.n	80045f2 <HAL_SPI_MspInit+0x18a>
  else if(hspi->Instance==SPI2)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4a47      	ldr	r2, [pc, #284]	; (8004608 <HAL_SPI_MspInit+0x1a0>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	f040 8081 	bne.w	80045f2 <HAL_SPI_MspInit+0x18a>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80044f0:	2300      	movs	r3, #0
 80044f2:	613b      	str	r3, [r7, #16]
 80044f4:	4b42      	ldr	r3, [pc, #264]	; (8004600 <HAL_SPI_MspInit+0x198>)
 80044f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044f8:	4a41      	ldr	r2, [pc, #260]	; (8004600 <HAL_SPI_MspInit+0x198>)
 80044fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80044fe:	6413      	str	r3, [r2, #64]	; 0x40
 8004500:	4b3f      	ldr	r3, [pc, #252]	; (8004600 <HAL_SPI_MspInit+0x198>)
 8004502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004504:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004508:	613b      	str	r3, [r7, #16]
 800450a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800450c:	2300      	movs	r3, #0
 800450e:	60fb      	str	r3, [r7, #12]
 8004510:	4b3b      	ldr	r3, [pc, #236]	; (8004600 <HAL_SPI_MspInit+0x198>)
 8004512:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004514:	4a3a      	ldr	r2, [pc, #232]	; (8004600 <HAL_SPI_MspInit+0x198>)
 8004516:	f043 0304 	orr.w	r3, r3, #4
 800451a:	6313      	str	r3, [r2, #48]	; 0x30
 800451c:	4b38      	ldr	r3, [pc, #224]	; (8004600 <HAL_SPI_MspInit+0x198>)
 800451e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004520:	f003 0304 	and.w	r3, r3, #4
 8004524:	60fb      	str	r3, [r7, #12]
 8004526:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004528:	2300      	movs	r3, #0
 800452a:	60bb      	str	r3, [r7, #8]
 800452c:	4b34      	ldr	r3, [pc, #208]	; (8004600 <HAL_SPI_MspInit+0x198>)
 800452e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004530:	4a33      	ldr	r2, [pc, #204]	; (8004600 <HAL_SPI_MspInit+0x198>)
 8004532:	f043 0302 	orr.w	r3, r3, #2
 8004536:	6313      	str	r3, [r2, #48]	; 0x30
 8004538:	4b31      	ldr	r3, [pc, #196]	; (8004600 <HAL_SPI_MspInit+0x198>)
 800453a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800453c:	f003 0302 	and.w	r3, r3, #2
 8004540:	60bb      	str	r3, [r7, #8]
 8004542:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004544:	2304      	movs	r3, #4
 8004546:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004548:	2302      	movs	r3, #2
 800454a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800454c:	2300      	movs	r3, #0
 800454e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004550:	2303      	movs	r3, #3
 8004552:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004554:	2305      	movs	r3, #5
 8004556:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004558:	f107 031c 	add.w	r3, r7, #28
 800455c:	4619      	mov	r1, r3
 800455e:	482b      	ldr	r0, [pc, #172]	; (800460c <HAL_SPI_MspInit+0x1a4>)
 8004560:	f002 facc 	bl	8006afc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8004564:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8004568:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800456a:	2302      	movs	r3, #2
 800456c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800456e:	2300      	movs	r3, #0
 8004570:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004572:	2303      	movs	r3, #3
 8004574:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004576:	2305      	movs	r3, #5
 8004578:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800457a:	f107 031c 	add.w	r3, r7, #28
 800457e:	4619      	mov	r1, r3
 8004580:	4823      	ldr	r0, [pc, #140]	; (8004610 <HAL_SPI_MspInit+0x1a8>)
 8004582:	f002 fabb 	bl	8006afc <HAL_GPIO_Init>
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8004586:	4b23      	ldr	r3, [pc, #140]	; (8004614 <HAL_SPI_MspInit+0x1ac>)
 8004588:	4a23      	ldr	r2, [pc, #140]	; (8004618 <HAL_SPI_MspInit+0x1b0>)
 800458a:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 800458c:	4b21      	ldr	r3, [pc, #132]	; (8004614 <HAL_SPI_MspInit+0x1ac>)
 800458e:	2200      	movs	r2, #0
 8004590:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004592:	4b20      	ldr	r3, [pc, #128]	; (8004614 <HAL_SPI_MspInit+0x1ac>)
 8004594:	2240      	movs	r2, #64	; 0x40
 8004596:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004598:	4b1e      	ldr	r3, [pc, #120]	; (8004614 <HAL_SPI_MspInit+0x1ac>)
 800459a:	2200      	movs	r2, #0
 800459c:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800459e:	4b1d      	ldr	r3, [pc, #116]	; (8004614 <HAL_SPI_MspInit+0x1ac>)
 80045a0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80045a4:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80045a6:	4b1b      	ldr	r3, [pc, #108]	; (8004614 <HAL_SPI_MspInit+0x1ac>)
 80045a8:	2200      	movs	r2, #0
 80045aa:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80045ac:	4b19      	ldr	r3, [pc, #100]	; (8004614 <HAL_SPI_MspInit+0x1ac>)
 80045ae:	2200      	movs	r2, #0
 80045b0:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_CIRCULAR;
 80045b2:	4b18      	ldr	r3, [pc, #96]	; (8004614 <HAL_SPI_MspInit+0x1ac>)
 80045b4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80045b8:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80045ba:	4b16      	ldr	r3, [pc, #88]	; (8004614 <HAL_SPI_MspInit+0x1ac>)
 80045bc:	2200      	movs	r2, #0
 80045be:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80045c0:	4b14      	ldr	r3, [pc, #80]	; (8004614 <HAL_SPI_MspInit+0x1ac>)
 80045c2:	2200      	movs	r2, #0
 80045c4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80045c6:	4813      	ldr	r0, [pc, #76]	; (8004614 <HAL_SPI_MspInit+0x1ac>)
 80045c8:	f001 fe38 	bl	800623c <HAL_DMA_Init>
 80045cc:	4603      	mov	r3, r0
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d001      	beq.n	80045d6 <HAL_SPI_MspInit+0x16e>
      Error_Handler();
 80045d2:	f7ff fe2b 	bl	800422c <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	4a0e      	ldr	r2, [pc, #56]	; (8004614 <HAL_SPI_MspInit+0x1ac>)
 80045da:	649a      	str	r2, [r3, #72]	; 0x48
 80045dc:	4a0d      	ldr	r2, [pc, #52]	; (8004614 <HAL_SPI_MspInit+0x1ac>)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 80045e2:	2200      	movs	r2, #0
 80045e4:	2105      	movs	r1, #5
 80045e6:	2024      	movs	r0, #36	; 0x24
 80045e8:	f001 fdf0 	bl	80061cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80045ec:	2024      	movs	r0, #36	; 0x24
 80045ee:	f001 fe09 	bl	8006204 <HAL_NVIC_EnableIRQ>
}
 80045f2:	bf00      	nop
 80045f4:	3730      	adds	r7, #48	; 0x30
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd80      	pop	{r7, pc}
 80045fa:	bf00      	nop
 80045fc:	40013000 	.word	0x40013000
 8004600:	40023800 	.word	0x40023800
 8004604:	40020000 	.word	0x40020000
 8004608:	40003800 	.word	0x40003800
 800460c:	40020800 	.word	0x40020800
 8004610:	40020400 	.word	0x40020400
 8004614:	20010570 	.word	0x20010570
 8004618:	40026070 	.word	0x40026070

0800461c <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b082      	sub	sp, #8
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a16      	ldr	r2, [pc, #88]	; (8004684 <HAL_SPI_MspDeInit+0x68>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d10a      	bne.n	8004644 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 800462e:	4b16      	ldr	r3, [pc, #88]	; (8004688 <HAL_SPI_MspDeInit+0x6c>)
 8004630:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004632:	4a15      	ldr	r2, [pc, #84]	; (8004688 <HAL_SPI_MspDeInit+0x6c>)
 8004634:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004638:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin);
 800463a:	21e0      	movs	r1, #224	; 0xe0
 800463c:	4813      	ldr	r0, [pc, #76]	; (800468c <HAL_SPI_MspDeInit+0x70>)
 800463e:	f002 fbf9 	bl	8006e34 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI2_MspDeInit 1 */

  /* USER CODE END SPI2_MspDeInit 1 */
  }

}
 8004642:	e01b      	b.n	800467c <HAL_SPI_MspDeInit+0x60>
  else if(hspi->Instance==SPI2)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4a11      	ldr	r2, [pc, #68]	; (8004690 <HAL_SPI_MspDeInit+0x74>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d116      	bne.n	800467c <HAL_SPI_MspDeInit+0x60>
    __HAL_RCC_SPI2_CLK_DISABLE();
 800464e:	4b0e      	ldr	r3, [pc, #56]	; (8004688 <HAL_SPI_MspDeInit+0x6c>)
 8004650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004652:	4a0d      	ldr	r2, [pc, #52]	; (8004688 <HAL_SPI_MspDeInit+0x6c>)
 8004654:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004658:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_2);
 800465a:	2104      	movs	r1, #4
 800465c:	480d      	ldr	r0, [pc, #52]	; (8004694 <HAL_SPI_MspDeInit+0x78>)
 800465e:	f002 fbe9 	bl	8006e34 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_13|GPIO_PIN_15);
 8004662:	f44f 4120 	mov.w	r1, #40960	; 0xa000
 8004666:	480c      	ldr	r0, [pc, #48]	; (8004698 <HAL_SPI_MspDeInit+0x7c>)
 8004668:	f002 fbe4 	bl	8006e34 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(hspi->hdmatx);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004670:	4618      	mov	r0, r3
 8004672:	f001 fe91 	bl	8006398 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(SPI2_IRQn);
 8004676:	2024      	movs	r0, #36	; 0x24
 8004678:	f001 fdd2 	bl	8006220 <HAL_NVIC_DisableIRQ>
}
 800467c:	bf00      	nop
 800467e:	3708      	adds	r7, #8
 8004680:	46bd      	mov	sp, r7
 8004682:	bd80      	pop	{r7, pc}
 8004684:	40013000 	.word	0x40013000
 8004688:	40023800 	.word	0x40023800
 800468c:	40020000 	.word	0x40020000
 8004690:	40003800 	.word	0x40003800
 8004694:	40020800 	.word	0x40020800
 8004698:	40020400 	.word	0x40020400

0800469c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b086      	sub	sp, #24
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	4a38      	ldr	r2, [pc, #224]	; (800478c <HAL_TIM_Base_MspInit+0xf0>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d116      	bne.n	80046dc <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80046ae:	2300      	movs	r3, #0
 80046b0:	617b      	str	r3, [r7, #20]
 80046b2:	4b37      	ldr	r3, [pc, #220]	; (8004790 <HAL_TIM_Base_MspInit+0xf4>)
 80046b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046b6:	4a36      	ldr	r2, [pc, #216]	; (8004790 <HAL_TIM_Base_MspInit+0xf4>)
 80046b8:	f043 0301 	orr.w	r3, r3, #1
 80046bc:	6453      	str	r3, [r2, #68]	; 0x44
 80046be:	4b34      	ldr	r3, [pc, #208]	; (8004790 <HAL_TIM_Base_MspInit+0xf4>)
 80046c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046c2:	f003 0301 	and.w	r3, r3, #1
 80046c6:	617b      	str	r3, [r7, #20]
 80046c8:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 80046ca:	2200      	movs	r2, #0
 80046cc:	2105      	movs	r1, #5
 80046ce:	2019      	movs	r0, #25
 80046d0:	f001 fd7c 	bl	80061cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80046d4:	2019      	movs	r0, #25
 80046d6:	f001 fd95 	bl	8006204 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 80046da:	e052      	b.n	8004782 <HAL_TIM_Base_MspInit+0xe6>
  else if(htim_base->Instance==TIM2)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046e4:	d116      	bne.n	8004714 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80046e6:	2300      	movs	r3, #0
 80046e8:	613b      	str	r3, [r7, #16]
 80046ea:	4b29      	ldr	r3, [pc, #164]	; (8004790 <HAL_TIM_Base_MspInit+0xf4>)
 80046ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ee:	4a28      	ldr	r2, [pc, #160]	; (8004790 <HAL_TIM_Base_MspInit+0xf4>)
 80046f0:	f043 0301 	orr.w	r3, r3, #1
 80046f4:	6413      	str	r3, [r2, #64]	; 0x40
 80046f6:	4b26      	ldr	r3, [pc, #152]	; (8004790 <HAL_TIM_Base_MspInit+0xf4>)
 80046f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046fa:	f003 0301 	and.w	r3, r3, #1
 80046fe:	613b      	str	r3, [r7, #16]
 8004700:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8004702:	2200      	movs	r2, #0
 8004704:	2105      	movs	r1, #5
 8004706:	201c      	movs	r0, #28
 8004708:	f001 fd60 	bl	80061cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800470c:	201c      	movs	r0, #28
 800470e:	f001 fd79 	bl	8006204 <HAL_NVIC_EnableIRQ>
}
 8004712:	e036      	b.n	8004782 <HAL_TIM_Base_MspInit+0xe6>
  else if(htim_base->Instance==TIM3)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	4a1e      	ldr	r2, [pc, #120]	; (8004794 <HAL_TIM_Base_MspInit+0xf8>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d116      	bne.n	800474c <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800471e:	2300      	movs	r3, #0
 8004720:	60fb      	str	r3, [r7, #12]
 8004722:	4b1b      	ldr	r3, [pc, #108]	; (8004790 <HAL_TIM_Base_MspInit+0xf4>)
 8004724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004726:	4a1a      	ldr	r2, [pc, #104]	; (8004790 <HAL_TIM_Base_MspInit+0xf4>)
 8004728:	f043 0302 	orr.w	r3, r3, #2
 800472c:	6413      	str	r3, [r2, #64]	; 0x40
 800472e:	4b18      	ldr	r3, [pc, #96]	; (8004790 <HAL_TIM_Base_MspInit+0xf4>)
 8004730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004732:	f003 0302 	and.w	r3, r3, #2
 8004736:	60fb      	str	r3, [r7, #12]
 8004738:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 800473a:	2200      	movs	r2, #0
 800473c:	2105      	movs	r1, #5
 800473e:	201d      	movs	r0, #29
 8004740:	f001 fd44 	bl	80061cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004744:	201d      	movs	r0, #29
 8004746:	f001 fd5d 	bl	8006204 <HAL_NVIC_EnableIRQ>
}
 800474a:	e01a      	b.n	8004782 <HAL_TIM_Base_MspInit+0xe6>
  else if(htim_base->Instance==TIM10)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4a11      	ldr	r2, [pc, #68]	; (8004798 <HAL_TIM_Base_MspInit+0xfc>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d115      	bne.n	8004782 <HAL_TIM_Base_MspInit+0xe6>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8004756:	2300      	movs	r3, #0
 8004758:	60bb      	str	r3, [r7, #8]
 800475a:	4b0d      	ldr	r3, [pc, #52]	; (8004790 <HAL_TIM_Base_MspInit+0xf4>)
 800475c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800475e:	4a0c      	ldr	r2, [pc, #48]	; (8004790 <HAL_TIM_Base_MspInit+0xf4>)
 8004760:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004764:	6453      	str	r3, [r2, #68]	; 0x44
 8004766:	4b0a      	ldr	r3, [pc, #40]	; (8004790 <HAL_TIM_Base_MspInit+0xf4>)
 8004768:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800476a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800476e:	60bb      	str	r3, [r7, #8]
 8004770:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 8004772:	2200      	movs	r2, #0
 8004774:	2105      	movs	r1, #5
 8004776:	2019      	movs	r0, #25
 8004778:	f001 fd28 	bl	80061cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800477c:	2019      	movs	r0, #25
 800477e:	f001 fd41 	bl	8006204 <HAL_NVIC_EnableIRQ>
}
 8004782:	bf00      	nop
 8004784:	3718      	adds	r7, #24
 8004786:	46bd      	mov	sp, r7
 8004788:	bd80      	pop	{r7, pc}
 800478a:	bf00      	nop
 800478c:	40010000 	.word	0x40010000
 8004790:	40023800 	.word	0x40023800
 8004794:	40000400 	.word	0x40000400
 8004798:	40014400 	.word	0x40014400

0800479c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b08c      	sub	sp, #48	; 0x30
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80047a4:	2300      	movs	r3, #0
 80047a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80047a8:	2300      	movs	r3, #0
 80047aa:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM14 IRQ priority */
  HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority ,0);
 80047ac:	2200      	movs	r2, #0
 80047ae:	6879      	ldr	r1, [r7, #4]
 80047b0:	202d      	movs	r0, #45	; 0x2d
 80047b2:	f001 fd0b 	bl	80061cc <HAL_NVIC_SetPriority>

  /* Enable the TIM14 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 80047b6:	202d      	movs	r0, #45	; 0x2d
 80047b8:	f001 fd24 	bl	8006204 <HAL_NVIC_EnableIRQ>

  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 80047bc:	2300      	movs	r3, #0
 80047be:	60fb      	str	r3, [r7, #12]
 80047c0:	4b1f      	ldr	r3, [pc, #124]	; (8004840 <HAL_InitTick+0xa4>)
 80047c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047c4:	4a1e      	ldr	r2, [pc, #120]	; (8004840 <HAL_InitTick+0xa4>)
 80047c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047ca:	6413      	str	r3, [r2, #64]	; 0x40
 80047cc:	4b1c      	ldr	r3, [pc, #112]	; (8004840 <HAL_InitTick+0xa4>)
 80047ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047d4:	60fb      	str	r3, [r7, #12]
 80047d6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80047d8:	f107 0210 	add.w	r2, r7, #16
 80047dc:	f107 0314 	add.w	r3, r7, #20
 80047e0:	4611      	mov	r1, r2
 80047e2:	4618      	mov	r0, r3
 80047e4:	f005 fcda 	bl	800a19c <HAL_RCC_GetClockConfig>

  /* Compute TIM14 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80047e8:	f005 fcc4 	bl	800a174 <HAL_RCC_GetPCLK1Freq>
 80047ec:	4603      	mov	r3, r0
 80047ee:	005b      	lsls	r3, r3, #1
 80047f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80047f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047f4:	4a13      	ldr	r2, [pc, #76]	; (8004844 <HAL_InitTick+0xa8>)
 80047f6:	fba2 2303 	umull	r2, r3, r2, r3
 80047fa:	0c9b      	lsrs	r3, r3, #18
 80047fc:	3b01      	subs	r3, #1
 80047fe:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 8004800:	4b11      	ldr	r3, [pc, #68]	; (8004848 <HAL_InitTick+0xac>)
 8004802:	4a12      	ldr	r2, [pc, #72]	; (800484c <HAL_InitTick+0xb0>)
 8004804:	601a      	str	r2, [r3, #0]
  + Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim14.Init.Period = (1000000U / 1000U) - 1U;
 8004806:	4b10      	ldr	r3, [pc, #64]	; (8004848 <HAL_InitTick+0xac>)
 8004808:	f240 32e7 	movw	r2, #999	; 0x3e7
 800480c:	60da      	str	r2, [r3, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 800480e:	4a0e      	ldr	r2, [pc, #56]	; (8004848 <HAL_InitTick+0xac>)
 8004810:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004812:	6053      	str	r3, [r2, #4]
  htim14.Init.ClockDivision = 0;
 8004814:	4b0c      	ldr	r3, [pc, #48]	; (8004848 <HAL_InitTick+0xac>)
 8004816:	2200      	movs	r2, #0
 8004818:	611a      	str	r2, [r3, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 800481a:	4b0b      	ldr	r3, [pc, #44]	; (8004848 <HAL_InitTick+0xac>)
 800481c:	2200      	movs	r2, #0
 800481e:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim14) == HAL_OK)
 8004820:	4809      	ldr	r0, [pc, #36]	; (8004848 <HAL_InitTick+0xac>)
 8004822:	f007 f94b 	bl	800babc <HAL_TIM_Base_Init>
 8004826:	4603      	mov	r3, r0
 8004828:	2b00      	cmp	r3, #0
 800482a:	d104      	bne.n	8004836 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim14);
 800482c:	4806      	ldr	r0, [pc, #24]	; (8004848 <HAL_InitTick+0xac>)
 800482e:	f007 f995 	bl	800bb5c <HAL_TIM_Base_Start_IT>
 8004832:	4603      	mov	r3, r0
 8004834:	e000      	b.n	8004838 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8004836:	2301      	movs	r3, #1
}
 8004838:	4618      	mov	r0, r3
 800483a:	3730      	adds	r7, #48	; 0x30
 800483c:	46bd      	mov	sp, r7
 800483e:	bd80      	pop	{r7, pc}
 8004840:	40023800 	.word	0x40023800
 8004844:	431bde83 	.word	0x431bde83
 8004848:	20010f2c 	.word	0x20010f2c
 800484c:	40002000 	.word	0x40002000

08004850 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004850:	b480      	push	{r7}
 8004852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004854:	e7fe      	b.n	8004854 <NMI_Handler+0x4>

08004856 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004856:	b480      	push	{r7}
 8004858:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800485a:	e7fe      	b.n	800485a <HardFault_Handler+0x4>

0800485c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800485c:	b480      	push	{r7}
 800485e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004860:	e7fe      	b.n	8004860 <MemManage_Handler+0x4>

08004862 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004862:	b480      	push	{r7}
 8004864:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004866:	e7fe      	b.n	8004866 <BusFault_Handler+0x4>

08004868 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004868:	b480      	push	{r7}
 800486a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800486c:	e7fe      	b.n	800486c <UsageFault_Handler+0x4>

0800486e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800486e:	b480      	push	{r7}
 8004870:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004872:	bf00      	nop
 8004874:	46bd      	mov	sp, r7
 8004876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487a:	4770      	bx	lr

0800487c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8004880:	4802      	ldr	r0, [pc, #8]	; (800488c <DMA1_Stream4_IRQHandler+0x10>)
 8004882:	f001 fed1 	bl	8006628 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8004886:	bf00      	nop
 8004888:	bd80      	pop	{r7, pc}
 800488a:	bf00      	nop
 800488c:	20010570 	.word	0x20010570

08004890 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */


  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004894:	4803      	ldr	r0, [pc, #12]	; (80048a4 <TIM1_UP_TIM10_IRQHandler+0x14>)
 8004896:	f007 fa00 	bl	800bc9a <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 800489a:	4803      	ldr	r0, [pc, #12]	; (80048a8 <TIM1_UP_TIM10_IRQHandler+0x18>)
 800489c:	f007 f9fd 	bl	800bc9a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80048a0:	bf00      	nop
 80048a2:	bd80      	pop	{r7, pc}
 80048a4:	2000f7d8 	.word	0x2000f7d8
 80048a8:	2000a328 	.word	0x2000a328

080048ac <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
//	HAL_GPIO_TogglePin(GPIOD, LD3_Pin);
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80048b0:	4802      	ldr	r0, [pc, #8]	; (80048bc <TIM2_IRQHandler+0x10>)
 80048b2:	f007 f9f2 	bl	800bc9a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80048b6:	bf00      	nop
 80048b8:	bd80      	pop	{r7, pc}
 80048ba:	bf00      	nop
 80048bc:	2000fb58 	.word	0x2000fb58

080048c0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80048c4:	4802      	ldr	r0, [pc, #8]	; (80048d0 <TIM3_IRQHandler+0x10>)
 80048c6:	f007 f9e8 	bl	800bc9a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80048ca:	bf00      	nop
 80048cc:	bd80      	pop	{r7, pc}
 80048ce:	bf00      	nop
 80048d0:	2000dd50 	.word	0x2000dd50

080048d4 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80048d8:	4802      	ldr	r0, [pc, #8]	; (80048e4 <SPI2_IRQHandler+0x10>)
 80048da:	f006 fe6d 	bl	800b5b8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80048de:	bf00      	nop
 80048e0:	bd80      	pop	{r7, pc}
 80048e2:	bf00      	nop
 80048e4:	2000a260 	.word	0x2000a260

080048e8 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 80048ec:	4802      	ldr	r0, [pc, #8]	; (80048f8 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 80048ee:	f007 f9d4 	bl	800bc9a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 80048f2:	bf00      	nop
 80048f4:	bd80      	pop	{r7, pc}
 80048f6:	bf00      	nop
 80048f8:	20010f2c 	.word	0x20010f2c

080048fc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8004900:	4802      	ldr	r0, [pc, #8]	; (800490c <OTG_FS_IRQHandler+0x10>)
 8004902:	f003 ffb8 	bl	8008876 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8004906:	bf00      	nop
 8004908:	bd80      	pop	{r7, pc}
 800490a:	bf00      	nop
 800490c:	200144fc 	.word	0x200144fc

08004910 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004910:	b480      	push	{r7}
 8004912:	af00      	add	r7, sp, #0
	return 1;
 8004914:	2301      	movs	r3, #1
}
 8004916:	4618      	mov	r0, r3
 8004918:	46bd      	mov	sp, r7
 800491a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491e:	4770      	bx	lr

08004920 <_kill>:

int _kill(int pid, int sig)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b082      	sub	sp, #8
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
 8004928:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800492a:	f012 fe03 	bl	8017534 <__errno>
 800492e:	4603      	mov	r3, r0
 8004930:	2216      	movs	r2, #22
 8004932:	601a      	str	r2, [r3, #0]
	return -1;
 8004934:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8004938:	4618      	mov	r0, r3
 800493a:	3708      	adds	r7, #8
 800493c:	46bd      	mov	sp, r7
 800493e:	bd80      	pop	{r7, pc}

08004940 <_exit>:

void _exit (int status)
{
 8004940:	b580      	push	{r7, lr}
 8004942:	b082      	sub	sp, #8
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004948:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800494c:	6878      	ldr	r0, [r7, #4]
 800494e:	f7ff ffe7 	bl	8004920 <_kill>
	while (1) {}		/* Make sure we hang here */
 8004952:	e7fe      	b.n	8004952 <_exit+0x12>

08004954 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	b086      	sub	sp, #24
 8004958:	af00      	add	r7, sp, #0
 800495a:	60f8      	str	r0, [r7, #12]
 800495c:	60b9      	str	r1, [r7, #8]
 800495e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004960:	2300      	movs	r3, #0
 8004962:	617b      	str	r3, [r7, #20]
 8004964:	e00a      	b.n	800497c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004966:	f3af 8000 	nop.w
 800496a:	4601      	mov	r1, r0
 800496c:	68bb      	ldr	r3, [r7, #8]
 800496e:	1c5a      	adds	r2, r3, #1
 8004970:	60ba      	str	r2, [r7, #8]
 8004972:	b2ca      	uxtb	r2, r1
 8004974:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004976:	697b      	ldr	r3, [r7, #20]
 8004978:	3301      	adds	r3, #1
 800497a:	617b      	str	r3, [r7, #20]
 800497c:	697a      	ldr	r2, [r7, #20]
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	429a      	cmp	r2, r3
 8004982:	dbf0      	blt.n	8004966 <_read+0x12>
	}

return len;
 8004984:	687b      	ldr	r3, [r7, #4]
}
 8004986:	4618      	mov	r0, r3
 8004988:	3718      	adds	r7, #24
 800498a:	46bd      	mov	sp, r7
 800498c:	bd80      	pop	{r7, pc}

0800498e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800498e:	b580      	push	{r7, lr}
 8004990:	b086      	sub	sp, #24
 8004992:	af00      	add	r7, sp, #0
 8004994:	60f8      	str	r0, [r7, #12]
 8004996:	60b9      	str	r1, [r7, #8]
 8004998:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800499a:	2300      	movs	r3, #0
 800499c:	617b      	str	r3, [r7, #20]
 800499e:	e009      	b.n	80049b4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	1c5a      	adds	r2, r3, #1
 80049a4:	60ba      	str	r2, [r7, #8]
 80049a6:	781b      	ldrb	r3, [r3, #0]
 80049a8:	4618      	mov	r0, r3
 80049aa:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80049ae:	697b      	ldr	r3, [r7, #20]
 80049b0:	3301      	adds	r3, #1
 80049b2:	617b      	str	r3, [r7, #20]
 80049b4:	697a      	ldr	r2, [r7, #20]
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	429a      	cmp	r2, r3
 80049ba:	dbf1      	blt.n	80049a0 <_write+0x12>
	}
	return len;
 80049bc:	687b      	ldr	r3, [r7, #4]
}
 80049be:	4618      	mov	r0, r3
 80049c0:	3718      	adds	r7, #24
 80049c2:	46bd      	mov	sp, r7
 80049c4:	bd80      	pop	{r7, pc}

080049c6 <_close>:

int _close(int file)
{
 80049c6:	b480      	push	{r7}
 80049c8:	b083      	sub	sp, #12
 80049ca:	af00      	add	r7, sp, #0
 80049cc:	6078      	str	r0, [r7, #4]
	return -1;
 80049ce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80049d2:	4618      	mov	r0, r3
 80049d4:	370c      	adds	r7, #12
 80049d6:	46bd      	mov	sp, r7
 80049d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049dc:	4770      	bx	lr

080049de <_fstat>:


int _fstat(int file, struct stat *st)
{
 80049de:	b480      	push	{r7}
 80049e0:	b083      	sub	sp, #12
 80049e2:	af00      	add	r7, sp, #0
 80049e4:	6078      	str	r0, [r7, #4]
 80049e6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80049ee:	605a      	str	r2, [r3, #4]
	return 0;
 80049f0:	2300      	movs	r3, #0
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	370c      	adds	r7, #12
 80049f6:	46bd      	mov	sp, r7
 80049f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fc:	4770      	bx	lr

080049fe <_isatty>:

int _isatty(int file)
{
 80049fe:	b480      	push	{r7}
 8004a00:	b083      	sub	sp, #12
 8004a02:	af00      	add	r7, sp, #0
 8004a04:	6078      	str	r0, [r7, #4]
	return 1;
 8004a06:	2301      	movs	r3, #1
}
 8004a08:	4618      	mov	r0, r3
 8004a0a:	370c      	adds	r7, #12
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a12:	4770      	bx	lr

08004a14 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004a14:	b480      	push	{r7}
 8004a16:	b085      	sub	sp, #20
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	60f8      	str	r0, [r7, #12]
 8004a1c:	60b9      	str	r1, [r7, #8]
 8004a1e:	607a      	str	r2, [r7, #4]
	return 0;
 8004a20:	2300      	movs	r3, #0
}
 8004a22:	4618      	mov	r0, r3
 8004a24:	3714      	adds	r7, #20
 8004a26:	46bd      	mov	sp, r7
 8004a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2c:	4770      	bx	lr
	...

08004a30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b086      	sub	sp, #24
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004a38:	4a14      	ldr	r2, [pc, #80]	; (8004a8c <_sbrk+0x5c>)
 8004a3a:	4b15      	ldr	r3, [pc, #84]	; (8004a90 <_sbrk+0x60>)
 8004a3c:	1ad3      	subs	r3, r2, r3
 8004a3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004a40:	697b      	ldr	r3, [r7, #20]
 8004a42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004a44:	4b13      	ldr	r3, [pc, #76]	; (8004a94 <_sbrk+0x64>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d102      	bne.n	8004a52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004a4c:	4b11      	ldr	r3, [pc, #68]	; (8004a94 <_sbrk+0x64>)
 8004a4e:	4a12      	ldr	r2, [pc, #72]	; (8004a98 <_sbrk+0x68>)
 8004a50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004a52:	4b10      	ldr	r3, [pc, #64]	; (8004a94 <_sbrk+0x64>)
 8004a54:	681a      	ldr	r2, [r3, #0]
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	4413      	add	r3, r2
 8004a5a:	693a      	ldr	r2, [r7, #16]
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	d207      	bcs.n	8004a70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004a60:	f012 fd68 	bl	8017534 <__errno>
 8004a64:	4603      	mov	r3, r0
 8004a66:	220c      	movs	r2, #12
 8004a68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004a6a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004a6e:	e009      	b.n	8004a84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004a70:	4b08      	ldr	r3, [pc, #32]	; (8004a94 <_sbrk+0x64>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004a76:	4b07      	ldr	r3, [pc, #28]	; (8004a94 <_sbrk+0x64>)
 8004a78:	681a      	ldr	r2, [r3, #0]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	4413      	add	r3, r2
 8004a7e:	4a05      	ldr	r2, [pc, #20]	; (8004a94 <_sbrk+0x64>)
 8004a80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004a82:	68fb      	ldr	r3, [r7, #12]
}
 8004a84:	4618      	mov	r0, r3
 8004a86:	3718      	adds	r7, #24
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	bd80      	pop	{r7, pc}
 8004a8c:	20020000 	.word	0x20020000
 8004a90:	00000800 	.word	0x00000800
 8004a94:	200027b0 	.word	0x200027b0
 8004a98:	20014918 	.word	0x20014918

08004a9c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004aa0:	4b06      	ldr	r3, [pc, #24]	; (8004abc <SystemInit+0x20>)
 8004aa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004aa6:	4a05      	ldr	r2, [pc, #20]	; (8004abc <SystemInit+0x20>)
 8004aa8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004aac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004ab0:	bf00      	nop
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab8:	4770      	bx	lr
 8004aba:	bf00      	nop
 8004abc:	e000ed00 	.word	0xe000ed00

08004ac0 <bme280_init>:
/*!
 *  @brief This API is the entry point.
 *  It reads the chip-id and calibration data from the sensor.
 */
int8_t bme280_init(struct bme280_dev *dev)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b084      	sub	sp, #16
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	/* chip id read try count */
	uint8_t try_count = 5;
 8004ac8:	2305      	movs	r3, #5
 8004aca:	73bb      	strb	r3, [r7, #14]
	uint8_t chip_id = 0;
 8004acc:	2300      	movs	r3, #0
 8004ace:	737b      	strb	r3, [r7, #13]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8004ad0:	6878      	ldr	r0, [r7, #4]
 8004ad2:	f001 f9ef 	bl	8005eb4 <null_ptr_check>
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt ==  BME280_OK) {
 8004ada:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d133      	bne.n	8004b4a <bme280_init+0x8a>
		while (try_count) {
 8004ae2:	e028      	b.n	8004b36 <bme280_init+0x76>
			/* Read the chip-id of bme280 sensor */
			rslt = bme280_get_regs(BME280_CHIP_ID_ADDR, &chip_id, 1, dev);
 8004ae4:	f107 010d 	add.w	r1, r7, #13
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2201      	movs	r2, #1
 8004aec:	20d0      	movs	r0, #208	; 0xd0
 8004aee:	f000 f832 	bl	8004b56 <bme280_get_regs>
 8004af2:	4603      	mov	r3, r0
 8004af4:	73fb      	strb	r3, [r7, #15]
			/* Check for chip id validity */
			if ((rslt == BME280_OK) && (chip_id == BME280_CHIP_ID)) {
 8004af6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d114      	bne.n	8004b28 <bme280_init+0x68>
 8004afe:	7b7b      	ldrb	r3, [r7, #13]
 8004b00:	2b60      	cmp	r3, #96	; 0x60
 8004b02:	d111      	bne.n	8004b28 <bme280_init+0x68>
				dev->chip_id = chip_id;
 8004b04:	7b7a      	ldrb	r2, [r7, #13]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	701a      	strb	r2, [r3, #0]
				/* Reset the sensor */
				rslt = bme280_soft_reset(dev);
 8004b0a:	6878      	ldr	r0, [r7, #4]
 8004b0c:	f000 f976 	bl	8004dfc <bme280_soft_reset>
 8004b10:	4603      	mov	r3, r0
 8004b12:	73fb      	strb	r3, [r7, #15]
				if (rslt == BME280_OK) {
 8004b14:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d110      	bne.n	8004b3e <bme280_init+0x7e>
					/* Read the calibration data */
					rslt = get_calib_data(dev);
 8004b1c:	6878      	ldr	r0, [r7, #4]
 8004b1e:	f001 f83f 	bl	8005ba0 <get_calib_data>
 8004b22:	4603      	mov	r3, r0
 8004b24:	73fb      	strb	r3, [r7, #15]
				}
				break;
 8004b26:	e00a      	b.n	8004b3e <bme280_init+0x7e>
			}
			/* Wait for 1 ms */
			dev->delay_ms(1);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	68db      	ldr	r3, [r3, #12]
 8004b2c:	2001      	movs	r0, #1
 8004b2e:	4798      	blx	r3
			--try_count;
 8004b30:	7bbb      	ldrb	r3, [r7, #14]
 8004b32:	3b01      	subs	r3, #1
 8004b34:	73bb      	strb	r3, [r7, #14]
		while (try_count) {
 8004b36:	7bbb      	ldrb	r3, [r7, #14]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d1d3      	bne.n	8004ae4 <bme280_init+0x24>
 8004b3c:	e000      	b.n	8004b40 <bme280_init+0x80>
				break;
 8004b3e:	bf00      	nop
		}
		/* Chip id check failed */
		if (!try_count)
 8004b40:	7bbb      	ldrb	r3, [r7, #14]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d101      	bne.n	8004b4a <bme280_init+0x8a>
			rslt = BME280_E_DEV_NOT_FOUND;
 8004b46:	23fe      	movs	r3, #254	; 0xfe
 8004b48:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8004b4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004b4e:	4618      	mov	r0, r3
 8004b50:	3710      	adds	r7, #16
 8004b52:	46bd      	mov	sp, r7
 8004b54:	bd80      	pop	{r7, pc}

08004b56 <bme280_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bme280_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint16_t len, const struct bme280_dev *dev)
{
 8004b56:	b590      	push	{r4, r7, lr}
 8004b58:	b087      	sub	sp, #28
 8004b5a:	af00      	add	r7, sp, #0
 8004b5c:	60b9      	str	r1, [r7, #8]
 8004b5e:	607b      	str	r3, [r7, #4]
 8004b60:	4603      	mov	r3, r0
 8004b62:	73fb      	strb	r3, [r7, #15]
 8004b64:	4613      	mov	r3, r2
 8004b66:	81bb      	strh	r3, [r7, #12]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8004b68:	6878      	ldr	r0, [r7, #4]
 8004b6a:	f001 f9a3 	bl	8005eb4 <null_ptr_check>
 8004b6e:	4603      	mov	r3, r0
 8004b70:	75fb      	strb	r3, [r7, #23]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 8004b72:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d117      	bne.n	8004baa <bme280_get_regs+0x54>
		/* If interface selected is SPI */
		if (dev->intf != BME280_I2C_INTF)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	789b      	ldrb	r3, [r3, #2]
 8004b7e:	2b01      	cmp	r3, #1
 8004b80:	d003      	beq.n	8004b8a <bme280_get_regs+0x34>
			reg_addr = reg_addr | 0x80;
 8004b82:	7bfb      	ldrb	r3, [r7, #15]
 8004b84:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004b88:	73fb      	strb	r3, [r7, #15]
		/* Read the data  */
		rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	685c      	ldr	r4, [r3, #4]
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	7858      	ldrb	r0, [r3, #1]
 8004b92:	89bb      	ldrh	r3, [r7, #12]
 8004b94:	7bf9      	ldrb	r1, [r7, #15]
 8004b96:	68ba      	ldr	r2, [r7, #8]
 8004b98:	47a0      	blx	r4
 8004b9a:	4603      	mov	r3, r0
 8004b9c:	75fb      	strb	r3, [r7, #23]
		/* Check for communication error */
		if (rslt != BME280_OK)
 8004b9e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d001      	beq.n	8004baa <bme280_get_regs+0x54>
			rslt = BME280_E_COMM_FAIL;
 8004ba6:	23fc      	movs	r3, #252	; 0xfc
 8004ba8:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 8004baa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004bae:	4618      	mov	r0, r3
 8004bb0:	371c      	adds	r7, #28
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bd90      	pop	{r4, r7, pc}

08004bb6 <bme280_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bme280_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint8_t len, const struct bme280_dev *dev)
{
 8004bb6:	b590      	push	{r4, r7, lr}
 8004bb8:	b08d      	sub	sp, #52	; 0x34
 8004bba:	af00      	add	r7, sp, #0
 8004bbc:	60f8      	str	r0, [r7, #12]
 8004bbe:	60b9      	str	r1, [r7, #8]
 8004bc0:	603b      	str	r3, [r7, #0]
 8004bc2:	4613      	mov	r3, r2
 8004bc4:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t temp_buff[20]; /* Typically not to write more than 10 registers */

	if (len > 10)
 8004bc6:	79fb      	ldrb	r3, [r7, #7]
 8004bc8:	2b0a      	cmp	r3, #10
 8004bca:	d901      	bls.n	8004bd0 <bme280_set_regs+0x1a>
		len = 10;
 8004bcc:	230a      	movs	r3, #10
 8004bce:	71fb      	strb	r3, [r7, #7]

	uint16_t temp_len;
	uint8_t reg_addr_cnt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8004bd0:	6838      	ldr	r0, [r7, #0]
 8004bd2:	f001 f96f 	bl	8005eb4 <null_ptr_check>
 8004bd6:	4603      	mov	r3, r0
 8004bd8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	/* Check for arguments validity */
	if ((rslt ==  BME280_OK) && (reg_addr != NULL) && (reg_data != NULL)) {
 8004bdc:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d154      	bne.n	8004c8e <bme280_set_regs+0xd8>
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d051      	beq.n	8004c8e <bme280_set_regs+0xd8>
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d04e      	beq.n	8004c8e <bme280_set_regs+0xd8>
		if (len != 0) {
 8004bf0:	79fb      	ldrb	r3, [r7, #7]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d047      	beq.n	8004c86 <bme280_set_regs+0xd0>
			temp_buff[0] = reg_data[0];
 8004bf6:	68bb      	ldr	r3, [r7, #8]
 8004bf8:	781b      	ldrb	r3, [r3, #0]
 8004bfa:	753b      	strb	r3, [r7, #20]
			/* If interface selected is SPI */
			if (dev->intf != BME280_I2C_INTF) {
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	789b      	ldrb	r3, [r3, #2]
 8004c00:	2b01      	cmp	r3, #1
 8004c02:	d01a      	beq.n	8004c3a <bme280_set_regs+0x84>
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8004c04:	2300      	movs	r3, #0
 8004c06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004c0a:	e011      	b.n	8004c30 <bme280_set_regs+0x7a>
					reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 8004c0c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004c10:	68fa      	ldr	r2, [r7, #12]
 8004c12:	4413      	add	r3, r2
 8004c14:	781a      	ldrb	r2, [r3, #0]
 8004c16:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004c1a:	68f9      	ldr	r1, [r7, #12]
 8004c1c:	440b      	add	r3, r1
 8004c1e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004c22:	b2d2      	uxtb	r2, r2
 8004c24:	701a      	strb	r2, [r3, #0]
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8004c26:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004c2a:	3301      	adds	r3, #1
 8004c2c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004c30:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8004c34:	79fb      	ldrb	r3, [r7, #7]
 8004c36:	429a      	cmp	r2, r3
 8004c38:	d3e8      	bcc.n	8004c0c <bme280_set_regs+0x56>
			}
			/* Burst write mode */
			if (len > 1) {
 8004c3a:	79fb      	ldrb	r3, [r7, #7]
 8004c3c:	2b01      	cmp	r3, #1
 8004c3e:	d90b      	bls.n	8004c58 <bme280_set_regs+0xa2>
				/* Interleave register address w.r.t data for
				burst write*/
				interleave_reg_addr(reg_addr, temp_buff, reg_data, len);
 8004c40:	79fb      	ldrb	r3, [r7, #7]
 8004c42:	f107 0114 	add.w	r1, r7, #20
 8004c46:	68ba      	ldr	r2, [r7, #8]
 8004c48:	68f8      	ldr	r0, [r7, #12]
 8004c4a:	f000 ffee 	bl	8005c2a <interleave_reg_addr>
				temp_len = len * 2;
 8004c4e:	79fb      	ldrb	r3, [r7, #7]
 8004c50:	b29b      	uxth	r3, r3
 8004c52:	005b      	lsls	r3, r3, #1
 8004c54:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8004c56:	e001      	b.n	8004c5c <bme280_set_regs+0xa6>
			} else {
				temp_len = len;
 8004c58:	79fb      	ldrb	r3, [r7, #7]
 8004c5a:	85bb      	strh	r3, [r7, #44]	; 0x2c
			}
			rslt = dev->write(dev->dev_id, reg_addr[0], temp_buff, temp_len);
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	689c      	ldr	r4, [r3, #8]
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	7858      	ldrb	r0, [r3, #1]
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	7819      	ldrb	r1, [r3, #0]
 8004c68:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004c6a:	f107 0214 	add.w	r2, r7, #20
 8004c6e:	47a0      	blx	r4
 8004c70:	4603      	mov	r3, r0
 8004c72:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			/* Check for communication error */
			if (rslt != BME280_OK)
 8004c76:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d00b      	beq.n	8004c96 <bme280_set_regs+0xe0>
				rslt = BME280_E_COMM_FAIL;
 8004c7e:	23fc      	movs	r3, #252	; 0xfc
 8004c80:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (len != 0) {
 8004c84:	e007      	b.n	8004c96 <bme280_set_regs+0xe0>
		} else {
			rslt = BME280_E_INVALID_LEN;
 8004c86:	23fd      	movs	r3, #253	; 0xfd
 8004c88:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (len != 0) {
 8004c8c:	e003      	b.n	8004c96 <bme280_set_regs+0xe0>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 8004c8e:	23ff      	movs	r3, #255	; 0xff
 8004c90:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8004c94:	e000      	b.n	8004c98 <bme280_set_regs+0xe2>
		if (len != 0) {
 8004c96:	bf00      	nop
	}


	return rslt;
 8004c98:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	3734      	adds	r7, #52	; 0x34
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd90      	pop	{r4, r7, pc}

08004ca4 <bme280_set_sensor_settings>:
/*!
 * @brief This API sets the oversampling, filter and standby duration
 * (normal mode) settings in the sensor.
 */
int8_t bme280_set_sensor_settings(uint8_t desired_settings, const struct bme280_dev *dev)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b084      	sub	sp, #16
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	4603      	mov	r3, r0
 8004cac:	6039      	str	r1, [r7, #0]
 8004cae:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t sensor_mode;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8004cb0:	6838      	ldr	r0, [r7, #0]
 8004cb2:	f001 f8ff 	bl	8005eb4 <null_ptr_check>
 8004cb6:	4603      	mov	r3, r0
 8004cb8:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 8004cba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d13f      	bne.n	8004d42 <bme280_set_sensor_settings+0x9e>
		rslt = bme280_get_sensor_mode(&sensor_mode, dev);
 8004cc2:	f107 030e 	add.w	r3, r7, #14
 8004cc6:	6839      	ldr	r1, [r7, #0]
 8004cc8:	4618      	mov	r0, r3
 8004cca:	f000 f874 	bl	8004db6 <bme280_get_sensor_mode>
 8004cce:	4603      	mov	r3, r0
 8004cd0:	73fb      	strb	r3, [r7, #15]
		if ((rslt == BME280_OK) && (sensor_mode != BME280_SLEEP_MODE))
 8004cd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d107      	bne.n	8004cea <bme280_set_sensor_settings+0x46>
 8004cda:	7bbb      	ldrb	r3, [r7, #14]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d004      	beq.n	8004cea <bme280_set_sensor_settings+0x46>
			rslt = put_device_to_sleep(dev);
 8004ce0:	6838      	ldr	r0, [r7, #0]
 8004ce2:	f000 fb4e 	bl	8005382 <put_device_to_sleep>
 8004ce6:	4603      	mov	r3, r0
 8004ce8:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME280_OK) {
 8004cea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d127      	bne.n	8004d42 <bme280_set_sensor_settings+0x9e>
			/* Check if user wants to change oversampling
			   settings */
			if (are_settings_changed(OVERSAMPLING_SETTINGS, desired_settings))
 8004cf2:	79fb      	ldrb	r3, [r7, #7]
 8004cf4:	4619      	mov	r1, r3
 8004cf6:	2007      	movs	r0, #7
 8004cf8:	f001 f8c0 	bl	8005e7c <are_settings_changed>
 8004cfc:	4603      	mov	r3, r0
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d009      	beq.n	8004d16 <bme280_set_sensor_settings+0x72>
				rslt = set_osr_settings(desired_settings, &dev->settings, dev);
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8004d08:	79fb      	ldrb	r3, [r7, #7]
 8004d0a:	683a      	ldr	r2, [r7, #0]
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	f000 f98a 	bl	8005026 <set_osr_settings>
 8004d12:	4603      	mov	r3, r0
 8004d14:	73fb      	strb	r3, [r7, #15]
			/* Check if user wants to change filter and/or
			   standby settings */
			if ((rslt == BME280_OK) && are_settings_changed(FILTER_STANDBY_SETTINGS, desired_settings))
 8004d16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d111      	bne.n	8004d42 <bme280_set_sensor_settings+0x9e>
 8004d1e:	79fb      	ldrb	r3, [r7, #7]
 8004d20:	4619      	mov	r1, r3
 8004d22:	2018      	movs	r0, #24
 8004d24:	f001 f8aa 	bl	8005e7c <are_settings_changed>
 8004d28:	4603      	mov	r3, r0
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d009      	beq.n	8004d42 <bme280_set_sensor_settings+0x9e>
				rslt = set_filter_standby_settings(desired_settings, &dev->settings, dev);
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8004d34:	79fb      	ldrb	r3, [r7, #7]
 8004d36:	683a      	ldr	r2, [r7, #0]
 8004d38:	4618      	mov	r0, r3
 8004d3a:	f000 fa11 	bl	8005160 <set_filter_standby_settings>
 8004d3e:	4603      	mov	r3, r0
 8004d40:	73fb      	strb	r3, [r7, #15]
		}
	}

	return rslt;
 8004d42:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004d46:	4618      	mov	r0, r3
 8004d48:	3710      	adds	r7, #16
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	bd80      	pop	{r7, pc}

08004d4e <bme280_set_sensor_mode>:

/*!
 * @brief This API sets the power mode of the sensor.
 */
int8_t bme280_set_sensor_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 8004d4e:	b580      	push	{r7, lr}
 8004d50:	b084      	sub	sp, #16
 8004d52:	af00      	add	r7, sp, #0
 8004d54:	4603      	mov	r3, r0
 8004d56:	6039      	str	r1, [r7, #0]
 8004d58:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t last_set_mode;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8004d5a:	6838      	ldr	r0, [r7, #0]
 8004d5c:	f001 f8aa 	bl	8005eb4 <null_ptr_check>
 8004d60:	4603      	mov	r3, r0
 8004d62:	73fb      	strb	r3, [r7, #15]

	if (rslt == BME280_OK) {
 8004d64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d11e      	bne.n	8004daa <bme280_set_sensor_mode+0x5c>
		rslt = bme280_get_sensor_mode(&last_set_mode, dev);
 8004d6c:	f107 030e 	add.w	r3, r7, #14
 8004d70:	6839      	ldr	r1, [r7, #0]
 8004d72:	4618      	mov	r0, r3
 8004d74:	f000 f81f 	bl	8004db6 <bme280_get_sensor_mode>
 8004d78:	4603      	mov	r3, r0
 8004d7a:	73fb      	strb	r3, [r7, #15]
		/* If the sensor is not in sleep mode put the device to sleep
		   mode */
		if ((rslt == BME280_OK) && (last_set_mode != BME280_SLEEP_MODE))
 8004d7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d107      	bne.n	8004d94 <bme280_set_sensor_mode+0x46>
 8004d84:	7bbb      	ldrb	r3, [r7, #14]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d004      	beq.n	8004d94 <bme280_set_sensor_mode+0x46>
			rslt = put_device_to_sleep(dev);
 8004d8a:	6838      	ldr	r0, [r7, #0]
 8004d8c:	f000 faf9 	bl	8005382 <put_device_to_sleep>
 8004d90:	4603      	mov	r3, r0
 8004d92:	73fb      	strb	r3, [r7, #15]
		/* Set the power mode */
		if (rslt == BME280_OK)
 8004d94:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d106      	bne.n	8004daa <bme280_set_sensor_mode+0x5c>
			rslt = write_power_mode(sensor_mode, dev);
 8004d9c:	79fb      	ldrb	r3, [r7, #7]
 8004d9e:	6839      	ldr	r1, [r7, #0]
 8004da0:	4618      	mov	r0, r3
 8004da2:	f000 fabb 	bl	800531c <write_power_mode>
 8004da6:	4603      	mov	r3, r0
 8004da8:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8004daa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004dae:	4618      	mov	r0, r3
 8004db0:	3710      	adds	r7, #16
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bd80      	pop	{r7, pc}

08004db6 <bme280_get_sensor_mode>:

/*!
 * @brief This API gets the power mode of the sensor.
 */
int8_t bme280_get_sensor_mode(uint8_t *sensor_mode, const struct bme280_dev *dev)
{
 8004db6:	b580      	push	{r7, lr}
 8004db8:	b084      	sub	sp, #16
 8004dba:	af00      	add	r7, sp, #0
 8004dbc:	6078      	str	r0, [r7, #4]
 8004dbe:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8004dc0:	6838      	ldr	r0, [r7, #0]
 8004dc2:	f001 f877 	bl	8005eb4 <null_ptr_check>
 8004dc6:	4603      	mov	r3, r0
 8004dc8:	73fb      	strb	r3, [r7, #15]

	if (rslt == BME280_OK) {
 8004dca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d10e      	bne.n	8004df0 <bme280_get_sensor_mode+0x3a>
		/* Read the power mode register */
		rslt = bme280_get_regs(BME280_PWR_CTRL_ADDR, sensor_mode, 1, dev);
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	2201      	movs	r2, #1
 8004dd6:	6879      	ldr	r1, [r7, #4]
 8004dd8:	20f4      	movs	r0, #244	; 0xf4
 8004dda:	f7ff febc 	bl	8004b56 <bme280_get_regs>
 8004dde:	4603      	mov	r3, r0
 8004de0:	73fb      	strb	r3, [r7, #15]
		/* Assign the power mode in the device structure */
		*sensor_mode = BME280_GET_BITS_POS_0(*sensor_mode, BME280_SENSOR_MODE);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	781b      	ldrb	r3, [r3, #0]
 8004de6:	f003 0303 	and.w	r3, r3, #3
 8004dea:	b2da      	uxtb	r2, r3
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	701a      	strb	r2, [r3, #0]
	}

	return rslt;
 8004df0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004df4:	4618      	mov	r0, r3
 8004df6:	3710      	adds	r7, #16
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	bd80      	pop	{r7, pc}

08004dfc <bme280_soft_reset>:

/*!
 * @brief This API performs the soft reset of the sensor.
 */
int8_t bme280_soft_reset(const struct bme280_dev *dev)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b084      	sub	sp, #16
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME280_RESET_ADDR;
 8004e04:	23e0      	movs	r3, #224	; 0xe0
 8004e06:	73bb      	strb	r3, [r7, #14]
	/* 0xB6 is the soft reset command */
	uint8_t soft_rst_cmd = 0xB6;
 8004e08:	23b6      	movs	r3, #182	; 0xb6
 8004e0a:	737b      	strb	r3, [r7, #13]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8004e0c:	6878      	ldr	r0, [r7, #4]
 8004e0e:	f001 f851 	bl	8005eb4 <null_ptr_check>
 8004e12:	4603      	mov	r3, r0
 8004e14:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 8004e16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d10d      	bne.n	8004e3a <bme280_soft_reset+0x3e>
		/* Write the soft reset command in the sensor */
		rslt = bme280_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 8004e1e:	f107 010d 	add.w	r1, r7, #13
 8004e22:	f107 000e 	add.w	r0, r7, #14
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2201      	movs	r2, #1
 8004e2a:	f7ff fec4 	bl	8004bb6 <bme280_set_regs>
 8004e2e:	4603      	mov	r3, r0
 8004e30:	73fb      	strb	r3, [r7, #15]
		/* As per data sheet, startup time is 2 ms. */
		dev->delay_ms(2);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	68db      	ldr	r3, [r3, #12]
 8004e36:	2002      	movs	r0, #2
 8004e38:	4798      	blx	r3
	}

	return rslt;
 8004e3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004e3e:	4618      	mov	r0, r3
 8004e40:	3710      	adds	r7, #16
 8004e42:	46bd      	mov	sp, r7
 8004e44:	bd80      	pop	{r7, pc}

08004e46 <bme280_get_sensor_data>:
 * @brief This API reads the pressure, temperature and humidity data from the
 * sensor, compensates the data and store it in the bme280_data structure
 * instance passed by the user.
 */
int8_t bme280_get_sensor_data(uint8_t sensor_comp, struct bme280_data *comp_data, struct bme280_dev *dev)
{
 8004e46:	b580      	push	{r7, lr}
 8004e48:	b08a      	sub	sp, #40	; 0x28
 8004e4a:	af00      	add	r7, sp, #0
 8004e4c:	4603      	mov	r3, r0
 8004e4e:	60b9      	str	r1, [r7, #8]
 8004e50:	607a      	str	r2, [r7, #4]
 8004e52:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	/* Array to store the pressure, temperature and humidity data read from
	the sensor */
	uint8_t reg_data[BME280_P_T_H_DATA_LEN] = {0};
 8004e54:	2300      	movs	r3, #0
 8004e56:	61fb      	str	r3, [r7, #28]
 8004e58:	2300      	movs	r3, #0
 8004e5a:	623b      	str	r3, [r7, #32]
	struct bme280_uncomp_data uncomp_data = {0};
 8004e5c:	f107 0310 	add.w	r3, r7, #16
 8004e60:	2200      	movs	r2, #0
 8004e62:	601a      	str	r2, [r3, #0]
 8004e64:	605a      	str	r2, [r3, #4]
 8004e66:	609a      	str	r2, [r3, #8]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8004e68:	6878      	ldr	r0, [r7, #4]
 8004e6a:	f001 f823 	bl	8005eb4 <null_ptr_check>
 8004e6e:	4603      	mov	r3, r0
 8004e70:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if ((rslt == BME280_OK) && (comp_data != NULL)) {
 8004e74:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d124      	bne.n	8004ec6 <bme280_get_sensor_data+0x80>
 8004e7c:	68bb      	ldr	r3, [r7, #8]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d021      	beq.n	8004ec6 <bme280_get_sensor_data+0x80>
		/* Read the pressure and temperature data from the sensor */
		rslt = bme280_get_regs(BME280_DATA_ADDR, reg_data, BME280_P_T_H_DATA_LEN, dev);
 8004e82:	f107 011c 	add.w	r1, r7, #28
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2208      	movs	r2, #8
 8004e8a:	20f7      	movs	r0, #247	; 0xf7
 8004e8c:	f7ff fe63 	bl	8004b56 <bme280_get_regs>
 8004e90:	4603      	mov	r3, r0
 8004e92:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

		if (rslt == BME280_OK) {
 8004e96:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d116      	bne.n	8004ecc <bme280_get_sensor_data+0x86>
			/* Parse the read data from the sensor */
			bme280_parse_sensor_data(reg_data, &uncomp_data);
 8004e9e:	f107 0210 	add.w	r2, r7, #16
 8004ea2:	f107 031c 	add.w	r3, r7, #28
 8004ea6:	4611      	mov	r1, r2
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	f000 f815 	bl	8004ed8 <bme280_parse_sensor_data>
			/* Compensate the pressure and/or temperature and/or
			   humidity data from the sensor */
			rslt = bme280_compensate_data(sensor_comp, &uncomp_data, comp_data, &dev->calib_data);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	3310      	adds	r3, #16
 8004eb2:	f107 0110 	add.w	r1, r7, #16
 8004eb6:	7bf8      	ldrb	r0, [r7, #15]
 8004eb8:	68ba      	ldr	r2, [r7, #8]
 8004eba:	f000 f853 	bl	8004f64 <bme280_compensate_data>
 8004ebe:	4603      	mov	r3, r0
 8004ec0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (rslt == BME280_OK) {
 8004ec4:	e002      	b.n	8004ecc <bme280_get_sensor_data+0x86>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 8004ec6:	23ff      	movs	r3, #255	; 0xff
 8004ec8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	return rslt;
 8004ecc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	3728      	adds	r7, #40	; 0x28
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	bd80      	pop	{r7, pc}

08004ed8 <bme280_parse_sensor_data>:
/*!
 *  @brief This API is used to parse the pressure, temperature and
 *  humidity data and store it in the bme280_uncomp_data structure instance.
 */
void bme280_parse_sensor_data(const uint8_t *reg_data, struct bme280_uncomp_data *uncomp_data)
{
 8004ed8:	b480      	push	{r7}
 8004eda:	b087      	sub	sp, #28
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
 8004ee0:	6039      	str	r1, [r7, #0]
	uint32_t data_xlsb;
	uint32_t data_lsb;
	uint32_t data_msb;

	/* Store the parsed register values for pressure data */
	data_msb = (uint32_t)reg_data[0] << 12;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	781b      	ldrb	r3, [r3, #0]
 8004ee6:	031b      	lsls	r3, r3, #12
 8004ee8:	617b      	str	r3, [r7, #20]
	data_lsb = (uint32_t)reg_data[1] << 4;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	3301      	adds	r3, #1
 8004eee:	781b      	ldrb	r3, [r3, #0]
 8004ef0:	011b      	lsls	r3, r3, #4
 8004ef2:	613b      	str	r3, [r7, #16]
	data_xlsb = (uint32_t)reg_data[2] >> 4;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	3302      	adds	r3, #2
 8004ef8:	781b      	ldrb	r3, [r3, #0]
 8004efa:	091b      	lsrs	r3, r3, #4
 8004efc:	b2db      	uxtb	r3, r3
 8004efe:	60fb      	str	r3, [r7, #12]
	uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 8004f00:	697a      	ldr	r2, [r7, #20]
 8004f02:	693b      	ldr	r3, [r7, #16]
 8004f04:	431a      	orrs	r2, r3
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	431a      	orrs	r2, r3
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	601a      	str	r2, [r3, #0]

	/* Store the parsed register values for temperature data */
	data_msb = (uint32_t)reg_data[3] << 12;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	3303      	adds	r3, #3
 8004f12:	781b      	ldrb	r3, [r3, #0]
 8004f14:	031b      	lsls	r3, r3, #12
 8004f16:	617b      	str	r3, [r7, #20]
	data_lsb = (uint32_t)reg_data[4] << 4;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	3304      	adds	r3, #4
 8004f1c:	781b      	ldrb	r3, [r3, #0]
 8004f1e:	011b      	lsls	r3, r3, #4
 8004f20:	613b      	str	r3, [r7, #16]
	data_xlsb = (uint32_t)reg_data[5] >> 4;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	3305      	adds	r3, #5
 8004f26:	781b      	ldrb	r3, [r3, #0]
 8004f28:	091b      	lsrs	r3, r3, #4
 8004f2a:	b2db      	uxtb	r3, r3
 8004f2c:	60fb      	str	r3, [r7, #12]
	uncomp_data->temperature = data_msb | data_lsb | data_xlsb;
 8004f2e:	697a      	ldr	r2, [r7, #20]
 8004f30:	693b      	ldr	r3, [r7, #16]
 8004f32:	431a      	orrs	r2, r3
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	431a      	orrs	r2, r3
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	605a      	str	r2, [r3, #4]

	/* Store the parsed register values for temperature data */
	data_lsb = (uint32_t)reg_data[6] << 8;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	3306      	adds	r3, #6
 8004f40:	781b      	ldrb	r3, [r3, #0]
 8004f42:	021b      	lsls	r3, r3, #8
 8004f44:	613b      	str	r3, [r7, #16]
	data_msb = (uint32_t)reg_data[7];
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	3307      	adds	r3, #7
 8004f4a:	781b      	ldrb	r3, [r3, #0]
 8004f4c:	617b      	str	r3, [r7, #20]
	uncomp_data->humidity = data_msb | data_lsb;
 8004f4e:	697a      	ldr	r2, [r7, #20]
 8004f50:	693b      	ldr	r3, [r7, #16]
 8004f52:	431a      	orrs	r2, r3
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	609a      	str	r2, [r3, #8]
}
 8004f58:	bf00      	nop
 8004f5a:	371c      	adds	r7, #28
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f62:	4770      	bx	lr

08004f64 <bme280_compensate_data>:
 * temperature and/or humidity data according to the component selected
 * by the user.
 */
int8_t bme280_compensate_data(uint8_t sensor_comp, const struct bme280_uncomp_data *uncomp_data,
				     struct bme280_data *comp_data, struct bme280_calib_data *calib_data)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b086      	sub	sp, #24
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	60b9      	str	r1, [r7, #8]
 8004f6c:	607a      	str	r2, [r7, #4]
 8004f6e:	603b      	str	r3, [r7, #0]
 8004f70:	4603      	mov	r3, r0
 8004f72:	73fb      	strb	r3, [r7, #15]
	int8_t rslt = BME280_OK;
 8004f74:	2300      	movs	r3, #0
 8004f76:	75fb      	strb	r3, [r7, #23]

	if ((uncomp_data != NULL) && (comp_data != NULL) && (calib_data != NULL)) {
 8004f78:	68bb      	ldr	r3, [r7, #8]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d04b      	beq.n	8005016 <bme280_compensate_data+0xb2>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d048      	beq.n	8005016 <bme280_compensate_data+0xb2>
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d045      	beq.n	8005016 <bme280_compensate_data+0xb2>
		/* Initialize to zero */
		comp_data->temperature = 0;
 8004f8a:	6879      	ldr	r1, [r7, #4]
 8004f8c:	f04f 0200 	mov.w	r2, #0
 8004f90:	f04f 0300 	mov.w	r3, #0
 8004f94:	e9c1 2302 	strd	r2, r3, [r1, #8]
		comp_data->pressure = 0;
 8004f98:	6879      	ldr	r1, [r7, #4]
 8004f9a:	f04f 0200 	mov.w	r2, #0
 8004f9e:	f04f 0300 	mov.w	r3, #0
 8004fa2:	e9c1 2300 	strd	r2, r3, [r1]
		comp_data->humidity = 0;
 8004fa6:	6879      	ldr	r1, [r7, #4]
 8004fa8:	f04f 0200 	mov.w	r2, #0
 8004fac:	f04f 0300 	mov.w	r3, #0
 8004fb0:	e9c1 2304 	strd	r2, r3, [r1, #16]
		/* If pressure or temperature component is selected */
		if (sensor_comp & (BME280_PRESS | BME280_TEMP | BME280_HUM)) {
 8004fb4:	7bfb      	ldrb	r3, [r7, #15]
 8004fb6:	f003 0307 	and.w	r3, r3, #7
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d00a      	beq.n	8004fd4 <bme280_compensate_data+0x70>
			/* Compensate the temperature data */
			comp_data->temperature = compensate_temperature(uncomp_data, calib_data);
 8004fbe:	6839      	ldr	r1, [r7, #0]
 8004fc0:	68b8      	ldr	r0, [r7, #8]
 8004fc2:	f000 fa2b 	bl	800541c <compensate_temperature>
 8004fc6:	eeb0 7a40 	vmov.f32	s14, s0
 8004fca:	eef0 7a60 	vmov.f32	s15, s1
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	ed83 7b02 	vstr	d7, [r3, #8]
		}
		if (sensor_comp & BME280_PRESS) {
 8004fd4:	7bfb      	ldrb	r3, [r7, #15]
 8004fd6:	f003 0301 	and.w	r3, r3, #1
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d00a      	beq.n	8004ff4 <bme280_compensate_data+0x90>
			/* Compensate the pressure data */
			comp_data->pressure = compensate_pressure(uncomp_data, calib_data);
 8004fde:	6839      	ldr	r1, [r7, #0]
 8004fe0:	68b8      	ldr	r0, [r7, #8]
 8004fe2:	f000 faed 	bl	80055c0 <compensate_pressure>
 8004fe6:	eeb0 7a40 	vmov.f32	s14, s0
 8004fea:	eef0 7a60 	vmov.f32	s15, s1
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	ed83 7b00 	vstr	d7, [r3]
		}
		if (sensor_comp & BME280_HUM) {
 8004ff4:	7bfb      	ldrb	r3, [r7, #15]
 8004ff6:	f003 0304 	and.w	r3, r3, #4
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d00d      	beq.n	800501a <bme280_compensate_data+0xb6>
			/* Compensate the humidity data */
			comp_data->humidity = compensate_humidity(uncomp_data, calib_data);
 8004ffe:	6839      	ldr	r1, [r7, #0]
 8005000:	68b8      	ldr	r0, [r7, #8]
 8005002:	f000 fcad 	bl	8005960 <compensate_humidity>
 8005006:	eeb0 7a40 	vmov.f32	s14, s0
 800500a:	eef0 7a60 	vmov.f32	s15, s1
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	ed83 7b04 	vstr	d7, [r3, #16]
		if (sensor_comp & BME280_HUM) {
 8005014:	e001      	b.n	800501a <bme280_compensate_data+0xb6>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 8005016:	23ff      	movs	r3, #255	; 0xff
 8005018:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 800501a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800501e:	4618      	mov	r0, r3
 8005020:	3718      	adds	r7, #24
 8005022:	46bd      	mov	sp, r7
 8005024:	bd80      	pop	{r7, pc}

08005026 <set_osr_settings>:
 * @brief This internal API sets the oversampling settings for pressure,
 * temperature and humidity in the sensor.
 */
static int8_t set_osr_settings(uint8_t desired_settings, const struct bme280_settings *settings,
				const struct bme280_dev *dev)
{
 8005026:	b580      	push	{r7, lr}
 8005028:	b086      	sub	sp, #24
 800502a:	af00      	add	r7, sp, #0
 800502c:	4603      	mov	r3, r0
 800502e:	60b9      	str	r1, [r7, #8]
 8005030:	607a      	str	r2, [r7, #4]
 8005032:	73fb      	strb	r3, [r7, #15]
	int8_t rslt = BME280_W_INVALID_OSR_MACRO;
 8005034:	2301      	movs	r3, #1
 8005036:	75fb      	strb	r3, [r7, #23]

	if (desired_settings & BME280_OSR_HUM_SEL)
 8005038:	7bfb      	ldrb	r3, [r7, #15]
 800503a:	f003 0304 	and.w	r3, r3, #4
 800503e:	2b00      	cmp	r3, #0
 8005040:	d005      	beq.n	800504e <set_osr_settings+0x28>
		rslt = set_osr_humidity_settings(settings, dev);
 8005042:	6879      	ldr	r1, [r7, #4]
 8005044:	68b8      	ldr	r0, [r7, #8]
 8005046:	f000 f815 	bl	8005074 <set_osr_humidity_settings>
 800504a:	4603      	mov	r3, r0
 800504c:	75fb      	strb	r3, [r7, #23]
	if (desired_settings & (BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL))
 800504e:	7bfb      	ldrb	r3, [r7, #15]
 8005050:	f003 0303 	and.w	r3, r3, #3
 8005054:	2b00      	cmp	r3, #0
 8005056:	d007      	beq.n	8005068 <set_osr_settings+0x42>
		rslt = set_osr_press_temp_settings(desired_settings, settings, dev);
 8005058:	7bfb      	ldrb	r3, [r7, #15]
 800505a:	687a      	ldr	r2, [r7, #4]
 800505c:	68b9      	ldr	r1, [r7, #8]
 800505e:	4618      	mov	r0, r3
 8005060:	f000 f842 	bl	80050e8 <set_osr_press_temp_settings>
 8005064:	4603      	mov	r3, r0
 8005066:	75fb      	strb	r3, [r7, #23]

	return rslt;
 8005068:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800506c:	4618      	mov	r0, r3
 800506e:	3718      	adds	r7, #24
 8005070:	46bd      	mov	sp, r7
 8005072:	bd80      	pop	{r7, pc}

08005074 <set_osr_humidity_settings>:

/*!
 * @brief This API sets the humidity oversampling settings of the sensor.
 */
static int8_t set_osr_humidity_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b084      	sub	sp, #16
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
 800507c:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint8_t ctrl_hum;
	uint8_t ctrl_meas;
	uint8_t reg_addr = BME280_CTRL_HUM_ADDR;
 800507e:	23f2      	movs	r3, #242	; 0xf2
 8005080:	733b      	strb	r3, [r7, #12]

	ctrl_hum = settings->osr_h & BME280_CTRL_HUM_MSK;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	789b      	ldrb	r3, [r3, #2]
 8005086:	f003 0307 	and.w	r3, r3, #7
 800508a:	b2db      	uxtb	r3, r3
 800508c:	73bb      	strb	r3, [r7, #14]
	/* Write the humidity control value in the register */
	rslt = bme280_set_regs(&reg_addr, &ctrl_hum, 1, dev);
 800508e:	f107 010e 	add.w	r1, r7, #14
 8005092:	f107 000c 	add.w	r0, r7, #12
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	2201      	movs	r2, #1
 800509a:	f7ff fd8c 	bl	8004bb6 <bme280_set_regs>
 800509e:	4603      	mov	r3, r0
 80050a0:	73fb      	strb	r3, [r7, #15]
	/* Humidity related changes will be only effective after a
	   write operation to ctrl_meas register */
	if (rslt == BME280_OK) {
 80050a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d118      	bne.n	80050dc <set_osr_humidity_settings+0x68>
		reg_addr = BME280_CTRL_MEAS_ADDR;
 80050aa:	23f4      	movs	r3, #244	; 0xf4
 80050ac:	733b      	strb	r3, [r7, #12]
		rslt = bme280_get_regs(reg_addr, &ctrl_meas, 1, dev);
 80050ae:	7b38      	ldrb	r0, [r7, #12]
 80050b0:	f107 010d 	add.w	r1, r7, #13
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	2201      	movs	r2, #1
 80050b8:	f7ff fd4d 	bl	8004b56 <bme280_get_regs>
 80050bc:	4603      	mov	r3, r0
 80050be:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME280_OK)
 80050c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d109      	bne.n	80050dc <set_osr_humidity_settings+0x68>
			rslt = bme280_set_regs(&reg_addr, &ctrl_meas, 1, dev);
 80050c8:	f107 010d 	add.w	r1, r7, #13
 80050cc:	f107 000c 	add.w	r0, r7, #12
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	2201      	movs	r2, #1
 80050d4:	f7ff fd6f 	bl	8004bb6 <bme280_set_regs>
 80050d8:	4603      	mov	r3, r0
 80050da:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 80050dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80050e0:	4618      	mov	r0, r3
 80050e2:	3710      	adds	r7, #16
 80050e4:	46bd      	mov	sp, r7
 80050e6:	bd80      	pop	{r7, pc}

080050e8 <set_osr_press_temp_settings>:
 * @brief This API sets the pressure and/or temperature oversampling settings
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_osr_press_temp_settings(uint8_t desired_settings, const struct bme280_settings *settings,
						const struct bme280_dev *dev)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b086      	sub	sp, #24
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	4603      	mov	r3, r0
 80050f0:	60b9      	str	r1, [r7, #8]
 80050f2:	607a      	str	r2, [r7, #4]
 80050f4:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	uint8_t reg_addr = BME280_CTRL_MEAS_ADDR;
 80050f6:	23f4      	movs	r3, #244	; 0xf4
 80050f8:	75bb      	strb	r3, [r7, #22]
	uint8_t reg_data;

	rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 80050fa:	7db8      	ldrb	r0, [r7, #22]
 80050fc:	f107 0115 	add.w	r1, r7, #21
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2201      	movs	r2, #1
 8005104:	f7ff fd27 	bl	8004b56 <bme280_get_regs>
 8005108:	4603      	mov	r3, r0
 800510a:	75fb      	strb	r3, [r7, #23]

	if (rslt == BME280_OK) {
 800510c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005110:	2b00      	cmp	r3, #0
 8005112:	d11f      	bne.n	8005154 <set_osr_press_temp_settings+0x6c>
		if (desired_settings & BME280_OSR_PRESS_SEL)
 8005114:	7bfb      	ldrb	r3, [r7, #15]
 8005116:	f003 0301 	and.w	r3, r3, #1
 800511a:	2b00      	cmp	r3, #0
 800511c:	d005      	beq.n	800512a <set_osr_press_temp_settings+0x42>
			fill_osr_press_settings(&reg_data, settings);
 800511e:	f107 0315 	add.w	r3, r7, #21
 8005122:	68b9      	ldr	r1, [r7, #8]
 8005124:	4618      	mov	r0, r3
 8005126:	f000 f88e 	bl	8005246 <fill_osr_press_settings>
		if (desired_settings & BME280_OSR_TEMP_SEL)
 800512a:	7bfb      	ldrb	r3, [r7, #15]
 800512c:	f003 0302 	and.w	r3, r3, #2
 8005130:	2b00      	cmp	r3, #0
 8005132:	d005      	beq.n	8005140 <set_osr_press_temp_settings+0x58>
			fill_osr_temp_settings(&reg_data, settings);
 8005134:	f107 0315 	add.w	r3, r7, #21
 8005138:	68b9      	ldr	r1, [r7, #8]
 800513a:	4618      	mov	r0, r3
 800513c:	f000 f8a0 	bl	8005280 <fill_osr_temp_settings>
		/* Write the oversampling settings in the register */
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 8005140:	f107 0115 	add.w	r1, r7, #21
 8005144:	f107 0016 	add.w	r0, r7, #22
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2201      	movs	r2, #1
 800514c:	f7ff fd33 	bl	8004bb6 <bme280_set_regs>
 8005150:	4603      	mov	r3, r0
 8005152:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 8005154:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005158:	4618      	mov	r0, r3
 800515a:	3718      	adds	r7, #24
 800515c:	46bd      	mov	sp, r7
 800515e:	bd80      	pop	{r7, pc}

08005160 <set_filter_standby_settings>:
 * @brief This internal API sets the filter and/or standby duration settings
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_filter_standby_settings(uint8_t desired_settings, const struct bme280_settings *settings,
						const struct bme280_dev *dev)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b086      	sub	sp, #24
 8005164:	af00      	add	r7, sp, #0
 8005166:	4603      	mov	r3, r0
 8005168:	60b9      	str	r1, [r7, #8]
 800516a:	607a      	str	r2, [r7, #4]
 800516c:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	uint8_t reg_addr = BME280_CONFIG_ADDR;
 800516e:	23f5      	movs	r3, #245	; 0xf5
 8005170:	75bb      	strb	r3, [r7, #22]
	uint8_t reg_data;

	rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 8005172:	7db8      	ldrb	r0, [r7, #22]
 8005174:	f107 0115 	add.w	r1, r7, #21
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2201      	movs	r2, #1
 800517c:	f7ff fceb 	bl	8004b56 <bme280_get_regs>
 8005180:	4603      	mov	r3, r0
 8005182:	75fb      	strb	r3, [r7, #23]

	if (rslt == BME280_OK) {
 8005184:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005188:	2b00      	cmp	r3, #0
 800518a:	d11f      	bne.n	80051cc <set_filter_standby_settings+0x6c>
		if (desired_settings & BME280_FILTER_SEL)
 800518c:	7bfb      	ldrb	r3, [r7, #15]
 800518e:	f003 0308 	and.w	r3, r3, #8
 8005192:	2b00      	cmp	r3, #0
 8005194:	d005      	beq.n	80051a2 <set_filter_standby_settings+0x42>
			fill_filter_settings(&reg_data, settings);
 8005196:	f107 0315 	add.w	r3, r7, #21
 800519a:	68b9      	ldr	r1, [r7, #8]
 800519c:	4618      	mov	r0, r3
 800519e:	f000 f81b 	bl	80051d8 <fill_filter_settings>
		if (desired_settings & BME280_STANDBY_SEL)
 80051a2:	7bfb      	ldrb	r3, [r7, #15]
 80051a4:	f003 0310 	and.w	r3, r3, #16
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d005      	beq.n	80051b8 <set_filter_standby_settings+0x58>
			fill_standby_settings(&reg_data, settings);
 80051ac:	f107 0315 	add.w	r3, r7, #21
 80051b0:	68b9      	ldr	r1, [r7, #8]
 80051b2:	4618      	mov	r0, r3
 80051b4:	f000 f82d 	bl	8005212 <fill_standby_settings>
		/* Write the oversampling settings in the register */
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 80051b8:	f107 0115 	add.w	r1, r7, #21
 80051bc:	f107 0016 	add.w	r0, r7, #22
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2201      	movs	r2, #1
 80051c4:	f7ff fcf7 	bl	8004bb6 <bme280_set_regs>
 80051c8:	4603      	mov	r3, r0
 80051ca:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 80051cc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80051d0:	4618      	mov	r0, r3
 80051d2:	3718      	adds	r7, #24
 80051d4:	46bd      	mov	sp, r7
 80051d6:	bd80      	pop	{r7, pc}

080051d8 <fill_filter_settings>:
/*!
 * @brief This internal API fills the filter settings provided by the user
 * in the data buffer so as to write in the sensor.
 */
static void fill_filter_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 80051d8:	b480      	push	{r7}
 80051da:	b083      	sub	sp, #12
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
 80051e0:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_FILTER, settings->filter);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	781b      	ldrb	r3, [r3, #0]
 80051e6:	b25b      	sxtb	r3, r3
 80051e8:	f023 031c 	bic.w	r3, r3, #28
 80051ec:	b25a      	sxtb	r2, r3
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	78db      	ldrb	r3, [r3, #3]
 80051f2:	009b      	lsls	r3, r3, #2
 80051f4:	b25b      	sxtb	r3, r3
 80051f6:	f003 031c 	and.w	r3, r3, #28
 80051fa:	b25b      	sxtb	r3, r3
 80051fc:	4313      	orrs	r3, r2
 80051fe:	b25b      	sxtb	r3, r3
 8005200:	b2da      	uxtb	r2, r3
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	701a      	strb	r2, [r3, #0]
}
 8005206:	bf00      	nop
 8005208:	370c      	adds	r7, #12
 800520a:	46bd      	mov	sp, r7
 800520c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005210:	4770      	bx	lr

08005212 <fill_standby_settings>:
/*!
 * @brief This internal API fills the standby duration settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_standby_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8005212:	b480      	push	{r7}
 8005214:	b083      	sub	sp, #12
 8005216:	af00      	add	r7, sp, #0
 8005218:	6078      	str	r0, [r7, #4]
 800521a:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_STANDBY, settings->standby_time);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	781b      	ldrb	r3, [r3, #0]
 8005220:	b25b      	sxtb	r3, r3
 8005222:	f003 031f 	and.w	r3, r3, #31
 8005226:	b25a      	sxtb	r2, r3
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	791b      	ldrb	r3, [r3, #4]
 800522c:	015b      	lsls	r3, r3, #5
 800522e:	b25b      	sxtb	r3, r3
 8005230:	4313      	orrs	r3, r2
 8005232:	b25b      	sxtb	r3, r3
 8005234:	b2da      	uxtb	r2, r3
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	701a      	strb	r2, [r3, #0]
}
 800523a:	bf00      	nop
 800523c:	370c      	adds	r7, #12
 800523e:	46bd      	mov	sp, r7
 8005240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005244:	4770      	bx	lr

08005246 <fill_osr_press_settings>:
/*!
 * @brief This internal API fills the pressure oversampling settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_press_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8005246:	b480      	push	{r7}
 8005248:	b083      	sub	sp, #12
 800524a:	af00      	add	r7, sp, #0
 800524c:	6078      	str	r0, [r7, #4]
 800524e:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_PRESS, settings->osr_p);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	781b      	ldrb	r3, [r3, #0]
 8005254:	b25b      	sxtb	r3, r3
 8005256:	f023 031c 	bic.w	r3, r3, #28
 800525a:	b25a      	sxtb	r2, r3
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	781b      	ldrb	r3, [r3, #0]
 8005260:	009b      	lsls	r3, r3, #2
 8005262:	b25b      	sxtb	r3, r3
 8005264:	f003 031c 	and.w	r3, r3, #28
 8005268:	b25b      	sxtb	r3, r3
 800526a:	4313      	orrs	r3, r2
 800526c:	b25b      	sxtb	r3, r3
 800526e:	b2da      	uxtb	r2, r3
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	701a      	strb	r2, [r3, #0]
}
 8005274:	bf00      	nop
 8005276:	370c      	adds	r7, #12
 8005278:	46bd      	mov	sp, r7
 800527a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527e:	4770      	bx	lr

08005280 <fill_osr_temp_settings>:
/*!
 * @brief This internal API fills the temperature oversampling settings
 * provided by the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_temp_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8005280:	b480      	push	{r7}
 8005282:	b083      	sub	sp, #12
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
 8005288:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_TEMP, settings->osr_t);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	781b      	ldrb	r3, [r3, #0]
 800528e:	b25b      	sxtb	r3, r3
 8005290:	f003 031f 	and.w	r3, r3, #31
 8005294:	b25a      	sxtb	r2, r3
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	785b      	ldrb	r3, [r3, #1]
 800529a:	015b      	lsls	r3, r3, #5
 800529c:	b25b      	sxtb	r3, r3
 800529e:	4313      	orrs	r3, r2
 80052a0:	b25b      	sxtb	r3, r3
 80052a2:	b2da      	uxtb	r2, r3
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	701a      	strb	r2, [r3, #0]
}
 80052a8:	bf00      	nop
 80052aa:	370c      	adds	r7, #12
 80052ac:	46bd      	mov	sp, r7
 80052ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b2:	4770      	bx	lr

080052b4 <parse_device_settings>:
 * @brief This internal API parse the oversampling(pressure, temperature
 * and humidity), filter and standby duration settings and store in the
 * device structure.
 */
static void parse_device_settings(const uint8_t *reg_data, struct bme280_settings *settings)
{
 80052b4:	b480      	push	{r7}
 80052b6:	b083      	sub	sp, #12
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
 80052bc:	6039      	str	r1, [r7, #0]
	settings->osr_h = BME280_GET_BITS_POS_0(reg_data[0], BME280_CTRL_HUM);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	781b      	ldrb	r3, [r3, #0]
 80052c2:	f003 0307 	and.w	r3, r3, #7
 80052c6:	b2da      	uxtb	r2, r3
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	709a      	strb	r2, [r3, #2]
	settings->osr_p = BME280_GET_BITS(reg_data[2], BME280_CTRL_PRESS);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	3302      	adds	r3, #2
 80052d0:	781b      	ldrb	r3, [r3, #0]
 80052d2:	109b      	asrs	r3, r3, #2
 80052d4:	b2db      	uxtb	r3, r3
 80052d6:	f003 0307 	and.w	r3, r3, #7
 80052da:	b2da      	uxtb	r2, r3
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	701a      	strb	r2, [r3, #0]
	settings->osr_t = BME280_GET_BITS(reg_data[2], BME280_CTRL_TEMP);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	3302      	adds	r3, #2
 80052e4:	781b      	ldrb	r3, [r3, #0]
 80052e6:	095b      	lsrs	r3, r3, #5
 80052e8:	b2da      	uxtb	r2, r3
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	705a      	strb	r2, [r3, #1]
	settings->filter = BME280_GET_BITS(reg_data[3], BME280_FILTER);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	3303      	adds	r3, #3
 80052f2:	781b      	ldrb	r3, [r3, #0]
 80052f4:	109b      	asrs	r3, r3, #2
 80052f6:	b2db      	uxtb	r3, r3
 80052f8:	f003 0307 	and.w	r3, r3, #7
 80052fc:	b2da      	uxtb	r2, r3
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	70da      	strb	r2, [r3, #3]
	settings->standby_time = BME280_GET_BITS(reg_data[3], BME280_STANDBY);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	3303      	adds	r3, #3
 8005306:	781b      	ldrb	r3, [r3, #0]
 8005308:	095b      	lsrs	r3, r3, #5
 800530a:	b2da      	uxtb	r2, r3
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	711a      	strb	r2, [r3, #4]
}
 8005310:	bf00      	nop
 8005312:	370c      	adds	r7, #12
 8005314:	46bd      	mov	sp, r7
 8005316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531a:	4770      	bx	lr

0800531c <write_power_mode>:
/*!
 * @brief This internal API writes the power mode in the sensor.
 */
static int8_t write_power_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b084      	sub	sp, #16
 8005320:	af00      	add	r7, sp, #0
 8005322:	4603      	mov	r3, r0
 8005324:	6039      	str	r1, [r7, #0]
 8005326:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t reg_addr = BME280_PWR_CTRL_ADDR;
 8005328:	23f4      	movs	r3, #244	; 0xf4
 800532a:	73bb      	strb	r3, [r7, #14]
	/* Variable to store the value read from power mode register */
	uint8_t sensor_mode_reg_val;

	/* Read the power mode register */
	rslt = bme280_get_regs(reg_addr, &sensor_mode_reg_val, 1, dev);
 800532c:	7bb8      	ldrb	r0, [r7, #14]
 800532e:	f107 010d 	add.w	r1, r7, #13
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	2201      	movs	r2, #1
 8005336:	f7ff fc0e 	bl	8004b56 <bme280_get_regs>
 800533a:	4603      	mov	r3, r0
 800533c:	73fb      	strb	r3, [r7, #15]
	/* Set the power mode */
	if (rslt == BME280_OK) {
 800533e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d117      	bne.n	8005376 <write_power_mode+0x5a>
		sensor_mode_reg_val = BME280_SET_BITS_POS_0(sensor_mode_reg_val, BME280_SENSOR_MODE, sensor_mode);
 8005346:	7b7b      	ldrb	r3, [r7, #13]
 8005348:	b25b      	sxtb	r3, r3
 800534a:	f023 0303 	bic.w	r3, r3, #3
 800534e:	b25a      	sxtb	r2, r3
 8005350:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005354:	f003 0303 	and.w	r3, r3, #3
 8005358:	b25b      	sxtb	r3, r3
 800535a:	4313      	orrs	r3, r2
 800535c:	b25b      	sxtb	r3, r3
 800535e:	b2db      	uxtb	r3, r3
 8005360:	737b      	strb	r3, [r7, #13]
		/* Write the power mode in the register */
		rslt = bme280_set_regs(&reg_addr, &sensor_mode_reg_val, 1, dev);
 8005362:	f107 010d 	add.w	r1, r7, #13
 8005366:	f107 000e 	add.w	r0, r7, #14
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	2201      	movs	r2, #1
 800536e:	f7ff fc22 	bl	8004bb6 <bme280_set_regs>
 8005372:	4603      	mov	r3, r0
 8005374:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8005376:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800537a:	4618      	mov	r0, r3
 800537c:	3710      	adds	r7, #16
 800537e:	46bd      	mov	sp, r7
 8005380:	bd80      	pop	{r7, pc}

08005382 <put_device_to_sleep>:

/*!
 * @brief This internal API puts the device to sleep mode.
 */
static int8_t put_device_to_sleep(const struct bme280_dev *dev)
{
 8005382:	b580      	push	{r7, lr}
 8005384:	b086      	sub	sp, #24
 8005386:	af00      	add	r7, sp, #0
 8005388:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_data[4];
	struct bme280_settings settings;

	rslt = bme280_get_regs(BME280_CTRL_HUM_ADDR, reg_data, 4, dev);
 800538a:	f107 0110 	add.w	r1, r7, #16
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2204      	movs	r2, #4
 8005392:	20f2      	movs	r0, #242	; 0xf2
 8005394:	f7ff fbdf 	bl	8004b56 <bme280_get_regs>
 8005398:	4603      	mov	r3, r0
 800539a:	75fb      	strb	r3, [r7, #23]
	if (rslt == BME280_OK) {
 800539c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d118      	bne.n	80053d6 <put_device_to_sleep+0x54>
		parse_device_settings(reg_data, &settings);
 80053a4:	f107 0208 	add.w	r2, r7, #8
 80053a8:	f107 0310 	add.w	r3, r7, #16
 80053ac:	4611      	mov	r1, r2
 80053ae:	4618      	mov	r0, r3
 80053b0:	f7ff ff80 	bl	80052b4 <parse_device_settings>
		rslt = bme280_soft_reset(dev);
 80053b4:	6878      	ldr	r0, [r7, #4]
 80053b6:	f7ff fd21 	bl	8004dfc <bme280_soft_reset>
 80053ba:	4603      	mov	r3, r0
 80053bc:	75fb      	strb	r3, [r7, #23]
		if (rslt == BME280_OK)
 80053be:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d107      	bne.n	80053d6 <put_device_to_sleep+0x54>
			rslt = reload_device_settings(&settings, dev);
 80053c6:	f107 0308 	add.w	r3, r7, #8
 80053ca:	6879      	ldr	r1, [r7, #4]
 80053cc:	4618      	mov	r0, r3
 80053ce:	f000 f808 	bl	80053e2 <reload_device_settings>
 80053d2:	4603      	mov	r3, r0
 80053d4:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 80053d6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80053da:	4618      	mov	r0, r3
 80053dc:	3718      	adds	r7, #24
 80053de:	46bd      	mov	sp, r7
 80053e0:	bd80      	pop	{r7, pc}

080053e2 <reload_device_settings>:
/*!
 * @brief This internal API reloads the already existing device settings in
 * the sensor after soft reset.
 */
static int8_t reload_device_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 80053e2:	b580      	push	{r7, lr}
 80053e4:	b084      	sub	sp, #16
 80053e6:	af00      	add	r7, sp, #0
 80053e8:	6078      	str	r0, [r7, #4]
 80053ea:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	rslt = set_osr_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 80053ec:	683a      	ldr	r2, [r7, #0]
 80053ee:	6879      	ldr	r1, [r7, #4]
 80053f0:	201f      	movs	r0, #31
 80053f2:	f7ff fe18 	bl	8005026 <set_osr_settings>
 80053f6:	4603      	mov	r3, r0
 80053f8:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME280_OK)
 80053fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d106      	bne.n	8005410 <reload_device_settings+0x2e>
		rslt = set_filter_standby_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 8005402:	683a      	ldr	r2, [r7, #0]
 8005404:	6879      	ldr	r1, [r7, #4]
 8005406:	201f      	movs	r0, #31
 8005408:	f7ff feaa 	bl	8005160 <set_filter_standby_settings>
 800540c:	4603      	mov	r3, r0
 800540e:	73fb      	strb	r3, [r7, #15]

	return rslt;
 8005410:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005414:	4618      	mov	r0, r3
 8005416:	3710      	adds	r7, #16
 8005418:	46bd      	mov	sp, r7
 800541a:	bd80      	pop	{r7, pc}

0800541c <compensate_temperature>:
 * @brief This internal API is used to compensate the raw temperature data and
 * return the compensated temperature data in double data type.
 */
static double compensate_temperature(const struct bme280_uncomp_data *uncomp_data,
						struct bme280_calib_data *calib_data)
{
 800541c:	b5b0      	push	{r4, r5, r7, lr}
 800541e:	b08c      	sub	sp, #48	; 0x30
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
 8005424:	6039      	str	r1, [r7, #0]
	double var1;
	double var2;
	double temperature;
	double temperature_min = -40;
 8005426:	f04f 0200 	mov.w	r2, #0
 800542a:	4b5f      	ldr	r3, [pc, #380]	; (80055a8 <compensate_temperature+0x18c>)
 800542c:	e9c7 2308 	strd	r2, r3, [r7, #32]
	double temperature_max = 85;
 8005430:	f04f 0200 	mov.w	r2, #0
 8005434:	4b5d      	ldr	r3, [pc, #372]	; (80055ac <compensate_temperature+0x190>)
 8005436:	e9c7 2306 	strd	r2, r3, [r7, #24]

	var1 = ((double)uncomp_data->temperature) / 16384.0 - ((double)calib_data->dig_T1) / 1024.0;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	685b      	ldr	r3, [r3, #4]
 800543e:	4618      	mov	r0, r3
 8005440:	f7fb f860 	bl	8000504 <__aeabi_ui2d>
 8005444:	f04f 0200 	mov.w	r2, #0
 8005448:	4b59      	ldr	r3, [pc, #356]	; (80055b0 <compensate_temperature+0x194>)
 800544a:	f7fb f9ff 	bl	800084c <__aeabi_ddiv>
 800544e:	4602      	mov	r2, r0
 8005450:	460b      	mov	r3, r1
 8005452:	4614      	mov	r4, r2
 8005454:	461d      	mov	r5, r3
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	881b      	ldrh	r3, [r3, #0]
 800545a:	4618      	mov	r0, r3
 800545c:	f7fb f852 	bl	8000504 <__aeabi_ui2d>
 8005460:	f04f 0200 	mov.w	r2, #0
 8005464:	4b53      	ldr	r3, [pc, #332]	; (80055b4 <compensate_temperature+0x198>)
 8005466:	f7fb f9f1 	bl	800084c <__aeabi_ddiv>
 800546a:	4602      	mov	r2, r0
 800546c:	460b      	mov	r3, r1
 800546e:	4620      	mov	r0, r4
 8005470:	4629      	mov	r1, r5
 8005472:	f7fa ff09 	bl	8000288 <__aeabi_dsub>
 8005476:	4602      	mov	r2, r0
 8005478:	460b      	mov	r3, r1
 800547a:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var1 = var1 * ((double)calib_data->dig_T2);
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8005484:	4618      	mov	r0, r3
 8005486:	f7fb f84d 	bl	8000524 <__aeabi_i2d>
 800548a:	4602      	mov	r2, r0
 800548c:	460b      	mov	r3, r1
 800548e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005492:	f7fb f8b1 	bl	80005f8 <__aeabi_dmul>
 8005496:	4602      	mov	r2, r0
 8005498:	460b      	mov	r3, r1
 800549a:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var2 = (((double)uncomp_data->temperature) / 131072.0 - ((double)calib_data->dig_T1) / 8192.0);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	685b      	ldr	r3, [r3, #4]
 80054a2:	4618      	mov	r0, r3
 80054a4:	f7fb f82e 	bl	8000504 <__aeabi_ui2d>
 80054a8:	f04f 0200 	mov.w	r2, #0
 80054ac:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 80054b0:	f7fb f9cc 	bl	800084c <__aeabi_ddiv>
 80054b4:	4602      	mov	r2, r0
 80054b6:	460b      	mov	r3, r1
 80054b8:	4614      	mov	r4, r2
 80054ba:	461d      	mov	r5, r3
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	881b      	ldrh	r3, [r3, #0]
 80054c0:	4618      	mov	r0, r3
 80054c2:	f7fb f81f 	bl	8000504 <__aeabi_ui2d>
 80054c6:	f04f 0200 	mov.w	r2, #0
 80054ca:	4b3b      	ldr	r3, [pc, #236]	; (80055b8 <compensate_temperature+0x19c>)
 80054cc:	f7fb f9be 	bl	800084c <__aeabi_ddiv>
 80054d0:	4602      	mov	r2, r0
 80054d2:	460b      	mov	r3, r1
 80054d4:	4620      	mov	r0, r4
 80054d6:	4629      	mov	r1, r5
 80054d8:	f7fa fed6 	bl	8000288 <__aeabi_dsub>
 80054dc:	4602      	mov	r2, r0
 80054de:	460b      	mov	r3, r1
 80054e0:	e9c7 2302 	strd	r2, r3, [r7, #8]
	var2 = (var2 * var2) * ((double)calib_data->dig_T3);
 80054e4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80054e8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80054ec:	f7fb f884 	bl	80005f8 <__aeabi_dmul>
 80054f0:	4602      	mov	r2, r0
 80054f2:	460b      	mov	r3, r1
 80054f4:	4614      	mov	r4, r2
 80054f6:	461d      	mov	r5, r3
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80054fe:	4618      	mov	r0, r3
 8005500:	f7fb f810 	bl	8000524 <__aeabi_i2d>
 8005504:	4602      	mov	r2, r0
 8005506:	460b      	mov	r3, r1
 8005508:	4620      	mov	r0, r4
 800550a:	4629      	mov	r1, r5
 800550c:	f7fb f874 	bl	80005f8 <__aeabi_dmul>
 8005510:	4602      	mov	r2, r0
 8005512:	460b      	mov	r3, r1
 8005514:	e9c7 2302 	strd	r2, r3, [r7, #8]
	calib_data->t_fine = (int32_t)(var1 + var2);
 8005518:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800551c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005520:	f7fa feb4 	bl	800028c <__adddf3>
 8005524:	4602      	mov	r2, r0
 8005526:	460b      	mov	r3, r1
 8005528:	4610      	mov	r0, r2
 800552a:	4619      	mov	r1, r3
 800552c:	f7fb fb14 	bl	8000b58 <__aeabi_d2iz>
 8005530:	4602      	mov	r2, r0
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	625a      	str	r2, [r3, #36]	; 0x24
	temperature = (var1 + var2) / 5120.0;
 8005536:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800553a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800553e:	f7fa fea5 	bl	800028c <__adddf3>
 8005542:	4602      	mov	r2, r0
 8005544:	460b      	mov	r3, r1
 8005546:	4610      	mov	r0, r2
 8005548:	4619      	mov	r1, r3
 800554a:	f04f 0200 	mov.w	r2, #0
 800554e:	4b1b      	ldr	r3, [pc, #108]	; (80055bc <compensate_temperature+0x1a0>)
 8005550:	f7fb f97c 	bl	800084c <__aeabi_ddiv>
 8005554:	4602      	mov	r2, r0
 8005556:	460b      	mov	r3, r1
 8005558:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

	if (temperature < temperature_min)
 800555c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005560:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005564:	f7fb faba 	bl	8000adc <__aeabi_dcmplt>
 8005568:	4603      	mov	r3, r0
 800556a:	2b00      	cmp	r3, #0
 800556c:	d004      	beq.n	8005578 <compensate_temperature+0x15c>
		temperature = temperature_min;
 800556e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005572:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8005576:	e00c      	b.n	8005592 <compensate_temperature+0x176>
	else if (temperature > temperature_max)
 8005578:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800557c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005580:	f7fb faca 	bl	8000b18 <__aeabi_dcmpgt>
 8005584:	4603      	mov	r3, r0
 8005586:	2b00      	cmp	r3, #0
 8005588:	d003      	beq.n	8005592 <compensate_temperature+0x176>
		temperature = temperature_max;
 800558a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800558e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

	return temperature;
 8005592:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005596:	ec43 2b17 	vmov	d7, r2, r3
}
 800559a:	eeb0 0a47 	vmov.f32	s0, s14
 800559e:	eef0 0a67 	vmov.f32	s1, s15
 80055a2:	3730      	adds	r7, #48	; 0x30
 80055a4:	46bd      	mov	sp, r7
 80055a6:	bdb0      	pop	{r4, r5, r7, pc}
 80055a8:	c0440000 	.word	0xc0440000
 80055ac:	40554000 	.word	0x40554000
 80055b0:	40d00000 	.word	0x40d00000
 80055b4:	40900000 	.word	0x40900000
 80055b8:	40c00000 	.word	0x40c00000
 80055bc:	40b40000 	.word	0x40b40000

080055c0 <compensate_pressure>:
 * @brief This internal API is used to compensate the raw pressure data and
 * return the compensated pressure data in double data type.
 */
static double compensate_pressure(const struct bme280_uncomp_data *uncomp_data,
						const struct bme280_calib_data *calib_data)
{
 80055c0:	b5b0      	push	{r4, r5, r7, lr}
 80055c2:	b08e      	sub	sp, #56	; 0x38
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
 80055c8:	6039      	str	r1, [r7, #0]
	double var1;
	double var2;
	double var3;
	double pressure;
	double pressure_min = 30000.0;
 80055ca:	a3d9      	add	r3, pc, #868	; (adr r3, 8005930 <compensate_pressure+0x370>)
 80055cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055d0:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	double pressure_max = 110000.0;
 80055d4:	a3d8      	add	r3, pc, #864	; (adr r3, 8005938 <compensate_pressure+0x378>)
 80055d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055da:	e9c7 2308 	strd	r2, r3, [r7, #32]

	var1 = ((double)calib_data->t_fine / 2.0) - 64000.0;
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055e2:	4618      	mov	r0, r3
 80055e4:	f7fa ff9e 	bl	8000524 <__aeabi_i2d>
 80055e8:	f04f 0200 	mov.w	r2, #0
 80055ec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80055f0:	f7fb f92c 	bl	800084c <__aeabi_ddiv>
 80055f4:	4602      	mov	r2, r0
 80055f6:	460b      	mov	r3, r1
 80055f8:	4610      	mov	r0, r2
 80055fa:	4619      	mov	r1, r3
 80055fc:	f04f 0200 	mov.w	r2, #0
 8005600:	4bc1      	ldr	r3, [pc, #772]	; (8005908 <compensate_pressure+0x348>)
 8005602:	f7fa fe41 	bl	8000288 <__aeabi_dsub>
 8005606:	4602      	mov	r2, r0
 8005608:	460b      	mov	r3, r1
 800560a:	e9c7 2306 	strd	r2, r3, [r7, #24]
	var2 = var1 * var1 * ((double)calib_data->dig_P6) / 32768.0;
 800560e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005612:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005616:	f7fa ffef 	bl	80005f8 <__aeabi_dmul>
 800561a:	4602      	mov	r2, r0
 800561c:	460b      	mov	r3, r1
 800561e:	4614      	mov	r4, r2
 8005620:	461d      	mov	r5, r3
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8005628:	4618      	mov	r0, r3
 800562a:	f7fa ff7b 	bl	8000524 <__aeabi_i2d>
 800562e:	4602      	mov	r2, r0
 8005630:	460b      	mov	r3, r1
 8005632:	4620      	mov	r0, r4
 8005634:	4629      	mov	r1, r5
 8005636:	f7fa ffdf 	bl	80005f8 <__aeabi_dmul>
 800563a:	4602      	mov	r2, r0
 800563c:	460b      	mov	r3, r1
 800563e:	4610      	mov	r0, r2
 8005640:	4619      	mov	r1, r3
 8005642:	f04f 0200 	mov.w	r2, #0
 8005646:	4bb1      	ldr	r3, [pc, #708]	; (800590c <compensate_pressure+0x34c>)
 8005648:	f7fb f900 	bl	800084c <__aeabi_ddiv>
 800564c:	4602      	mov	r2, r0
 800564e:	460b      	mov	r3, r1
 8005650:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var2 = var2 + var1 * ((double)calib_data->dig_P5) * 2.0;
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800565a:	4618      	mov	r0, r3
 800565c:	f7fa ff62 	bl	8000524 <__aeabi_i2d>
 8005660:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005664:	f7fa ffc8 	bl	80005f8 <__aeabi_dmul>
 8005668:	4602      	mov	r2, r0
 800566a:	460b      	mov	r3, r1
 800566c:	4610      	mov	r0, r2
 800566e:	4619      	mov	r1, r3
 8005670:	4602      	mov	r2, r0
 8005672:	460b      	mov	r3, r1
 8005674:	f7fa fe0a 	bl	800028c <__adddf3>
 8005678:	4602      	mov	r2, r0
 800567a:	460b      	mov	r3, r1
 800567c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005680:	f7fa fe04 	bl	800028c <__adddf3>
 8005684:	4602      	mov	r2, r0
 8005686:	460b      	mov	r3, r1
 8005688:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var2 = (var2 / 4.0) + (((double)calib_data->dig_P4) * 65536.0);
 800568c:	f04f 0200 	mov.w	r2, #0
 8005690:	4b9f      	ldr	r3, [pc, #636]	; (8005910 <compensate_pressure+0x350>)
 8005692:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005696:	f7fb f8d9 	bl	800084c <__aeabi_ddiv>
 800569a:	4602      	mov	r2, r0
 800569c:	460b      	mov	r3, r1
 800569e:	4614      	mov	r4, r2
 80056a0:	461d      	mov	r5, r3
 80056a2:	683b      	ldr	r3, [r7, #0]
 80056a4:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80056a8:	4618      	mov	r0, r3
 80056aa:	f7fa ff3b 	bl	8000524 <__aeabi_i2d>
 80056ae:	f04f 0200 	mov.w	r2, #0
 80056b2:	4b98      	ldr	r3, [pc, #608]	; (8005914 <compensate_pressure+0x354>)
 80056b4:	f7fa ffa0 	bl	80005f8 <__aeabi_dmul>
 80056b8:	4602      	mov	r2, r0
 80056ba:	460b      	mov	r3, r1
 80056bc:	4620      	mov	r0, r4
 80056be:	4629      	mov	r1, r5
 80056c0:	f7fa fde4 	bl	800028c <__adddf3>
 80056c4:	4602      	mov	r2, r0
 80056c6:	460b      	mov	r3, r1
 80056c8:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var3 = ((double)calib_data->dig_P3) * var1 * var1 / 524288.0;
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80056d2:	4618      	mov	r0, r3
 80056d4:	f7fa ff26 	bl	8000524 <__aeabi_i2d>
 80056d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80056dc:	f7fa ff8c 	bl	80005f8 <__aeabi_dmul>
 80056e0:	4602      	mov	r2, r0
 80056e2:	460b      	mov	r3, r1
 80056e4:	4610      	mov	r0, r2
 80056e6:	4619      	mov	r1, r3
 80056e8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80056ec:	f7fa ff84 	bl	80005f8 <__aeabi_dmul>
 80056f0:	4602      	mov	r2, r0
 80056f2:	460b      	mov	r3, r1
 80056f4:	4610      	mov	r0, r2
 80056f6:	4619      	mov	r1, r3
 80056f8:	f04f 0200 	mov.w	r2, #0
 80056fc:	4b86      	ldr	r3, [pc, #536]	; (8005918 <compensate_pressure+0x358>)
 80056fe:	f7fb f8a5 	bl	800084c <__aeabi_ddiv>
 8005702:	4602      	mov	r2, r0
 8005704:	460b      	mov	r3, r1
 8005706:	e9c7 2302 	strd	r2, r3, [r7, #8]
	var1 = (var3 + ((double)calib_data->dig_P2) * var1) / 524288.0;
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8005710:	4618      	mov	r0, r3
 8005712:	f7fa ff07 	bl	8000524 <__aeabi_i2d>
 8005716:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800571a:	f7fa ff6d 	bl	80005f8 <__aeabi_dmul>
 800571e:	4602      	mov	r2, r0
 8005720:	460b      	mov	r3, r1
 8005722:	4610      	mov	r0, r2
 8005724:	4619      	mov	r1, r3
 8005726:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800572a:	f7fa fdaf 	bl	800028c <__adddf3>
 800572e:	4602      	mov	r2, r0
 8005730:	460b      	mov	r3, r1
 8005732:	4610      	mov	r0, r2
 8005734:	4619      	mov	r1, r3
 8005736:	f04f 0200 	mov.w	r2, #0
 800573a:	4b77      	ldr	r3, [pc, #476]	; (8005918 <compensate_pressure+0x358>)
 800573c:	f7fb f886 	bl	800084c <__aeabi_ddiv>
 8005740:	4602      	mov	r2, r0
 8005742:	460b      	mov	r3, r1
 8005744:	e9c7 2306 	strd	r2, r3, [r7, #24]
	var1 = (1.0 + var1 / 32768.0) * ((double)calib_data->dig_P1);
 8005748:	f04f 0200 	mov.w	r2, #0
 800574c:	4b6f      	ldr	r3, [pc, #444]	; (800590c <compensate_pressure+0x34c>)
 800574e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005752:	f7fb f87b 	bl	800084c <__aeabi_ddiv>
 8005756:	4602      	mov	r2, r0
 8005758:	460b      	mov	r3, r1
 800575a:	4610      	mov	r0, r2
 800575c:	4619      	mov	r1, r3
 800575e:	f04f 0200 	mov.w	r2, #0
 8005762:	4b6e      	ldr	r3, [pc, #440]	; (800591c <compensate_pressure+0x35c>)
 8005764:	f7fa fd92 	bl	800028c <__adddf3>
 8005768:	4602      	mov	r2, r0
 800576a:	460b      	mov	r3, r1
 800576c:	4614      	mov	r4, r2
 800576e:	461d      	mov	r5, r3
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	88db      	ldrh	r3, [r3, #6]
 8005774:	4618      	mov	r0, r3
 8005776:	f7fa fec5 	bl	8000504 <__aeabi_ui2d>
 800577a:	4602      	mov	r2, r0
 800577c:	460b      	mov	r3, r1
 800577e:	4620      	mov	r0, r4
 8005780:	4629      	mov	r1, r5
 8005782:	f7fa ff39 	bl	80005f8 <__aeabi_dmul>
 8005786:	4602      	mov	r2, r0
 8005788:	460b      	mov	r3, r1
 800578a:	e9c7 2306 	strd	r2, r3, [r7, #24]
	/* avoid exception caused by division by zero */
	if (var1) {
 800578e:	f04f 0200 	mov.w	r2, #0
 8005792:	f04f 0300 	mov.w	r3, #0
 8005796:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800579a:	f7fb f995 	bl	8000ac8 <__aeabi_dcmpeq>
 800579e:	4603      	mov	r3, r0
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	f040 80cd 	bne.w	8005940 <compensate_pressure+0x380>
		pressure = 1048576.0 - (double) uncomp_data->pressure;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4618      	mov	r0, r3
 80057ac:	f7fa feaa 	bl	8000504 <__aeabi_ui2d>
 80057b0:	4602      	mov	r2, r0
 80057b2:	460b      	mov	r3, r1
 80057b4:	f04f 0000 	mov.w	r0, #0
 80057b8:	4959      	ldr	r1, [pc, #356]	; (8005920 <compensate_pressure+0x360>)
 80057ba:	f7fa fd65 	bl	8000288 <__aeabi_dsub>
 80057be:	4602      	mov	r2, r0
 80057c0:	460b      	mov	r3, r1
 80057c2:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		pressure = (pressure - (var2 / 4096.0)) * 6250.0 / var1;
 80057c6:	f04f 0200 	mov.w	r2, #0
 80057ca:	4b56      	ldr	r3, [pc, #344]	; (8005924 <compensate_pressure+0x364>)
 80057cc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80057d0:	f7fb f83c 	bl	800084c <__aeabi_ddiv>
 80057d4:	4602      	mov	r2, r0
 80057d6:	460b      	mov	r3, r1
 80057d8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80057dc:	f7fa fd54 	bl	8000288 <__aeabi_dsub>
 80057e0:	4602      	mov	r2, r0
 80057e2:	460b      	mov	r3, r1
 80057e4:	4610      	mov	r0, r2
 80057e6:	4619      	mov	r1, r3
 80057e8:	a345      	add	r3, pc, #276	; (adr r3, 8005900 <compensate_pressure+0x340>)
 80057ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057ee:	f7fa ff03 	bl	80005f8 <__aeabi_dmul>
 80057f2:	4602      	mov	r2, r0
 80057f4:	460b      	mov	r3, r1
 80057f6:	4610      	mov	r0, r2
 80057f8:	4619      	mov	r1, r3
 80057fa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80057fe:	f7fb f825 	bl	800084c <__aeabi_ddiv>
 8005802:	4602      	mov	r2, r0
 8005804:	460b      	mov	r3, r1
 8005806:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		var1 = ((double)calib_data->dig_P9) * pressure * pressure / 2147483648.0;
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8005810:	4618      	mov	r0, r3
 8005812:	f7fa fe87 	bl	8000524 <__aeabi_i2d>
 8005816:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800581a:	f7fa feed 	bl	80005f8 <__aeabi_dmul>
 800581e:	4602      	mov	r2, r0
 8005820:	460b      	mov	r3, r1
 8005822:	4610      	mov	r0, r2
 8005824:	4619      	mov	r1, r3
 8005826:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800582a:	f7fa fee5 	bl	80005f8 <__aeabi_dmul>
 800582e:	4602      	mov	r2, r0
 8005830:	460b      	mov	r3, r1
 8005832:	4610      	mov	r0, r2
 8005834:	4619      	mov	r1, r3
 8005836:	f04f 0200 	mov.w	r2, #0
 800583a:	4b3b      	ldr	r3, [pc, #236]	; (8005928 <compensate_pressure+0x368>)
 800583c:	f7fb f806 	bl	800084c <__aeabi_ddiv>
 8005840:	4602      	mov	r2, r0
 8005842:	460b      	mov	r3, r1
 8005844:	e9c7 2306 	strd	r2, r3, [r7, #24]
		var2 = pressure * ((double)calib_data->dig_P8) / 32768.0;
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800584e:	4618      	mov	r0, r3
 8005850:	f7fa fe68 	bl	8000524 <__aeabi_i2d>
 8005854:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005858:	f7fa fece 	bl	80005f8 <__aeabi_dmul>
 800585c:	4602      	mov	r2, r0
 800585e:	460b      	mov	r3, r1
 8005860:	4610      	mov	r0, r2
 8005862:	4619      	mov	r1, r3
 8005864:	f04f 0200 	mov.w	r2, #0
 8005868:	4b28      	ldr	r3, [pc, #160]	; (800590c <compensate_pressure+0x34c>)
 800586a:	f7fa ffef 	bl	800084c <__aeabi_ddiv>
 800586e:	4602      	mov	r2, r0
 8005870:	460b      	mov	r3, r1
 8005872:	e9c7 2304 	strd	r2, r3, [r7, #16]
		pressure = pressure + (var1 + var2 + ((double)calib_data->dig_P7)) / 16.0;
 8005876:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800587a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800587e:	f7fa fd05 	bl	800028c <__adddf3>
 8005882:	4602      	mov	r2, r0
 8005884:	460b      	mov	r3, r1
 8005886:	4614      	mov	r4, r2
 8005888:	461d      	mov	r5, r3
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8005890:	4618      	mov	r0, r3
 8005892:	f7fa fe47 	bl	8000524 <__aeabi_i2d>
 8005896:	4602      	mov	r2, r0
 8005898:	460b      	mov	r3, r1
 800589a:	4620      	mov	r0, r4
 800589c:	4629      	mov	r1, r5
 800589e:	f7fa fcf5 	bl	800028c <__adddf3>
 80058a2:	4602      	mov	r2, r0
 80058a4:	460b      	mov	r3, r1
 80058a6:	4610      	mov	r0, r2
 80058a8:	4619      	mov	r1, r3
 80058aa:	f04f 0200 	mov.w	r2, #0
 80058ae:	4b1f      	ldr	r3, [pc, #124]	; (800592c <compensate_pressure+0x36c>)
 80058b0:	f7fa ffcc 	bl	800084c <__aeabi_ddiv>
 80058b4:	4602      	mov	r2, r0
 80058b6:	460b      	mov	r3, r1
 80058b8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80058bc:	f7fa fce6 	bl	800028c <__adddf3>
 80058c0:	4602      	mov	r2, r0
 80058c2:	460b      	mov	r3, r1
 80058c4:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

		if (pressure < pressure_min)
 80058c8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80058cc:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80058d0:	f7fb f904 	bl	8000adc <__aeabi_dcmplt>
 80058d4:	4603      	mov	r3, r0
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d004      	beq.n	80058e4 <compensate_pressure+0x324>
			pressure = pressure_min;
 80058da:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80058de:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 80058e2:	e031      	b.n	8005948 <compensate_pressure+0x388>
		else if (pressure > pressure_max)
 80058e4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80058e8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80058ec:	f7fb f914 	bl	8000b18 <__aeabi_dcmpgt>
 80058f0:	4603      	mov	r3, r0
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d028      	beq.n	8005948 <compensate_pressure+0x388>
			pressure = pressure_max;
 80058f6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80058fa:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 80058fe:	e023      	b.n	8005948 <compensate_pressure+0x388>
 8005900:	00000000 	.word	0x00000000
 8005904:	40b86a00 	.word	0x40b86a00
 8005908:	40ef4000 	.word	0x40ef4000
 800590c:	40e00000 	.word	0x40e00000
 8005910:	40100000 	.word	0x40100000
 8005914:	40f00000 	.word	0x40f00000
 8005918:	41200000 	.word	0x41200000
 800591c:	3ff00000 	.word	0x3ff00000
 8005920:	41300000 	.word	0x41300000
 8005924:	40b00000 	.word	0x40b00000
 8005928:	41e00000 	.word	0x41e00000
 800592c:	40300000 	.word	0x40300000
 8005930:	00000000 	.word	0x00000000
 8005934:	40dd4c00 	.word	0x40dd4c00
 8005938:	00000000 	.word	0x00000000
 800593c:	40fadb00 	.word	0x40fadb00
	} else { /* Invalid case */
		pressure = pressure_min;
 8005940:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005944:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	}

	return pressure;
 8005948:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800594c:	ec43 2b17 	vmov	d7, r2, r3
}
 8005950:	eeb0 0a47 	vmov.f32	s0, s14
 8005954:	eef0 0a67 	vmov.f32	s1, s15
 8005958:	3738      	adds	r7, #56	; 0x38
 800595a:	46bd      	mov	sp, r7
 800595c:	bdb0      	pop	{r4, r5, r7, pc}
 800595e:	bf00      	nop

08005960 <compensate_humidity>:
 * @brief This internal API is used to compensate the raw humidity data and
 * return the compensated humidity data in double data type.
 */
static double compensate_humidity(const struct bme280_uncomp_data *uncomp_data,
						const struct bme280_calib_data *calib_data)
{
 8005960:	b5b0      	push	{r4, r5, r7, lr}
 8005962:	b094      	sub	sp, #80	; 0x50
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
 8005968:	6039      	str	r1, [r7, #0]
	double humidity;
	double humidity_min = 0.0;
 800596a:	f04f 0200 	mov.w	r2, #0
 800596e:	f04f 0300 	mov.w	r3, #0
 8005972:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	double humidity_max = 100.0;
 8005976:	f04f 0200 	mov.w	r2, #0
 800597a:	4b81      	ldr	r3, [pc, #516]	; (8005b80 <compensate_humidity+0x220>)
 800597c:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	double var3;
	double var4;
	double var5;
	double var6;

	var1 = ((double)calib_data->t_fine) - 76800.0;
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005984:	4618      	mov	r0, r3
 8005986:	f7fa fdcd 	bl	8000524 <__aeabi_i2d>
 800598a:	f04f 0200 	mov.w	r2, #0
 800598e:	4b7d      	ldr	r3, [pc, #500]	; (8005b84 <compensate_humidity+0x224>)
 8005990:	f7fa fc7a 	bl	8000288 <__aeabi_dsub>
 8005994:	4602      	mov	r2, r0
 8005996:	460b      	mov	r3, r1
 8005998:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	var2 = (((double)calib_data->dig_H4) * 64.0 + (((double)calib_data->dig_H5) / 16384.0) * var1);
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 80059a2:	4618      	mov	r0, r3
 80059a4:	f7fa fdbe 	bl	8000524 <__aeabi_i2d>
 80059a8:	f04f 0200 	mov.w	r2, #0
 80059ac:	4b76      	ldr	r3, [pc, #472]	; (8005b88 <compensate_humidity+0x228>)
 80059ae:	f7fa fe23 	bl	80005f8 <__aeabi_dmul>
 80059b2:	4602      	mov	r2, r0
 80059b4:	460b      	mov	r3, r1
 80059b6:	4614      	mov	r4, r2
 80059b8:	461d      	mov	r5, r3
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80059c0:	4618      	mov	r0, r3
 80059c2:	f7fa fdaf 	bl	8000524 <__aeabi_i2d>
 80059c6:	f04f 0200 	mov.w	r2, #0
 80059ca:	4b70      	ldr	r3, [pc, #448]	; (8005b8c <compensate_humidity+0x22c>)
 80059cc:	f7fa ff3e 	bl	800084c <__aeabi_ddiv>
 80059d0:	4602      	mov	r2, r0
 80059d2:	460b      	mov	r3, r1
 80059d4:	4610      	mov	r0, r2
 80059d6:	4619      	mov	r1, r3
 80059d8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80059dc:	f7fa fe0c 	bl	80005f8 <__aeabi_dmul>
 80059e0:	4602      	mov	r2, r0
 80059e2:	460b      	mov	r3, r1
 80059e4:	4620      	mov	r0, r4
 80059e6:	4629      	mov	r1, r5
 80059e8:	f7fa fc50 	bl	800028c <__adddf3>
 80059ec:	4602      	mov	r2, r0
 80059ee:	460b      	mov	r3, r1
 80059f0:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	var3 = uncomp_data->humidity - var2;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	689b      	ldr	r3, [r3, #8]
 80059f8:	4618      	mov	r0, r3
 80059fa:	f7fa fd83 	bl	8000504 <__aeabi_ui2d>
 80059fe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005a02:	f7fa fc41 	bl	8000288 <__aeabi_dsub>
 8005a06:	4602      	mov	r2, r0
 8005a08:	460b      	mov	r3, r1
 8005a0a:	e9c7 2308 	strd	r2, r3, [r7, #32]
	var4 = ((double)calib_data->dig_H2) / 65536.0;
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8005a14:	4618      	mov	r0, r3
 8005a16:	f7fa fd85 	bl	8000524 <__aeabi_i2d>
 8005a1a:	f04f 0200 	mov.w	r2, #0
 8005a1e:	4b5c      	ldr	r3, [pc, #368]	; (8005b90 <compensate_humidity+0x230>)
 8005a20:	f7fa ff14 	bl	800084c <__aeabi_ddiv>
 8005a24:	4602      	mov	r2, r0
 8005a26:	460b      	mov	r3, r1
 8005a28:	e9c7 2306 	strd	r2, r3, [r7, #24]
	var5 = (1.0 + (((double)calib_data->dig_H3) / 67108864.0) * var1);
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	7f1b      	ldrb	r3, [r3, #28]
 8005a30:	4618      	mov	r0, r3
 8005a32:	f7fa fd67 	bl	8000504 <__aeabi_ui2d>
 8005a36:	f04f 0200 	mov.w	r2, #0
 8005a3a:	4b56      	ldr	r3, [pc, #344]	; (8005b94 <compensate_humidity+0x234>)
 8005a3c:	f7fa ff06 	bl	800084c <__aeabi_ddiv>
 8005a40:	4602      	mov	r2, r0
 8005a42:	460b      	mov	r3, r1
 8005a44:	4610      	mov	r0, r2
 8005a46:	4619      	mov	r1, r3
 8005a48:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005a4c:	f7fa fdd4 	bl	80005f8 <__aeabi_dmul>
 8005a50:	4602      	mov	r2, r0
 8005a52:	460b      	mov	r3, r1
 8005a54:	4610      	mov	r0, r2
 8005a56:	4619      	mov	r1, r3
 8005a58:	f04f 0200 	mov.w	r2, #0
 8005a5c:	4b4e      	ldr	r3, [pc, #312]	; (8005b98 <compensate_humidity+0x238>)
 8005a5e:	f7fa fc15 	bl	800028c <__adddf3>
 8005a62:	4602      	mov	r2, r0
 8005a64:	460b      	mov	r3, r1
 8005a66:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var6 = 1.0 + (((double)calib_data->dig_H6) / 67108864.0) * var1 * var5;
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	f993 3022 	ldrsb.w	r3, [r3, #34]	; 0x22
 8005a70:	4618      	mov	r0, r3
 8005a72:	f7fa fd57 	bl	8000524 <__aeabi_i2d>
 8005a76:	f04f 0200 	mov.w	r2, #0
 8005a7a:	4b46      	ldr	r3, [pc, #280]	; (8005b94 <compensate_humidity+0x234>)
 8005a7c:	f7fa fee6 	bl	800084c <__aeabi_ddiv>
 8005a80:	4602      	mov	r2, r0
 8005a82:	460b      	mov	r3, r1
 8005a84:	4610      	mov	r0, r2
 8005a86:	4619      	mov	r1, r3
 8005a88:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005a8c:	f7fa fdb4 	bl	80005f8 <__aeabi_dmul>
 8005a90:	4602      	mov	r2, r0
 8005a92:	460b      	mov	r3, r1
 8005a94:	4610      	mov	r0, r2
 8005a96:	4619      	mov	r1, r3
 8005a98:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005a9c:	f7fa fdac 	bl	80005f8 <__aeabi_dmul>
 8005aa0:	4602      	mov	r2, r0
 8005aa2:	460b      	mov	r3, r1
 8005aa4:	4610      	mov	r0, r2
 8005aa6:	4619      	mov	r1, r3
 8005aa8:	f04f 0200 	mov.w	r2, #0
 8005aac:	4b3a      	ldr	r3, [pc, #232]	; (8005b98 <compensate_humidity+0x238>)
 8005aae:	f7fa fbed 	bl	800028c <__adddf3>
 8005ab2:	4602      	mov	r2, r0
 8005ab4:	460b      	mov	r3, r1
 8005ab6:	e9c7 2302 	strd	r2, r3, [r7, #8]
	var6 = var3 * var4 * (var5 * var6);
 8005aba:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005abe:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005ac2:	f7fa fd99 	bl	80005f8 <__aeabi_dmul>
 8005ac6:	4602      	mov	r2, r0
 8005ac8:	460b      	mov	r3, r1
 8005aca:	4614      	mov	r4, r2
 8005acc:	461d      	mov	r5, r3
 8005ace:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005ad2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005ad6:	f7fa fd8f 	bl	80005f8 <__aeabi_dmul>
 8005ada:	4602      	mov	r2, r0
 8005adc:	460b      	mov	r3, r1
 8005ade:	4620      	mov	r0, r4
 8005ae0:	4629      	mov	r1, r5
 8005ae2:	f7fa fd89 	bl	80005f8 <__aeabi_dmul>
 8005ae6:	4602      	mov	r2, r0
 8005ae8:	460b      	mov	r3, r1
 8005aea:	e9c7 2302 	strd	r2, r3, [r7, #8]
	humidity = var6 * (1.0 - ((double)calib_data->dig_H1) * var6 / 524288.0);
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	7e1b      	ldrb	r3, [r3, #24]
 8005af2:	4618      	mov	r0, r3
 8005af4:	f7fa fd06 	bl	8000504 <__aeabi_ui2d>
 8005af8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005afc:	f7fa fd7c 	bl	80005f8 <__aeabi_dmul>
 8005b00:	4602      	mov	r2, r0
 8005b02:	460b      	mov	r3, r1
 8005b04:	4610      	mov	r0, r2
 8005b06:	4619      	mov	r1, r3
 8005b08:	f04f 0200 	mov.w	r2, #0
 8005b0c:	4b23      	ldr	r3, [pc, #140]	; (8005b9c <compensate_humidity+0x23c>)
 8005b0e:	f7fa fe9d 	bl	800084c <__aeabi_ddiv>
 8005b12:	4602      	mov	r2, r0
 8005b14:	460b      	mov	r3, r1
 8005b16:	f04f 0000 	mov.w	r0, #0
 8005b1a:	491f      	ldr	r1, [pc, #124]	; (8005b98 <compensate_humidity+0x238>)
 8005b1c:	f7fa fbb4 	bl	8000288 <__aeabi_dsub>
 8005b20:	4602      	mov	r2, r0
 8005b22:	460b      	mov	r3, r1
 8005b24:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005b28:	f7fa fd66 	bl	80005f8 <__aeabi_dmul>
 8005b2c:	4602      	mov	r2, r0
 8005b2e:	460b      	mov	r3, r1
 8005b30:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48

	if (humidity > humidity_max)
 8005b34:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005b38:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8005b3c:	f7fa ffec 	bl	8000b18 <__aeabi_dcmpgt>
 8005b40:	4603      	mov	r3, r0
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d004      	beq.n	8005b50 <compensate_humidity+0x1f0>
		humidity = humidity_max;
 8005b46:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005b4a:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
 8005b4e:	e00c      	b.n	8005b6a <compensate_humidity+0x20a>
	else if (humidity < humidity_min)
 8005b50:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005b54:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8005b58:	f7fa ffc0 	bl	8000adc <__aeabi_dcmplt>
 8005b5c:	4603      	mov	r3, r0
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d003      	beq.n	8005b6a <compensate_humidity+0x20a>
		humidity = humidity_min;
 8005b62:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005b66:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48

	return humidity;
 8005b6a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005b6e:	ec43 2b17 	vmov	d7, r2, r3
}
 8005b72:	eeb0 0a47 	vmov.f32	s0, s14
 8005b76:	eef0 0a67 	vmov.f32	s1, s15
 8005b7a:	3750      	adds	r7, #80	; 0x50
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	bdb0      	pop	{r4, r5, r7, pc}
 8005b80:	40590000 	.word	0x40590000
 8005b84:	40f2c000 	.word	0x40f2c000
 8005b88:	40500000 	.word	0x40500000
 8005b8c:	40d00000 	.word	0x40d00000
 8005b90:	40f00000 	.word	0x40f00000
 8005b94:	41900000 	.word	0x41900000
 8005b98:	3ff00000 	.word	0x3ff00000
 8005b9c:	41200000 	.word	0x41200000

08005ba0 <get_calib_data>:
/*!
 * @brief This internal API reads the calibration data from the sensor, parse
 * it and store in the device structure.
 */
static int8_t get_calib_data(struct bme280_dev *dev)
{
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	b08a      	sub	sp, #40	; 0x28
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME280_TEMP_PRESS_CALIB_DATA_ADDR;
 8005ba8:	2388      	movs	r3, #136	; 0x88
 8005baa:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	/* Array to store calibration data */
	uint8_t calib_data[BME280_TEMP_PRESS_CALIB_DATA_LEN] = {0};
 8005bae:	2300      	movs	r3, #0
 8005bb0:	60fb      	str	r3, [r7, #12]
 8005bb2:	f107 0310 	add.w	r3, r7, #16
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	601a      	str	r2, [r3, #0]
 8005bba:	605a      	str	r2, [r3, #4]
 8005bbc:	609a      	str	r2, [r3, #8]
 8005bbe:	60da      	str	r2, [r3, #12]
 8005bc0:	611a      	str	r2, [r3, #16]
 8005bc2:	829a      	strh	r2, [r3, #20]

	/* Read the calibration data from the sensor */
	rslt = bme280_get_regs(reg_addr, calib_data, BME280_TEMP_PRESS_CALIB_DATA_LEN, dev);
 8005bc4:	f107 010c 	add.w	r1, r7, #12
 8005bc8:	f897 0026 	ldrb.w	r0, [r7, #38]	; 0x26
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	221a      	movs	r2, #26
 8005bd0:	f7fe ffc1 	bl	8004b56 <bme280_get_regs>
 8005bd4:	4603      	mov	r3, r0
 8005bd6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (rslt == BME280_OK) {
 8005bda:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d11d      	bne.n	8005c1e <get_calib_data+0x7e>
		/* Parse temperature and pressure calibration data and store
		   it in device structure */
		parse_temp_press_calib_data(calib_data, dev);
 8005be2:	f107 030c 	add.w	r3, r7, #12
 8005be6:	6879      	ldr	r1, [r7, #4]
 8005be8:	4618      	mov	r0, r3
 8005bea:	f000 f84a 	bl	8005c82 <parse_temp_press_calib_data>

		reg_addr = BME280_HUMIDITY_CALIB_DATA_ADDR;
 8005bee:	23e1      	movs	r3, #225	; 0xe1
 8005bf0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		/* Read the humidity calibration data from the sensor */
		rslt = bme280_get_regs(reg_addr, calib_data, BME280_HUMIDITY_CALIB_DATA_LEN, dev);
 8005bf4:	f107 010c 	add.w	r1, r7, #12
 8005bf8:	f897 0026 	ldrb.w	r0, [r7, #38]	; 0x26
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2207      	movs	r2, #7
 8005c00:	f7fe ffa9 	bl	8004b56 <bme280_get_regs>
 8005c04:	4603      	mov	r3, r0
 8005c06:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (rslt == BME280_OK) {
 8005c0a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d105      	bne.n	8005c1e <get_calib_data+0x7e>
			/* Parse humidity calibration data and store it in
			   device structure */
			parse_humidity_calib_data(calib_data, dev);
 8005c12:	f107 030c 	add.w	r3, r7, #12
 8005c16:	6879      	ldr	r1, [r7, #4]
 8005c18:	4618      	mov	r0, r3
 8005c1a:	f000 f8e1 	bl	8005de0 <parse_humidity_calib_data>
		}
	}

	return rslt;
 8005c1e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8005c22:	4618      	mov	r0, r3
 8005c24:	3728      	adds	r7, #40	; 0x28
 8005c26:	46bd      	mov	sp, r7
 8005c28:	bd80      	pop	{r7, pc}

08005c2a <interleave_reg_addr>:
/*!
 * @brief This internal API interleaves the register address between the
 * register data buffer for burst write operation.
 */
static void interleave_reg_addr(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint8_t len)
{
 8005c2a:	b480      	push	{r7}
 8005c2c:	b087      	sub	sp, #28
 8005c2e:	af00      	add	r7, sp, #0
 8005c30:	60f8      	str	r0, [r7, #12]
 8005c32:	60b9      	str	r1, [r7, #8]
 8005c34:	607a      	str	r2, [r7, #4]
 8005c36:	70fb      	strb	r3, [r7, #3]
	uint8_t index;

	for (index = 1; index < len; index++) {
 8005c38:	2301      	movs	r3, #1
 8005c3a:	75fb      	strb	r3, [r7, #23]
 8005c3c:	e016      	b.n	8005c6c <interleave_reg_addr+0x42>
		temp_buff[(index * 2) - 1] = reg_addr[index];
 8005c3e:	7dfb      	ldrb	r3, [r7, #23]
 8005c40:	68fa      	ldr	r2, [r7, #12]
 8005c42:	441a      	add	r2, r3
 8005c44:	7dfb      	ldrb	r3, [r7, #23]
 8005c46:	005b      	lsls	r3, r3, #1
 8005c48:	3b01      	subs	r3, #1
 8005c4a:	68b9      	ldr	r1, [r7, #8]
 8005c4c:	440b      	add	r3, r1
 8005c4e:	7812      	ldrb	r2, [r2, #0]
 8005c50:	701a      	strb	r2, [r3, #0]
		temp_buff[index * 2] = reg_data[index];
 8005c52:	7dfb      	ldrb	r3, [r7, #23]
 8005c54:	687a      	ldr	r2, [r7, #4]
 8005c56:	441a      	add	r2, r3
 8005c58:	7dfb      	ldrb	r3, [r7, #23]
 8005c5a:	005b      	lsls	r3, r3, #1
 8005c5c:	4619      	mov	r1, r3
 8005c5e:	68bb      	ldr	r3, [r7, #8]
 8005c60:	440b      	add	r3, r1
 8005c62:	7812      	ldrb	r2, [r2, #0]
 8005c64:	701a      	strb	r2, [r3, #0]
	for (index = 1; index < len; index++) {
 8005c66:	7dfb      	ldrb	r3, [r7, #23]
 8005c68:	3301      	adds	r3, #1
 8005c6a:	75fb      	strb	r3, [r7, #23]
 8005c6c:	7dfa      	ldrb	r2, [r7, #23]
 8005c6e:	78fb      	ldrb	r3, [r7, #3]
 8005c70:	429a      	cmp	r2, r3
 8005c72:	d3e4      	bcc.n	8005c3e <interleave_reg_addr+0x14>
	}
}
 8005c74:	bf00      	nop
 8005c76:	bf00      	nop
 8005c78:	371c      	adds	r7, #28
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c80:	4770      	bx	lr

08005c82 <parse_temp_press_calib_data>:
/*!
 *  @brief This internal API is used to parse the temperature and
 *  pressure calibration data and store it in device structure.
 */
static void parse_temp_press_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 8005c82:	b480      	push	{r7}
 8005c84:	b085      	sub	sp, #20
 8005c86:	af00      	add	r7, sp, #0
 8005c88:	6078      	str	r0, [r7, #4]
 8005c8a:	6039      	str	r1, [r7, #0]
	struct bme280_calib_data *calib_data = &dev->calib_data;
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	3310      	adds	r3, #16
 8005c90:	60fb      	str	r3, [r7, #12]

	calib_data->dig_T1 = BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	3301      	adds	r3, #1
 8005c96:	781b      	ldrb	r3, [r3, #0]
 8005c98:	021b      	lsls	r3, r3, #8
 8005c9a:	b21a      	sxth	r2, r3
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	781b      	ldrb	r3, [r3, #0]
 8005ca0:	b21b      	sxth	r3, r3
 8005ca2:	4313      	orrs	r3, r2
 8005ca4:	b21b      	sxth	r3, r3
 8005ca6:	b29a      	uxth	r2, r3
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	801a      	strh	r2, [r3, #0]
	calib_data->dig_T2 = (int16_t)BME280_CONCAT_BYTES(reg_data[3], reg_data[2]);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	3303      	adds	r3, #3
 8005cb0:	781b      	ldrb	r3, [r3, #0]
 8005cb2:	021b      	lsls	r3, r3, #8
 8005cb4:	b21a      	sxth	r2, r3
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	3302      	adds	r3, #2
 8005cba:	781b      	ldrb	r3, [r3, #0]
 8005cbc:	b21b      	sxth	r3, r3
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	b21a      	sxth	r2, r3
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	805a      	strh	r2, [r3, #2]
	calib_data->dig_T3 = (int16_t)BME280_CONCAT_BYTES(reg_data[5], reg_data[4]);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	3305      	adds	r3, #5
 8005cca:	781b      	ldrb	r3, [r3, #0]
 8005ccc:	021b      	lsls	r3, r3, #8
 8005cce:	b21a      	sxth	r2, r3
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	3304      	adds	r3, #4
 8005cd4:	781b      	ldrb	r3, [r3, #0]
 8005cd6:	b21b      	sxth	r3, r3
 8005cd8:	4313      	orrs	r3, r2
 8005cda:	b21a      	sxth	r2, r3
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	809a      	strh	r2, [r3, #4]
	calib_data->dig_P1 = BME280_CONCAT_BYTES(reg_data[7], reg_data[6]);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	3307      	adds	r3, #7
 8005ce4:	781b      	ldrb	r3, [r3, #0]
 8005ce6:	021b      	lsls	r3, r3, #8
 8005ce8:	b21a      	sxth	r2, r3
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	3306      	adds	r3, #6
 8005cee:	781b      	ldrb	r3, [r3, #0]
 8005cf0:	b21b      	sxth	r3, r3
 8005cf2:	4313      	orrs	r3, r2
 8005cf4:	b21b      	sxth	r3, r3
 8005cf6:	b29a      	uxth	r2, r3
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	80da      	strh	r2, [r3, #6]
	calib_data->dig_P2 = (int16_t)BME280_CONCAT_BYTES(reg_data[9], reg_data[8]);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	3309      	adds	r3, #9
 8005d00:	781b      	ldrb	r3, [r3, #0]
 8005d02:	021b      	lsls	r3, r3, #8
 8005d04:	b21a      	sxth	r2, r3
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	3308      	adds	r3, #8
 8005d0a:	781b      	ldrb	r3, [r3, #0]
 8005d0c:	b21b      	sxth	r3, r3
 8005d0e:	4313      	orrs	r3, r2
 8005d10:	b21a      	sxth	r2, r3
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	811a      	strh	r2, [r3, #8]
	calib_data->dig_P3 = (int16_t)BME280_CONCAT_BYTES(reg_data[11], reg_data[10]);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	330b      	adds	r3, #11
 8005d1a:	781b      	ldrb	r3, [r3, #0]
 8005d1c:	021b      	lsls	r3, r3, #8
 8005d1e:	b21a      	sxth	r2, r3
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	330a      	adds	r3, #10
 8005d24:	781b      	ldrb	r3, [r3, #0]
 8005d26:	b21b      	sxth	r3, r3
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	b21a      	sxth	r2, r3
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	815a      	strh	r2, [r3, #10]
	calib_data->dig_P4 = (int16_t)BME280_CONCAT_BYTES(reg_data[13], reg_data[12]);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	330d      	adds	r3, #13
 8005d34:	781b      	ldrb	r3, [r3, #0]
 8005d36:	021b      	lsls	r3, r3, #8
 8005d38:	b21a      	sxth	r2, r3
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	330c      	adds	r3, #12
 8005d3e:	781b      	ldrb	r3, [r3, #0]
 8005d40:	b21b      	sxth	r3, r3
 8005d42:	4313      	orrs	r3, r2
 8005d44:	b21a      	sxth	r2, r3
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	819a      	strh	r2, [r3, #12]
	calib_data->dig_P5 = (int16_t)BME280_CONCAT_BYTES(reg_data[15], reg_data[14]);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	330f      	adds	r3, #15
 8005d4e:	781b      	ldrb	r3, [r3, #0]
 8005d50:	021b      	lsls	r3, r3, #8
 8005d52:	b21a      	sxth	r2, r3
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	330e      	adds	r3, #14
 8005d58:	781b      	ldrb	r3, [r3, #0]
 8005d5a:	b21b      	sxth	r3, r3
 8005d5c:	4313      	orrs	r3, r2
 8005d5e:	b21a      	sxth	r2, r3
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	81da      	strh	r2, [r3, #14]
	calib_data->dig_P6 = (int16_t)BME280_CONCAT_BYTES(reg_data[17], reg_data[16]);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	3311      	adds	r3, #17
 8005d68:	781b      	ldrb	r3, [r3, #0]
 8005d6a:	021b      	lsls	r3, r3, #8
 8005d6c:	b21a      	sxth	r2, r3
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	3310      	adds	r3, #16
 8005d72:	781b      	ldrb	r3, [r3, #0]
 8005d74:	b21b      	sxth	r3, r3
 8005d76:	4313      	orrs	r3, r2
 8005d78:	b21a      	sxth	r2, r3
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	821a      	strh	r2, [r3, #16]
	calib_data->dig_P7 = (int16_t)BME280_CONCAT_BYTES(reg_data[19], reg_data[18]);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	3313      	adds	r3, #19
 8005d82:	781b      	ldrb	r3, [r3, #0]
 8005d84:	021b      	lsls	r3, r3, #8
 8005d86:	b21a      	sxth	r2, r3
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	3312      	adds	r3, #18
 8005d8c:	781b      	ldrb	r3, [r3, #0]
 8005d8e:	b21b      	sxth	r3, r3
 8005d90:	4313      	orrs	r3, r2
 8005d92:	b21a      	sxth	r2, r3
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	825a      	strh	r2, [r3, #18]
	calib_data->dig_P8 = (int16_t)BME280_CONCAT_BYTES(reg_data[21], reg_data[20]);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	3315      	adds	r3, #21
 8005d9c:	781b      	ldrb	r3, [r3, #0]
 8005d9e:	021b      	lsls	r3, r3, #8
 8005da0:	b21a      	sxth	r2, r3
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	3314      	adds	r3, #20
 8005da6:	781b      	ldrb	r3, [r3, #0]
 8005da8:	b21b      	sxth	r3, r3
 8005daa:	4313      	orrs	r3, r2
 8005dac:	b21a      	sxth	r2, r3
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	829a      	strh	r2, [r3, #20]
	calib_data->dig_P9 = (int16_t)BME280_CONCAT_BYTES(reg_data[23], reg_data[22]);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	3317      	adds	r3, #23
 8005db6:	781b      	ldrb	r3, [r3, #0]
 8005db8:	021b      	lsls	r3, r3, #8
 8005dba:	b21a      	sxth	r2, r3
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	3316      	adds	r3, #22
 8005dc0:	781b      	ldrb	r3, [r3, #0]
 8005dc2:	b21b      	sxth	r3, r3
 8005dc4:	4313      	orrs	r3, r2
 8005dc6:	b21a      	sxth	r2, r3
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	82da      	strh	r2, [r3, #22]
	calib_data->dig_H1 = reg_data[25];
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	7e5a      	ldrb	r2, [r3, #25]
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	761a      	strb	r2, [r3, #24]

}
 8005dd4:	bf00      	nop
 8005dd6:	3714      	adds	r7, #20
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dde:	4770      	bx	lr

08005de0 <parse_humidity_calib_data>:
/*!
 *  @brief This internal API is used to parse the humidity calibration data
 *  and store it in device structure.
 */
static void parse_humidity_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 8005de0:	b480      	push	{r7}
 8005de2:	b087      	sub	sp, #28
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
 8005de8:	6039      	str	r1, [r7, #0]
	struct bme280_calib_data *calib_data = &dev->calib_data;
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	3310      	adds	r3, #16
 8005dee:	617b      	str	r3, [r7, #20]
	int16_t dig_H4_lsb;
	int16_t dig_H4_msb;
	int16_t dig_H5_lsb;
	int16_t dig_H5_msb;

	calib_data->dig_H2 = (int16_t)BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	3301      	adds	r3, #1
 8005df4:	781b      	ldrb	r3, [r3, #0]
 8005df6:	021b      	lsls	r3, r3, #8
 8005df8:	b21a      	sxth	r2, r3
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	781b      	ldrb	r3, [r3, #0]
 8005dfe:	b21b      	sxth	r3, r3
 8005e00:	4313      	orrs	r3, r2
 8005e02:	b21a      	sxth	r2, r3
 8005e04:	697b      	ldr	r3, [r7, #20]
 8005e06:	835a      	strh	r2, [r3, #26]
	calib_data->dig_H3 = reg_data[2];
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	789a      	ldrb	r2, [r3, #2]
 8005e0c:	697b      	ldr	r3, [r7, #20]
 8005e0e:	771a      	strb	r2, [r3, #28]

	dig_H4_msb = (int16_t)(int8_t)reg_data[3] * 16;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	3303      	adds	r3, #3
 8005e14:	781b      	ldrb	r3, [r3, #0]
 8005e16:	b25b      	sxtb	r3, r3
 8005e18:	b29b      	uxth	r3, r3
 8005e1a:	011b      	lsls	r3, r3, #4
 8005e1c:	b29b      	uxth	r3, r3
 8005e1e:	827b      	strh	r3, [r7, #18]
	dig_H4_lsb = (int16_t)(reg_data[4] & 0x0F);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	3304      	adds	r3, #4
 8005e24:	781b      	ldrb	r3, [r3, #0]
 8005e26:	b21b      	sxth	r3, r3
 8005e28:	f003 030f 	and.w	r3, r3, #15
 8005e2c:	823b      	strh	r3, [r7, #16]
	calib_data->dig_H4 = dig_H4_msb | dig_H4_lsb;
 8005e2e:	8a7a      	ldrh	r2, [r7, #18]
 8005e30:	8a3b      	ldrh	r3, [r7, #16]
 8005e32:	4313      	orrs	r3, r2
 8005e34:	b21a      	sxth	r2, r3
 8005e36:	697b      	ldr	r3, [r7, #20]
 8005e38:	83da      	strh	r2, [r3, #30]

	dig_H5_msb = (int16_t)(int8_t)reg_data[5] * 16;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	3305      	adds	r3, #5
 8005e3e:	781b      	ldrb	r3, [r3, #0]
 8005e40:	b25b      	sxtb	r3, r3
 8005e42:	b29b      	uxth	r3, r3
 8005e44:	011b      	lsls	r3, r3, #4
 8005e46:	b29b      	uxth	r3, r3
 8005e48:	81fb      	strh	r3, [r7, #14]
	dig_H5_lsb = (int16_t)(reg_data[4] >> 4);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	3304      	adds	r3, #4
 8005e4e:	781b      	ldrb	r3, [r3, #0]
 8005e50:	091b      	lsrs	r3, r3, #4
 8005e52:	b2db      	uxtb	r3, r3
 8005e54:	81bb      	strh	r3, [r7, #12]
	calib_data->dig_H5 = dig_H5_msb | dig_H5_lsb;
 8005e56:	89fa      	ldrh	r2, [r7, #14]
 8005e58:	89bb      	ldrh	r3, [r7, #12]
 8005e5a:	4313      	orrs	r3, r2
 8005e5c:	b21a      	sxth	r2, r3
 8005e5e:	697b      	ldr	r3, [r7, #20]
 8005e60:	841a      	strh	r2, [r3, #32]
	calib_data->dig_H6 = (int8_t)reg_data[6];
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	3306      	adds	r3, #6
 8005e66:	781b      	ldrb	r3, [r3, #0]
 8005e68:	b25a      	sxtb	r2, r3
 8005e6a:	697b      	ldr	r3, [r7, #20]
 8005e6c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
}
 8005e70:	bf00      	nop
 8005e72:	371c      	adds	r7, #28
 8005e74:	46bd      	mov	sp, r7
 8005e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7a:	4770      	bx	lr

08005e7c <are_settings_changed>:
/*!
 * @brief This internal API is used to identify the settings which the user
 * wants to modify in the sensor.
 */
static uint8_t are_settings_changed(uint8_t sub_settings, uint8_t desired_settings)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b085      	sub	sp, #20
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	4603      	mov	r3, r0
 8005e84:	460a      	mov	r2, r1
 8005e86:	71fb      	strb	r3, [r7, #7]
 8005e88:	4613      	mov	r3, r2
 8005e8a:	71bb      	strb	r3, [r7, #6]
	uint8_t settings_changed = FALSE;
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	73fb      	strb	r3, [r7, #15]

	if (sub_settings & desired_settings) {
 8005e90:	79fa      	ldrb	r2, [r7, #7]
 8005e92:	79bb      	ldrb	r3, [r7, #6]
 8005e94:	4013      	ands	r3, r2
 8005e96:	b2db      	uxtb	r3, r3
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d002      	beq.n	8005ea2 <are_settings_changed+0x26>
		/* User wants to modify this particular settings */
		settings_changed = TRUE;
 8005e9c:	2301      	movs	r3, #1
 8005e9e:	73fb      	strb	r3, [r7, #15]
 8005ea0:	e001      	b.n	8005ea6 <are_settings_changed+0x2a>
	} else {
		/* User don't want to modify this particular settings */
		settings_changed = FALSE;
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	73fb      	strb	r3, [r7, #15]
	}

	return settings_changed;
 8005ea6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	3714      	adds	r7, #20
 8005eac:	46bd      	mov	sp, r7
 8005eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb2:	4770      	bx	lr

08005eb4 <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bme280_dev *dev)
{
 8005eb4:	b480      	push	{r7}
 8005eb6:	b085      	sub	sp, #20
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
	int8_t rslt;

	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d00b      	beq.n	8005eda <null_ptr_check+0x26>
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	685b      	ldr	r3, [r3, #4]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d007      	beq.n	8005eda <null_ptr_check+0x26>
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	689b      	ldr	r3, [r3, #8]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d003      	beq.n	8005eda <null_ptr_check+0x26>
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	68db      	ldr	r3, [r3, #12]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d102      	bne.n	8005ee0 <null_ptr_check+0x2c>
		/* Device structure pointer is not valid */
		rslt = BME280_E_NULL_PTR;
 8005eda:	23ff      	movs	r3, #255	; 0xff
 8005edc:	73fb      	strb	r3, [r7, #15]
 8005ede:	e001      	b.n	8005ee4 <null_ptr_check+0x30>
	} else {
		/* Device structure is fine */
		rslt = BME280_OK;
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8005ee4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005ee8:	4618      	mov	r0, r3
 8005eea:	3714      	adds	r7, #20
 8005eec:	46bd      	mov	sp, r7
 8005eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef2:	4770      	bx	lr

08005ef4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8005ef4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005f2c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005ef8:	480d      	ldr	r0, [pc, #52]	; (8005f30 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8005efa:	490e      	ldr	r1, [pc, #56]	; (8005f34 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8005efc:	4a0e      	ldr	r2, [pc, #56]	; (8005f38 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8005efe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005f00:	e002      	b.n	8005f08 <LoopCopyDataInit>

08005f02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005f02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005f04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005f06:	3304      	adds	r3, #4

08005f08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005f08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005f0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005f0c:	d3f9      	bcc.n	8005f02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005f0e:	4a0b      	ldr	r2, [pc, #44]	; (8005f3c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8005f10:	4c0b      	ldr	r4, [pc, #44]	; (8005f40 <LoopFillZerobss+0x26>)
  movs r3, #0
 8005f12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005f14:	e001      	b.n	8005f1a <LoopFillZerobss>

08005f16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005f16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005f18:	3204      	adds	r2, #4

08005f1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005f1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005f1c:	d3fb      	bcc.n	8005f16 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8005f1e:	f7fe fdbd 	bl	8004a9c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005f22:	f011 fc03 	bl	801772c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005f26:	f7fc fc1d 	bl	8002764 <main>
  bx  lr    
 8005f2a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8005f2c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005f30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005f34:	20000398 	.word	0x20000398
  ldr r2, =_sidata
 8005f38:	0801f2b4 	.word	0x0801f2b4
  ldr r2, =_sbss
 8005f3c:	20000398 	.word	0x20000398
  ldr r4, =_ebss
 8005f40:	20014914 	.word	0x20014914

08005f44 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005f44:	e7fe      	b.n	8005f44 <ADC_IRQHandler>
	...

08005f48 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005f4c:	4b0e      	ldr	r3, [pc, #56]	; (8005f88 <HAL_Init+0x40>)
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	4a0d      	ldr	r2, [pc, #52]	; (8005f88 <HAL_Init+0x40>)
 8005f52:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005f56:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005f58:	4b0b      	ldr	r3, [pc, #44]	; (8005f88 <HAL_Init+0x40>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	4a0a      	ldr	r2, [pc, #40]	; (8005f88 <HAL_Init+0x40>)
 8005f5e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005f62:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005f64:	4b08      	ldr	r3, [pc, #32]	; (8005f88 <HAL_Init+0x40>)
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	4a07      	ldr	r2, [pc, #28]	; (8005f88 <HAL_Init+0x40>)
 8005f6a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f6e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005f70:	2003      	movs	r0, #3
 8005f72:	f000 f920 	bl	80061b6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005f76:	200f      	movs	r0, #15
 8005f78:	f7fe fc10 	bl	800479c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005f7c:	f7fe f95c 	bl	8004238 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005f80:	2300      	movs	r3, #0
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	bd80      	pop	{r7, pc}
 8005f86:	bf00      	nop
 8005f88:	40023c00 	.word	0x40023c00

08005f8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005f8c:	b480      	push	{r7}
 8005f8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005f90:	4b06      	ldr	r3, [pc, #24]	; (8005fac <HAL_IncTick+0x20>)
 8005f92:	781b      	ldrb	r3, [r3, #0]
 8005f94:	461a      	mov	r2, r3
 8005f96:	4b06      	ldr	r3, [pc, #24]	; (8005fb0 <HAL_IncTick+0x24>)
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	4413      	add	r3, r2
 8005f9c:	4a04      	ldr	r2, [pc, #16]	; (8005fb0 <HAL_IncTick+0x24>)
 8005f9e:	6013      	str	r3, [r2, #0]
}
 8005fa0:	bf00      	nop
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa8:	4770      	bx	lr
 8005faa:	bf00      	nop
 8005fac:	20000038 	.word	0x20000038
 8005fb0:	20010f74 	.word	0x20010f74

08005fb4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	af00      	add	r7, sp, #0
  return uwTick;
 8005fb8:	4b03      	ldr	r3, [pc, #12]	; (8005fc8 <HAL_GetTick+0x14>)
 8005fba:	681b      	ldr	r3, [r3, #0]
}
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc4:	4770      	bx	lr
 8005fc6:	bf00      	nop
 8005fc8:	20010f74 	.word	0x20010f74

08005fcc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b084      	sub	sp, #16
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005fd4:	f7ff ffee 	bl	8005fb4 <HAL_GetTick>
 8005fd8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005fe4:	d005      	beq.n	8005ff2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005fe6:	4b0a      	ldr	r3, [pc, #40]	; (8006010 <HAL_Delay+0x44>)
 8005fe8:	781b      	ldrb	r3, [r3, #0]
 8005fea:	461a      	mov	r2, r3
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	4413      	add	r3, r2
 8005ff0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005ff2:	bf00      	nop
 8005ff4:	f7ff ffde 	bl	8005fb4 <HAL_GetTick>
 8005ff8:	4602      	mov	r2, r0
 8005ffa:	68bb      	ldr	r3, [r7, #8]
 8005ffc:	1ad3      	subs	r3, r2, r3
 8005ffe:	68fa      	ldr	r2, [r7, #12]
 8006000:	429a      	cmp	r2, r3
 8006002:	d8f7      	bhi.n	8005ff4 <HAL_Delay+0x28>
  {
  }
}
 8006004:	bf00      	nop
 8006006:	bf00      	nop
 8006008:	3710      	adds	r7, #16
 800600a:	46bd      	mov	sp, r7
 800600c:	bd80      	pop	{r7, pc}
 800600e:	bf00      	nop
 8006010:	20000038 	.word	0x20000038

08006014 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006014:	b480      	push	{r7}
 8006016:	b085      	sub	sp, #20
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	f003 0307 	and.w	r3, r3, #7
 8006022:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006024:	4b0c      	ldr	r3, [pc, #48]	; (8006058 <__NVIC_SetPriorityGrouping+0x44>)
 8006026:	68db      	ldr	r3, [r3, #12]
 8006028:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800602a:	68ba      	ldr	r2, [r7, #8]
 800602c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006030:	4013      	ands	r3, r2
 8006032:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006038:	68bb      	ldr	r3, [r7, #8]
 800603a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800603c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006040:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006044:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006046:	4a04      	ldr	r2, [pc, #16]	; (8006058 <__NVIC_SetPriorityGrouping+0x44>)
 8006048:	68bb      	ldr	r3, [r7, #8]
 800604a:	60d3      	str	r3, [r2, #12]
}
 800604c:	bf00      	nop
 800604e:	3714      	adds	r7, #20
 8006050:	46bd      	mov	sp, r7
 8006052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006056:	4770      	bx	lr
 8006058:	e000ed00 	.word	0xe000ed00

0800605c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800605c:	b480      	push	{r7}
 800605e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006060:	4b04      	ldr	r3, [pc, #16]	; (8006074 <__NVIC_GetPriorityGrouping+0x18>)
 8006062:	68db      	ldr	r3, [r3, #12]
 8006064:	0a1b      	lsrs	r3, r3, #8
 8006066:	f003 0307 	and.w	r3, r3, #7
}
 800606a:	4618      	mov	r0, r3
 800606c:	46bd      	mov	sp, r7
 800606e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006072:	4770      	bx	lr
 8006074:	e000ed00 	.word	0xe000ed00

08006078 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006078:	b480      	push	{r7}
 800607a:	b083      	sub	sp, #12
 800607c:	af00      	add	r7, sp, #0
 800607e:	4603      	mov	r3, r0
 8006080:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006082:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006086:	2b00      	cmp	r3, #0
 8006088:	db0b      	blt.n	80060a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800608a:	79fb      	ldrb	r3, [r7, #7]
 800608c:	f003 021f 	and.w	r2, r3, #31
 8006090:	4907      	ldr	r1, [pc, #28]	; (80060b0 <__NVIC_EnableIRQ+0x38>)
 8006092:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006096:	095b      	lsrs	r3, r3, #5
 8006098:	2001      	movs	r0, #1
 800609a:	fa00 f202 	lsl.w	r2, r0, r2
 800609e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80060a2:	bf00      	nop
 80060a4:	370c      	adds	r7, #12
 80060a6:	46bd      	mov	sp, r7
 80060a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ac:	4770      	bx	lr
 80060ae:	bf00      	nop
 80060b0:	e000e100 	.word	0xe000e100

080060b4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80060b4:	b480      	push	{r7}
 80060b6:	b083      	sub	sp, #12
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	4603      	mov	r3, r0
 80060bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80060be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	db12      	blt.n	80060ec <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80060c6:	79fb      	ldrb	r3, [r7, #7]
 80060c8:	f003 021f 	and.w	r2, r3, #31
 80060cc:	490a      	ldr	r1, [pc, #40]	; (80060f8 <__NVIC_DisableIRQ+0x44>)
 80060ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80060d2:	095b      	lsrs	r3, r3, #5
 80060d4:	2001      	movs	r0, #1
 80060d6:	fa00 f202 	lsl.w	r2, r0, r2
 80060da:	3320      	adds	r3, #32
 80060dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80060e0:	f3bf 8f4f 	dsb	sy
}
 80060e4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80060e6:	f3bf 8f6f 	isb	sy
}
 80060ea:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80060ec:	bf00      	nop
 80060ee:	370c      	adds	r7, #12
 80060f0:	46bd      	mov	sp, r7
 80060f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f6:	4770      	bx	lr
 80060f8:	e000e100 	.word	0xe000e100

080060fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80060fc:	b480      	push	{r7}
 80060fe:	b083      	sub	sp, #12
 8006100:	af00      	add	r7, sp, #0
 8006102:	4603      	mov	r3, r0
 8006104:	6039      	str	r1, [r7, #0]
 8006106:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006108:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800610c:	2b00      	cmp	r3, #0
 800610e:	db0a      	blt.n	8006126 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	b2da      	uxtb	r2, r3
 8006114:	490c      	ldr	r1, [pc, #48]	; (8006148 <__NVIC_SetPriority+0x4c>)
 8006116:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800611a:	0112      	lsls	r2, r2, #4
 800611c:	b2d2      	uxtb	r2, r2
 800611e:	440b      	add	r3, r1
 8006120:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006124:	e00a      	b.n	800613c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	b2da      	uxtb	r2, r3
 800612a:	4908      	ldr	r1, [pc, #32]	; (800614c <__NVIC_SetPriority+0x50>)
 800612c:	79fb      	ldrb	r3, [r7, #7]
 800612e:	f003 030f 	and.w	r3, r3, #15
 8006132:	3b04      	subs	r3, #4
 8006134:	0112      	lsls	r2, r2, #4
 8006136:	b2d2      	uxtb	r2, r2
 8006138:	440b      	add	r3, r1
 800613a:	761a      	strb	r2, [r3, #24]
}
 800613c:	bf00      	nop
 800613e:	370c      	adds	r7, #12
 8006140:	46bd      	mov	sp, r7
 8006142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006146:	4770      	bx	lr
 8006148:	e000e100 	.word	0xe000e100
 800614c:	e000ed00 	.word	0xe000ed00

08006150 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006150:	b480      	push	{r7}
 8006152:	b089      	sub	sp, #36	; 0x24
 8006154:	af00      	add	r7, sp, #0
 8006156:	60f8      	str	r0, [r7, #12]
 8006158:	60b9      	str	r1, [r7, #8]
 800615a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	f003 0307 	and.w	r3, r3, #7
 8006162:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006164:	69fb      	ldr	r3, [r7, #28]
 8006166:	f1c3 0307 	rsb	r3, r3, #7
 800616a:	2b04      	cmp	r3, #4
 800616c:	bf28      	it	cs
 800616e:	2304      	movcs	r3, #4
 8006170:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006172:	69fb      	ldr	r3, [r7, #28]
 8006174:	3304      	adds	r3, #4
 8006176:	2b06      	cmp	r3, #6
 8006178:	d902      	bls.n	8006180 <NVIC_EncodePriority+0x30>
 800617a:	69fb      	ldr	r3, [r7, #28]
 800617c:	3b03      	subs	r3, #3
 800617e:	e000      	b.n	8006182 <NVIC_EncodePriority+0x32>
 8006180:	2300      	movs	r3, #0
 8006182:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006184:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006188:	69bb      	ldr	r3, [r7, #24]
 800618a:	fa02 f303 	lsl.w	r3, r2, r3
 800618e:	43da      	mvns	r2, r3
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	401a      	ands	r2, r3
 8006194:	697b      	ldr	r3, [r7, #20]
 8006196:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006198:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800619c:	697b      	ldr	r3, [r7, #20]
 800619e:	fa01 f303 	lsl.w	r3, r1, r3
 80061a2:	43d9      	mvns	r1, r3
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80061a8:	4313      	orrs	r3, r2
         );
}
 80061aa:	4618      	mov	r0, r3
 80061ac:	3724      	adds	r7, #36	; 0x24
 80061ae:	46bd      	mov	sp, r7
 80061b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b4:	4770      	bx	lr

080061b6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80061b6:	b580      	push	{r7, lr}
 80061b8:	b082      	sub	sp, #8
 80061ba:	af00      	add	r7, sp, #0
 80061bc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80061be:	6878      	ldr	r0, [r7, #4]
 80061c0:	f7ff ff28 	bl	8006014 <__NVIC_SetPriorityGrouping>
}
 80061c4:	bf00      	nop
 80061c6:	3708      	adds	r7, #8
 80061c8:	46bd      	mov	sp, r7
 80061ca:	bd80      	pop	{r7, pc}

080061cc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80061cc:	b580      	push	{r7, lr}
 80061ce:	b086      	sub	sp, #24
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	4603      	mov	r3, r0
 80061d4:	60b9      	str	r1, [r7, #8]
 80061d6:	607a      	str	r2, [r7, #4]
 80061d8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80061da:	2300      	movs	r3, #0
 80061dc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80061de:	f7ff ff3d 	bl	800605c <__NVIC_GetPriorityGrouping>
 80061e2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80061e4:	687a      	ldr	r2, [r7, #4]
 80061e6:	68b9      	ldr	r1, [r7, #8]
 80061e8:	6978      	ldr	r0, [r7, #20]
 80061ea:	f7ff ffb1 	bl	8006150 <NVIC_EncodePriority>
 80061ee:	4602      	mov	r2, r0
 80061f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80061f4:	4611      	mov	r1, r2
 80061f6:	4618      	mov	r0, r3
 80061f8:	f7ff ff80 	bl	80060fc <__NVIC_SetPriority>
}
 80061fc:	bf00      	nop
 80061fe:	3718      	adds	r7, #24
 8006200:	46bd      	mov	sp, r7
 8006202:	bd80      	pop	{r7, pc}

08006204 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006204:	b580      	push	{r7, lr}
 8006206:	b082      	sub	sp, #8
 8006208:	af00      	add	r7, sp, #0
 800620a:	4603      	mov	r3, r0
 800620c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800620e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006212:	4618      	mov	r0, r3
 8006214:	f7ff ff30 	bl	8006078 <__NVIC_EnableIRQ>
}
 8006218:	bf00      	nop
 800621a:	3708      	adds	r7, #8
 800621c:	46bd      	mov	sp, r7
 800621e:	bd80      	pop	{r7, pc}

08006220 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b082      	sub	sp, #8
 8006224:	af00      	add	r7, sp, #0
 8006226:	4603      	mov	r3, r0
 8006228:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800622a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800622e:	4618      	mov	r0, r3
 8006230:	f7ff ff40 	bl	80060b4 <__NVIC_DisableIRQ>
}
 8006234:	bf00      	nop
 8006236:	3708      	adds	r7, #8
 8006238:	46bd      	mov	sp, r7
 800623a:	bd80      	pop	{r7, pc}

0800623c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b086      	sub	sp, #24
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006244:	2300      	movs	r3, #0
 8006246:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006248:	f7ff feb4 	bl	8005fb4 <HAL_GetTick>
 800624c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d101      	bne.n	8006258 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006254:	2301      	movs	r3, #1
 8006256:	e099      	b.n	800638c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2202      	movs	r2, #2
 800625c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2200      	movs	r2, #0
 8006264:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	681a      	ldr	r2, [r3, #0]
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f022 0201 	bic.w	r2, r2, #1
 8006276:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006278:	e00f      	b.n	800629a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800627a:	f7ff fe9b 	bl	8005fb4 <HAL_GetTick>
 800627e:	4602      	mov	r2, r0
 8006280:	693b      	ldr	r3, [r7, #16]
 8006282:	1ad3      	subs	r3, r2, r3
 8006284:	2b05      	cmp	r3, #5
 8006286:	d908      	bls.n	800629a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2220      	movs	r2, #32
 800628c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2203      	movs	r2, #3
 8006292:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8006296:	2303      	movs	r3, #3
 8006298:	e078      	b.n	800638c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f003 0301 	and.w	r3, r3, #1
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d1e8      	bne.n	800627a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80062b0:	697a      	ldr	r2, [r7, #20]
 80062b2:	4b38      	ldr	r3, [pc, #224]	; (8006394 <HAL_DMA_Init+0x158>)
 80062b4:	4013      	ands	r3, r2
 80062b6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	685a      	ldr	r2, [r3, #4]
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	689b      	ldr	r3, [r3, #8]
 80062c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80062c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	691b      	ldr	r3, [r3, #16]
 80062cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80062d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	699b      	ldr	r3, [r3, #24]
 80062d8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80062de:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	6a1b      	ldr	r3, [r3, #32]
 80062e4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80062e6:	697a      	ldr	r2, [r7, #20]
 80062e8:	4313      	orrs	r3, r2
 80062ea:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062f0:	2b04      	cmp	r3, #4
 80062f2:	d107      	bne.n	8006304 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062fc:	4313      	orrs	r3, r2
 80062fe:	697a      	ldr	r2, [r7, #20]
 8006300:	4313      	orrs	r3, r2
 8006302:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	697a      	ldr	r2, [r7, #20]
 800630a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	695b      	ldr	r3, [r3, #20]
 8006312:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006314:	697b      	ldr	r3, [r7, #20]
 8006316:	f023 0307 	bic.w	r3, r3, #7
 800631a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006320:	697a      	ldr	r2, [r7, #20]
 8006322:	4313      	orrs	r3, r2
 8006324:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800632a:	2b04      	cmp	r3, #4
 800632c:	d117      	bne.n	800635e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006332:	697a      	ldr	r2, [r7, #20]
 8006334:	4313      	orrs	r3, r2
 8006336:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800633c:	2b00      	cmp	r3, #0
 800633e:	d00e      	beq.n	800635e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006340:	6878      	ldr	r0, [r7, #4]
 8006342:	f000 fb5f 	bl	8006a04 <DMA_CheckFifoParam>
 8006346:	4603      	mov	r3, r0
 8006348:	2b00      	cmp	r3, #0
 800634a:	d008      	beq.n	800635e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2240      	movs	r2, #64	; 0x40
 8006350:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2201      	movs	r2, #1
 8006356:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800635a:	2301      	movs	r3, #1
 800635c:	e016      	b.n	800638c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	697a      	ldr	r2, [r7, #20]
 8006364:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006366:	6878      	ldr	r0, [r7, #4]
 8006368:	f000 fb16 	bl	8006998 <DMA_CalcBaseAndBitshift>
 800636c:	4603      	mov	r3, r0
 800636e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006374:	223f      	movs	r2, #63	; 0x3f
 8006376:	409a      	lsls	r2, r3
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2200      	movs	r2, #0
 8006380:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2201      	movs	r2, #1
 8006386:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800638a:	2300      	movs	r3, #0
}
 800638c:	4618      	mov	r0, r3
 800638e:	3718      	adds	r7, #24
 8006390:	46bd      	mov	sp, r7
 8006392:	bd80      	pop	{r7, pc}
 8006394:	f010803f 	.word	0xf010803f

08006398 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b084      	sub	sp, #16
 800639c:	af00      	add	r7, sp, #0
 800639e:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d101      	bne.n	80063aa <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80063a6:	2301      	movs	r3, #1
 80063a8:	e050      	b.n	800644c <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80063b0:	b2db      	uxtb	r3, r3
 80063b2:	2b02      	cmp	r3, #2
 80063b4:	d101      	bne.n	80063ba <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80063b6:	2302      	movs	r3, #2
 80063b8:	e048      	b.n	800644c <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	681a      	ldr	r2, [r3, #0]
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f022 0201 	bic.w	r2, r2, #1
 80063c8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	2200      	movs	r2, #0
 80063d0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	2200      	movs	r2, #0
 80063d8:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	2200      	movs	r2, #0
 80063e0:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	2200      	movs	r2, #0
 80063e8:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	2200      	movs	r2, #0
 80063f0:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	2221      	movs	r2, #33	; 0x21
 80063f8:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80063fa:	6878      	ldr	r0, [r7, #4]
 80063fc:	f000 facc 	bl	8006998 <DMA_CalcBaseAndBitshift>
 8006400:	4603      	mov	r3, r0
 8006402:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2200      	movs	r2, #0
 8006408:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	2200      	movs	r2, #0
 800640e:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2200      	movs	r2, #0
 8006414:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2200      	movs	r2, #0
 800641a:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2200      	movs	r2, #0
 8006420:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2200      	movs	r2, #0
 8006426:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800642c:	223f      	movs	r2, #63	; 0x3f
 800642e:	409a      	lsls	r2, r3
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2200      	movs	r2, #0
 8006438:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	2200      	movs	r2, #0
 800643e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2200      	movs	r2, #0
 8006446:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800644a:	2300      	movs	r3, #0
}
 800644c:	4618      	mov	r0, r3
 800644e:	3710      	adds	r7, #16
 8006450:	46bd      	mov	sp, r7
 8006452:	bd80      	pop	{r7, pc}

08006454 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b086      	sub	sp, #24
 8006458:	af00      	add	r7, sp, #0
 800645a:	60f8      	str	r0, [r7, #12]
 800645c:	60b9      	str	r1, [r7, #8]
 800645e:	607a      	str	r2, [r7, #4]
 8006460:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006462:	2300      	movs	r3, #0
 8006464:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800646a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006472:	2b01      	cmp	r3, #1
 8006474:	d101      	bne.n	800647a <HAL_DMA_Start_IT+0x26>
 8006476:	2302      	movs	r3, #2
 8006478:	e040      	b.n	80064fc <HAL_DMA_Start_IT+0xa8>
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	2201      	movs	r2, #1
 800647e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006488:	b2db      	uxtb	r3, r3
 800648a:	2b01      	cmp	r3, #1
 800648c:	d12f      	bne.n	80064ee <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	2202      	movs	r2, #2
 8006492:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	2200      	movs	r2, #0
 800649a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	687a      	ldr	r2, [r7, #4]
 80064a0:	68b9      	ldr	r1, [r7, #8]
 80064a2:	68f8      	ldr	r0, [r7, #12]
 80064a4:	f000 fa4a 	bl	800693c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064ac:	223f      	movs	r2, #63	; 0x3f
 80064ae:	409a      	lsls	r2, r3
 80064b0:	693b      	ldr	r3, [r7, #16]
 80064b2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	681a      	ldr	r2, [r3, #0]
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f042 0216 	orr.w	r2, r2, #22
 80064c2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d007      	beq.n	80064dc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	681a      	ldr	r2, [r3, #0]
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f042 0208 	orr.w	r2, r2, #8
 80064da:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	681a      	ldr	r2, [r3, #0]
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f042 0201 	orr.w	r2, r2, #1
 80064ea:	601a      	str	r2, [r3, #0]
 80064ec:	e005      	b.n	80064fa <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	2200      	movs	r2, #0
 80064f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80064f6:	2302      	movs	r3, #2
 80064f8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80064fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80064fc:	4618      	mov	r0, r3
 80064fe:	3718      	adds	r7, #24
 8006500:	46bd      	mov	sp, r7
 8006502:	bd80      	pop	{r7, pc}

08006504 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006504:	b580      	push	{r7, lr}
 8006506:	b084      	sub	sp, #16
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006510:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006512:	f7ff fd4f 	bl	8005fb4 <HAL_GetTick>
 8006516:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800651e:	b2db      	uxtb	r3, r3
 8006520:	2b02      	cmp	r3, #2
 8006522:	d008      	beq.n	8006536 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2280      	movs	r2, #128	; 0x80
 8006528:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2200      	movs	r2, #0
 800652e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8006532:	2301      	movs	r3, #1
 8006534:	e052      	b.n	80065dc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	681a      	ldr	r2, [r3, #0]
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f022 0216 	bic.w	r2, r2, #22
 8006544:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	695a      	ldr	r2, [r3, #20]
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006554:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800655a:	2b00      	cmp	r3, #0
 800655c:	d103      	bne.n	8006566 <HAL_DMA_Abort+0x62>
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006562:	2b00      	cmp	r3, #0
 8006564:	d007      	beq.n	8006576 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	681a      	ldr	r2, [r3, #0]
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f022 0208 	bic.w	r2, r2, #8
 8006574:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	681a      	ldr	r2, [r3, #0]
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f022 0201 	bic.w	r2, r2, #1
 8006584:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006586:	e013      	b.n	80065b0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006588:	f7ff fd14 	bl	8005fb4 <HAL_GetTick>
 800658c:	4602      	mov	r2, r0
 800658e:	68bb      	ldr	r3, [r7, #8]
 8006590:	1ad3      	subs	r3, r2, r3
 8006592:	2b05      	cmp	r3, #5
 8006594:	d90c      	bls.n	80065b0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2220      	movs	r2, #32
 800659a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2203      	movs	r2, #3
 80065a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2200      	movs	r2, #0
 80065a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80065ac:	2303      	movs	r3, #3
 80065ae:	e015      	b.n	80065dc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f003 0301 	and.w	r3, r3, #1
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d1e4      	bne.n	8006588 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065c2:	223f      	movs	r2, #63	; 0x3f
 80065c4:	409a      	lsls	r2, r3
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2201      	movs	r2, #1
 80065ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	2200      	movs	r2, #0
 80065d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80065da:	2300      	movs	r3, #0
}
 80065dc:	4618      	mov	r0, r3
 80065de:	3710      	adds	r7, #16
 80065e0:	46bd      	mov	sp, r7
 80065e2:	bd80      	pop	{r7, pc}

080065e4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80065e4:	b480      	push	{r7}
 80065e6:	b083      	sub	sp, #12
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80065f2:	b2db      	uxtb	r3, r3
 80065f4:	2b02      	cmp	r3, #2
 80065f6:	d004      	beq.n	8006602 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2280      	movs	r2, #128	; 0x80
 80065fc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80065fe:	2301      	movs	r3, #1
 8006600:	e00c      	b.n	800661c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2205      	movs	r2, #5
 8006606:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	681a      	ldr	r2, [r3, #0]
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f022 0201 	bic.w	r2, r2, #1
 8006618:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800661a:	2300      	movs	r3, #0
}
 800661c:	4618      	mov	r0, r3
 800661e:	370c      	adds	r7, #12
 8006620:	46bd      	mov	sp, r7
 8006622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006626:	4770      	bx	lr

08006628 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006628:	b580      	push	{r7, lr}
 800662a:	b086      	sub	sp, #24
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006630:	2300      	movs	r3, #0
 8006632:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006634:	4b92      	ldr	r3, [pc, #584]	; (8006880 <HAL_DMA_IRQHandler+0x258>)
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	4a92      	ldr	r2, [pc, #584]	; (8006884 <HAL_DMA_IRQHandler+0x25c>)
 800663a:	fba2 2303 	umull	r2, r3, r2, r3
 800663e:	0a9b      	lsrs	r3, r3, #10
 8006640:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006646:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006648:	693b      	ldr	r3, [r7, #16]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006652:	2208      	movs	r2, #8
 8006654:	409a      	lsls	r2, r3
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	4013      	ands	r3, r2
 800665a:	2b00      	cmp	r3, #0
 800665c:	d01a      	beq.n	8006694 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f003 0304 	and.w	r3, r3, #4
 8006668:	2b00      	cmp	r3, #0
 800666a:	d013      	beq.n	8006694 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	681a      	ldr	r2, [r3, #0]
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f022 0204 	bic.w	r2, r2, #4
 800667a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006680:	2208      	movs	r2, #8
 8006682:	409a      	lsls	r2, r3
 8006684:	693b      	ldr	r3, [r7, #16]
 8006686:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800668c:	f043 0201 	orr.w	r2, r3, #1
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006698:	2201      	movs	r2, #1
 800669a:	409a      	lsls	r2, r3
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	4013      	ands	r3, r2
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d012      	beq.n	80066ca <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	695b      	ldr	r3, [r3, #20]
 80066aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d00b      	beq.n	80066ca <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80066b6:	2201      	movs	r2, #1
 80066b8:	409a      	lsls	r2, r3
 80066ba:	693b      	ldr	r3, [r7, #16]
 80066bc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066c2:	f043 0202 	orr.w	r2, r3, #2
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80066ce:	2204      	movs	r2, #4
 80066d0:	409a      	lsls	r2, r3
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	4013      	ands	r3, r2
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d012      	beq.n	8006700 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f003 0302 	and.w	r3, r3, #2
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d00b      	beq.n	8006700 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80066ec:	2204      	movs	r2, #4
 80066ee:	409a      	lsls	r2, r3
 80066f0:	693b      	ldr	r3, [r7, #16]
 80066f2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066f8:	f043 0204 	orr.w	r2, r3, #4
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006704:	2210      	movs	r2, #16
 8006706:	409a      	lsls	r2, r3
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	4013      	ands	r3, r2
 800670c:	2b00      	cmp	r3, #0
 800670e:	d043      	beq.n	8006798 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f003 0308 	and.w	r3, r3, #8
 800671a:	2b00      	cmp	r3, #0
 800671c:	d03c      	beq.n	8006798 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006722:	2210      	movs	r2, #16
 8006724:	409a      	lsls	r2, r3
 8006726:	693b      	ldr	r3, [r7, #16]
 8006728:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006734:	2b00      	cmp	r3, #0
 8006736:	d018      	beq.n	800676a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006742:	2b00      	cmp	r3, #0
 8006744:	d108      	bne.n	8006758 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800674a:	2b00      	cmp	r3, #0
 800674c:	d024      	beq.n	8006798 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006752:	6878      	ldr	r0, [r7, #4]
 8006754:	4798      	blx	r3
 8006756:	e01f      	b.n	8006798 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800675c:	2b00      	cmp	r3, #0
 800675e:	d01b      	beq.n	8006798 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006764:	6878      	ldr	r0, [r7, #4]
 8006766:	4798      	blx	r3
 8006768:	e016      	b.n	8006798 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006774:	2b00      	cmp	r3, #0
 8006776:	d107      	bne.n	8006788 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	681a      	ldr	r2, [r3, #0]
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f022 0208 	bic.w	r2, r2, #8
 8006786:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800678c:	2b00      	cmp	r3, #0
 800678e:	d003      	beq.n	8006798 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006794:	6878      	ldr	r0, [r7, #4]
 8006796:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800679c:	2220      	movs	r2, #32
 800679e:	409a      	lsls	r2, r3
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	4013      	ands	r3, r2
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	f000 808e 	beq.w	80068c6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f003 0310 	and.w	r3, r3, #16
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	f000 8086 	beq.w	80068c6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80067be:	2220      	movs	r2, #32
 80067c0:	409a      	lsls	r2, r3
 80067c2:	693b      	ldr	r3, [r7, #16]
 80067c4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80067cc:	b2db      	uxtb	r3, r3
 80067ce:	2b05      	cmp	r3, #5
 80067d0:	d136      	bne.n	8006840 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	681a      	ldr	r2, [r3, #0]
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f022 0216 	bic.w	r2, r2, #22
 80067e0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	695a      	ldr	r2, [r3, #20]
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80067f0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d103      	bne.n	8006802 <HAL_DMA_IRQHandler+0x1da>
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d007      	beq.n	8006812 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	681a      	ldr	r2, [r3, #0]
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	f022 0208 	bic.w	r2, r2, #8
 8006810:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006816:	223f      	movs	r2, #63	; 0x3f
 8006818:	409a      	lsls	r2, r3
 800681a:	693b      	ldr	r3, [r7, #16]
 800681c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2201      	movs	r2, #1
 8006822:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	2200      	movs	r2, #0
 800682a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006832:	2b00      	cmp	r3, #0
 8006834:	d07d      	beq.n	8006932 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800683a:	6878      	ldr	r0, [r7, #4]
 800683c:	4798      	blx	r3
        }
        return;
 800683e:	e078      	b.n	8006932 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800684a:	2b00      	cmp	r3, #0
 800684c:	d01c      	beq.n	8006888 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006858:	2b00      	cmp	r3, #0
 800685a:	d108      	bne.n	800686e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006860:	2b00      	cmp	r3, #0
 8006862:	d030      	beq.n	80068c6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006868:	6878      	ldr	r0, [r7, #4]
 800686a:	4798      	blx	r3
 800686c:	e02b      	b.n	80068c6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006872:	2b00      	cmp	r3, #0
 8006874:	d027      	beq.n	80068c6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800687a:	6878      	ldr	r0, [r7, #4]
 800687c:	4798      	blx	r3
 800687e:	e022      	b.n	80068c6 <HAL_DMA_IRQHandler+0x29e>
 8006880:	20000030 	.word	0x20000030
 8006884:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006892:	2b00      	cmp	r3, #0
 8006894:	d10f      	bne.n	80068b6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	681a      	ldr	r2, [r3, #0]
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	f022 0210 	bic.w	r2, r2, #16
 80068a4:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	2201      	movs	r2, #1
 80068aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	2200      	movs	r2, #0
 80068b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d003      	beq.n	80068c6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068c2:	6878      	ldr	r0, [r7, #4]
 80068c4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d032      	beq.n	8006934 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068d2:	f003 0301 	and.w	r3, r3, #1
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d022      	beq.n	8006920 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2205      	movs	r2, #5
 80068de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	681a      	ldr	r2, [r3, #0]
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f022 0201 	bic.w	r2, r2, #1
 80068f0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80068f2:	68bb      	ldr	r3, [r7, #8]
 80068f4:	3301      	adds	r3, #1
 80068f6:	60bb      	str	r3, [r7, #8]
 80068f8:	697a      	ldr	r2, [r7, #20]
 80068fa:	429a      	cmp	r2, r3
 80068fc:	d307      	bcc.n	800690e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f003 0301 	and.w	r3, r3, #1
 8006908:	2b00      	cmp	r3, #0
 800690a:	d1f2      	bne.n	80068f2 <HAL_DMA_IRQHandler+0x2ca>
 800690c:	e000      	b.n	8006910 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800690e:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2201      	movs	r2, #1
 8006914:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2200      	movs	r2, #0
 800691c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006924:	2b00      	cmp	r3, #0
 8006926:	d005      	beq.n	8006934 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800692c:	6878      	ldr	r0, [r7, #4]
 800692e:	4798      	blx	r3
 8006930:	e000      	b.n	8006934 <HAL_DMA_IRQHandler+0x30c>
        return;
 8006932:	bf00      	nop
    }
  }
}
 8006934:	3718      	adds	r7, #24
 8006936:	46bd      	mov	sp, r7
 8006938:	bd80      	pop	{r7, pc}
 800693a:	bf00      	nop

0800693c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800693c:	b480      	push	{r7}
 800693e:	b085      	sub	sp, #20
 8006940:	af00      	add	r7, sp, #0
 8006942:	60f8      	str	r0, [r7, #12]
 8006944:	60b9      	str	r1, [r7, #8]
 8006946:	607a      	str	r2, [r7, #4]
 8006948:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	681a      	ldr	r2, [r3, #0]
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006958:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	683a      	ldr	r2, [r7, #0]
 8006960:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	689b      	ldr	r3, [r3, #8]
 8006966:	2b40      	cmp	r3, #64	; 0x40
 8006968:	d108      	bne.n	800697c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	687a      	ldr	r2, [r7, #4]
 8006970:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	68ba      	ldr	r2, [r7, #8]
 8006978:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800697a:	e007      	b.n	800698c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	68ba      	ldr	r2, [r7, #8]
 8006982:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	687a      	ldr	r2, [r7, #4]
 800698a:	60da      	str	r2, [r3, #12]
}
 800698c:	bf00      	nop
 800698e:	3714      	adds	r7, #20
 8006990:	46bd      	mov	sp, r7
 8006992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006996:	4770      	bx	lr

08006998 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006998:	b480      	push	{r7}
 800699a:	b085      	sub	sp, #20
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	b2db      	uxtb	r3, r3
 80069a6:	3b10      	subs	r3, #16
 80069a8:	4a14      	ldr	r2, [pc, #80]	; (80069fc <DMA_CalcBaseAndBitshift+0x64>)
 80069aa:	fba2 2303 	umull	r2, r3, r2, r3
 80069ae:	091b      	lsrs	r3, r3, #4
 80069b0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80069b2:	4a13      	ldr	r2, [pc, #76]	; (8006a00 <DMA_CalcBaseAndBitshift+0x68>)
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	4413      	add	r3, r2
 80069b8:	781b      	ldrb	r3, [r3, #0]
 80069ba:	461a      	mov	r2, r3
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	2b03      	cmp	r3, #3
 80069c4:	d909      	bls.n	80069da <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80069ce:	f023 0303 	bic.w	r3, r3, #3
 80069d2:	1d1a      	adds	r2, r3, #4
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	659a      	str	r2, [r3, #88]	; 0x58
 80069d8:	e007      	b.n	80069ea <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80069e2:	f023 0303 	bic.w	r3, r3, #3
 80069e6:	687a      	ldr	r2, [r7, #4]
 80069e8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80069ee:	4618      	mov	r0, r3
 80069f0:	3714      	adds	r7, #20
 80069f2:	46bd      	mov	sp, r7
 80069f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f8:	4770      	bx	lr
 80069fa:	bf00      	nop
 80069fc:	aaaaaaab 	.word	0xaaaaaaab
 8006a00:	0801ea50 	.word	0x0801ea50

08006a04 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006a04:	b480      	push	{r7}
 8006a06:	b085      	sub	sp, #20
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a14:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	699b      	ldr	r3, [r3, #24]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d11f      	bne.n	8006a5e <DMA_CheckFifoParam+0x5a>
 8006a1e:	68bb      	ldr	r3, [r7, #8]
 8006a20:	2b03      	cmp	r3, #3
 8006a22:	d856      	bhi.n	8006ad2 <DMA_CheckFifoParam+0xce>
 8006a24:	a201      	add	r2, pc, #4	; (adr r2, 8006a2c <DMA_CheckFifoParam+0x28>)
 8006a26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a2a:	bf00      	nop
 8006a2c:	08006a3d 	.word	0x08006a3d
 8006a30:	08006a4f 	.word	0x08006a4f
 8006a34:	08006a3d 	.word	0x08006a3d
 8006a38:	08006ad3 	.word	0x08006ad3
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a40:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d046      	beq.n	8006ad6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006a48:	2301      	movs	r3, #1
 8006a4a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006a4c:	e043      	b.n	8006ad6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a52:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006a56:	d140      	bne.n	8006ada <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006a58:	2301      	movs	r3, #1
 8006a5a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006a5c:	e03d      	b.n	8006ada <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	699b      	ldr	r3, [r3, #24]
 8006a62:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006a66:	d121      	bne.n	8006aac <DMA_CheckFifoParam+0xa8>
 8006a68:	68bb      	ldr	r3, [r7, #8]
 8006a6a:	2b03      	cmp	r3, #3
 8006a6c:	d837      	bhi.n	8006ade <DMA_CheckFifoParam+0xda>
 8006a6e:	a201      	add	r2, pc, #4	; (adr r2, 8006a74 <DMA_CheckFifoParam+0x70>)
 8006a70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a74:	08006a85 	.word	0x08006a85
 8006a78:	08006a8b 	.word	0x08006a8b
 8006a7c:	08006a85 	.word	0x08006a85
 8006a80:	08006a9d 	.word	0x08006a9d
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006a84:	2301      	movs	r3, #1
 8006a86:	73fb      	strb	r3, [r7, #15]
      break;
 8006a88:	e030      	b.n	8006aec <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a8e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d025      	beq.n	8006ae2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006a96:	2301      	movs	r3, #1
 8006a98:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006a9a:	e022      	b.n	8006ae2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006aa0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006aa4:	d11f      	bne.n	8006ae6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006aa6:	2301      	movs	r3, #1
 8006aa8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006aaa:	e01c      	b.n	8006ae6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006aac:	68bb      	ldr	r3, [r7, #8]
 8006aae:	2b02      	cmp	r3, #2
 8006ab0:	d903      	bls.n	8006aba <DMA_CheckFifoParam+0xb6>
 8006ab2:	68bb      	ldr	r3, [r7, #8]
 8006ab4:	2b03      	cmp	r3, #3
 8006ab6:	d003      	beq.n	8006ac0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006ab8:	e018      	b.n	8006aec <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8006aba:	2301      	movs	r3, #1
 8006abc:	73fb      	strb	r3, [r7, #15]
      break;
 8006abe:	e015      	b.n	8006aec <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ac4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d00e      	beq.n	8006aea <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006acc:	2301      	movs	r3, #1
 8006ace:	73fb      	strb	r3, [r7, #15]
      break;
 8006ad0:	e00b      	b.n	8006aea <DMA_CheckFifoParam+0xe6>
      break;
 8006ad2:	bf00      	nop
 8006ad4:	e00a      	b.n	8006aec <DMA_CheckFifoParam+0xe8>
      break;
 8006ad6:	bf00      	nop
 8006ad8:	e008      	b.n	8006aec <DMA_CheckFifoParam+0xe8>
      break;
 8006ada:	bf00      	nop
 8006adc:	e006      	b.n	8006aec <DMA_CheckFifoParam+0xe8>
      break;
 8006ade:	bf00      	nop
 8006ae0:	e004      	b.n	8006aec <DMA_CheckFifoParam+0xe8>
      break;
 8006ae2:	bf00      	nop
 8006ae4:	e002      	b.n	8006aec <DMA_CheckFifoParam+0xe8>
      break;   
 8006ae6:	bf00      	nop
 8006ae8:	e000      	b.n	8006aec <DMA_CheckFifoParam+0xe8>
      break;
 8006aea:	bf00      	nop
    }
  } 
  
  return status; 
 8006aec:	7bfb      	ldrb	r3, [r7, #15]
}
 8006aee:	4618      	mov	r0, r3
 8006af0:	3714      	adds	r7, #20
 8006af2:	46bd      	mov	sp, r7
 8006af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af8:	4770      	bx	lr
 8006afa:	bf00      	nop

08006afc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006afc:	b480      	push	{r7}
 8006afe:	b089      	sub	sp, #36	; 0x24
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	6078      	str	r0, [r7, #4]
 8006b04:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006b06:	2300      	movs	r3, #0
 8006b08:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006b0e:	2300      	movs	r3, #0
 8006b10:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006b12:	2300      	movs	r3, #0
 8006b14:	61fb      	str	r3, [r7, #28]
 8006b16:	e16b      	b.n	8006df0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006b18:	2201      	movs	r2, #1
 8006b1a:	69fb      	ldr	r3, [r7, #28]
 8006b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8006b20:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006b22:	683b      	ldr	r3, [r7, #0]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	697a      	ldr	r2, [r7, #20]
 8006b28:	4013      	ands	r3, r2
 8006b2a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006b2c:	693a      	ldr	r2, [r7, #16]
 8006b2e:	697b      	ldr	r3, [r7, #20]
 8006b30:	429a      	cmp	r2, r3
 8006b32:	f040 815a 	bne.w	8006dea <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006b36:	683b      	ldr	r3, [r7, #0]
 8006b38:	685b      	ldr	r3, [r3, #4]
 8006b3a:	f003 0303 	and.w	r3, r3, #3
 8006b3e:	2b01      	cmp	r3, #1
 8006b40:	d005      	beq.n	8006b4e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006b42:	683b      	ldr	r3, [r7, #0]
 8006b44:	685b      	ldr	r3, [r3, #4]
 8006b46:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006b4a:	2b02      	cmp	r3, #2
 8006b4c:	d130      	bne.n	8006bb0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	689b      	ldr	r3, [r3, #8]
 8006b52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006b54:	69fb      	ldr	r3, [r7, #28]
 8006b56:	005b      	lsls	r3, r3, #1
 8006b58:	2203      	movs	r2, #3
 8006b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8006b5e:	43db      	mvns	r3, r3
 8006b60:	69ba      	ldr	r2, [r7, #24]
 8006b62:	4013      	ands	r3, r2
 8006b64:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	68da      	ldr	r2, [r3, #12]
 8006b6a:	69fb      	ldr	r3, [r7, #28]
 8006b6c:	005b      	lsls	r3, r3, #1
 8006b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8006b72:	69ba      	ldr	r2, [r7, #24]
 8006b74:	4313      	orrs	r3, r2
 8006b76:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	69ba      	ldr	r2, [r7, #24]
 8006b7c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	685b      	ldr	r3, [r3, #4]
 8006b82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006b84:	2201      	movs	r2, #1
 8006b86:	69fb      	ldr	r3, [r7, #28]
 8006b88:	fa02 f303 	lsl.w	r3, r2, r3
 8006b8c:	43db      	mvns	r3, r3
 8006b8e:	69ba      	ldr	r2, [r7, #24]
 8006b90:	4013      	ands	r3, r2
 8006b92:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006b94:	683b      	ldr	r3, [r7, #0]
 8006b96:	685b      	ldr	r3, [r3, #4]
 8006b98:	091b      	lsrs	r3, r3, #4
 8006b9a:	f003 0201 	and.w	r2, r3, #1
 8006b9e:	69fb      	ldr	r3, [r7, #28]
 8006ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ba4:	69ba      	ldr	r2, [r7, #24]
 8006ba6:	4313      	orrs	r3, r2
 8006ba8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	69ba      	ldr	r2, [r7, #24]
 8006bae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	685b      	ldr	r3, [r3, #4]
 8006bb4:	f003 0303 	and.w	r3, r3, #3
 8006bb8:	2b03      	cmp	r3, #3
 8006bba:	d017      	beq.n	8006bec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	68db      	ldr	r3, [r3, #12]
 8006bc0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006bc2:	69fb      	ldr	r3, [r7, #28]
 8006bc4:	005b      	lsls	r3, r3, #1
 8006bc6:	2203      	movs	r2, #3
 8006bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8006bcc:	43db      	mvns	r3, r3
 8006bce:	69ba      	ldr	r2, [r7, #24]
 8006bd0:	4013      	ands	r3, r2
 8006bd2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006bd4:	683b      	ldr	r3, [r7, #0]
 8006bd6:	689a      	ldr	r2, [r3, #8]
 8006bd8:	69fb      	ldr	r3, [r7, #28]
 8006bda:	005b      	lsls	r3, r3, #1
 8006bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8006be0:	69ba      	ldr	r2, [r7, #24]
 8006be2:	4313      	orrs	r3, r2
 8006be4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	69ba      	ldr	r2, [r7, #24]
 8006bea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	685b      	ldr	r3, [r3, #4]
 8006bf0:	f003 0303 	and.w	r3, r3, #3
 8006bf4:	2b02      	cmp	r3, #2
 8006bf6:	d123      	bne.n	8006c40 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006bf8:	69fb      	ldr	r3, [r7, #28]
 8006bfa:	08da      	lsrs	r2, r3, #3
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	3208      	adds	r2, #8
 8006c00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c04:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006c06:	69fb      	ldr	r3, [r7, #28]
 8006c08:	f003 0307 	and.w	r3, r3, #7
 8006c0c:	009b      	lsls	r3, r3, #2
 8006c0e:	220f      	movs	r2, #15
 8006c10:	fa02 f303 	lsl.w	r3, r2, r3
 8006c14:	43db      	mvns	r3, r3
 8006c16:	69ba      	ldr	r2, [r7, #24]
 8006c18:	4013      	ands	r3, r2
 8006c1a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	691a      	ldr	r2, [r3, #16]
 8006c20:	69fb      	ldr	r3, [r7, #28]
 8006c22:	f003 0307 	and.w	r3, r3, #7
 8006c26:	009b      	lsls	r3, r3, #2
 8006c28:	fa02 f303 	lsl.w	r3, r2, r3
 8006c2c:	69ba      	ldr	r2, [r7, #24]
 8006c2e:	4313      	orrs	r3, r2
 8006c30:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006c32:	69fb      	ldr	r3, [r7, #28]
 8006c34:	08da      	lsrs	r2, r3, #3
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	3208      	adds	r2, #8
 8006c3a:	69b9      	ldr	r1, [r7, #24]
 8006c3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006c46:	69fb      	ldr	r3, [r7, #28]
 8006c48:	005b      	lsls	r3, r3, #1
 8006c4a:	2203      	movs	r2, #3
 8006c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8006c50:	43db      	mvns	r3, r3
 8006c52:	69ba      	ldr	r2, [r7, #24]
 8006c54:	4013      	ands	r3, r2
 8006c56:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	685b      	ldr	r3, [r3, #4]
 8006c5c:	f003 0203 	and.w	r2, r3, #3
 8006c60:	69fb      	ldr	r3, [r7, #28]
 8006c62:	005b      	lsls	r3, r3, #1
 8006c64:	fa02 f303 	lsl.w	r3, r2, r3
 8006c68:	69ba      	ldr	r2, [r7, #24]
 8006c6a:	4313      	orrs	r3, r2
 8006c6c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	69ba      	ldr	r2, [r7, #24]
 8006c72:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	685b      	ldr	r3, [r3, #4]
 8006c78:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	f000 80b4 	beq.w	8006dea <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006c82:	2300      	movs	r3, #0
 8006c84:	60fb      	str	r3, [r7, #12]
 8006c86:	4b60      	ldr	r3, [pc, #384]	; (8006e08 <HAL_GPIO_Init+0x30c>)
 8006c88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c8a:	4a5f      	ldr	r2, [pc, #380]	; (8006e08 <HAL_GPIO_Init+0x30c>)
 8006c8c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006c90:	6453      	str	r3, [r2, #68]	; 0x44
 8006c92:	4b5d      	ldr	r3, [pc, #372]	; (8006e08 <HAL_GPIO_Init+0x30c>)
 8006c94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006c9a:	60fb      	str	r3, [r7, #12]
 8006c9c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006c9e:	4a5b      	ldr	r2, [pc, #364]	; (8006e0c <HAL_GPIO_Init+0x310>)
 8006ca0:	69fb      	ldr	r3, [r7, #28]
 8006ca2:	089b      	lsrs	r3, r3, #2
 8006ca4:	3302      	adds	r3, #2
 8006ca6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006caa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006cac:	69fb      	ldr	r3, [r7, #28]
 8006cae:	f003 0303 	and.w	r3, r3, #3
 8006cb2:	009b      	lsls	r3, r3, #2
 8006cb4:	220f      	movs	r2, #15
 8006cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8006cba:	43db      	mvns	r3, r3
 8006cbc:	69ba      	ldr	r2, [r7, #24]
 8006cbe:	4013      	ands	r3, r2
 8006cc0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	4a52      	ldr	r2, [pc, #328]	; (8006e10 <HAL_GPIO_Init+0x314>)
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	d02b      	beq.n	8006d22 <HAL_GPIO_Init+0x226>
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	4a51      	ldr	r2, [pc, #324]	; (8006e14 <HAL_GPIO_Init+0x318>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d025      	beq.n	8006d1e <HAL_GPIO_Init+0x222>
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	4a50      	ldr	r2, [pc, #320]	; (8006e18 <HAL_GPIO_Init+0x31c>)
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	d01f      	beq.n	8006d1a <HAL_GPIO_Init+0x21e>
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	4a4f      	ldr	r2, [pc, #316]	; (8006e1c <HAL_GPIO_Init+0x320>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d019      	beq.n	8006d16 <HAL_GPIO_Init+0x21a>
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	4a4e      	ldr	r2, [pc, #312]	; (8006e20 <HAL_GPIO_Init+0x324>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d013      	beq.n	8006d12 <HAL_GPIO_Init+0x216>
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	4a4d      	ldr	r2, [pc, #308]	; (8006e24 <HAL_GPIO_Init+0x328>)
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d00d      	beq.n	8006d0e <HAL_GPIO_Init+0x212>
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	4a4c      	ldr	r2, [pc, #304]	; (8006e28 <HAL_GPIO_Init+0x32c>)
 8006cf6:	4293      	cmp	r3, r2
 8006cf8:	d007      	beq.n	8006d0a <HAL_GPIO_Init+0x20e>
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	4a4b      	ldr	r2, [pc, #300]	; (8006e2c <HAL_GPIO_Init+0x330>)
 8006cfe:	4293      	cmp	r3, r2
 8006d00:	d101      	bne.n	8006d06 <HAL_GPIO_Init+0x20a>
 8006d02:	2307      	movs	r3, #7
 8006d04:	e00e      	b.n	8006d24 <HAL_GPIO_Init+0x228>
 8006d06:	2308      	movs	r3, #8
 8006d08:	e00c      	b.n	8006d24 <HAL_GPIO_Init+0x228>
 8006d0a:	2306      	movs	r3, #6
 8006d0c:	e00a      	b.n	8006d24 <HAL_GPIO_Init+0x228>
 8006d0e:	2305      	movs	r3, #5
 8006d10:	e008      	b.n	8006d24 <HAL_GPIO_Init+0x228>
 8006d12:	2304      	movs	r3, #4
 8006d14:	e006      	b.n	8006d24 <HAL_GPIO_Init+0x228>
 8006d16:	2303      	movs	r3, #3
 8006d18:	e004      	b.n	8006d24 <HAL_GPIO_Init+0x228>
 8006d1a:	2302      	movs	r3, #2
 8006d1c:	e002      	b.n	8006d24 <HAL_GPIO_Init+0x228>
 8006d1e:	2301      	movs	r3, #1
 8006d20:	e000      	b.n	8006d24 <HAL_GPIO_Init+0x228>
 8006d22:	2300      	movs	r3, #0
 8006d24:	69fa      	ldr	r2, [r7, #28]
 8006d26:	f002 0203 	and.w	r2, r2, #3
 8006d2a:	0092      	lsls	r2, r2, #2
 8006d2c:	4093      	lsls	r3, r2
 8006d2e:	69ba      	ldr	r2, [r7, #24]
 8006d30:	4313      	orrs	r3, r2
 8006d32:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006d34:	4935      	ldr	r1, [pc, #212]	; (8006e0c <HAL_GPIO_Init+0x310>)
 8006d36:	69fb      	ldr	r3, [r7, #28]
 8006d38:	089b      	lsrs	r3, r3, #2
 8006d3a:	3302      	adds	r3, #2
 8006d3c:	69ba      	ldr	r2, [r7, #24]
 8006d3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006d42:	4b3b      	ldr	r3, [pc, #236]	; (8006e30 <HAL_GPIO_Init+0x334>)
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006d48:	693b      	ldr	r3, [r7, #16]
 8006d4a:	43db      	mvns	r3, r3
 8006d4c:	69ba      	ldr	r2, [r7, #24]
 8006d4e:	4013      	ands	r3, r2
 8006d50:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006d52:	683b      	ldr	r3, [r7, #0]
 8006d54:	685b      	ldr	r3, [r3, #4]
 8006d56:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d003      	beq.n	8006d66 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8006d5e:	69ba      	ldr	r2, [r7, #24]
 8006d60:	693b      	ldr	r3, [r7, #16]
 8006d62:	4313      	orrs	r3, r2
 8006d64:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006d66:	4a32      	ldr	r2, [pc, #200]	; (8006e30 <HAL_GPIO_Init+0x334>)
 8006d68:	69bb      	ldr	r3, [r7, #24]
 8006d6a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8006d6c:	4b30      	ldr	r3, [pc, #192]	; (8006e30 <HAL_GPIO_Init+0x334>)
 8006d6e:	685b      	ldr	r3, [r3, #4]
 8006d70:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006d72:	693b      	ldr	r3, [r7, #16]
 8006d74:	43db      	mvns	r3, r3
 8006d76:	69ba      	ldr	r2, [r7, #24]
 8006d78:	4013      	ands	r3, r2
 8006d7a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	685b      	ldr	r3, [r3, #4]
 8006d80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d003      	beq.n	8006d90 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006d88:	69ba      	ldr	r2, [r7, #24]
 8006d8a:	693b      	ldr	r3, [r7, #16]
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006d90:	4a27      	ldr	r2, [pc, #156]	; (8006e30 <HAL_GPIO_Init+0x334>)
 8006d92:	69bb      	ldr	r3, [r7, #24]
 8006d94:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006d96:	4b26      	ldr	r3, [pc, #152]	; (8006e30 <HAL_GPIO_Init+0x334>)
 8006d98:	689b      	ldr	r3, [r3, #8]
 8006d9a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006d9c:	693b      	ldr	r3, [r7, #16]
 8006d9e:	43db      	mvns	r3, r3
 8006da0:	69ba      	ldr	r2, [r7, #24]
 8006da2:	4013      	ands	r3, r2
 8006da4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006da6:	683b      	ldr	r3, [r7, #0]
 8006da8:	685b      	ldr	r3, [r3, #4]
 8006daa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d003      	beq.n	8006dba <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8006db2:	69ba      	ldr	r2, [r7, #24]
 8006db4:	693b      	ldr	r3, [r7, #16]
 8006db6:	4313      	orrs	r3, r2
 8006db8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006dba:	4a1d      	ldr	r2, [pc, #116]	; (8006e30 <HAL_GPIO_Init+0x334>)
 8006dbc:	69bb      	ldr	r3, [r7, #24]
 8006dbe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006dc0:	4b1b      	ldr	r3, [pc, #108]	; (8006e30 <HAL_GPIO_Init+0x334>)
 8006dc2:	68db      	ldr	r3, [r3, #12]
 8006dc4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006dc6:	693b      	ldr	r3, [r7, #16]
 8006dc8:	43db      	mvns	r3, r3
 8006dca:	69ba      	ldr	r2, [r7, #24]
 8006dcc:	4013      	ands	r3, r2
 8006dce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	685b      	ldr	r3, [r3, #4]
 8006dd4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d003      	beq.n	8006de4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006ddc:	69ba      	ldr	r2, [r7, #24]
 8006dde:	693b      	ldr	r3, [r7, #16]
 8006de0:	4313      	orrs	r3, r2
 8006de2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006de4:	4a12      	ldr	r2, [pc, #72]	; (8006e30 <HAL_GPIO_Init+0x334>)
 8006de6:	69bb      	ldr	r3, [r7, #24]
 8006de8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006dea:	69fb      	ldr	r3, [r7, #28]
 8006dec:	3301      	adds	r3, #1
 8006dee:	61fb      	str	r3, [r7, #28]
 8006df0:	69fb      	ldr	r3, [r7, #28]
 8006df2:	2b0f      	cmp	r3, #15
 8006df4:	f67f ae90 	bls.w	8006b18 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006df8:	bf00      	nop
 8006dfa:	bf00      	nop
 8006dfc:	3724      	adds	r7, #36	; 0x24
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e04:	4770      	bx	lr
 8006e06:	bf00      	nop
 8006e08:	40023800 	.word	0x40023800
 8006e0c:	40013800 	.word	0x40013800
 8006e10:	40020000 	.word	0x40020000
 8006e14:	40020400 	.word	0x40020400
 8006e18:	40020800 	.word	0x40020800
 8006e1c:	40020c00 	.word	0x40020c00
 8006e20:	40021000 	.word	0x40021000
 8006e24:	40021400 	.word	0x40021400
 8006e28:	40021800 	.word	0x40021800
 8006e2c:	40021c00 	.word	0x40021c00
 8006e30:	40013c00 	.word	0x40013c00

08006e34 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8006e34:	b480      	push	{r7}
 8006e36:	b087      	sub	sp, #28
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
 8006e3c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006e3e:	2300      	movs	r3, #0
 8006e40:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8006e42:	2300      	movs	r3, #0
 8006e44:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8006e46:	2300      	movs	r3, #0
 8006e48:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	617b      	str	r3, [r7, #20]
 8006e4e:	e0cd      	b.n	8006fec <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006e50:	2201      	movs	r2, #1
 8006e52:	697b      	ldr	r3, [r7, #20]
 8006e54:	fa02 f303 	lsl.w	r3, r2, r3
 8006e58:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8006e5a:	683a      	ldr	r2, [r7, #0]
 8006e5c:	693b      	ldr	r3, [r7, #16]
 8006e5e:	4013      	ands	r3, r2
 8006e60:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8006e62:	68fa      	ldr	r2, [r7, #12]
 8006e64:	693b      	ldr	r3, [r7, #16]
 8006e66:	429a      	cmp	r2, r3
 8006e68:	f040 80bd 	bne.w	8006fe6 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8006e6c:	4a65      	ldr	r2, [pc, #404]	; (8007004 <HAL_GPIO_DeInit+0x1d0>)
 8006e6e:	697b      	ldr	r3, [r7, #20]
 8006e70:	089b      	lsrs	r3, r3, #2
 8006e72:	3302      	adds	r3, #2
 8006e74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e78:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8006e7a:	697b      	ldr	r3, [r7, #20]
 8006e7c:	f003 0303 	and.w	r3, r3, #3
 8006e80:	009b      	lsls	r3, r3, #2
 8006e82:	220f      	movs	r2, #15
 8006e84:	fa02 f303 	lsl.w	r3, r2, r3
 8006e88:	68ba      	ldr	r2, [r7, #8]
 8006e8a:	4013      	ands	r3, r2
 8006e8c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	4a5d      	ldr	r2, [pc, #372]	; (8007008 <HAL_GPIO_DeInit+0x1d4>)
 8006e92:	4293      	cmp	r3, r2
 8006e94:	d02b      	beq.n	8006eee <HAL_GPIO_DeInit+0xba>
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	4a5c      	ldr	r2, [pc, #368]	; (800700c <HAL_GPIO_DeInit+0x1d8>)
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	d025      	beq.n	8006eea <HAL_GPIO_DeInit+0xb6>
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	4a5b      	ldr	r2, [pc, #364]	; (8007010 <HAL_GPIO_DeInit+0x1dc>)
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	d01f      	beq.n	8006ee6 <HAL_GPIO_DeInit+0xb2>
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	4a5a      	ldr	r2, [pc, #360]	; (8007014 <HAL_GPIO_DeInit+0x1e0>)
 8006eaa:	4293      	cmp	r3, r2
 8006eac:	d019      	beq.n	8006ee2 <HAL_GPIO_DeInit+0xae>
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	4a59      	ldr	r2, [pc, #356]	; (8007018 <HAL_GPIO_DeInit+0x1e4>)
 8006eb2:	4293      	cmp	r3, r2
 8006eb4:	d013      	beq.n	8006ede <HAL_GPIO_DeInit+0xaa>
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	4a58      	ldr	r2, [pc, #352]	; (800701c <HAL_GPIO_DeInit+0x1e8>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d00d      	beq.n	8006eda <HAL_GPIO_DeInit+0xa6>
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	4a57      	ldr	r2, [pc, #348]	; (8007020 <HAL_GPIO_DeInit+0x1ec>)
 8006ec2:	4293      	cmp	r3, r2
 8006ec4:	d007      	beq.n	8006ed6 <HAL_GPIO_DeInit+0xa2>
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	4a56      	ldr	r2, [pc, #344]	; (8007024 <HAL_GPIO_DeInit+0x1f0>)
 8006eca:	4293      	cmp	r3, r2
 8006ecc:	d101      	bne.n	8006ed2 <HAL_GPIO_DeInit+0x9e>
 8006ece:	2307      	movs	r3, #7
 8006ed0:	e00e      	b.n	8006ef0 <HAL_GPIO_DeInit+0xbc>
 8006ed2:	2308      	movs	r3, #8
 8006ed4:	e00c      	b.n	8006ef0 <HAL_GPIO_DeInit+0xbc>
 8006ed6:	2306      	movs	r3, #6
 8006ed8:	e00a      	b.n	8006ef0 <HAL_GPIO_DeInit+0xbc>
 8006eda:	2305      	movs	r3, #5
 8006edc:	e008      	b.n	8006ef0 <HAL_GPIO_DeInit+0xbc>
 8006ede:	2304      	movs	r3, #4
 8006ee0:	e006      	b.n	8006ef0 <HAL_GPIO_DeInit+0xbc>
 8006ee2:	2303      	movs	r3, #3
 8006ee4:	e004      	b.n	8006ef0 <HAL_GPIO_DeInit+0xbc>
 8006ee6:	2302      	movs	r3, #2
 8006ee8:	e002      	b.n	8006ef0 <HAL_GPIO_DeInit+0xbc>
 8006eea:	2301      	movs	r3, #1
 8006eec:	e000      	b.n	8006ef0 <HAL_GPIO_DeInit+0xbc>
 8006eee:	2300      	movs	r3, #0
 8006ef0:	697a      	ldr	r2, [r7, #20]
 8006ef2:	f002 0203 	and.w	r2, r2, #3
 8006ef6:	0092      	lsls	r2, r2, #2
 8006ef8:	4093      	lsls	r3, r2
 8006efa:	68ba      	ldr	r2, [r7, #8]
 8006efc:	429a      	cmp	r2, r3
 8006efe:	d132      	bne.n	8006f66 <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8006f00:	4b49      	ldr	r3, [pc, #292]	; (8007028 <HAL_GPIO_DeInit+0x1f4>)
 8006f02:	681a      	ldr	r2, [r3, #0]
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	43db      	mvns	r3, r3
 8006f08:	4947      	ldr	r1, [pc, #284]	; (8007028 <HAL_GPIO_DeInit+0x1f4>)
 8006f0a:	4013      	ands	r3, r2
 8006f0c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8006f0e:	4b46      	ldr	r3, [pc, #280]	; (8007028 <HAL_GPIO_DeInit+0x1f4>)
 8006f10:	685a      	ldr	r2, [r3, #4]
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	43db      	mvns	r3, r3
 8006f16:	4944      	ldr	r1, [pc, #272]	; (8007028 <HAL_GPIO_DeInit+0x1f4>)
 8006f18:	4013      	ands	r3, r2
 8006f1a:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8006f1c:	4b42      	ldr	r3, [pc, #264]	; (8007028 <HAL_GPIO_DeInit+0x1f4>)
 8006f1e:	689a      	ldr	r2, [r3, #8]
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	43db      	mvns	r3, r3
 8006f24:	4940      	ldr	r1, [pc, #256]	; (8007028 <HAL_GPIO_DeInit+0x1f4>)
 8006f26:	4013      	ands	r3, r2
 8006f28:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8006f2a:	4b3f      	ldr	r3, [pc, #252]	; (8007028 <HAL_GPIO_DeInit+0x1f4>)
 8006f2c:	68da      	ldr	r2, [r3, #12]
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	43db      	mvns	r3, r3
 8006f32:	493d      	ldr	r1, [pc, #244]	; (8007028 <HAL_GPIO_DeInit+0x1f4>)
 8006f34:	4013      	ands	r3, r2
 8006f36:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8006f38:	697b      	ldr	r3, [r7, #20]
 8006f3a:	f003 0303 	and.w	r3, r3, #3
 8006f3e:	009b      	lsls	r3, r3, #2
 8006f40:	220f      	movs	r2, #15
 8006f42:	fa02 f303 	lsl.w	r3, r2, r3
 8006f46:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8006f48:	4a2e      	ldr	r2, [pc, #184]	; (8007004 <HAL_GPIO_DeInit+0x1d0>)
 8006f4a:	697b      	ldr	r3, [r7, #20]
 8006f4c:	089b      	lsrs	r3, r3, #2
 8006f4e:	3302      	adds	r3, #2
 8006f50:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8006f54:	68bb      	ldr	r3, [r7, #8]
 8006f56:	43da      	mvns	r2, r3
 8006f58:	482a      	ldr	r0, [pc, #168]	; (8007004 <HAL_GPIO_DeInit+0x1d0>)
 8006f5a:	697b      	ldr	r3, [r7, #20]
 8006f5c:	089b      	lsrs	r3, r3, #2
 8006f5e:	400a      	ands	r2, r1
 8006f60:	3302      	adds	r3, #2
 8006f62:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681a      	ldr	r2, [r3, #0]
 8006f6a:	697b      	ldr	r3, [r7, #20]
 8006f6c:	005b      	lsls	r3, r3, #1
 8006f6e:	2103      	movs	r1, #3
 8006f70:	fa01 f303 	lsl.w	r3, r1, r3
 8006f74:	43db      	mvns	r3, r3
 8006f76:	401a      	ands	r2, r3
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006f7c:	697b      	ldr	r3, [r7, #20]
 8006f7e:	08da      	lsrs	r2, r3, #3
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	3208      	adds	r2, #8
 8006f84:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006f88:	697b      	ldr	r3, [r7, #20]
 8006f8a:	f003 0307 	and.w	r3, r3, #7
 8006f8e:	009b      	lsls	r3, r3, #2
 8006f90:	220f      	movs	r2, #15
 8006f92:	fa02 f303 	lsl.w	r3, r2, r3
 8006f96:	43db      	mvns	r3, r3
 8006f98:	697a      	ldr	r2, [r7, #20]
 8006f9a:	08d2      	lsrs	r2, r2, #3
 8006f9c:	4019      	ands	r1, r3
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	3208      	adds	r2, #8
 8006fa2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	68da      	ldr	r2, [r3, #12]
 8006faa:	697b      	ldr	r3, [r7, #20]
 8006fac:	005b      	lsls	r3, r3, #1
 8006fae:	2103      	movs	r1, #3
 8006fb0:	fa01 f303 	lsl.w	r3, r1, r3
 8006fb4:	43db      	mvns	r3, r3
 8006fb6:	401a      	ands	r2, r3
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	685a      	ldr	r2, [r3, #4]
 8006fc0:	2101      	movs	r1, #1
 8006fc2:	697b      	ldr	r3, [r7, #20]
 8006fc4:	fa01 f303 	lsl.w	r3, r1, r3
 8006fc8:	43db      	mvns	r3, r3
 8006fca:	401a      	ands	r2, r3
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	689a      	ldr	r2, [r3, #8]
 8006fd4:	697b      	ldr	r3, [r7, #20]
 8006fd6:	005b      	lsls	r3, r3, #1
 8006fd8:	2103      	movs	r1, #3
 8006fda:	fa01 f303 	lsl.w	r3, r1, r3
 8006fde:	43db      	mvns	r3, r3
 8006fe0:	401a      	ands	r2, r3
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006fe6:	697b      	ldr	r3, [r7, #20]
 8006fe8:	3301      	adds	r3, #1
 8006fea:	617b      	str	r3, [r7, #20]
 8006fec:	697b      	ldr	r3, [r7, #20]
 8006fee:	2b0f      	cmp	r3, #15
 8006ff0:	f67f af2e 	bls.w	8006e50 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8006ff4:	bf00      	nop
 8006ff6:	bf00      	nop
 8006ff8:	371c      	adds	r7, #28
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007000:	4770      	bx	lr
 8007002:	bf00      	nop
 8007004:	40013800 	.word	0x40013800
 8007008:	40020000 	.word	0x40020000
 800700c:	40020400 	.word	0x40020400
 8007010:	40020800 	.word	0x40020800
 8007014:	40020c00 	.word	0x40020c00
 8007018:	40021000 	.word	0x40021000
 800701c:	40021400 	.word	0x40021400
 8007020:	40021800 	.word	0x40021800
 8007024:	40021c00 	.word	0x40021c00
 8007028:	40013c00 	.word	0x40013c00

0800702c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800702c:	b480      	push	{r7}
 800702e:	b085      	sub	sp, #20
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
 8007034:	460b      	mov	r3, r1
 8007036:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	691a      	ldr	r2, [r3, #16]
 800703c:	887b      	ldrh	r3, [r7, #2]
 800703e:	4013      	ands	r3, r2
 8007040:	2b00      	cmp	r3, #0
 8007042:	d002      	beq.n	800704a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007044:	2301      	movs	r3, #1
 8007046:	73fb      	strb	r3, [r7, #15]
 8007048:	e001      	b.n	800704e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800704a:	2300      	movs	r3, #0
 800704c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800704e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007050:	4618      	mov	r0, r3
 8007052:	3714      	adds	r7, #20
 8007054:	46bd      	mov	sp, r7
 8007056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705a:	4770      	bx	lr

0800705c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800705c:	b480      	push	{r7}
 800705e:	b083      	sub	sp, #12
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
 8007064:	460b      	mov	r3, r1
 8007066:	807b      	strh	r3, [r7, #2]
 8007068:	4613      	mov	r3, r2
 800706a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800706c:	787b      	ldrb	r3, [r7, #1]
 800706e:	2b00      	cmp	r3, #0
 8007070:	d003      	beq.n	800707a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007072:	887a      	ldrh	r2, [r7, #2]
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8007078:	e003      	b.n	8007082 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800707a:	887b      	ldrh	r3, [r7, #2]
 800707c:	041a      	lsls	r2, r3, #16
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	619a      	str	r2, [r3, #24]
}
 8007082:	bf00      	nop
 8007084:	370c      	adds	r7, #12
 8007086:	46bd      	mov	sp, r7
 8007088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708c:	4770      	bx	lr
	...

08007090 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007090:	b580      	push	{r7, lr}
 8007092:	b084      	sub	sp, #16
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2b00      	cmp	r3, #0
 800709c:	d101      	bne.n	80070a2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800709e:	2301      	movs	r3, #1
 80070a0:	e12b      	b.n	80072fa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80070a8:	b2db      	uxtb	r3, r3
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d106      	bne.n	80070bc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2200      	movs	r2, #0
 80070b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80070b6:	6878      	ldr	r0, [r7, #4]
 80070b8:	f7fd f8ea 	bl	8004290 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2224      	movs	r2, #36	; 0x24
 80070c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	681a      	ldr	r2, [r3, #0]
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	f022 0201 	bic.w	r2, r2, #1
 80070d2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	681a      	ldr	r2, [r3, #0]
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80070e2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	681a      	ldr	r2, [r3, #0]
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80070f2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80070f4:	f003 f83e 	bl	800a174 <HAL_RCC_GetPCLK1Freq>
 80070f8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	685b      	ldr	r3, [r3, #4]
 80070fe:	4a81      	ldr	r2, [pc, #516]	; (8007304 <HAL_I2C_Init+0x274>)
 8007100:	4293      	cmp	r3, r2
 8007102:	d807      	bhi.n	8007114 <HAL_I2C_Init+0x84>
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	4a80      	ldr	r2, [pc, #512]	; (8007308 <HAL_I2C_Init+0x278>)
 8007108:	4293      	cmp	r3, r2
 800710a:	bf94      	ite	ls
 800710c:	2301      	movls	r3, #1
 800710e:	2300      	movhi	r3, #0
 8007110:	b2db      	uxtb	r3, r3
 8007112:	e006      	b.n	8007122 <HAL_I2C_Init+0x92>
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	4a7d      	ldr	r2, [pc, #500]	; (800730c <HAL_I2C_Init+0x27c>)
 8007118:	4293      	cmp	r3, r2
 800711a:	bf94      	ite	ls
 800711c:	2301      	movls	r3, #1
 800711e:	2300      	movhi	r3, #0
 8007120:	b2db      	uxtb	r3, r3
 8007122:	2b00      	cmp	r3, #0
 8007124:	d001      	beq.n	800712a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8007126:	2301      	movs	r3, #1
 8007128:	e0e7      	b.n	80072fa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	4a78      	ldr	r2, [pc, #480]	; (8007310 <HAL_I2C_Init+0x280>)
 800712e:	fba2 2303 	umull	r2, r3, r2, r3
 8007132:	0c9b      	lsrs	r3, r3, #18
 8007134:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	685b      	ldr	r3, [r3, #4]
 800713c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	68ba      	ldr	r2, [r7, #8]
 8007146:	430a      	orrs	r2, r1
 8007148:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	6a1b      	ldr	r3, [r3, #32]
 8007150:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	685b      	ldr	r3, [r3, #4]
 8007158:	4a6a      	ldr	r2, [pc, #424]	; (8007304 <HAL_I2C_Init+0x274>)
 800715a:	4293      	cmp	r3, r2
 800715c:	d802      	bhi.n	8007164 <HAL_I2C_Init+0xd4>
 800715e:	68bb      	ldr	r3, [r7, #8]
 8007160:	3301      	adds	r3, #1
 8007162:	e009      	b.n	8007178 <HAL_I2C_Init+0xe8>
 8007164:	68bb      	ldr	r3, [r7, #8]
 8007166:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800716a:	fb02 f303 	mul.w	r3, r2, r3
 800716e:	4a69      	ldr	r2, [pc, #420]	; (8007314 <HAL_I2C_Init+0x284>)
 8007170:	fba2 2303 	umull	r2, r3, r2, r3
 8007174:	099b      	lsrs	r3, r3, #6
 8007176:	3301      	adds	r3, #1
 8007178:	687a      	ldr	r2, [r7, #4]
 800717a:	6812      	ldr	r2, [r2, #0]
 800717c:	430b      	orrs	r3, r1
 800717e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	69db      	ldr	r3, [r3, #28]
 8007186:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800718a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	685b      	ldr	r3, [r3, #4]
 8007192:	495c      	ldr	r1, [pc, #368]	; (8007304 <HAL_I2C_Init+0x274>)
 8007194:	428b      	cmp	r3, r1
 8007196:	d819      	bhi.n	80071cc <HAL_I2C_Init+0x13c>
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	1e59      	subs	r1, r3, #1
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	685b      	ldr	r3, [r3, #4]
 80071a0:	005b      	lsls	r3, r3, #1
 80071a2:	fbb1 f3f3 	udiv	r3, r1, r3
 80071a6:	1c59      	adds	r1, r3, #1
 80071a8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80071ac:	400b      	ands	r3, r1
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d00a      	beq.n	80071c8 <HAL_I2C_Init+0x138>
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	1e59      	subs	r1, r3, #1
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	685b      	ldr	r3, [r3, #4]
 80071ba:	005b      	lsls	r3, r3, #1
 80071bc:	fbb1 f3f3 	udiv	r3, r1, r3
 80071c0:	3301      	adds	r3, #1
 80071c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80071c6:	e051      	b.n	800726c <HAL_I2C_Init+0x1dc>
 80071c8:	2304      	movs	r3, #4
 80071ca:	e04f      	b.n	800726c <HAL_I2C_Init+0x1dc>
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	689b      	ldr	r3, [r3, #8]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d111      	bne.n	80071f8 <HAL_I2C_Init+0x168>
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	1e58      	subs	r0, r3, #1
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	6859      	ldr	r1, [r3, #4]
 80071dc:	460b      	mov	r3, r1
 80071de:	005b      	lsls	r3, r3, #1
 80071e0:	440b      	add	r3, r1
 80071e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80071e6:	3301      	adds	r3, #1
 80071e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	bf0c      	ite	eq
 80071f0:	2301      	moveq	r3, #1
 80071f2:	2300      	movne	r3, #0
 80071f4:	b2db      	uxtb	r3, r3
 80071f6:	e012      	b.n	800721e <HAL_I2C_Init+0x18e>
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	1e58      	subs	r0, r3, #1
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	6859      	ldr	r1, [r3, #4]
 8007200:	460b      	mov	r3, r1
 8007202:	009b      	lsls	r3, r3, #2
 8007204:	440b      	add	r3, r1
 8007206:	0099      	lsls	r1, r3, #2
 8007208:	440b      	add	r3, r1
 800720a:	fbb0 f3f3 	udiv	r3, r0, r3
 800720e:	3301      	adds	r3, #1
 8007210:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007214:	2b00      	cmp	r3, #0
 8007216:	bf0c      	ite	eq
 8007218:	2301      	moveq	r3, #1
 800721a:	2300      	movne	r3, #0
 800721c:	b2db      	uxtb	r3, r3
 800721e:	2b00      	cmp	r3, #0
 8007220:	d001      	beq.n	8007226 <HAL_I2C_Init+0x196>
 8007222:	2301      	movs	r3, #1
 8007224:	e022      	b.n	800726c <HAL_I2C_Init+0x1dc>
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	689b      	ldr	r3, [r3, #8]
 800722a:	2b00      	cmp	r3, #0
 800722c:	d10e      	bne.n	800724c <HAL_I2C_Init+0x1bc>
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	1e58      	subs	r0, r3, #1
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	6859      	ldr	r1, [r3, #4]
 8007236:	460b      	mov	r3, r1
 8007238:	005b      	lsls	r3, r3, #1
 800723a:	440b      	add	r3, r1
 800723c:	fbb0 f3f3 	udiv	r3, r0, r3
 8007240:	3301      	adds	r3, #1
 8007242:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007246:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800724a:	e00f      	b.n	800726c <HAL_I2C_Init+0x1dc>
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	1e58      	subs	r0, r3, #1
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	6859      	ldr	r1, [r3, #4]
 8007254:	460b      	mov	r3, r1
 8007256:	009b      	lsls	r3, r3, #2
 8007258:	440b      	add	r3, r1
 800725a:	0099      	lsls	r1, r3, #2
 800725c:	440b      	add	r3, r1
 800725e:	fbb0 f3f3 	udiv	r3, r0, r3
 8007262:	3301      	adds	r3, #1
 8007264:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007268:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800726c:	6879      	ldr	r1, [r7, #4]
 800726e:	6809      	ldr	r1, [r1, #0]
 8007270:	4313      	orrs	r3, r2
 8007272:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	69da      	ldr	r2, [r3, #28]
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6a1b      	ldr	r3, [r3, #32]
 8007286:	431a      	orrs	r2, r3
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	430a      	orrs	r2, r1
 800728e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	689b      	ldr	r3, [r3, #8]
 8007296:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800729a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800729e:	687a      	ldr	r2, [r7, #4]
 80072a0:	6911      	ldr	r1, [r2, #16]
 80072a2:	687a      	ldr	r2, [r7, #4]
 80072a4:	68d2      	ldr	r2, [r2, #12]
 80072a6:	4311      	orrs	r1, r2
 80072a8:	687a      	ldr	r2, [r7, #4]
 80072aa:	6812      	ldr	r2, [r2, #0]
 80072ac:	430b      	orrs	r3, r1
 80072ae:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	68db      	ldr	r3, [r3, #12]
 80072b6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	695a      	ldr	r2, [r3, #20]
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	699b      	ldr	r3, [r3, #24]
 80072c2:	431a      	orrs	r2, r3
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	430a      	orrs	r2, r1
 80072ca:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	681a      	ldr	r2, [r3, #0]
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f042 0201 	orr.w	r2, r2, #1
 80072da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2200      	movs	r2, #0
 80072e0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	2220      	movs	r2, #32
 80072e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2200      	movs	r2, #0
 80072ee:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2200      	movs	r2, #0
 80072f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80072f8:	2300      	movs	r3, #0
}
 80072fa:	4618      	mov	r0, r3
 80072fc:	3710      	adds	r7, #16
 80072fe:	46bd      	mov	sp, r7
 8007300:	bd80      	pop	{r7, pc}
 8007302:	bf00      	nop
 8007304:	000186a0 	.word	0x000186a0
 8007308:	001e847f 	.word	0x001e847f
 800730c:	003d08ff 	.word	0x003d08ff
 8007310:	431bde83 	.word	0x431bde83
 8007314:	10624dd3 	.word	0x10624dd3

08007318 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007318:	b580      	push	{r7, lr}
 800731a:	b088      	sub	sp, #32
 800731c:	af02      	add	r7, sp, #8
 800731e:	60f8      	str	r0, [r7, #12]
 8007320:	607a      	str	r2, [r7, #4]
 8007322:	461a      	mov	r2, r3
 8007324:	460b      	mov	r3, r1
 8007326:	817b      	strh	r3, [r7, #10]
 8007328:	4613      	mov	r3, r2
 800732a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800732c:	f7fe fe42 	bl	8005fb4 <HAL_GetTick>
 8007330:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007338:	b2db      	uxtb	r3, r3
 800733a:	2b20      	cmp	r3, #32
 800733c:	f040 80e0 	bne.w	8007500 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007340:	697b      	ldr	r3, [r7, #20]
 8007342:	9300      	str	r3, [sp, #0]
 8007344:	2319      	movs	r3, #25
 8007346:	2201      	movs	r2, #1
 8007348:	4970      	ldr	r1, [pc, #448]	; (800750c <HAL_I2C_Master_Transmit+0x1f4>)
 800734a:	68f8      	ldr	r0, [r7, #12]
 800734c:	f000 ff66 	bl	800821c <I2C_WaitOnFlagUntilTimeout>
 8007350:	4603      	mov	r3, r0
 8007352:	2b00      	cmp	r3, #0
 8007354:	d001      	beq.n	800735a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8007356:	2302      	movs	r3, #2
 8007358:	e0d3      	b.n	8007502 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007360:	2b01      	cmp	r3, #1
 8007362:	d101      	bne.n	8007368 <HAL_I2C_Master_Transmit+0x50>
 8007364:	2302      	movs	r3, #2
 8007366:	e0cc      	b.n	8007502 <HAL_I2C_Master_Transmit+0x1ea>
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	2201      	movs	r2, #1
 800736c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	f003 0301 	and.w	r3, r3, #1
 800737a:	2b01      	cmp	r3, #1
 800737c:	d007      	beq.n	800738e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	681a      	ldr	r2, [r3, #0]
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	f042 0201 	orr.w	r2, r2, #1
 800738c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	681a      	ldr	r2, [r3, #0]
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800739c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	2221      	movs	r2, #33	; 0x21
 80073a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	2210      	movs	r2, #16
 80073aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	2200      	movs	r2, #0
 80073b2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	687a      	ldr	r2, [r7, #4]
 80073b8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	893a      	ldrh	r2, [r7, #8]
 80073be:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073c4:	b29a      	uxth	r2, r3
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	4a50      	ldr	r2, [pc, #320]	; (8007510 <HAL_I2C_Master_Transmit+0x1f8>)
 80073ce:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80073d0:	8979      	ldrh	r1, [r7, #10]
 80073d2:	697b      	ldr	r3, [r7, #20]
 80073d4:	6a3a      	ldr	r2, [r7, #32]
 80073d6:	68f8      	ldr	r0, [r7, #12]
 80073d8:	f000 fce8 	bl	8007dac <I2C_MasterRequestWrite>
 80073dc:	4603      	mov	r3, r0
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d001      	beq.n	80073e6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80073e2:	2301      	movs	r3, #1
 80073e4:	e08d      	b.n	8007502 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80073e6:	2300      	movs	r3, #0
 80073e8:	613b      	str	r3, [r7, #16]
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	695b      	ldr	r3, [r3, #20]
 80073f0:	613b      	str	r3, [r7, #16]
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	699b      	ldr	r3, [r3, #24]
 80073f8:	613b      	str	r3, [r7, #16]
 80073fa:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80073fc:	e066      	b.n	80074cc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80073fe:	697a      	ldr	r2, [r7, #20]
 8007400:	6a39      	ldr	r1, [r7, #32]
 8007402:	68f8      	ldr	r0, [r7, #12]
 8007404:	f000 ffe0 	bl	80083c8 <I2C_WaitOnTXEFlagUntilTimeout>
 8007408:	4603      	mov	r3, r0
 800740a:	2b00      	cmp	r3, #0
 800740c:	d00d      	beq.n	800742a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007412:	2b04      	cmp	r3, #4
 8007414:	d107      	bne.n	8007426 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	681a      	ldr	r2, [r3, #0]
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007424:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007426:	2301      	movs	r3, #1
 8007428:	e06b      	b.n	8007502 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800742e:	781a      	ldrb	r2, [r3, #0]
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800743a:	1c5a      	adds	r2, r3, #1
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007444:	b29b      	uxth	r3, r3
 8007446:	3b01      	subs	r3, #1
 8007448:	b29a      	uxth	r2, r3
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007452:	3b01      	subs	r3, #1
 8007454:	b29a      	uxth	r2, r3
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	695b      	ldr	r3, [r3, #20]
 8007460:	f003 0304 	and.w	r3, r3, #4
 8007464:	2b04      	cmp	r3, #4
 8007466:	d11b      	bne.n	80074a0 <HAL_I2C_Master_Transmit+0x188>
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800746c:	2b00      	cmp	r3, #0
 800746e:	d017      	beq.n	80074a0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007474:	781a      	ldrb	r2, [r3, #0]
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007480:	1c5a      	adds	r2, r3, #1
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800748a:	b29b      	uxth	r3, r3
 800748c:	3b01      	subs	r3, #1
 800748e:	b29a      	uxth	r2, r3
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007498:	3b01      	subs	r3, #1
 800749a:	b29a      	uxth	r2, r3
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80074a0:	697a      	ldr	r2, [r7, #20]
 80074a2:	6a39      	ldr	r1, [r7, #32]
 80074a4:	68f8      	ldr	r0, [r7, #12]
 80074a6:	f000 ffd0 	bl	800844a <I2C_WaitOnBTFFlagUntilTimeout>
 80074aa:	4603      	mov	r3, r0
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d00d      	beq.n	80074cc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074b4:	2b04      	cmp	r3, #4
 80074b6:	d107      	bne.n	80074c8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	681a      	ldr	r2, [r3, #0]
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80074c6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80074c8:	2301      	movs	r3, #1
 80074ca:	e01a      	b.n	8007502 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d194      	bne.n	80073fe <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	681a      	ldr	r2, [r3, #0]
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80074e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	2220      	movs	r2, #32
 80074e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	2200      	movs	r2, #0
 80074f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	2200      	movs	r2, #0
 80074f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80074fc:	2300      	movs	r3, #0
 80074fe:	e000      	b.n	8007502 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8007500:	2302      	movs	r3, #2
  }
}
 8007502:	4618      	mov	r0, r3
 8007504:	3718      	adds	r7, #24
 8007506:	46bd      	mov	sp, r7
 8007508:	bd80      	pop	{r7, pc}
 800750a:	bf00      	nop
 800750c:	00100002 	.word	0x00100002
 8007510:	ffff0000 	.word	0xffff0000

08007514 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007514:	b580      	push	{r7, lr}
 8007516:	b08c      	sub	sp, #48	; 0x30
 8007518:	af02      	add	r7, sp, #8
 800751a:	60f8      	str	r0, [r7, #12]
 800751c:	607a      	str	r2, [r7, #4]
 800751e:	461a      	mov	r2, r3
 8007520:	460b      	mov	r3, r1
 8007522:	817b      	strh	r3, [r7, #10]
 8007524:	4613      	mov	r3, r2
 8007526:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007528:	f7fe fd44 	bl	8005fb4 <HAL_GetTick>
 800752c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007534:	b2db      	uxtb	r3, r3
 8007536:	2b20      	cmp	r3, #32
 8007538:	f040 820b 	bne.w	8007952 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800753c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800753e:	9300      	str	r3, [sp, #0]
 8007540:	2319      	movs	r3, #25
 8007542:	2201      	movs	r2, #1
 8007544:	497c      	ldr	r1, [pc, #496]	; (8007738 <HAL_I2C_Master_Receive+0x224>)
 8007546:	68f8      	ldr	r0, [r7, #12]
 8007548:	f000 fe68 	bl	800821c <I2C_WaitOnFlagUntilTimeout>
 800754c:	4603      	mov	r3, r0
 800754e:	2b00      	cmp	r3, #0
 8007550:	d001      	beq.n	8007556 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8007552:	2302      	movs	r3, #2
 8007554:	e1fe      	b.n	8007954 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800755c:	2b01      	cmp	r3, #1
 800755e:	d101      	bne.n	8007564 <HAL_I2C_Master_Receive+0x50>
 8007560:	2302      	movs	r3, #2
 8007562:	e1f7      	b.n	8007954 <HAL_I2C_Master_Receive+0x440>
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	2201      	movs	r2, #1
 8007568:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	f003 0301 	and.w	r3, r3, #1
 8007576:	2b01      	cmp	r3, #1
 8007578:	d007      	beq.n	800758a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	681a      	ldr	r2, [r3, #0]
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f042 0201 	orr.w	r2, r2, #1
 8007588:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	681a      	ldr	r2, [r3, #0]
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007598:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	2222      	movs	r2, #34	; 0x22
 800759e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	2210      	movs	r2, #16
 80075a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	2200      	movs	r2, #0
 80075ae:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	687a      	ldr	r2, [r7, #4]
 80075b4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	893a      	ldrh	r2, [r7, #8]
 80075ba:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075c0:	b29a      	uxth	r2, r3
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	4a5c      	ldr	r2, [pc, #368]	; (800773c <HAL_I2C_Master_Receive+0x228>)
 80075ca:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80075cc:	8979      	ldrh	r1, [r7, #10]
 80075ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80075d2:	68f8      	ldr	r0, [r7, #12]
 80075d4:	f000 fc6c 	bl	8007eb0 <I2C_MasterRequestRead>
 80075d8:	4603      	mov	r3, r0
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d001      	beq.n	80075e2 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80075de:	2301      	movs	r3, #1
 80075e0:	e1b8      	b.n	8007954 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d113      	bne.n	8007612 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80075ea:	2300      	movs	r3, #0
 80075ec:	623b      	str	r3, [r7, #32]
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	695b      	ldr	r3, [r3, #20]
 80075f4:	623b      	str	r3, [r7, #32]
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	699b      	ldr	r3, [r3, #24]
 80075fc:	623b      	str	r3, [r7, #32]
 80075fe:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	681a      	ldr	r2, [r3, #0]
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800760e:	601a      	str	r2, [r3, #0]
 8007610:	e18c      	b.n	800792c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007616:	2b01      	cmp	r3, #1
 8007618:	d11b      	bne.n	8007652 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	681a      	ldr	r2, [r3, #0]
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007628:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800762a:	2300      	movs	r3, #0
 800762c:	61fb      	str	r3, [r7, #28]
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	695b      	ldr	r3, [r3, #20]
 8007634:	61fb      	str	r3, [r7, #28]
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	699b      	ldr	r3, [r3, #24]
 800763c:	61fb      	str	r3, [r7, #28]
 800763e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	681a      	ldr	r2, [r3, #0]
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800764e:	601a      	str	r2, [r3, #0]
 8007650:	e16c      	b.n	800792c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007656:	2b02      	cmp	r3, #2
 8007658:	d11b      	bne.n	8007692 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	681a      	ldr	r2, [r3, #0]
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007668:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	681a      	ldr	r2, [r3, #0]
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007678:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800767a:	2300      	movs	r3, #0
 800767c:	61bb      	str	r3, [r7, #24]
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	695b      	ldr	r3, [r3, #20]
 8007684:	61bb      	str	r3, [r7, #24]
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	699b      	ldr	r3, [r3, #24]
 800768c:	61bb      	str	r3, [r7, #24]
 800768e:	69bb      	ldr	r3, [r7, #24]
 8007690:	e14c      	b.n	800792c <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	681a      	ldr	r2, [r3, #0]
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80076a0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80076a2:	2300      	movs	r3, #0
 80076a4:	617b      	str	r3, [r7, #20]
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	695b      	ldr	r3, [r3, #20]
 80076ac:	617b      	str	r3, [r7, #20]
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	699b      	ldr	r3, [r3, #24]
 80076b4:	617b      	str	r3, [r7, #20]
 80076b6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80076b8:	e138      	b.n	800792c <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80076be:	2b03      	cmp	r3, #3
 80076c0:	f200 80f1 	bhi.w	80078a6 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80076c8:	2b01      	cmp	r3, #1
 80076ca:	d123      	bne.n	8007714 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80076cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80076ce:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80076d0:	68f8      	ldr	r0, [r7, #12]
 80076d2:	f000 fefb 	bl	80084cc <I2C_WaitOnRXNEFlagUntilTimeout>
 80076d6:	4603      	mov	r3, r0
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d001      	beq.n	80076e0 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80076dc:	2301      	movs	r3, #1
 80076de:	e139      	b.n	8007954 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	691a      	ldr	r2, [r3, #16]
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076ea:	b2d2      	uxtb	r2, r2
 80076ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076f2:	1c5a      	adds	r2, r3, #1
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80076fc:	3b01      	subs	r3, #1
 80076fe:	b29a      	uxth	r2, r3
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007708:	b29b      	uxth	r3, r3
 800770a:	3b01      	subs	r3, #1
 800770c:	b29a      	uxth	r2, r3
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007712:	e10b      	b.n	800792c <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007718:	2b02      	cmp	r3, #2
 800771a:	d14e      	bne.n	80077ba <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800771c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800771e:	9300      	str	r3, [sp, #0]
 8007720:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007722:	2200      	movs	r2, #0
 8007724:	4906      	ldr	r1, [pc, #24]	; (8007740 <HAL_I2C_Master_Receive+0x22c>)
 8007726:	68f8      	ldr	r0, [r7, #12]
 8007728:	f000 fd78 	bl	800821c <I2C_WaitOnFlagUntilTimeout>
 800772c:	4603      	mov	r3, r0
 800772e:	2b00      	cmp	r3, #0
 8007730:	d008      	beq.n	8007744 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8007732:	2301      	movs	r3, #1
 8007734:	e10e      	b.n	8007954 <HAL_I2C_Master_Receive+0x440>
 8007736:	bf00      	nop
 8007738:	00100002 	.word	0x00100002
 800773c:	ffff0000 	.word	0xffff0000
 8007740:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	681a      	ldr	r2, [r3, #0]
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007752:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	691a      	ldr	r2, [r3, #16]
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800775e:	b2d2      	uxtb	r2, r2
 8007760:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007766:	1c5a      	adds	r2, r3, #1
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007770:	3b01      	subs	r3, #1
 8007772:	b29a      	uxth	r2, r3
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800777c:	b29b      	uxth	r3, r3
 800777e:	3b01      	subs	r3, #1
 8007780:	b29a      	uxth	r2, r3
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	691a      	ldr	r2, [r3, #16]
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007790:	b2d2      	uxtb	r2, r2
 8007792:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007798:	1c5a      	adds	r2, r3, #1
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80077a2:	3b01      	subs	r3, #1
 80077a4:	b29a      	uxth	r2, r3
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077ae:	b29b      	uxth	r3, r3
 80077b0:	3b01      	subs	r3, #1
 80077b2:	b29a      	uxth	r2, r3
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80077b8:	e0b8      	b.n	800792c <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80077ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077bc:	9300      	str	r3, [sp, #0]
 80077be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077c0:	2200      	movs	r2, #0
 80077c2:	4966      	ldr	r1, [pc, #408]	; (800795c <HAL_I2C_Master_Receive+0x448>)
 80077c4:	68f8      	ldr	r0, [r7, #12]
 80077c6:	f000 fd29 	bl	800821c <I2C_WaitOnFlagUntilTimeout>
 80077ca:	4603      	mov	r3, r0
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d001      	beq.n	80077d4 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80077d0:	2301      	movs	r3, #1
 80077d2:	e0bf      	b.n	8007954 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	681a      	ldr	r2, [r3, #0]
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80077e2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	691a      	ldr	r2, [r3, #16]
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077ee:	b2d2      	uxtb	r2, r2
 80077f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077f6:	1c5a      	adds	r2, r3, #1
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007800:	3b01      	subs	r3, #1
 8007802:	b29a      	uxth	r2, r3
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800780c:	b29b      	uxth	r3, r3
 800780e:	3b01      	subs	r3, #1
 8007810:	b29a      	uxth	r2, r3
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007818:	9300      	str	r3, [sp, #0]
 800781a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800781c:	2200      	movs	r2, #0
 800781e:	494f      	ldr	r1, [pc, #316]	; (800795c <HAL_I2C_Master_Receive+0x448>)
 8007820:	68f8      	ldr	r0, [r7, #12]
 8007822:	f000 fcfb 	bl	800821c <I2C_WaitOnFlagUntilTimeout>
 8007826:	4603      	mov	r3, r0
 8007828:	2b00      	cmp	r3, #0
 800782a:	d001      	beq.n	8007830 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800782c:	2301      	movs	r3, #1
 800782e:	e091      	b.n	8007954 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	681a      	ldr	r2, [r3, #0]
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800783e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	691a      	ldr	r2, [r3, #16]
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800784a:	b2d2      	uxtb	r2, r2
 800784c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007852:	1c5a      	adds	r2, r3, #1
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800785c:	3b01      	subs	r3, #1
 800785e:	b29a      	uxth	r2, r3
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007868:	b29b      	uxth	r3, r3
 800786a:	3b01      	subs	r3, #1
 800786c:	b29a      	uxth	r2, r3
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	691a      	ldr	r2, [r3, #16]
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800787c:	b2d2      	uxtb	r2, r2
 800787e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007884:	1c5a      	adds	r2, r3, #1
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800788e:	3b01      	subs	r3, #1
 8007890:	b29a      	uxth	r2, r3
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800789a:	b29b      	uxth	r3, r3
 800789c:	3b01      	subs	r3, #1
 800789e:	b29a      	uxth	r2, r3
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80078a4:	e042      	b.n	800792c <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80078a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80078a8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80078aa:	68f8      	ldr	r0, [r7, #12]
 80078ac:	f000 fe0e 	bl	80084cc <I2C_WaitOnRXNEFlagUntilTimeout>
 80078b0:	4603      	mov	r3, r0
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d001      	beq.n	80078ba <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80078b6:	2301      	movs	r3, #1
 80078b8:	e04c      	b.n	8007954 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	691a      	ldr	r2, [r3, #16]
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078c4:	b2d2      	uxtb	r2, r2
 80078c6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078cc:	1c5a      	adds	r2, r3, #1
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80078d6:	3b01      	subs	r3, #1
 80078d8:	b29a      	uxth	r2, r3
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078e2:	b29b      	uxth	r3, r3
 80078e4:	3b01      	subs	r3, #1
 80078e6:	b29a      	uxth	r2, r3
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	695b      	ldr	r3, [r3, #20]
 80078f2:	f003 0304 	and.w	r3, r3, #4
 80078f6:	2b04      	cmp	r3, #4
 80078f8:	d118      	bne.n	800792c <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	691a      	ldr	r2, [r3, #16]
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007904:	b2d2      	uxtb	r2, r2
 8007906:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800790c:	1c5a      	adds	r2, r3, #1
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007916:	3b01      	subs	r3, #1
 8007918:	b29a      	uxth	r2, r3
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007922:	b29b      	uxth	r3, r3
 8007924:	3b01      	subs	r3, #1
 8007926:	b29a      	uxth	r2, r3
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007930:	2b00      	cmp	r3, #0
 8007932:	f47f aec2 	bne.w	80076ba <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	2220      	movs	r2, #32
 800793a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	2200      	movs	r2, #0
 8007942:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	2200      	movs	r2, #0
 800794a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800794e:	2300      	movs	r3, #0
 8007950:	e000      	b.n	8007954 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8007952:	2302      	movs	r3, #2
  }
}
 8007954:	4618      	mov	r0, r3
 8007956:	3728      	adds	r7, #40	; 0x28
 8007958:	46bd      	mov	sp, r7
 800795a:	bd80      	pop	{r7, pc}
 800795c:	00010004 	.word	0x00010004

08007960 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007960:	b580      	push	{r7, lr}
 8007962:	b08c      	sub	sp, #48	; 0x30
 8007964:	af02      	add	r7, sp, #8
 8007966:	60f8      	str	r0, [r7, #12]
 8007968:	4608      	mov	r0, r1
 800796a:	4611      	mov	r1, r2
 800796c:	461a      	mov	r2, r3
 800796e:	4603      	mov	r3, r0
 8007970:	817b      	strh	r3, [r7, #10]
 8007972:	460b      	mov	r3, r1
 8007974:	813b      	strh	r3, [r7, #8]
 8007976:	4613      	mov	r3, r2
 8007978:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800797a:	f7fe fb1b 	bl	8005fb4 <HAL_GetTick>
 800797e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007986:	b2db      	uxtb	r3, r3
 8007988:	2b20      	cmp	r3, #32
 800798a:	f040 8208 	bne.w	8007d9e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800798e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007990:	9300      	str	r3, [sp, #0]
 8007992:	2319      	movs	r3, #25
 8007994:	2201      	movs	r2, #1
 8007996:	497b      	ldr	r1, [pc, #492]	; (8007b84 <HAL_I2C_Mem_Read+0x224>)
 8007998:	68f8      	ldr	r0, [r7, #12]
 800799a:	f000 fc3f 	bl	800821c <I2C_WaitOnFlagUntilTimeout>
 800799e:	4603      	mov	r3, r0
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d001      	beq.n	80079a8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80079a4:	2302      	movs	r3, #2
 80079a6:	e1fb      	b.n	8007da0 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80079ae:	2b01      	cmp	r3, #1
 80079b0:	d101      	bne.n	80079b6 <HAL_I2C_Mem_Read+0x56>
 80079b2:	2302      	movs	r3, #2
 80079b4:	e1f4      	b.n	8007da0 <HAL_I2C_Mem_Read+0x440>
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	2201      	movs	r2, #1
 80079ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	f003 0301 	and.w	r3, r3, #1
 80079c8:	2b01      	cmp	r3, #1
 80079ca:	d007      	beq.n	80079dc <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	681a      	ldr	r2, [r3, #0]
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	f042 0201 	orr.w	r2, r2, #1
 80079da:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	681a      	ldr	r2, [r3, #0]
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80079ea:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	2222      	movs	r2, #34	; 0x22
 80079f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	2240      	movs	r2, #64	; 0x40
 80079f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	2200      	movs	r2, #0
 8007a00:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007a06:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8007a0c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a12:	b29a      	uxth	r2, r3
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	4a5b      	ldr	r2, [pc, #364]	; (8007b88 <HAL_I2C_Mem_Read+0x228>)
 8007a1c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007a1e:	88f8      	ldrh	r0, [r7, #6]
 8007a20:	893a      	ldrh	r2, [r7, #8]
 8007a22:	8979      	ldrh	r1, [r7, #10]
 8007a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a26:	9301      	str	r3, [sp, #4]
 8007a28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a2a:	9300      	str	r3, [sp, #0]
 8007a2c:	4603      	mov	r3, r0
 8007a2e:	68f8      	ldr	r0, [r7, #12]
 8007a30:	f000 fb0c 	bl	800804c <I2C_RequestMemoryRead>
 8007a34:	4603      	mov	r3, r0
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d001      	beq.n	8007a3e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8007a3a:	2301      	movs	r3, #1
 8007a3c:	e1b0      	b.n	8007da0 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d113      	bne.n	8007a6e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a46:	2300      	movs	r3, #0
 8007a48:	623b      	str	r3, [r7, #32]
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	695b      	ldr	r3, [r3, #20]
 8007a50:	623b      	str	r3, [r7, #32]
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	699b      	ldr	r3, [r3, #24]
 8007a58:	623b      	str	r3, [r7, #32]
 8007a5a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	681a      	ldr	r2, [r3, #0]
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007a6a:	601a      	str	r2, [r3, #0]
 8007a6c:	e184      	b.n	8007d78 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a72:	2b01      	cmp	r3, #1
 8007a74:	d11b      	bne.n	8007aae <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	681a      	ldr	r2, [r3, #0]
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007a84:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a86:	2300      	movs	r3, #0
 8007a88:	61fb      	str	r3, [r7, #28]
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	695b      	ldr	r3, [r3, #20]
 8007a90:	61fb      	str	r3, [r7, #28]
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	699b      	ldr	r3, [r3, #24]
 8007a98:	61fb      	str	r3, [r7, #28]
 8007a9a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	681a      	ldr	r2, [r3, #0]
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007aaa:	601a      	str	r2, [r3, #0]
 8007aac:	e164      	b.n	8007d78 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ab2:	2b02      	cmp	r3, #2
 8007ab4:	d11b      	bne.n	8007aee <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	681a      	ldr	r2, [r3, #0]
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007ac4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	681a      	ldr	r2, [r3, #0]
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007ad4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	61bb      	str	r3, [r7, #24]
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	695b      	ldr	r3, [r3, #20]
 8007ae0:	61bb      	str	r3, [r7, #24]
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	699b      	ldr	r3, [r3, #24]
 8007ae8:	61bb      	str	r3, [r7, #24]
 8007aea:	69bb      	ldr	r3, [r7, #24]
 8007aec:	e144      	b.n	8007d78 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007aee:	2300      	movs	r3, #0
 8007af0:	617b      	str	r3, [r7, #20]
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	695b      	ldr	r3, [r3, #20]
 8007af8:	617b      	str	r3, [r7, #20]
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	699b      	ldr	r3, [r3, #24]
 8007b00:	617b      	str	r3, [r7, #20]
 8007b02:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8007b04:	e138      	b.n	8007d78 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b0a:	2b03      	cmp	r3, #3
 8007b0c:	f200 80f1 	bhi.w	8007cf2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b14:	2b01      	cmp	r3, #1
 8007b16:	d123      	bne.n	8007b60 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007b18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b1a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007b1c:	68f8      	ldr	r0, [r7, #12]
 8007b1e:	f000 fcd5 	bl	80084cc <I2C_WaitOnRXNEFlagUntilTimeout>
 8007b22:	4603      	mov	r3, r0
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d001      	beq.n	8007b2c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8007b28:	2301      	movs	r3, #1
 8007b2a:	e139      	b.n	8007da0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	691a      	ldr	r2, [r3, #16]
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b36:	b2d2      	uxtb	r2, r2
 8007b38:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b3e:	1c5a      	adds	r2, r3, #1
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b48:	3b01      	subs	r3, #1
 8007b4a:	b29a      	uxth	r2, r3
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b54:	b29b      	uxth	r3, r3
 8007b56:	3b01      	subs	r3, #1
 8007b58:	b29a      	uxth	r2, r3
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007b5e:	e10b      	b.n	8007d78 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b64:	2b02      	cmp	r3, #2
 8007b66:	d14e      	bne.n	8007c06 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b6a:	9300      	str	r3, [sp, #0]
 8007b6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b6e:	2200      	movs	r2, #0
 8007b70:	4906      	ldr	r1, [pc, #24]	; (8007b8c <HAL_I2C_Mem_Read+0x22c>)
 8007b72:	68f8      	ldr	r0, [r7, #12]
 8007b74:	f000 fb52 	bl	800821c <I2C_WaitOnFlagUntilTimeout>
 8007b78:	4603      	mov	r3, r0
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d008      	beq.n	8007b90 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8007b7e:	2301      	movs	r3, #1
 8007b80:	e10e      	b.n	8007da0 <HAL_I2C_Mem_Read+0x440>
 8007b82:	bf00      	nop
 8007b84:	00100002 	.word	0x00100002
 8007b88:	ffff0000 	.word	0xffff0000
 8007b8c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	681a      	ldr	r2, [r3, #0]
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007b9e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	691a      	ldr	r2, [r3, #16]
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007baa:	b2d2      	uxtb	r2, r2
 8007bac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bb2:	1c5a      	adds	r2, r3, #1
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007bbc:	3b01      	subs	r3, #1
 8007bbe:	b29a      	uxth	r2, r3
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bc8:	b29b      	uxth	r3, r3
 8007bca:	3b01      	subs	r3, #1
 8007bcc:	b29a      	uxth	r2, r3
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	691a      	ldr	r2, [r3, #16]
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bdc:	b2d2      	uxtb	r2, r2
 8007bde:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007be4:	1c5a      	adds	r2, r3, #1
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007bee:	3b01      	subs	r3, #1
 8007bf0:	b29a      	uxth	r2, r3
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bfa:	b29b      	uxth	r3, r3
 8007bfc:	3b01      	subs	r3, #1
 8007bfe:	b29a      	uxth	r2, r3
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007c04:	e0b8      	b.n	8007d78 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c08:	9300      	str	r3, [sp, #0]
 8007c0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	4966      	ldr	r1, [pc, #408]	; (8007da8 <HAL_I2C_Mem_Read+0x448>)
 8007c10:	68f8      	ldr	r0, [r7, #12]
 8007c12:	f000 fb03 	bl	800821c <I2C_WaitOnFlagUntilTimeout>
 8007c16:	4603      	mov	r3, r0
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d001      	beq.n	8007c20 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8007c1c:	2301      	movs	r3, #1
 8007c1e:	e0bf      	b.n	8007da0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	681a      	ldr	r2, [r3, #0]
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007c2e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	691a      	ldr	r2, [r3, #16]
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c3a:	b2d2      	uxtb	r2, r2
 8007c3c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c42:	1c5a      	adds	r2, r3, #1
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c4c:	3b01      	subs	r3, #1
 8007c4e:	b29a      	uxth	r2, r3
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c58:	b29b      	uxth	r3, r3
 8007c5a:	3b01      	subs	r3, #1
 8007c5c:	b29a      	uxth	r2, r3
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c64:	9300      	str	r3, [sp, #0]
 8007c66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c68:	2200      	movs	r2, #0
 8007c6a:	494f      	ldr	r1, [pc, #316]	; (8007da8 <HAL_I2C_Mem_Read+0x448>)
 8007c6c:	68f8      	ldr	r0, [r7, #12]
 8007c6e:	f000 fad5 	bl	800821c <I2C_WaitOnFlagUntilTimeout>
 8007c72:	4603      	mov	r3, r0
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d001      	beq.n	8007c7c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8007c78:	2301      	movs	r3, #1
 8007c7a:	e091      	b.n	8007da0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	681a      	ldr	r2, [r3, #0]
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007c8a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	691a      	ldr	r2, [r3, #16]
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c96:	b2d2      	uxtb	r2, r2
 8007c98:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c9e:	1c5a      	adds	r2, r3, #1
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ca8:	3b01      	subs	r3, #1
 8007caa:	b29a      	uxth	r2, r3
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007cb4:	b29b      	uxth	r3, r3
 8007cb6:	3b01      	subs	r3, #1
 8007cb8:	b29a      	uxth	r2, r3
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	691a      	ldr	r2, [r3, #16]
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cc8:	b2d2      	uxtb	r2, r2
 8007cca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cd0:	1c5a      	adds	r2, r3, #1
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007cda:	3b01      	subs	r3, #1
 8007cdc:	b29a      	uxth	r2, r3
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ce6:	b29b      	uxth	r3, r3
 8007ce8:	3b01      	subs	r3, #1
 8007cea:	b29a      	uxth	r2, r3
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007cf0:	e042      	b.n	8007d78 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007cf2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007cf4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007cf6:	68f8      	ldr	r0, [r7, #12]
 8007cf8:	f000 fbe8 	bl	80084cc <I2C_WaitOnRXNEFlagUntilTimeout>
 8007cfc:	4603      	mov	r3, r0
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d001      	beq.n	8007d06 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8007d02:	2301      	movs	r3, #1
 8007d04:	e04c      	b.n	8007da0 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	691a      	ldr	r2, [r3, #16]
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d10:	b2d2      	uxtb	r2, r2
 8007d12:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d18:	1c5a      	adds	r2, r3, #1
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d22:	3b01      	subs	r3, #1
 8007d24:	b29a      	uxth	r2, r3
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d2e:	b29b      	uxth	r3, r3
 8007d30:	3b01      	subs	r3, #1
 8007d32:	b29a      	uxth	r2, r3
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	695b      	ldr	r3, [r3, #20]
 8007d3e:	f003 0304 	and.w	r3, r3, #4
 8007d42:	2b04      	cmp	r3, #4
 8007d44:	d118      	bne.n	8007d78 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	691a      	ldr	r2, [r3, #16]
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d50:	b2d2      	uxtb	r2, r2
 8007d52:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d58:	1c5a      	adds	r2, r3, #1
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d62:	3b01      	subs	r3, #1
 8007d64:	b29a      	uxth	r2, r3
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d6e:	b29b      	uxth	r3, r3
 8007d70:	3b01      	subs	r3, #1
 8007d72:	b29a      	uxth	r2, r3
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	f47f aec2 	bne.w	8007b06 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	2220      	movs	r2, #32
 8007d86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	2200      	movs	r2, #0
 8007d96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007d9a:	2300      	movs	r3, #0
 8007d9c:	e000      	b.n	8007da0 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8007d9e:	2302      	movs	r3, #2
  }
}
 8007da0:	4618      	mov	r0, r3
 8007da2:	3728      	adds	r7, #40	; 0x28
 8007da4:	46bd      	mov	sp, r7
 8007da6:	bd80      	pop	{r7, pc}
 8007da8:	00010004 	.word	0x00010004

08007dac <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007dac:	b580      	push	{r7, lr}
 8007dae:	b088      	sub	sp, #32
 8007db0:	af02      	add	r7, sp, #8
 8007db2:	60f8      	str	r0, [r7, #12]
 8007db4:	607a      	str	r2, [r7, #4]
 8007db6:	603b      	str	r3, [r7, #0]
 8007db8:	460b      	mov	r3, r1
 8007dba:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dc0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007dc2:	697b      	ldr	r3, [r7, #20]
 8007dc4:	2b08      	cmp	r3, #8
 8007dc6:	d006      	beq.n	8007dd6 <I2C_MasterRequestWrite+0x2a>
 8007dc8:	697b      	ldr	r3, [r7, #20]
 8007dca:	2b01      	cmp	r3, #1
 8007dcc:	d003      	beq.n	8007dd6 <I2C_MasterRequestWrite+0x2a>
 8007dce:	697b      	ldr	r3, [r7, #20]
 8007dd0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007dd4:	d108      	bne.n	8007de8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	681a      	ldr	r2, [r3, #0]
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007de4:	601a      	str	r2, [r3, #0]
 8007de6:	e00b      	b.n	8007e00 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007dec:	2b12      	cmp	r3, #18
 8007dee:	d107      	bne.n	8007e00 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	681a      	ldr	r2, [r3, #0]
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007dfe:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007e00:	683b      	ldr	r3, [r7, #0]
 8007e02:	9300      	str	r3, [sp, #0]
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2200      	movs	r2, #0
 8007e08:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007e0c:	68f8      	ldr	r0, [r7, #12]
 8007e0e:	f000 fa05 	bl	800821c <I2C_WaitOnFlagUntilTimeout>
 8007e12:	4603      	mov	r3, r0
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d00d      	beq.n	8007e34 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e22:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007e26:	d103      	bne.n	8007e30 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007e2e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007e30:	2303      	movs	r3, #3
 8007e32:	e035      	b.n	8007ea0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	691b      	ldr	r3, [r3, #16]
 8007e38:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007e3c:	d108      	bne.n	8007e50 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007e3e:	897b      	ldrh	r3, [r7, #10]
 8007e40:	b2db      	uxtb	r3, r3
 8007e42:	461a      	mov	r2, r3
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007e4c:	611a      	str	r2, [r3, #16]
 8007e4e:	e01b      	b.n	8007e88 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007e50:	897b      	ldrh	r3, [r7, #10]
 8007e52:	11db      	asrs	r3, r3, #7
 8007e54:	b2db      	uxtb	r3, r3
 8007e56:	f003 0306 	and.w	r3, r3, #6
 8007e5a:	b2db      	uxtb	r3, r3
 8007e5c:	f063 030f 	orn	r3, r3, #15
 8007e60:	b2da      	uxtb	r2, r3
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007e68:	683b      	ldr	r3, [r7, #0]
 8007e6a:	687a      	ldr	r2, [r7, #4]
 8007e6c:	490e      	ldr	r1, [pc, #56]	; (8007ea8 <I2C_MasterRequestWrite+0xfc>)
 8007e6e:	68f8      	ldr	r0, [r7, #12]
 8007e70:	f000 fa2b 	bl	80082ca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007e74:	4603      	mov	r3, r0
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d001      	beq.n	8007e7e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8007e7a:	2301      	movs	r3, #1
 8007e7c:	e010      	b.n	8007ea0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007e7e:	897b      	ldrh	r3, [r7, #10]
 8007e80:	b2da      	uxtb	r2, r3
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007e88:	683b      	ldr	r3, [r7, #0]
 8007e8a:	687a      	ldr	r2, [r7, #4]
 8007e8c:	4907      	ldr	r1, [pc, #28]	; (8007eac <I2C_MasterRequestWrite+0x100>)
 8007e8e:	68f8      	ldr	r0, [r7, #12]
 8007e90:	f000 fa1b 	bl	80082ca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007e94:	4603      	mov	r3, r0
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d001      	beq.n	8007e9e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8007e9a:	2301      	movs	r3, #1
 8007e9c:	e000      	b.n	8007ea0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8007e9e:	2300      	movs	r3, #0
}
 8007ea0:	4618      	mov	r0, r3
 8007ea2:	3718      	adds	r7, #24
 8007ea4:	46bd      	mov	sp, r7
 8007ea6:	bd80      	pop	{r7, pc}
 8007ea8:	00010008 	.word	0x00010008
 8007eac:	00010002 	.word	0x00010002

08007eb0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007eb0:	b580      	push	{r7, lr}
 8007eb2:	b088      	sub	sp, #32
 8007eb4:	af02      	add	r7, sp, #8
 8007eb6:	60f8      	str	r0, [r7, #12]
 8007eb8:	607a      	str	r2, [r7, #4]
 8007eba:	603b      	str	r3, [r7, #0]
 8007ebc:	460b      	mov	r3, r1
 8007ebe:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ec4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	681a      	ldr	r2, [r3, #0]
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007ed4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007ed6:	697b      	ldr	r3, [r7, #20]
 8007ed8:	2b08      	cmp	r3, #8
 8007eda:	d006      	beq.n	8007eea <I2C_MasterRequestRead+0x3a>
 8007edc:	697b      	ldr	r3, [r7, #20]
 8007ede:	2b01      	cmp	r3, #1
 8007ee0:	d003      	beq.n	8007eea <I2C_MasterRequestRead+0x3a>
 8007ee2:	697b      	ldr	r3, [r7, #20]
 8007ee4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007ee8:	d108      	bne.n	8007efc <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	681a      	ldr	r2, [r3, #0]
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007ef8:	601a      	str	r2, [r3, #0]
 8007efa:	e00b      	b.n	8007f14 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f00:	2b11      	cmp	r3, #17
 8007f02:	d107      	bne.n	8007f14 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	681a      	ldr	r2, [r3, #0]
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007f12:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007f14:	683b      	ldr	r3, [r7, #0]
 8007f16:	9300      	str	r3, [sp, #0]
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007f20:	68f8      	ldr	r0, [r7, #12]
 8007f22:	f000 f97b 	bl	800821c <I2C_WaitOnFlagUntilTimeout>
 8007f26:	4603      	mov	r3, r0
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d00d      	beq.n	8007f48 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f36:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007f3a:	d103      	bne.n	8007f44 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007f42:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007f44:	2303      	movs	r3, #3
 8007f46:	e079      	b.n	800803c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	691b      	ldr	r3, [r3, #16]
 8007f4c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007f50:	d108      	bne.n	8007f64 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007f52:	897b      	ldrh	r3, [r7, #10]
 8007f54:	b2db      	uxtb	r3, r3
 8007f56:	f043 0301 	orr.w	r3, r3, #1
 8007f5a:	b2da      	uxtb	r2, r3
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	611a      	str	r2, [r3, #16]
 8007f62:	e05f      	b.n	8008024 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007f64:	897b      	ldrh	r3, [r7, #10]
 8007f66:	11db      	asrs	r3, r3, #7
 8007f68:	b2db      	uxtb	r3, r3
 8007f6a:	f003 0306 	and.w	r3, r3, #6
 8007f6e:	b2db      	uxtb	r3, r3
 8007f70:	f063 030f 	orn	r3, r3, #15
 8007f74:	b2da      	uxtb	r2, r3
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007f7c:	683b      	ldr	r3, [r7, #0]
 8007f7e:	687a      	ldr	r2, [r7, #4]
 8007f80:	4930      	ldr	r1, [pc, #192]	; (8008044 <I2C_MasterRequestRead+0x194>)
 8007f82:	68f8      	ldr	r0, [r7, #12]
 8007f84:	f000 f9a1 	bl	80082ca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007f88:	4603      	mov	r3, r0
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d001      	beq.n	8007f92 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8007f8e:	2301      	movs	r3, #1
 8007f90:	e054      	b.n	800803c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007f92:	897b      	ldrh	r3, [r7, #10]
 8007f94:	b2da      	uxtb	r2, r3
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007f9c:	683b      	ldr	r3, [r7, #0]
 8007f9e:	687a      	ldr	r2, [r7, #4]
 8007fa0:	4929      	ldr	r1, [pc, #164]	; (8008048 <I2C_MasterRequestRead+0x198>)
 8007fa2:	68f8      	ldr	r0, [r7, #12]
 8007fa4:	f000 f991 	bl	80082ca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007fa8:	4603      	mov	r3, r0
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d001      	beq.n	8007fb2 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8007fae:	2301      	movs	r3, #1
 8007fb0:	e044      	b.n	800803c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	613b      	str	r3, [r7, #16]
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	695b      	ldr	r3, [r3, #20]
 8007fbc:	613b      	str	r3, [r7, #16]
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	699b      	ldr	r3, [r3, #24]
 8007fc4:	613b      	str	r3, [r7, #16]
 8007fc6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	681a      	ldr	r2, [r3, #0]
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007fd6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007fd8:	683b      	ldr	r3, [r7, #0]
 8007fda:	9300      	str	r3, [sp, #0]
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2200      	movs	r2, #0
 8007fe0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007fe4:	68f8      	ldr	r0, [r7, #12]
 8007fe6:	f000 f919 	bl	800821c <I2C_WaitOnFlagUntilTimeout>
 8007fea:	4603      	mov	r3, r0
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d00d      	beq.n	800800c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ffa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007ffe:	d103      	bne.n	8008008 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008006:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8008008:	2303      	movs	r3, #3
 800800a:	e017      	b.n	800803c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800800c:	897b      	ldrh	r3, [r7, #10]
 800800e:	11db      	asrs	r3, r3, #7
 8008010:	b2db      	uxtb	r3, r3
 8008012:	f003 0306 	and.w	r3, r3, #6
 8008016:	b2db      	uxtb	r3, r3
 8008018:	f063 030e 	orn	r3, r3, #14
 800801c:	b2da      	uxtb	r2, r3
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008024:	683b      	ldr	r3, [r7, #0]
 8008026:	687a      	ldr	r2, [r7, #4]
 8008028:	4907      	ldr	r1, [pc, #28]	; (8008048 <I2C_MasterRequestRead+0x198>)
 800802a:	68f8      	ldr	r0, [r7, #12]
 800802c:	f000 f94d 	bl	80082ca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008030:	4603      	mov	r3, r0
 8008032:	2b00      	cmp	r3, #0
 8008034:	d001      	beq.n	800803a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8008036:	2301      	movs	r3, #1
 8008038:	e000      	b.n	800803c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800803a:	2300      	movs	r3, #0
}
 800803c:	4618      	mov	r0, r3
 800803e:	3718      	adds	r7, #24
 8008040:	46bd      	mov	sp, r7
 8008042:	bd80      	pop	{r7, pc}
 8008044:	00010008 	.word	0x00010008
 8008048:	00010002 	.word	0x00010002

0800804c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800804c:	b580      	push	{r7, lr}
 800804e:	b088      	sub	sp, #32
 8008050:	af02      	add	r7, sp, #8
 8008052:	60f8      	str	r0, [r7, #12]
 8008054:	4608      	mov	r0, r1
 8008056:	4611      	mov	r1, r2
 8008058:	461a      	mov	r2, r3
 800805a:	4603      	mov	r3, r0
 800805c:	817b      	strh	r3, [r7, #10]
 800805e:	460b      	mov	r3, r1
 8008060:	813b      	strh	r3, [r7, #8]
 8008062:	4613      	mov	r3, r2
 8008064:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	681a      	ldr	r2, [r3, #0]
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008074:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	681a      	ldr	r2, [r3, #0]
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008084:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008088:	9300      	str	r3, [sp, #0]
 800808a:	6a3b      	ldr	r3, [r7, #32]
 800808c:	2200      	movs	r2, #0
 800808e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008092:	68f8      	ldr	r0, [r7, #12]
 8008094:	f000 f8c2 	bl	800821c <I2C_WaitOnFlagUntilTimeout>
 8008098:	4603      	mov	r3, r0
 800809a:	2b00      	cmp	r3, #0
 800809c:	d00d      	beq.n	80080ba <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80080a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80080ac:	d103      	bne.n	80080b6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80080b4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80080b6:	2303      	movs	r3, #3
 80080b8:	e0aa      	b.n	8008210 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80080ba:	897b      	ldrh	r3, [r7, #10]
 80080bc:	b2db      	uxtb	r3, r3
 80080be:	461a      	mov	r2, r3
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80080c8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80080ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080cc:	6a3a      	ldr	r2, [r7, #32]
 80080ce:	4952      	ldr	r1, [pc, #328]	; (8008218 <I2C_RequestMemoryRead+0x1cc>)
 80080d0:	68f8      	ldr	r0, [r7, #12]
 80080d2:	f000 f8fa 	bl	80082ca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80080d6:	4603      	mov	r3, r0
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d001      	beq.n	80080e0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80080dc:	2301      	movs	r3, #1
 80080de:	e097      	b.n	8008210 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80080e0:	2300      	movs	r3, #0
 80080e2:	617b      	str	r3, [r7, #20]
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	695b      	ldr	r3, [r3, #20]
 80080ea:	617b      	str	r3, [r7, #20]
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	699b      	ldr	r3, [r3, #24]
 80080f2:	617b      	str	r3, [r7, #20]
 80080f4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80080f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80080f8:	6a39      	ldr	r1, [r7, #32]
 80080fa:	68f8      	ldr	r0, [r7, #12]
 80080fc:	f000 f964 	bl	80083c8 <I2C_WaitOnTXEFlagUntilTimeout>
 8008100:	4603      	mov	r3, r0
 8008102:	2b00      	cmp	r3, #0
 8008104:	d00d      	beq.n	8008122 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800810a:	2b04      	cmp	r3, #4
 800810c:	d107      	bne.n	800811e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	681a      	ldr	r2, [r3, #0]
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800811c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800811e:	2301      	movs	r3, #1
 8008120:	e076      	b.n	8008210 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008122:	88fb      	ldrh	r3, [r7, #6]
 8008124:	2b01      	cmp	r3, #1
 8008126:	d105      	bne.n	8008134 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008128:	893b      	ldrh	r3, [r7, #8]
 800812a:	b2da      	uxtb	r2, r3
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	611a      	str	r2, [r3, #16]
 8008132:	e021      	b.n	8008178 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008134:	893b      	ldrh	r3, [r7, #8]
 8008136:	0a1b      	lsrs	r3, r3, #8
 8008138:	b29b      	uxth	r3, r3
 800813a:	b2da      	uxtb	r2, r3
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008142:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008144:	6a39      	ldr	r1, [r7, #32]
 8008146:	68f8      	ldr	r0, [r7, #12]
 8008148:	f000 f93e 	bl	80083c8 <I2C_WaitOnTXEFlagUntilTimeout>
 800814c:	4603      	mov	r3, r0
 800814e:	2b00      	cmp	r3, #0
 8008150:	d00d      	beq.n	800816e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008156:	2b04      	cmp	r3, #4
 8008158:	d107      	bne.n	800816a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	681a      	ldr	r2, [r3, #0]
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008168:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800816a:	2301      	movs	r3, #1
 800816c:	e050      	b.n	8008210 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800816e:	893b      	ldrh	r3, [r7, #8]
 8008170:	b2da      	uxtb	r2, r3
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008178:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800817a:	6a39      	ldr	r1, [r7, #32]
 800817c:	68f8      	ldr	r0, [r7, #12]
 800817e:	f000 f923 	bl	80083c8 <I2C_WaitOnTXEFlagUntilTimeout>
 8008182:	4603      	mov	r3, r0
 8008184:	2b00      	cmp	r3, #0
 8008186:	d00d      	beq.n	80081a4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800818c:	2b04      	cmp	r3, #4
 800818e:	d107      	bne.n	80081a0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	681a      	ldr	r2, [r3, #0]
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800819e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80081a0:	2301      	movs	r3, #1
 80081a2:	e035      	b.n	8008210 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	681a      	ldr	r2, [r3, #0]
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80081b2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80081b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081b6:	9300      	str	r3, [sp, #0]
 80081b8:	6a3b      	ldr	r3, [r7, #32]
 80081ba:	2200      	movs	r2, #0
 80081bc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80081c0:	68f8      	ldr	r0, [r7, #12]
 80081c2:	f000 f82b 	bl	800821c <I2C_WaitOnFlagUntilTimeout>
 80081c6:	4603      	mov	r3, r0
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d00d      	beq.n	80081e8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80081d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80081da:	d103      	bne.n	80081e4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	f44f 7200 	mov.w	r2, #512	; 0x200
 80081e2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80081e4:	2303      	movs	r3, #3
 80081e6:	e013      	b.n	8008210 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80081e8:	897b      	ldrh	r3, [r7, #10]
 80081ea:	b2db      	uxtb	r3, r3
 80081ec:	f043 0301 	orr.w	r3, r3, #1
 80081f0:	b2da      	uxtb	r2, r3
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80081f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081fa:	6a3a      	ldr	r2, [r7, #32]
 80081fc:	4906      	ldr	r1, [pc, #24]	; (8008218 <I2C_RequestMemoryRead+0x1cc>)
 80081fe:	68f8      	ldr	r0, [r7, #12]
 8008200:	f000 f863 	bl	80082ca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008204:	4603      	mov	r3, r0
 8008206:	2b00      	cmp	r3, #0
 8008208:	d001      	beq.n	800820e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800820a:	2301      	movs	r3, #1
 800820c:	e000      	b.n	8008210 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800820e:	2300      	movs	r3, #0
}
 8008210:	4618      	mov	r0, r3
 8008212:	3718      	adds	r7, #24
 8008214:	46bd      	mov	sp, r7
 8008216:	bd80      	pop	{r7, pc}
 8008218:	00010002 	.word	0x00010002

0800821c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800821c:	b580      	push	{r7, lr}
 800821e:	b084      	sub	sp, #16
 8008220:	af00      	add	r7, sp, #0
 8008222:	60f8      	str	r0, [r7, #12]
 8008224:	60b9      	str	r1, [r7, #8]
 8008226:	603b      	str	r3, [r7, #0]
 8008228:	4613      	mov	r3, r2
 800822a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800822c:	e025      	b.n	800827a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800822e:	683b      	ldr	r3, [r7, #0]
 8008230:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008234:	d021      	beq.n	800827a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008236:	f7fd febd 	bl	8005fb4 <HAL_GetTick>
 800823a:	4602      	mov	r2, r0
 800823c:	69bb      	ldr	r3, [r7, #24]
 800823e:	1ad3      	subs	r3, r2, r3
 8008240:	683a      	ldr	r2, [r7, #0]
 8008242:	429a      	cmp	r2, r3
 8008244:	d302      	bcc.n	800824c <I2C_WaitOnFlagUntilTimeout+0x30>
 8008246:	683b      	ldr	r3, [r7, #0]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d116      	bne.n	800827a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	2200      	movs	r2, #0
 8008250:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	2220      	movs	r2, #32
 8008256:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	2200      	movs	r2, #0
 800825e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008266:	f043 0220 	orr.w	r2, r3, #32
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	2200      	movs	r2, #0
 8008272:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008276:	2301      	movs	r3, #1
 8008278:	e023      	b.n	80082c2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800827a:	68bb      	ldr	r3, [r7, #8]
 800827c:	0c1b      	lsrs	r3, r3, #16
 800827e:	b2db      	uxtb	r3, r3
 8008280:	2b01      	cmp	r3, #1
 8008282:	d10d      	bne.n	80082a0 <I2C_WaitOnFlagUntilTimeout+0x84>
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	695b      	ldr	r3, [r3, #20]
 800828a:	43da      	mvns	r2, r3
 800828c:	68bb      	ldr	r3, [r7, #8]
 800828e:	4013      	ands	r3, r2
 8008290:	b29b      	uxth	r3, r3
 8008292:	2b00      	cmp	r3, #0
 8008294:	bf0c      	ite	eq
 8008296:	2301      	moveq	r3, #1
 8008298:	2300      	movne	r3, #0
 800829a:	b2db      	uxtb	r3, r3
 800829c:	461a      	mov	r2, r3
 800829e:	e00c      	b.n	80082ba <I2C_WaitOnFlagUntilTimeout+0x9e>
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	699b      	ldr	r3, [r3, #24]
 80082a6:	43da      	mvns	r2, r3
 80082a8:	68bb      	ldr	r3, [r7, #8]
 80082aa:	4013      	ands	r3, r2
 80082ac:	b29b      	uxth	r3, r3
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	bf0c      	ite	eq
 80082b2:	2301      	moveq	r3, #1
 80082b4:	2300      	movne	r3, #0
 80082b6:	b2db      	uxtb	r3, r3
 80082b8:	461a      	mov	r2, r3
 80082ba:	79fb      	ldrb	r3, [r7, #7]
 80082bc:	429a      	cmp	r2, r3
 80082be:	d0b6      	beq.n	800822e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80082c0:	2300      	movs	r3, #0
}
 80082c2:	4618      	mov	r0, r3
 80082c4:	3710      	adds	r7, #16
 80082c6:	46bd      	mov	sp, r7
 80082c8:	bd80      	pop	{r7, pc}

080082ca <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80082ca:	b580      	push	{r7, lr}
 80082cc:	b084      	sub	sp, #16
 80082ce:	af00      	add	r7, sp, #0
 80082d0:	60f8      	str	r0, [r7, #12]
 80082d2:	60b9      	str	r1, [r7, #8]
 80082d4:	607a      	str	r2, [r7, #4]
 80082d6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80082d8:	e051      	b.n	800837e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	695b      	ldr	r3, [r3, #20]
 80082e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80082e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80082e8:	d123      	bne.n	8008332 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	681a      	ldr	r2, [r3, #0]
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80082f8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008302:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	2200      	movs	r2, #0
 8008308:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	2220      	movs	r2, #32
 800830e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	2200      	movs	r2, #0
 8008316:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800831e:	f043 0204 	orr.w	r2, r3, #4
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	2200      	movs	r2, #0
 800832a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800832e:	2301      	movs	r3, #1
 8008330:	e046      	b.n	80083c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008338:	d021      	beq.n	800837e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800833a:	f7fd fe3b 	bl	8005fb4 <HAL_GetTick>
 800833e:	4602      	mov	r2, r0
 8008340:	683b      	ldr	r3, [r7, #0]
 8008342:	1ad3      	subs	r3, r2, r3
 8008344:	687a      	ldr	r2, [r7, #4]
 8008346:	429a      	cmp	r2, r3
 8008348:	d302      	bcc.n	8008350 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	2b00      	cmp	r3, #0
 800834e:	d116      	bne.n	800837e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	2200      	movs	r2, #0
 8008354:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	2220      	movs	r2, #32
 800835a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	2200      	movs	r2, #0
 8008362:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800836a:	f043 0220 	orr.w	r2, r3, #32
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	2200      	movs	r2, #0
 8008376:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800837a:	2301      	movs	r3, #1
 800837c:	e020      	b.n	80083c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800837e:	68bb      	ldr	r3, [r7, #8]
 8008380:	0c1b      	lsrs	r3, r3, #16
 8008382:	b2db      	uxtb	r3, r3
 8008384:	2b01      	cmp	r3, #1
 8008386:	d10c      	bne.n	80083a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	695b      	ldr	r3, [r3, #20]
 800838e:	43da      	mvns	r2, r3
 8008390:	68bb      	ldr	r3, [r7, #8]
 8008392:	4013      	ands	r3, r2
 8008394:	b29b      	uxth	r3, r3
 8008396:	2b00      	cmp	r3, #0
 8008398:	bf14      	ite	ne
 800839a:	2301      	movne	r3, #1
 800839c:	2300      	moveq	r3, #0
 800839e:	b2db      	uxtb	r3, r3
 80083a0:	e00b      	b.n	80083ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	699b      	ldr	r3, [r3, #24]
 80083a8:	43da      	mvns	r2, r3
 80083aa:	68bb      	ldr	r3, [r7, #8]
 80083ac:	4013      	ands	r3, r2
 80083ae:	b29b      	uxth	r3, r3
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	bf14      	ite	ne
 80083b4:	2301      	movne	r3, #1
 80083b6:	2300      	moveq	r3, #0
 80083b8:	b2db      	uxtb	r3, r3
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d18d      	bne.n	80082da <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80083be:	2300      	movs	r3, #0
}
 80083c0:	4618      	mov	r0, r3
 80083c2:	3710      	adds	r7, #16
 80083c4:	46bd      	mov	sp, r7
 80083c6:	bd80      	pop	{r7, pc}

080083c8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80083c8:	b580      	push	{r7, lr}
 80083ca:	b084      	sub	sp, #16
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	60f8      	str	r0, [r7, #12]
 80083d0:	60b9      	str	r1, [r7, #8]
 80083d2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80083d4:	e02d      	b.n	8008432 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80083d6:	68f8      	ldr	r0, [r7, #12]
 80083d8:	f000 f8ce 	bl	8008578 <I2C_IsAcknowledgeFailed>
 80083dc:	4603      	mov	r3, r0
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d001      	beq.n	80083e6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80083e2:	2301      	movs	r3, #1
 80083e4:	e02d      	b.n	8008442 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80083e6:	68bb      	ldr	r3, [r7, #8]
 80083e8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80083ec:	d021      	beq.n	8008432 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80083ee:	f7fd fde1 	bl	8005fb4 <HAL_GetTick>
 80083f2:	4602      	mov	r2, r0
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	1ad3      	subs	r3, r2, r3
 80083f8:	68ba      	ldr	r2, [r7, #8]
 80083fa:	429a      	cmp	r2, r3
 80083fc:	d302      	bcc.n	8008404 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80083fe:	68bb      	ldr	r3, [r7, #8]
 8008400:	2b00      	cmp	r3, #0
 8008402:	d116      	bne.n	8008432 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	2200      	movs	r2, #0
 8008408:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	2220      	movs	r2, #32
 800840e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	2200      	movs	r2, #0
 8008416:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800841e:	f043 0220 	orr.w	r2, r3, #32
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	2200      	movs	r2, #0
 800842a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800842e:	2301      	movs	r3, #1
 8008430:	e007      	b.n	8008442 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	695b      	ldr	r3, [r3, #20]
 8008438:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800843c:	2b80      	cmp	r3, #128	; 0x80
 800843e:	d1ca      	bne.n	80083d6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008440:	2300      	movs	r3, #0
}
 8008442:	4618      	mov	r0, r3
 8008444:	3710      	adds	r7, #16
 8008446:	46bd      	mov	sp, r7
 8008448:	bd80      	pop	{r7, pc}

0800844a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800844a:	b580      	push	{r7, lr}
 800844c:	b084      	sub	sp, #16
 800844e:	af00      	add	r7, sp, #0
 8008450:	60f8      	str	r0, [r7, #12]
 8008452:	60b9      	str	r1, [r7, #8]
 8008454:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008456:	e02d      	b.n	80084b4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008458:	68f8      	ldr	r0, [r7, #12]
 800845a:	f000 f88d 	bl	8008578 <I2C_IsAcknowledgeFailed>
 800845e:	4603      	mov	r3, r0
 8008460:	2b00      	cmp	r3, #0
 8008462:	d001      	beq.n	8008468 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008464:	2301      	movs	r3, #1
 8008466:	e02d      	b.n	80084c4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008468:	68bb      	ldr	r3, [r7, #8]
 800846a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800846e:	d021      	beq.n	80084b4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008470:	f7fd fda0 	bl	8005fb4 <HAL_GetTick>
 8008474:	4602      	mov	r2, r0
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	1ad3      	subs	r3, r2, r3
 800847a:	68ba      	ldr	r2, [r7, #8]
 800847c:	429a      	cmp	r2, r3
 800847e:	d302      	bcc.n	8008486 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8008480:	68bb      	ldr	r3, [r7, #8]
 8008482:	2b00      	cmp	r3, #0
 8008484:	d116      	bne.n	80084b4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	2200      	movs	r2, #0
 800848a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	2220      	movs	r2, #32
 8008490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	2200      	movs	r2, #0
 8008498:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084a0:	f043 0220 	orr.w	r2, r3, #32
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	2200      	movs	r2, #0
 80084ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80084b0:	2301      	movs	r3, #1
 80084b2:	e007      	b.n	80084c4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	695b      	ldr	r3, [r3, #20]
 80084ba:	f003 0304 	and.w	r3, r3, #4
 80084be:	2b04      	cmp	r3, #4
 80084c0:	d1ca      	bne.n	8008458 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80084c2:	2300      	movs	r3, #0
}
 80084c4:	4618      	mov	r0, r3
 80084c6:	3710      	adds	r7, #16
 80084c8:	46bd      	mov	sp, r7
 80084ca:	bd80      	pop	{r7, pc}

080084cc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80084cc:	b580      	push	{r7, lr}
 80084ce:	b084      	sub	sp, #16
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	60f8      	str	r0, [r7, #12]
 80084d4:	60b9      	str	r1, [r7, #8]
 80084d6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80084d8:	e042      	b.n	8008560 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	695b      	ldr	r3, [r3, #20]
 80084e0:	f003 0310 	and.w	r3, r3, #16
 80084e4:	2b10      	cmp	r3, #16
 80084e6:	d119      	bne.n	800851c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	f06f 0210 	mvn.w	r2, #16
 80084f0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	2200      	movs	r2, #0
 80084f6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	2220      	movs	r2, #32
 80084fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	2200      	movs	r2, #0
 8008504:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	2200      	movs	r2, #0
 8008514:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008518:	2301      	movs	r3, #1
 800851a:	e029      	b.n	8008570 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800851c:	f7fd fd4a 	bl	8005fb4 <HAL_GetTick>
 8008520:	4602      	mov	r2, r0
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	1ad3      	subs	r3, r2, r3
 8008526:	68ba      	ldr	r2, [r7, #8]
 8008528:	429a      	cmp	r2, r3
 800852a:	d302      	bcc.n	8008532 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800852c:	68bb      	ldr	r3, [r7, #8]
 800852e:	2b00      	cmp	r3, #0
 8008530:	d116      	bne.n	8008560 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	2200      	movs	r2, #0
 8008536:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	2220      	movs	r2, #32
 800853c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	2200      	movs	r2, #0
 8008544:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800854c:	f043 0220 	orr.w	r2, r3, #32
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	2200      	movs	r2, #0
 8008558:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800855c:	2301      	movs	r3, #1
 800855e:	e007      	b.n	8008570 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	695b      	ldr	r3, [r3, #20]
 8008566:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800856a:	2b40      	cmp	r3, #64	; 0x40
 800856c:	d1b5      	bne.n	80084da <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800856e:	2300      	movs	r3, #0
}
 8008570:	4618      	mov	r0, r3
 8008572:	3710      	adds	r7, #16
 8008574:	46bd      	mov	sp, r7
 8008576:	bd80      	pop	{r7, pc}

08008578 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8008578:	b480      	push	{r7}
 800857a:	b083      	sub	sp, #12
 800857c:	af00      	add	r7, sp, #0
 800857e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	695b      	ldr	r3, [r3, #20]
 8008586:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800858a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800858e:	d11b      	bne.n	80085c8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008598:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	2200      	movs	r2, #0
 800859e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	2220      	movs	r2, #32
 80085a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	2200      	movs	r2, #0
 80085ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085b4:	f043 0204 	orr.w	r2, r3, #4
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	2200      	movs	r2, #0
 80085c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80085c4:	2301      	movs	r3, #1
 80085c6:	e000      	b.n	80085ca <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80085c8:	2300      	movs	r3, #0
}
 80085ca:	4618      	mov	r0, r3
 80085cc:	370c      	adds	r7, #12
 80085ce:	46bd      	mov	sp, r7
 80085d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d4:	4770      	bx	lr

080085d6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80085d6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80085d8:	b08f      	sub	sp, #60	; 0x3c
 80085da:	af0a      	add	r7, sp, #40	; 0x28
 80085dc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d101      	bne.n	80085e8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80085e4:	2301      	movs	r3, #1
 80085e6:	e10f      	b.n	8008808 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80085f4:	b2db      	uxtb	r3, r3
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d106      	bne.n	8008608 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	2200      	movs	r2, #0
 80085fe:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8008602:	6878      	ldr	r0, [r7, #4]
 8008604:	f00e fc74 	bl	8016ef0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	2203      	movs	r2, #3
 800860c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8008610:	68bb      	ldr	r3, [r7, #8]
 8008612:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008614:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008618:	2b00      	cmp	r3, #0
 800861a:	d102      	bne.n	8008622 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2200      	movs	r2, #0
 8008620:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	4618      	mov	r0, r3
 8008628:	f004 f80d 	bl	800c646 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	603b      	str	r3, [r7, #0]
 8008632:	687e      	ldr	r6, [r7, #4]
 8008634:	466d      	mov	r5, sp
 8008636:	f106 0410 	add.w	r4, r6, #16
 800863a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800863c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800863e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008640:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008642:	e894 0003 	ldmia.w	r4, {r0, r1}
 8008646:	e885 0003 	stmia.w	r5, {r0, r1}
 800864a:	1d33      	adds	r3, r6, #4
 800864c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800864e:	6838      	ldr	r0, [r7, #0]
 8008650:	f003 fee4 	bl	800c41c <USB_CoreInit>
 8008654:	4603      	mov	r3, r0
 8008656:	2b00      	cmp	r3, #0
 8008658:	d005      	beq.n	8008666 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	2202      	movs	r2, #2
 800865e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8008662:	2301      	movs	r3, #1
 8008664:	e0d0      	b.n	8008808 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	2100      	movs	r1, #0
 800866c:	4618      	mov	r0, r3
 800866e:	f003 fffb 	bl	800c668 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008672:	2300      	movs	r3, #0
 8008674:	73fb      	strb	r3, [r7, #15]
 8008676:	e04a      	b.n	800870e <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8008678:	7bfa      	ldrb	r2, [r7, #15]
 800867a:	6879      	ldr	r1, [r7, #4]
 800867c:	4613      	mov	r3, r2
 800867e:	00db      	lsls	r3, r3, #3
 8008680:	1a9b      	subs	r3, r3, r2
 8008682:	009b      	lsls	r3, r3, #2
 8008684:	440b      	add	r3, r1
 8008686:	333d      	adds	r3, #61	; 0x3d
 8008688:	2201      	movs	r2, #1
 800868a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800868c:	7bfa      	ldrb	r2, [r7, #15]
 800868e:	6879      	ldr	r1, [r7, #4]
 8008690:	4613      	mov	r3, r2
 8008692:	00db      	lsls	r3, r3, #3
 8008694:	1a9b      	subs	r3, r3, r2
 8008696:	009b      	lsls	r3, r3, #2
 8008698:	440b      	add	r3, r1
 800869a:	333c      	adds	r3, #60	; 0x3c
 800869c:	7bfa      	ldrb	r2, [r7, #15]
 800869e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80086a0:	7bfa      	ldrb	r2, [r7, #15]
 80086a2:	7bfb      	ldrb	r3, [r7, #15]
 80086a4:	b298      	uxth	r0, r3
 80086a6:	6879      	ldr	r1, [r7, #4]
 80086a8:	4613      	mov	r3, r2
 80086aa:	00db      	lsls	r3, r3, #3
 80086ac:	1a9b      	subs	r3, r3, r2
 80086ae:	009b      	lsls	r3, r3, #2
 80086b0:	440b      	add	r3, r1
 80086b2:	3342      	adds	r3, #66	; 0x42
 80086b4:	4602      	mov	r2, r0
 80086b6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80086b8:	7bfa      	ldrb	r2, [r7, #15]
 80086ba:	6879      	ldr	r1, [r7, #4]
 80086bc:	4613      	mov	r3, r2
 80086be:	00db      	lsls	r3, r3, #3
 80086c0:	1a9b      	subs	r3, r3, r2
 80086c2:	009b      	lsls	r3, r3, #2
 80086c4:	440b      	add	r3, r1
 80086c6:	333f      	adds	r3, #63	; 0x3f
 80086c8:	2200      	movs	r2, #0
 80086ca:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80086cc:	7bfa      	ldrb	r2, [r7, #15]
 80086ce:	6879      	ldr	r1, [r7, #4]
 80086d0:	4613      	mov	r3, r2
 80086d2:	00db      	lsls	r3, r3, #3
 80086d4:	1a9b      	subs	r3, r3, r2
 80086d6:	009b      	lsls	r3, r3, #2
 80086d8:	440b      	add	r3, r1
 80086da:	3344      	adds	r3, #68	; 0x44
 80086dc:	2200      	movs	r2, #0
 80086de:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80086e0:	7bfa      	ldrb	r2, [r7, #15]
 80086e2:	6879      	ldr	r1, [r7, #4]
 80086e4:	4613      	mov	r3, r2
 80086e6:	00db      	lsls	r3, r3, #3
 80086e8:	1a9b      	subs	r3, r3, r2
 80086ea:	009b      	lsls	r3, r3, #2
 80086ec:	440b      	add	r3, r1
 80086ee:	3348      	adds	r3, #72	; 0x48
 80086f0:	2200      	movs	r2, #0
 80086f2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80086f4:	7bfa      	ldrb	r2, [r7, #15]
 80086f6:	6879      	ldr	r1, [r7, #4]
 80086f8:	4613      	mov	r3, r2
 80086fa:	00db      	lsls	r3, r3, #3
 80086fc:	1a9b      	subs	r3, r3, r2
 80086fe:	009b      	lsls	r3, r3, #2
 8008700:	440b      	add	r3, r1
 8008702:	3350      	adds	r3, #80	; 0x50
 8008704:	2200      	movs	r2, #0
 8008706:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008708:	7bfb      	ldrb	r3, [r7, #15]
 800870a:	3301      	adds	r3, #1
 800870c:	73fb      	strb	r3, [r7, #15]
 800870e:	7bfa      	ldrb	r2, [r7, #15]
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	685b      	ldr	r3, [r3, #4]
 8008714:	429a      	cmp	r2, r3
 8008716:	d3af      	bcc.n	8008678 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008718:	2300      	movs	r3, #0
 800871a:	73fb      	strb	r3, [r7, #15]
 800871c:	e044      	b.n	80087a8 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800871e:	7bfa      	ldrb	r2, [r7, #15]
 8008720:	6879      	ldr	r1, [r7, #4]
 8008722:	4613      	mov	r3, r2
 8008724:	00db      	lsls	r3, r3, #3
 8008726:	1a9b      	subs	r3, r3, r2
 8008728:	009b      	lsls	r3, r3, #2
 800872a:	440b      	add	r3, r1
 800872c:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8008730:	2200      	movs	r2, #0
 8008732:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8008734:	7bfa      	ldrb	r2, [r7, #15]
 8008736:	6879      	ldr	r1, [r7, #4]
 8008738:	4613      	mov	r3, r2
 800873a:	00db      	lsls	r3, r3, #3
 800873c:	1a9b      	subs	r3, r3, r2
 800873e:	009b      	lsls	r3, r3, #2
 8008740:	440b      	add	r3, r1
 8008742:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8008746:	7bfa      	ldrb	r2, [r7, #15]
 8008748:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800874a:	7bfa      	ldrb	r2, [r7, #15]
 800874c:	6879      	ldr	r1, [r7, #4]
 800874e:	4613      	mov	r3, r2
 8008750:	00db      	lsls	r3, r3, #3
 8008752:	1a9b      	subs	r3, r3, r2
 8008754:	009b      	lsls	r3, r3, #2
 8008756:	440b      	add	r3, r1
 8008758:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800875c:	2200      	movs	r2, #0
 800875e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8008760:	7bfa      	ldrb	r2, [r7, #15]
 8008762:	6879      	ldr	r1, [r7, #4]
 8008764:	4613      	mov	r3, r2
 8008766:	00db      	lsls	r3, r3, #3
 8008768:	1a9b      	subs	r3, r3, r2
 800876a:	009b      	lsls	r3, r3, #2
 800876c:	440b      	add	r3, r1
 800876e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8008772:	2200      	movs	r2, #0
 8008774:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8008776:	7bfa      	ldrb	r2, [r7, #15]
 8008778:	6879      	ldr	r1, [r7, #4]
 800877a:	4613      	mov	r3, r2
 800877c:	00db      	lsls	r3, r3, #3
 800877e:	1a9b      	subs	r3, r3, r2
 8008780:	009b      	lsls	r3, r3, #2
 8008782:	440b      	add	r3, r1
 8008784:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8008788:	2200      	movs	r2, #0
 800878a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800878c:	7bfa      	ldrb	r2, [r7, #15]
 800878e:	6879      	ldr	r1, [r7, #4]
 8008790:	4613      	mov	r3, r2
 8008792:	00db      	lsls	r3, r3, #3
 8008794:	1a9b      	subs	r3, r3, r2
 8008796:	009b      	lsls	r3, r3, #2
 8008798:	440b      	add	r3, r1
 800879a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800879e:	2200      	movs	r2, #0
 80087a0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80087a2:	7bfb      	ldrb	r3, [r7, #15]
 80087a4:	3301      	adds	r3, #1
 80087a6:	73fb      	strb	r3, [r7, #15]
 80087a8:	7bfa      	ldrb	r2, [r7, #15]
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	685b      	ldr	r3, [r3, #4]
 80087ae:	429a      	cmp	r2, r3
 80087b0:	d3b5      	bcc.n	800871e <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	603b      	str	r3, [r7, #0]
 80087b8:	687e      	ldr	r6, [r7, #4]
 80087ba:	466d      	mov	r5, sp
 80087bc:	f106 0410 	add.w	r4, r6, #16
 80087c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80087c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80087c4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80087c6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80087c8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80087cc:	e885 0003 	stmia.w	r5, {r0, r1}
 80087d0:	1d33      	adds	r3, r6, #4
 80087d2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80087d4:	6838      	ldr	r0, [r7, #0]
 80087d6:	f003 ff93 	bl	800c700 <USB_DevInit>
 80087da:	4603      	mov	r3, r0
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d005      	beq.n	80087ec <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	2202      	movs	r2, #2
 80087e4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80087e8:	2301      	movs	r3, #1
 80087ea:	e00d      	b.n	8008808 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2200      	movs	r2, #0
 80087f0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	2201      	movs	r2, #1
 80087f8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	4618      	mov	r0, r3
 8008802:	f005 f80f 	bl	800d824 <USB_DevDisconnect>

  return HAL_OK;
 8008806:	2300      	movs	r3, #0
}
 8008808:	4618      	mov	r0, r3
 800880a:	3714      	adds	r7, #20
 800880c:	46bd      	mov	sp, r7
 800880e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008810 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8008810:	b580      	push	{r7, lr}
 8008812:	b084      	sub	sp, #16
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8008824:	2b01      	cmp	r3, #1
 8008826:	d101      	bne.n	800882c <HAL_PCD_Start+0x1c>
 8008828:	2302      	movs	r3, #2
 800882a:	e020      	b.n	800886e <HAL_PCD_Start+0x5e>
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2201      	movs	r2, #1
 8008830:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008838:	2b01      	cmp	r3, #1
 800883a:	d109      	bne.n	8008850 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8008840:	2b01      	cmp	r3, #1
 8008842:	d005      	beq.n	8008850 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008848:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	4618      	mov	r0, r3
 8008856:	f003 fee5 	bl	800c624 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	4618      	mov	r0, r3
 8008860:	f004 ffbf 	bl	800d7e2 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	2200      	movs	r2, #0
 8008868:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800886c:	2300      	movs	r3, #0
}
 800886e:	4618      	mov	r0, r3
 8008870:	3710      	adds	r7, #16
 8008872:	46bd      	mov	sp, r7
 8008874:	bd80      	pop	{r7, pc}

08008876 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8008876:	b590      	push	{r4, r7, lr}
 8008878:	b08d      	sub	sp, #52	; 0x34
 800887a:	af00      	add	r7, sp, #0
 800887c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008884:	6a3b      	ldr	r3, [r7, #32]
 8008886:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	4618      	mov	r0, r3
 800888e:	f005 f87d 	bl	800d98c <USB_GetMode>
 8008892:	4603      	mov	r3, r0
 8008894:	2b00      	cmp	r3, #0
 8008896:	f040 839d 	bne.w	8008fd4 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	4618      	mov	r0, r3
 80088a0:	f004 ffe1 	bl	800d866 <USB_ReadInterrupts>
 80088a4:	4603      	mov	r3, r0
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	f000 8393 	beq.w	8008fd2 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	4618      	mov	r0, r3
 80088b2:	f004 ffd8 	bl	800d866 <USB_ReadInterrupts>
 80088b6:	4603      	mov	r3, r0
 80088b8:	f003 0302 	and.w	r3, r3, #2
 80088bc:	2b02      	cmp	r3, #2
 80088be:	d107      	bne.n	80088d0 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	695a      	ldr	r2, [r3, #20]
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	f002 0202 	and.w	r2, r2, #2
 80088ce:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	4618      	mov	r0, r3
 80088d6:	f004 ffc6 	bl	800d866 <USB_ReadInterrupts>
 80088da:	4603      	mov	r3, r0
 80088dc:	f003 0310 	and.w	r3, r3, #16
 80088e0:	2b10      	cmp	r3, #16
 80088e2:	d161      	bne.n	80089a8 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	699a      	ldr	r2, [r3, #24]
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	f022 0210 	bic.w	r2, r2, #16
 80088f2:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 80088f4:	6a3b      	ldr	r3, [r7, #32]
 80088f6:	6a1b      	ldr	r3, [r3, #32]
 80088f8:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 80088fa:	69bb      	ldr	r3, [r7, #24]
 80088fc:	f003 020f 	and.w	r2, r3, #15
 8008900:	4613      	mov	r3, r2
 8008902:	00db      	lsls	r3, r3, #3
 8008904:	1a9b      	subs	r3, r3, r2
 8008906:	009b      	lsls	r3, r3, #2
 8008908:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800890c:	687a      	ldr	r2, [r7, #4]
 800890e:	4413      	add	r3, r2
 8008910:	3304      	adds	r3, #4
 8008912:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8008914:	69bb      	ldr	r3, [r7, #24]
 8008916:	0c5b      	lsrs	r3, r3, #17
 8008918:	f003 030f 	and.w	r3, r3, #15
 800891c:	2b02      	cmp	r3, #2
 800891e:	d124      	bne.n	800896a <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8008920:	69ba      	ldr	r2, [r7, #24]
 8008922:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8008926:	4013      	ands	r3, r2
 8008928:	2b00      	cmp	r3, #0
 800892a:	d035      	beq.n	8008998 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800892c:	697b      	ldr	r3, [r7, #20]
 800892e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8008930:	69bb      	ldr	r3, [r7, #24]
 8008932:	091b      	lsrs	r3, r3, #4
 8008934:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8008936:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800893a:	b29b      	uxth	r3, r3
 800893c:	461a      	mov	r2, r3
 800893e:	6a38      	ldr	r0, [r7, #32]
 8008940:	f004 fdfd 	bl	800d53e <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008944:	697b      	ldr	r3, [r7, #20]
 8008946:	68da      	ldr	r2, [r3, #12]
 8008948:	69bb      	ldr	r3, [r7, #24]
 800894a:	091b      	lsrs	r3, r3, #4
 800894c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008950:	441a      	add	r2, r3
 8008952:	697b      	ldr	r3, [r7, #20]
 8008954:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008956:	697b      	ldr	r3, [r7, #20]
 8008958:	699a      	ldr	r2, [r3, #24]
 800895a:	69bb      	ldr	r3, [r7, #24]
 800895c:	091b      	lsrs	r3, r3, #4
 800895e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008962:	441a      	add	r2, r3
 8008964:	697b      	ldr	r3, [r7, #20]
 8008966:	619a      	str	r2, [r3, #24]
 8008968:	e016      	b.n	8008998 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 800896a:	69bb      	ldr	r3, [r7, #24]
 800896c:	0c5b      	lsrs	r3, r3, #17
 800896e:	f003 030f 	and.w	r3, r3, #15
 8008972:	2b06      	cmp	r3, #6
 8008974:	d110      	bne.n	8008998 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800897c:	2208      	movs	r2, #8
 800897e:	4619      	mov	r1, r3
 8008980:	6a38      	ldr	r0, [r7, #32]
 8008982:	f004 fddc 	bl	800d53e <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008986:	697b      	ldr	r3, [r7, #20]
 8008988:	699a      	ldr	r2, [r3, #24]
 800898a:	69bb      	ldr	r3, [r7, #24]
 800898c:	091b      	lsrs	r3, r3, #4
 800898e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008992:	441a      	add	r2, r3
 8008994:	697b      	ldr	r3, [r7, #20]
 8008996:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	699a      	ldr	r2, [r3, #24]
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	f042 0210 	orr.w	r2, r2, #16
 80089a6:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	4618      	mov	r0, r3
 80089ae:	f004 ff5a 	bl	800d866 <USB_ReadInterrupts>
 80089b2:	4603      	mov	r3, r0
 80089b4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80089b8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80089bc:	d16e      	bne.n	8008a9c <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 80089be:	2300      	movs	r3, #0
 80089c0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	4618      	mov	r0, r3
 80089c8:	f004 ff60 	bl	800d88c <USB_ReadDevAllOutEpInterrupt>
 80089cc:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80089ce:	e062      	b.n	8008a96 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 80089d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089d2:	f003 0301 	and.w	r3, r3, #1
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d057      	beq.n	8008a8a <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80089e0:	b2d2      	uxtb	r2, r2
 80089e2:	4611      	mov	r1, r2
 80089e4:	4618      	mov	r0, r3
 80089e6:	f004 ff85 	bl	800d8f4 <USB_ReadDevOutEPInterrupt>
 80089ea:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80089ec:	693b      	ldr	r3, [r7, #16]
 80089ee:	f003 0301 	and.w	r3, r3, #1
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d00c      	beq.n	8008a10 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80089f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089f8:	015a      	lsls	r2, r3, #5
 80089fa:	69fb      	ldr	r3, [r7, #28]
 80089fc:	4413      	add	r3, r2
 80089fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a02:	461a      	mov	r2, r3
 8008a04:	2301      	movs	r3, #1
 8008a06:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8008a08:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008a0a:	6878      	ldr	r0, [r7, #4]
 8008a0c:	f000 fdb0 	bl	8009570 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8008a10:	693b      	ldr	r3, [r7, #16]
 8008a12:	f003 0308 	and.w	r3, r3, #8
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d00c      	beq.n	8008a34 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8008a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a1c:	015a      	lsls	r2, r3, #5
 8008a1e:	69fb      	ldr	r3, [r7, #28]
 8008a20:	4413      	add	r3, r2
 8008a22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a26:	461a      	mov	r2, r3
 8008a28:	2308      	movs	r3, #8
 8008a2a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8008a2c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008a2e:	6878      	ldr	r0, [r7, #4]
 8008a30:	f000 feaa 	bl	8009788 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8008a34:	693b      	ldr	r3, [r7, #16]
 8008a36:	f003 0310 	and.w	r3, r3, #16
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d008      	beq.n	8008a50 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8008a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a40:	015a      	lsls	r2, r3, #5
 8008a42:	69fb      	ldr	r3, [r7, #28]
 8008a44:	4413      	add	r3, r2
 8008a46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a4a:	461a      	mov	r2, r3
 8008a4c:	2310      	movs	r3, #16
 8008a4e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8008a50:	693b      	ldr	r3, [r7, #16]
 8008a52:	f003 0320 	and.w	r3, r3, #32
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d008      	beq.n	8008a6c <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a5c:	015a      	lsls	r2, r3, #5
 8008a5e:	69fb      	ldr	r3, [r7, #28]
 8008a60:	4413      	add	r3, r2
 8008a62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a66:	461a      	mov	r2, r3
 8008a68:	2320      	movs	r3, #32
 8008a6a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8008a6c:	693b      	ldr	r3, [r7, #16]
 8008a6e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d009      	beq.n	8008a8a <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8008a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a78:	015a      	lsls	r2, r3, #5
 8008a7a:	69fb      	ldr	r3, [r7, #28]
 8008a7c:	4413      	add	r3, r2
 8008a7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a82:	461a      	mov	r2, r3
 8008a84:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008a88:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8008a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a8c:	3301      	adds	r3, #1
 8008a8e:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8008a90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a92:	085b      	lsrs	r3, r3, #1
 8008a94:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8008a96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d199      	bne.n	80089d0 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	4618      	mov	r0, r3
 8008aa2:	f004 fee0 	bl	800d866 <USB_ReadInterrupts>
 8008aa6:	4603      	mov	r3, r0
 8008aa8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008aac:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008ab0:	f040 80c0 	bne.w	8008c34 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	4618      	mov	r0, r3
 8008aba:	f004 ff01 	bl	800d8c0 <USB_ReadDevAllInEpInterrupt>
 8008abe:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8008ac0:	2300      	movs	r3, #0
 8008ac2:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8008ac4:	e0b2      	b.n	8008c2c <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8008ac6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ac8:	f003 0301 	and.w	r3, r3, #1
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	f000 80a7 	beq.w	8008c20 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ad8:	b2d2      	uxtb	r2, r2
 8008ada:	4611      	mov	r1, r2
 8008adc:	4618      	mov	r0, r3
 8008ade:	f004 ff27 	bl	800d930 <USB_ReadDevInEPInterrupt>
 8008ae2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8008ae4:	693b      	ldr	r3, [r7, #16]
 8008ae6:	f003 0301 	and.w	r3, r3, #1
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d057      	beq.n	8008b9e <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8008aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008af0:	f003 030f 	and.w	r3, r3, #15
 8008af4:	2201      	movs	r2, #1
 8008af6:	fa02 f303 	lsl.w	r3, r2, r3
 8008afa:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008afc:	69fb      	ldr	r3, [r7, #28]
 8008afe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b02:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	43db      	mvns	r3, r3
 8008b08:	69f9      	ldr	r1, [r7, #28]
 8008b0a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008b0e:	4013      	ands	r3, r2
 8008b10:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8008b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b14:	015a      	lsls	r2, r3, #5
 8008b16:	69fb      	ldr	r3, [r7, #28]
 8008b18:	4413      	add	r3, r2
 8008b1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b1e:	461a      	mov	r2, r3
 8008b20:	2301      	movs	r3, #1
 8008b22:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	691b      	ldr	r3, [r3, #16]
 8008b28:	2b01      	cmp	r3, #1
 8008b2a:	d132      	bne.n	8008b92 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8008b2c:	6879      	ldr	r1, [r7, #4]
 8008b2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b30:	4613      	mov	r3, r2
 8008b32:	00db      	lsls	r3, r3, #3
 8008b34:	1a9b      	subs	r3, r3, r2
 8008b36:	009b      	lsls	r3, r3, #2
 8008b38:	440b      	add	r3, r1
 8008b3a:	3348      	adds	r3, #72	; 0x48
 8008b3c:	6819      	ldr	r1, [r3, #0]
 8008b3e:	6878      	ldr	r0, [r7, #4]
 8008b40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b42:	4613      	mov	r3, r2
 8008b44:	00db      	lsls	r3, r3, #3
 8008b46:	1a9b      	subs	r3, r3, r2
 8008b48:	009b      	lsls	r3, r3, #2
 8008b4a:	4403      	add	r3, r0
 8008b4c:	3344      	adds	r3, #68	; 0x44
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	4419      	add	r1, r3
 8008b52:	6878      	ldr	r0, [r7, #4]
 8008b54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b56:	4613      	mov	r3, r2
 8008b58:	00db      	lsls	r3, r3, #3
 8008b5a:	1a9b      	subs	r3, r3, r2
 8008b5c:	009b      	lsls	r3, r3, #2
 8008b5e:	4403      	add	r3, r0
 8008b60:	3348      	adds	r3, #72	; 0x48
 8008b62:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8008b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d113      	bne.n	8008b92 <HAL_PCD_IRQHandler+0x31c>
 8008b6a:	6879      	ldr	r1, [r7, #4]
 8008b6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b6e:	4613      	mov	r3, r2
 8008b70:	00db      	lsls	r3, r3, #3
 8008b72:	1a9b      	subs	r3, r3, r2
 8008b74:	009b      	lsls	r3, r3, #2
 8008b76:	440b      	add	r3, r1
 8008b78:	3350      	adds	r3, #80	; 0x50
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d108      	bne.n	8008b92 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	6818      	ldr	r0, [r3, #0]
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008b8a:	461a      	mov	r2, r3
 8008b8c:	2101      	movs	r1, #1
 8008b8e:	f004 ff2f 	bl	800d9f0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8008b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b94:	b2db      	uxtb	r3, r3
 8008b96:	4619      	mov	r1, r3
 8008b98:	6878      	ldr	r0, [r7, #4]
 8008b9a:	f00e fa38 	bl	801700e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8008b9e:	693b      	ldr	r3, [r7, #16]
 8008ba0:	f003 0308 	and.w	r3, r3, #8
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d008      	beq.n	8008bba <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8008ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008baa:	015a      	lsls	r2, r3, #5
 8008bac:	69fb      	ldr	r3, [r7, #28]
 8008bae:	4413      	add	r3, r2
 8008bb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008bb4:	461a      	mov	r2, r3
 8008bb6:	2308      	movs	r3, #8
 8008bb8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8008bba:	693b      	ldr	r3, [r7, #16]
 8008bbc:	f003 0310 	and.w	r3, r3, #16
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d008      	beq.n	8008bd6 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8008bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bc6:	015a      	lsls	r2, r3, #5
 8008bc8:	69fb      	ldr	r3, [r7, #28]
 8008bca:	4413      	add	r3, r2
 8008bcc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008bd0:	461a      	mov	r2, r3
 8008bd2:	2310      	movs	r3, #16
 8008bd4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8008bd6:	693b      	ldr	r3, [r7, #16]
 8008bd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d008      	beq.n	8008bf2 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8008be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008be2:	015a      	lsls	r2, r3, #5
 8008be4:	69fb      	ldr	r3, [r7, #28]
 8008be6:	4413      	add	r3, r2
 8008be8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008bec:	461a      	mov	r2, r3
 8008bee:	2340      	movs	r3, #64	; 0x40
 8008bf0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8008bf2:	693b      	ldr	r3, [r7, #16]
 8008bf4:	f003 0302 	and.w	r3, r3, #2
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d008      	beq.n	8008c0e <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8008bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bfe:	015a      	lsls	r2, r3, #5
 8008c00:	69fb      	ldr	r3, [r7, #28]
 8008c02:	4413      	add	r3, r2
 8008c04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c08:	461a      	mov	r2, r3
 8008c0a:	2302      	movs	r3, #2
 8008c0c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8008c0e:	693b      	ldr	r3, [r7, #16]
 8008c10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d003      	beq.n	8008c20 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8008c18:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008c1a:	6878      	ldr	r0, [r7, #4]
 8008c1c:	f000 fc1b 	bl	8009456 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8008c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c22:	3301      	adds	r3, #1
 8008c24:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8008c26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c28:	085b      	lsrs	r3, r3, #1
 8008c2a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8008c2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	f47f af49 	bne.w	8008ac6 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	4618      	mov	r0, r3
 8008c3a:	f004 fe14 	bl	800d866 <USB_ReadInterrupts>
 8008c3e:	4603      	mov	r3, r0
 8008c40:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008c44:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008c48:	d122      	bne.n	8008c90 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008c4a:	69fb      	ldr	r3, [r7, #28]
 8008c4c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c50:	685b      	ldr	r3, [r3, #4]
 8008c52:	69fa      	ldr	r2, [r7, #28]
 8008c54:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008c58:	f023 0301 	bic.w	r3, r3, #1
 8008c5c:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8008c64:	2b01      	cmp	r3, #1
 8008c66:	d108      	bne.n	8008c7a <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	2200      	movs	r2, #0
 8008c6c:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8008c70:	2100      	movs	r1, #0
 8008c72:	6878      	ldr	r0, [r7, #4]
 8008c74:	f000 fe26 	bl	80098c4 <HAL_PCDEx_LPM_Callback>
 8008c78:	e002      	b.n	8008c80 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8008c7a:	6878      	ldr	r0, [r7, #4]
 8008c7c:	f00e fa3e 	bl	80170fc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	695a      	ldr	r2, [r3, #20]
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8008c8e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	4618      	mov	r0, r3
 8008c96:	f004 fde6 	bl	800d866 <USB_ReadInterrupts>
 8008c9a:	4603      	mov	r3, r0
 8008c9c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008ca0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008ca4:	d112      	bne.n	8008ccc <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8008ca6:	69fb      	ldr	r3, [r7, #28]
 8008ca8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008cac:	689b      	ldr	r3, [r3, #8]
 8008cae:	f003 0301 	and.w	r3, r3, #1
 8008cb2:	2b01      	cmp	r3, #1
 8008cb4:	d102      	bne.n	8008cbc <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8008cb6:	6878      	ldr	r0, [r7, #4]
 8008cb8:	f00e f9fa 	bl	80170b0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	695a      	ldr	r2, [r3, #20]
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8008cca:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	4618      	mov	r0, r3
 8008cd2:	f004 fdc8 	bl	800d866 <USB_ReadInterrupts>
 8008cd6:	4603      	mov	r3, r0
 8008cd8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008cdc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ce0:	f040 80c7 	bne.w	8008e72 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008ce4:	69fb      	ldr	r3, [r7, #28]
 8008ce6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008cea:	685b      	ldr	r3, [r3, #4]
 8008cec:	69fa      	ldr	r2, [r7, #28]
 8008cee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008cf2:	f023 0301 	bic.w	r3, r3, #1
 8008cf6:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	2110      	movs	r1, #16
 8008cfe:	4618      	mov	r0, r3
 8008d00:	f003 fe62 	bl	800c9c8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008d04:	2300      	movs	r3, #0
 8008d06:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008d08:	e056      	b.n	8008db8 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8008d0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d0c:	015a      	lsls	r2, r3, #5
 8008d0e:	69fb      	ldr	r3, [r7, #28]
 8008d10:	4413      	add	r3, r2
 8008d12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d16:	461a      	mov	r2, r3
 8008d18:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008d1c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008d1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d20:	015a      	lsls	r2, r3, #5
 8008d22:	69fb      	ldr	r3, [r7, #28]
 8008d24:	4413      	add	r3, r2
 8008d26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008d2e:	0151      	lsls	r1, r2, #5
 8008d30:	69fa      	ldr	r2, [r7, #28]
 8008d32:	440a      	add	r2, r1
 8008d34:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008d38:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008d3c:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008d3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d40:	015a      	lsls	r2, r3, #5
 8008d42:	69fb      	ldr	r3, [r7, #28]
 8008d44:	4413      	add	r3, r2
 8008d46:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008d4e:	0151      	lsls	r1, r2, #5
 8008d50:	69fa      	ldr	r2, [r7, #28]
 8008d52:	440a      	add	r2, r1
 8008d54:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008d58:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008d5c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8008d5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d60:	015a      	lsls	r2, r3, #5
 8008d62:	69fb      	ldr	r3, [r7, #28]
 8008d64:	4413      	add	r3, r2
 8008d66:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d6a:	461a      	mov	r2, r3
 8008d6c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008d70:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008d72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d74:	015a      	lsls	r2, r3, #5
 8008d76:	69fb      	ldr	r3, [r7, #28]
 8008d78:	4413      	add	r3, r2
 8008d7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008d82:	0151      	lsls	r1, r2, #5
 8008d84:	69fa      	ldr	r2, [r7, #28]
 8008d86:	440a      	add	r2, r1
 8008d88:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008d8c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008d90:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008d92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d94:	015a      	lsls	r2, r3, #5
 8008d96:	69fb      	ldr	r3, [r7, #28]
 8008d98:	4413      	add	r3, r2
 8008d9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008da2:	0151      	lsls	r1, r2, #5
 8008da4:	69fa      	ldr	r2, [r7, #28]
 8008da6:	440a      	add	r2, r1
 8008da8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008dac:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008db0:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008db2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008db4:	3301      	adds	r3, #1
 8008db6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	685b      	ldr	r3, [r3, #4]
 8008dbc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008dbe:	429a      	cmp	r2, r3
 8008dc0:	d3a3      	bcc.n	8008d0a <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8008dc2:	69fb      	ldr	r3, [r7, #28]
 8008dc4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008dc8:	69db      	ldr	r3, [r3, #28]
 8008dca:	69fa      	ldr	r2, [r7, #28]
 8008dcc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008dd0:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8008dd4:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d016      	beq.n	8008e0c <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8008dde:	69fb      	ldr	r3, [r7, #28]
 8008de0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008de4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008de8:	69fa      	ldr	r2, [r7, #28]
 8008dea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008dee:	f043 030b 	orr.w	r3, r3, #11
 8008df2:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8008df6:	69fb      	ldr	r3, [r7, #28]
 8008df8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008dfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008dfe:	69fa      	ldr	r2, [r7, #28]
 8008e00:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008e04:	f043 030b 	orr.w	r3, r3, #11
 8008e08:	6453      	str	r3, [r2, #68]	; 0x44
 8008e0a:	e015      	b.n	8008e38 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8008e0c:	69fb      	ldr	r3, [r7, #28]
 8008e0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e12:	695b      	ldr	r3, [r3, #20]
 8008e14:	69fa      	ldr	r2, [r7, #28]
 8008e16:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008e1a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008e1e:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8008e22:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8008e24:	69fb      	ldr	r3, [r7, #28]
 8008e26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e2a:	691b      	ldr	r3, [r3, #16]
 8008e2c:	69fa      	ldr	r2, [r7, #28]
 8008e2e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008e32:	f043 030b 	orr.w	r3, r3, #11
 8008e36:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8008e38:	69fb      	ldr	r3, [r7, #28]
 8008e3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	69fa      	ldr	r2, [r7, #28]
 8008e42:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008e46:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008e4a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	6818      	ldr	r0, [r3, #0]
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	691b      	ldr	r3, [r3, #16]
 8008e54:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8008e5c:	461a      	mov	r2, r3
 8008e5e:	f004 fdc7 	bl	800d9f0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	695a      	ldr	r2, [r3, #20]
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8008e70:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	4618      	mov	r0, r3
 8008e78:	f004 fcf5 	bl	800d866 <USB_ReadInterrupts>
 8008e7c:	4603      	mov	r3, r0
 8008e7e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008e82:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008e86:	d124      	bne.n	8008ed2 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	4618      	mov	r0, r3
 8008e8e:	f004 fd8b 	bl	800d9a8 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	4618      	mov	r0, r3
 8008e98:	f003 fdf3 	bl	800ca82 <USB_GetDevSpeed>
 8008e9c:	4603      	mov	r3, r0
 8008e9e:	461a      	mov	r2, r3
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681c      	ldr	r4, [r3, #0]
 8008ea8:	f001 f958 	bl	800a15c <HAL_RCC_GetHCLKFreq>
 8008eac:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8008eb2:	b2db      	uxtb	r3, r3
 8008eb4:	461a      	mov	r2, r3
 8008eb6:	4620      	mov	r0, r4
 8008eb8:	f003 fb12 	bl	800c4e0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8008ebc:	6878      	ldr	r0, [r7, #4]
 8008ebe:	f00e f8ce 	bl	801705e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	695a      	ldr	r2, [r3, #20]
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8008ed0:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	4618      	mov	r0, r3
 8008ed8:	f004 fcc5 	bl	800d866 <USB_ReadInterrupts>
 8008edc:	4603      	mov	r3, r0
 8008ede:	f003 0308 	and.w	r3, r3, #8
 8008ee2:	2b08      	cmp	r3, #8
 8008ee4:	d10a      	bne.n	8008efc <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8008ee6:	6878      	ldr	r0, [r7, #4]
 8008ee8:	f00e f8ab 	bl	8017042 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	695a      	ldr	r2, [r3, #20]
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	f002 0208 	and.w	r2, r2, #8
 8008efa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	4618      	mov	r0, r3
 8008f02:	f004 fcb0 	bl	800d866 <USB_ReadInterrupts>
 8008f06:	4603      	mov	r3, r0
 8008f08:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008f0c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008f10:	d10f      	bne.n	8008f32 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8008f12:	2300      	movs	r3, #0
 8008f14:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8008f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f18:	b2db      	uxtb	r3, r3
 8008f1a:	4619      	mov	r1, r3
 8008f1c:	6878      	ldr	r0, [r7, #4]
 8008f1e:	f00e f90d 	bl	801713c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	695a      	ldr	r2, [r3, #20]
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8008f30:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	4618      	mov	r0, r3
 8008f38:	f004 fc95 	bl	800d866 <USB_ReadInterrupts>
 8008f3c:	4603      	mov	r3, r0
 8008f3e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008f42:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008f46:	d10f      	bne.n	8008f68 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8008f48:	2300      	movs	r3, #0
 8008f4a:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8008f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f4e:	b2db      	uxtb	r3, r3
 8008f50:	4619      	mov	r1, r3
 8008f52:	6878      	ldr	r0, [r7, #4]
 8008f54:	f00e f8e0 	bl	8017118 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	695a      	ldr	r2, [r3, #20]
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8008f66:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	4618      	mov	r0, r3
 8008f6e:	f004 fc7a 	bl	800d866 <USB_ReadInterrupts>
 8008f72:	4603      	mov	r3, r0
 8008f74:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008f78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008f7c:	d10a      	bne.n	8008f94 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8008f7e:	6878      	ldr	r0, [r7, #4]
 8008f80:	f00e f8ee 	bl	8017160 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	695a      	ldr	r2, [r3, #20]
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8008f92:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	4618      	mov	r0, r3
 8008f9a:	f004 fc64 	bl	800d866 <USB_ReadInterrupts>
 8008f9e:	4603      	mov	r3, r0
 8008fa0:	f003 0304 	and.w	r3, r3, #4
 8008fa4:	2b04      	cmp	r3, #4
 8008fa6:	d115      	bne.n	8008fd4 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	685b      	ldr	r3, [r3, #4]
 8008fae:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8008fb0:	69bb      	ldr	r3, [r7, #24]
 8008fb2:	f003 0304 	and.w	r3, r3, #4
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d002      	beq.n	8008fc0 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8008fba:	6878      	ldr	r0, [r7, #4]
 8008fbc:	f00e f8de 	bl	801717c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	6859      	ldr	r1, [r3, #4]
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	69ba      	ldr	r2, [r7, #24]
 8008fcc:	430a      	orrs	r2, r1
 8008fce:	605a      	str	r2, [r3, #4]
 8008fd0:	e000      	b.n	8008fd4 <HAL_PCD_IRQHandler+0x75e>
      return;
 8008fd2:	bf00      	nop
    }
  }
}
 8008fd4:	3734      	adds	r7, #52	; 0x34
 8008fd6:	46bd      	mov	sp, r7
 8008fd8:	bd90      	pop	{r4, r7, pc}

08008fda <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8008fda:	b580      	push	{r7, lr}
 8008fdc:	b082      	sub	sp, #8
 8008fde:	af00      	add	r7, sp, #0
 8008fe0:	6078      	str	r0, [r7, #4]
 8008fe2:	460b      	mov	r3, r1
 8008fe4:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8008fec:	2b01      	cmp	r3, #1
 8008fee:	d101      	bne.n	8008ff4 <HAL_PCD_SetAddress+0x1a>
 8008ff0:	2302      	movs	r3, #2
 8008ff2:	e013      	b.n	800901c <HAL_PCD_SetAddress+0x42>
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	2201      	movs	r2, #1
 8008ff8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	78fa      	ldrb	r2, [r7, #3]
 8009000:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	78fa      	ldrb	r2, [r7, #3]
 800900a:	4611      	mov	r1, r2
 800900c:	4618      	mov	r0, r3
 800900e:	f004 fbc2 	bl	800d796 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	2200      	movs	r2, #0
 8009016:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800901a:	2300      	movs	r3, #0
}
 800901c:	4618      	mov	r0, r3
 800901e:	3708      	adds	r7, #8
 8009020:	46bd      	mov	sp, r7
 8009022:	bd80      	pop	{r7, pc}

08009024 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8009024:	b580      	push	{r7, lr}
 8009026:	b084      	sub	sp, #16
 8009028:	af00      	add	r7, sp, #0
 800902a:	6078      	str	r0, [r7, #4]
 800902c:	4608      	mov	r0, r1
 800902e:	4611      	mov	r1, r2
 8009030:	461a      	mov	r2, r3
 8009032:	4603      	mov	r3, r0
 8009034:	70fb      	strb	r3, [r7, #3]
 8009036:	460b      	mov	r3, r1
 8009038:	803b      	strh	r3, [r7, #0]
 800903a:	4613      	mov	r3, r2
 800903c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800903e:	2300      	movs	r3, #0
 8009040:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009042:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009046:	2b00      	cmp	r3, #0
 8009048:	da0f      	bge.n	800906a <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800904a:	78fb      	ldrb	r3, [r7, #3]
 800904c:	f003 020f 	and.w	r2, r3, #15
 8009050:	4613      	mov	r3, r2
 8009052:	00db      	lsls	r3, r3, #3
 8009054:	1a9b      	subs	r3, r3, r2
 8009056:	009b      	lsls	r3, r3, #2
 8009058:	3338      	adds	r3, #56	; 0x38
 800905a:	687a      	ldr	r2, [r7, #4]
 800905c:	4413      	add	r3, r2
 800905e:	3304      	adds	r3, #4
 8009060:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	2201      	movs	r2, #1
 8009066:	705a      	strb	r2, [r3, #1]
 8009068:	e00f      	b.n	800908a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800906a:	78fb      	ldrb	r3, [r7, #3]
 800906c:	f003 020f 	and.w	r2, r3, #15
 8009070:	4613      	mov	r3, r2
 8009072:	00db      	lsls	r3, r3, #3
 8009074:	1a9b      	subs	r3, r3, r2
 8009076:	009b      	lsls	r3, r3, #2
 8009078:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800907c:	687a      	ldr	r2, [r7, #4]
 800907e:	4413      	add	r3, r2
 8009080:	3304      	adds	r3, #4
 8009082:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	2200      	movs	r2, #0
 8009088:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800908a:	78fb      	ldrb	r3, [r7, #3]
 800908c:	f003 030f 	and.w	r3, r3, #15
 8009090:	b2da      	uxtb	r2, r3
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8009096:	883a      	ldrh	r2, [r7, #0]
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	78ba      	ldrb	r2, [r7, #2]
 80090a0:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	785b      	ldrb	r3, [r3, #1]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d004      	beq.n	80090b4 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	781b      	ldrb	r3, [r3, #0]
 80090ae:	b29a      	uxth	r2, r3
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80090b4:	78bb      	ldrb	r3, [r7, #2]
 80090b6:	2b02      	cmp	r3, #2
 80090b8:	d102      	bne.n	80090c0 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	2200      	movs	r2, #0
 80090be:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80090c6:	2b01      	cmp	r3, #1
 80090c8:	d101      	bne.n	80090ce <HAL_PCD_EP_Open+0xaa>
 80090ca:	2302      	movs	r3, #2
 80090cc:	e00e      	b.n	80090ec <HAL_PCD_EP_Open+0xc8>
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	2201      	movs	r2, #1
 80090d2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	68f9      	ldr	r1, [r7, #12]
 80090dc:	4618      	mov	r0, r3
 80090de:	f003 fcf5 	bl	800cacc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	2200      	movs	r2, #0
 80090e6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 80090ea:	7afb      	ldrb	r3, [r7, #11]
}
 80090ec:	4618      	mov	r0, r3
 80090ee:	3710      	adds	r7, #16
 80090f0:	46bd      	mov	sp, r7
 80090f2:	bd80      	pop	{r7, pc}

080090f4 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80090f4:	b580      	push	{r7, lr}
 80090f6:	b084      	sub	sp, #16
 80090f8:	af00      	add	r7, sp, #0
 80090fa:	6078      	str	r0, [r7, #4]
 80090fc:	460b      	mov	r3, r1
 80090fe:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009100:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009104:	2b00      	cmp	r3, #0
 8009106:	da0f      	bge.n	8009128 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009108:	78fb      	ldrb	r3, [r7, #3]
 800910a:	f003 020f 	and.w	r2, r3, #15
 800910e:	4613      	mov	r3, r2
 8009110:	00db      	lsls	r3, r3, #3
 8009112:	1a9b      	subs	r3, r3, r2
 8009114:	009b      	lsls	r3, r3, #2
 8009116:	3338      	adds	r3, #56	; 0x38
 8009118:	687a      	ldr	r2, [r7, #4]
 800911a:	4413      	add	r3, r2
 800911c:	3304      	adds	r3, #4
 800911e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	2201      	movs	r2, #1
 8009124:	705a      	strb	r2, [r3, #1]
 8009126:	e00f      	b.n	8009148 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009128:	78fb      	ldrb	r3, [r7, #3]
 800912a:	f003 020f 	and.w	r2, r3, #15
 800912e:	4613      	mov	r3, r2
 8009130:	00db      	lsls	r3, r3, #3
 8009132:	1a9b      	subs	r3, r3, r2
 8009134:	009b      	lsls	r3, r3, #2
 8009136:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800913a:	687a      	ldr	r2, [r7, #4]
 800913c:	4413      	add	r3, r2
 800913e:	3304      	adds	r3, #4
 8009140:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	2200      	movs	r2, #0
 8009146:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8009148:	78fb      	ldrb	r3, [r7, #3]
 800914a:	f003 030f 	and.w	r3, r3, #15
 800914e:	b2da      	uxtb	r2, r3
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800915a:	2b01      	cmp	r3, #1
 800915c:	d101      	bne.n	8009162 <HAL_PCD_EP_Close+0x6e>
 800915e:	2302      	movs	r3, #2
 8009160:	e00e      	b.n	8009180 <HAL_PCD_EP_Close+0x8c>
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	2201      	movs	r2, #1
 8009166:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	68f9      	ldr	r1, [r7, #12]
 8009170:	4618      	mov	r0, r3
 8009172:	f003 fd33 	bl	800cbdc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	2200      	movs	r2, #0
 800917a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 800917e:	2300      	movs	r3, #0
}
 8009180:	4618      	mov	r0, r3
 8009182:	3710      	adds	r7, #16
 8009184:	46bd      	mov	sp, r7
 8009186:	bd80      	pop	{r7, pc}

08009188 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009188:	b580      	push	{r7, lr}
 800918a:	b086      	sub	sp, #24
 800918c:	af00      	add	r7, sp, #0
 800918e:	60f8      	str	r0, [r7, #12]
 8009190:	607a      	str	r2, [r7, #4]
 8009192:	603b      	str	r3, [r7, #0]
 8009194:	460b      	mov	r3, r1
 8009196:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009198:	7afb      	ldrb	r3, [r7, #11]
 800919a:	f003 020f 	and.w	r2, r3, #15
 800919e:	4613      	mov	r3, r2
 80091a0:	00db      	lsls	r3, r3, #3
 80091a2:	1a9b      	subs	r3, r3, r2
 80091a4:	009b      	lsls	r3, r3, #2
 80091a6:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80091aa:	68fa      	ldr	r2, [r7, #12]
 80091ac:	4413      	add	r3, r2
 80091ae:	3304      	adds	r3, #4
 80091b0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80091b2:	697b      	ldr	r3, [r7, #20]
 80091b4:	687a      	ldr	r2, [r7, #4]
 80091b6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80091b8:	697b      	ldr	r3, [r7, #20]
 80091ba:	683a      	ldr	r2, [r7, #0]
 80091bc:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80091be:	697b      	ldr	r3, [r7, #20]
 80091c0:	2200      	movs	r2, #0
 80091c2:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 80091c4:	697b      	ldr	r3, [r7, #20]
 80091c6:	2200      	movs	r2, #0
 80091c8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80091ca:	7afb      	ldrb	r3, [r7, #11]
 80091cc:	f003 030f 	and.w	r3, r3, #15
 80091d0:	b2da      	uxtb	r2, r3
 80091d2:	697b      	ldr	r3, [r7, #20]
 80091d4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	691b      	ldr	r3, [r3, #16]
 80091da:	2b01      	cmp	r3, #1
 80091dc:	d102      	bne.n	80091e4 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80091de:	687a      	ldr	r2, [r7, #4]
 80091e0:	697b      	ldr	r3, [r7, #20]
 80091e2:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80091e4:	7afb      	ldrb	r3, [r7, #11]
 80091e6:	f003 030f 	and.w	r3, r3, #15
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d109      	bne.n	8009202 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	6818      	ldr	r0, [r3, #0]
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	691b      	ldr	r3, [r3, #16]
 80091f6:	b2db      	uxtb	r3, r3
 80091f8:	461a      	mov	r2, r3
 80091fa:	6979      	ldr	r1, [r7, #20]
 80091fc:	f004 f80e 	bl	800d21c <USB_EP0StartXfer>
 8009200:	e008      	b.n	8009214 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	6818      	ldr	r0, [r3, #0]
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	691b      	ldr	r3, [r3, #16]
 800920a:	b2db      	uxtb	r3, r3
 800920c:	461a      	mov	r2, r3
 800920e:	6979      	ldr	r1, [r7, #20]
 8009210:	f003 fdc0 	bl	800cd94 <USB_EPStartXfer>
  }

  return HAL_OK;
 8009214:	2300      	movs	r3, #0
}
 8009216:	4618      	mov	r0, r3
 8009218:	3718      	adds	r7, #24
 800921a:	46bd      	mov	sp, r7
 800921c:	bd80      	pop	{r7, pc}

0800921e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800921e:	b480      	push	{r7}
 8009220:	b083      	sub	sp, #12
 8009222:	af00      	add	r7, sp, #0
 8009224:	6078      	str	r0, [r7, #4]
 8009226:	460b      	mov	r3, r1
 8009228:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800922a:	78fb      	ldrb	r3, [r7, #3]
 800922c:	f003 020f 	and.w	r2, r3, #15
 8009230:	6879      	ldr	r1, [r7, #4]
 8009232:	4613      	mov	r3, r2
 8009234:	00db      	lsls	r3, r3, #3
 8009236:	1a9b      	subs	r3, r3, r2
 8009238:	009b      	lsls	r3, r3, #2
 800923a:	440b      	add	r3, r1
 800923c:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8009240:	681b      	ldr	r3, [r3, #0]
}
 8009242:	4618      	mov	r0, r3
 8009244:	370c      	adds	r7, #12
 8009246:	46bd      	mov	sp, r7
 8009248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800924c:	4770      	bx	lr

0800924e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800924e:	b580      	push	{r7, lr}
 8009250:	b086      	sub	sp, #24
 8009252:	af00      	add	r7, sp, #0
 8009254:	60f8      	str	r0, [r7, #12]
 8009256:	607a      	str	r2, [r7, #4]
 8009258:	603b      	str	r3, [r7, #0]
 800925a:	460b      	mov	r3, r1
 800925c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800925e:	7afb      	ldrb	r3, [r7, #11]
 8009260:	f003 020f 	and.w	r2, r3, #15
 8009264:	4613      	mov	r3, r2
 8009266:	00db      	lsls	r3, r3, #3
 8009268:	1a9b      	subs	r3, r3, r2
 800926a:	009b      	lsls	r3, r3, #2
 800926c:	3338      	adds	r3, #56	; 0x38
 800926e:	68fa      	ldr	r2, [r7, #12]
 8009270:	4413      	add	r3, r2
 8009272:	3304      	adds	r3, #4
 8009274:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009276:	697b      	ldr	r3, [r7, #20]
 8009278:	687a      	ldr	r2, [r7, #4]
 800927a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800927c:	697b      	ldr	r3, [r7, #20]
 800927e:	683a      	ldr	r2, [r7, #0]
 8009280:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8009282:	697b      	ldr	r3, [r7, #20]
 8009284:	2200      	movs	r2, #0
 8009286:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8009288:	697b      	ldr	r3, [r7, #20]
 800928a:	2201      	movs	r2, #1
 800928c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800928e:	7afb      	ldrb	r3, [r7, #11]
 8009290:	f003 030f 	and.w	r3, r3, #15
 8009294:	b2da      	uxtb	r2, r3
 8009296:	697b      	ldr	r3, [r7, #20]
 8009298:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	691b      	ldr	r3, [r3, #16]
 800929e:	2b01      	cmp	r3, #1
 80092a0:	d102      	bne.n	80092a8 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80092a2:	687a      	ldr	r2, [r7, #4]
 80092a4:	697b      	ldr	r3, [r7, #20]
 80092a6:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80092a8:	7afb      	ldrb	r3, [r7, #11]
 80092aa:	f003 030f 	and.w	r3, r3, #15
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d109      	bne.n	80092c6 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	6818      	ldr	r0, [r3, #0]
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	691b      	ldr	r3, [r3, #16]
 80092ba:	b2db      	uxtb	r3, r3
 80092bc:	461a      	mov	r2, r3
 80092be:	6979      	ldr	r1, [r7, #20]
 80092c0:	f003 ffac 	bl	800d21c <USB_EP0StartXfer>
 80092c4:	e008      	b.n	80092d8 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	6818      	ldr	r0, [r3, #0]
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	691b      	ldr	r3, [r3, #16]
 80092ce:	b2db      	uxtb	r3, r3
 80092d0:	461a      	mov	r2, r3
 80092d2:	6979      	ldr	r1, [r7, #20]
 80092d4:	f003 fd5e 	bl	800cd94 <USB_EPStartXfer>
  }

  return HAL_OK;
 80092d8:	2300      	movs	r3, #0
}
 80092da:	4618      	mov	r0, r3
 80092dc:	3718      	adds	r7, #24
 80092de:	46bd      	mov	sp, r7
 80092e0:	bd80      	pop	{r7, pc}

080092e2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80092e2:	b580      	push	{r7, lr}
 80092e4:	b084      	sub	sp, #16
 80092e6:	af00      	add	r7, sp, #0
 80092e8:	6078      	str	r0, [r7, #4]
 80092ea:	460b      	mov	r3, r1
 80092ec:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80092ee:	78fb      	ldrb	r3, [r7, #3]
 80092f0:	f003 020f 	and.w	r2, r3, #15
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	685b      	ldr	r3, [r3, #4]
 80092f8:	429a      	cmp	r2, r3
 80092fa:	d901      	bls.n	8009300 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80092fc:	2301      	movs	r3, #1
 80092fe:	e050      	b.n	80093a2 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009300:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009304:	2b00      	cmp	r3, #0
 8009306:	da0f      	bge.n	8009328 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009308:	78fb      	ldrb	r3, [r7, #3]
 800930a:	f003 020f 	and.w	r2, r3, #15
 800930e:	4613      	mov	r3, r2
 8009310:	00db      	lsls	r3, r3, #3
 8009312:	1a9b      	subs	r3, r3, r2
 8009314:	009b      	lsls	r3, r3, #2
 8009316:	3338      	adds	r3, #56	; 0x38
 8009318:	687a      	ldr	r2, [r7, #4]
 800931a:	4413      	add	r3, r2
 800931c:	3304      	adds	r3, #4
 800931e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	2201      	movs	r2, #1
 8009324:	705a      	strb	r2, [r3, #1]
 8009326:	e00d      	b.n	8009344 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8009328:	78fa      	ldrb	r2, [r7, #3]
 800932a:	4613      	mov	r3, r2
 800932c:	00db      	lsls	r3, r3, #3
 800932e:	1a9b      	subs	r3, r3, r2
 8009330:	009b      	lsls	r3, r3, #2
 8009332:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8009336:	687a      	ldr	r2, [r7, #4]
 8009338:	4413      	add	r3, r2
 800933a:	3304      	adds	r3, #4
 800933c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	2200      	movs	r2, #0
 8009342:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	2201      	movs	r2, #1
 8009348:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800934a:	78fb      	ldrb	r3, [r7, #3]
 800934c:	f003 030f 	and.w	r3, r3, #15
 8009350:	b2da      	uxtb	r2, r3
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800935c:	2b01      	cmp	r3, #1
 800935e:	d101      	bne.n	8009364 <HAL_PCD_EP_SetStall+0x82>
 8009360:	2302      	movs	r3, #2
 8009362:	e01e      	b.n	80093a2 <HAL_PCD_EP_SetStall+0xc0>
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	2201      	movs	r2, #1
 8009368:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	68f9      	ldr	r1, [r7, #12]
 8009372:	4618      	mov	r0, r3
 8009374:	f004 f93b 	bl	800d5ee <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009378:	78fb      	ldrb	r3, [r7, #3]
 800937a:	f003 030f 	and.w	r3, r3, #15
 800937e:	2b00      	cmp	r3, #0
 8009380:	d10a      	bne.n	8009398 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	6818      	ldr	r0, [r3, #0]
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	691b      	ldr	r3, [r3, #16]
 800938a:	b2d9      	uxtb	r1, r3
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009392:	461a      	mov	r2, r3
 8009394:	f004 fb2c 	bl	800d9f0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	2200      	movs	r2, #0
 800939c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80093a0:	2300      	movs	r3, #0
}
 80093a2:	4618      	mov	r0, r3
 80093a4:	3710      	adds	r7, #16
 80093a6:	46bd      	mov	sp, r7
 80093a8:	bd80      	pop	{r7, pc}

080093aa <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80093aa:	b580      	push	{r7, lr}
 80093ac:	b084      	sub	sp, #16
 80093ae:	af00      	add	r7, sp, #0
 80093b0:	6078      	str	r0, [r7, #4]
 80093b2:	460b      	mov	r3, r1
 80093b4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80093b6:	78fb      	ldrb	r3, [r7, #3]
 80093b8:	f003 020f 	and.w	r2, r3, #15
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	685b      	ldr	r3, [r3, #4]
 80093c0:	429a      	cmp	r2, r3
 80093c2:	d901      	bls.n	80093c8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80093c4:	2301      	movs	r3, #1
 80093c6:	e042      	b.n	800944e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80093c8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	da0f      	bge.n	80093f0 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80093d0:	78fb      	ldrb	r3, [r7, #3]
 80093d2:	f003 020f 	and.w	r2, r3, #15
 80093d6:	4613      	mov	r3, r2
 80093d8:	00db      	lsls	r3, r3, #3
 80093da:	1a9b      	subs	r3, r3, r2
 80093dc:	009b      	lsls	r3, r3, #2
 80093de:	3338      	adds	r3, #56	; 0x38
 80093e0:	687a      	ldr	r2, [r7, #4]
 80093e2:	4413      	add	r3, r2
 80093e4:	3304      	adds	r3, #4
 80093e6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	2201      	movs	r2, #1
 80093ec:	705a      	strb	r2, [r3, #1]
 80093ee:	e00f      	b.n	8009410 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80093f0:	78fb      	ldrb	r3, [r7, #3]
 80093f2:	f003 020f 	and.w	r2, r3, #15
 80093f6:	4613      	mov	r3, r2
 80093f8:	00db      	lsls	r3, r3, #3
 80093fa:	1a9b      	subs	r3, r3, r2
 80093fc:	009b      	lsls	r3, r3, #2
 80093fe:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8009402:	687a      	ldr	r2, [r7, #4]
 8009404:	4413      	add	r3, r2
 8009406:	3304      	adds	r3, #4
 8009408:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	2200      	movs	r2, #0
 800940e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	2200      	movs	r2, #0
 8009414:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009416:	78fb      	ldrb	r3, [r7, #3]
 8009418:	f003 030f 	and.w	r3, r3, #15
 800941c:	b2da      	uxtb	r2, r3
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8009428:	2b01      	cmp	r3, #1
 800942a:	d101      	bne.n	8009430 <HAL_PCD_EP_ClrStall+0x86>
 800942c:	2302      	movs	r3, #2
 800942e:	e00e      	b.n	800944e <HAL_PCD_EP_ClrStall+0xa4>
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	2201      	movs	r2, #1
 8009434:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	68f9      	ldr	r1, [r7, #12]
 800943e:	4618      	mov	r0, r3
 8009440:	f004 f943 	bl	800d6ca <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	2200      	movs	r2, #0
 8009448:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800944c:	2300      	movs	r3, #0
}
 800944e:	4618      	mov	r0, r3
 8009450:	3710      	adds	r7, #16
 8009452:	46bd      	mov	sp, r7
 8009454:	bd80      	pop	{r7, pc}

08009456 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009456:	b580      	push	{r7, lr}
 8009458:	b08a      	sub	sp, #40	; 0x28
 800945a:	af02      	add	r7, sp, #8
 800945c:	6078      	str	r0, [r7, #4]
 800945e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009466:	697b      	ldr	r3, [r7, #20]
 8009468:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800946a:	683a      	ldr	r2, [r7, #0]
 800946c:	4613      	mov	r3, r2
 800946e:	00db      	lsls	r3, r3, #3
 8009470:	1a9b      	subs	r3, r3, r2
 8009472:	009b      	lsls	r3, r3, #2
 8009474:	3338      	adds	r3, #56	; 0x38
 8009476:	687a      	ldr	r2, [r7, #4]
 8009478:	4413      	add	r3, r2
 800947a:	3304      	adds	r3, #4
 800947c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	699a      	ldr	r2, [r3, #24]
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	695b      	ldr	r3, [r3, #20]
 8009486:	429a      	cmp	r2, r3
 8009488:	d901      	bls.n	800948e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800948a:	2301      	movs	r3, #1
 800948c:	e06c      	b.n	8009568 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	695a      	ldr	r2, [r3, #20]
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	699b      	ldr	r3, [r3, #24]
 8009496:	1ad3      	subs	r3, r2, r3
 8009498:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	689b      	ldr	r3, [r3, #8]
 800949e:	69fa      	ldr	r2, [r7, #28]
 80094a0:	429a      	cmp	r2, r3
 80094a2:	d902      	bls.n	80094aa <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	689b      	ldr	r3, [r3, #8]
 80094a8:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80094aa:	69fb      	ldr	r3, [r7, #28]
 80094ac:	3303      	adds	r3, #3
 80094ae:	089b      	lsrs	r3, r3, #2
 80094b0:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80094b2:	e02b      	b.n	800950c <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	695a      	ldr	r2, [r3, #20]
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	699b      	ldr	r3, [r3, #24]
 80094bc:	1ad3      	subs	r3, r2, r3
 80094be:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	689b      	ldr	r3, [r3, #8]
 80094c4:	69fa      	ldr	r2, [r7, #28]
 80094c6:	429a      	cmp	r2, r3
 80094c8:	d902      	bls.n	80094d0 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	689b      	ldr	r3, [r3, #8]
 80094ce:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80094d0:	69fb      	ldr	r3, [r7, #28]
 80094d2:	3303      	adds	r3, #3
 80094d4:	089b      	lsrs	r3, r3, #2
 80094d6:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	68d9      	ldr	r1, [r3, #12]
 80094dc:	683b      	ldr	r3, [r7, #0]
 80094de:	b2da      	uxtb	r2, r3
 80094e0:	69fb      	ldr	r3, [r7, #28]
 80094e2:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80094e8:	b2db      	uxtb	r3, r3
 80094ea:	9300      	str	r3, [sp, #0]
 80094ec:	4603      	mov	r3, r0
 80094ee:	6978      	ldr	r0, [r7, #20]
 80094f0:	f003 ffe7 	bl	800d4c2 <USB_WritePacket>

    ep->xfer_buff  += len;
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	68da      	ldr	r2, [r3, #12]
 80094f8:	69fb      	ldr	r3, [r7, #28]
 80094fa:	441a      	add	r2, r3
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	699a      	ldr	r2, [r3, #24]
 8009504:	69fb      	ldr	r3, [r7, #28]
 8009506:	441a      	add	r2, r3
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800950c:	683b      	ldr	r3, [r7, #0]
 800950e:	015a      	lsls	r2, r3, #5
 8009510:	693b      	ldr	r3, [r7, #16]
 8009512:	4413      	add	r3, r2
 8009514:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009518:	699b      	ldr	r3, [r3, #24]
 800951a:	b29b      	uxth	r3, r3
 800951c:	69ba      	ldr	r2, [r7, #24]
 800951e:	429a      	cmp	r2, r3
 8009520:	d809      	bhi.n	8009536 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	699a      	ldr	r2, [r3, #24]
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800952a:	429a      	cmp	r2, r3
 800952c:	d203      	bcs.n	8009536 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	695b      	ldr	r3, [r3, #20]
 8009532:	2b00      	cmp	r3, #0
 8009534:	d1be      	bne.n	80094b4 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	695a      	ldr	r2, [r3, #20]
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	699b      	ldr	r3, [r3, #24]
 800953e:	429a      	cmp	r2, r3
 8009540:	d811      	bhi.n	8009566 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8009542:	683b      	ldr	r3, [r7, #0]
 8009544:	f003 030f 	and.w	r3, r3, #15
 8009548:	2201      	movs	r2, #1
 800954a:	fa02 f303 	lsl.w	r3, r2, r3
 800954e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8009550:	693b      	ldr	r3, [r7, #16]
 8009552:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009556:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009558:	68bb      	ldr	r3, [r7, #8]
 800955a:	43db      	mvns	r3, r3
 800955c:	6939      	ldr	r1, [r7, #16]
 800955e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009562:	4013      	ands	r3, r2
 8009564:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8009566:	2300      	movs	r3, #0
}
 8009568:	4618      	mov	r0, r3
 800956a:	3720      	adds	r7, #32
 800956c:	46bd      	mov	sp, r7
 800956e:	bd80      	pop	{r7, pc}

08009570 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009570:	b580      	push	{r7, lr}
 8009572:	b086      	sub	sp, #24
 8009574:	af00      	add	r7, sp, #0
 8009576:	6078      	str	r0, [r7, #4]
 8009578:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009580:	697b      	ldr	r3, [r7, #20]
 8009582:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009584:	697b      	ldr	r3, [r7, #20]
 8009586:	333c      	adds	r3, #60	; 0x3c
 8009588:	3304      	adds	r3, #4
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800958e:	683b      	ldr	r3, [r7, #0]
 8009590:	015a      	lsls	r2, r3, #5
 8009592:	693b      	ldr	r3, [r7, #16]
 8009594:	4413      	add	r3, r2
 8009596:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800959a:	689b      	ldr	r3, [r3, #8]
 800959c:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	691b      	ldr	r3, [r3, #16]
 80095a2:	2b01      	cmp	r3, #1
 80095a4:	f040 80a0 	bne.w	80096e8 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80095a8:	68bb      	ldr	r3, [r7, #8]
 80095aa:	f003 0308 	and.w	r3, r3, #8
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d015      	beq.n	80095de <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	4a72      	ldr	r2, [pc, #456]	; (8009780 <PCD_EP_OutXfrComplete_int+0x210>)
 80095b6:	4293      	cmp	r3, r2
 80095b8:	f240 80dd 	bls.w	8009776 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80095bc:	68bb      	ldr	r3, [r7, #8]
 80095be:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	f000 80d7 	beq.w	8009776 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80095c8:	683b      	ldr	r3, [r7, #0]
 80095ca:	015a      	lsls	r2, r3, #5
 80095cc:	693b      	ldr	r3, [r7, #16]
 80095ce:	4413      	add	r3, r2
 80095d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095d4:	461a      	mov	r2, r3
 80095d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80095da:	6093      	str	r3, [r2, #8]
 80095dc:	e0cb      	b.n	8009776 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80095de:	68bb      	ldr	r3, [r7, #8]
 80095e0:	f003 0320 	and.w	r3, r3, #32
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d009      	beq.n	80095fc <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80095e8:	683b      	ldr	r3, [r7, #0]
 80095ea:	015a      	lsls	r2, r3, #5
 80095ec:	693b      	ldr	r3, [r7, #16]
 80095ee:	4413      	add	r3, r2
 80095f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095f4:	461a      	mov	r2, r3
 80095f6:	2320      	movs	r3, #32
 80095f8:	6093      	str	r3, [r2, #8]
 80095fa:	e0bc      	b.n	8009776 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80095fc:	68bb      	ldr	r3, [r7, #8]
 80095fe:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8009602:	2b00      	cmp	r3, #0
 8009604:	f040 80b7 	bne.w	8009776 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	4a5d      	ldr	r2, [pc, #372]	; (8009780 <PCD_EP_OutXfrComplete_int+0x210>)
 800960c:	4293      	cmp	r3, r2
 800960e:	d90f      	bls.n	8009630 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009610:	68bb      	ldr	r3, [r7, #8]
 8009612:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009616:	2b00      	cmp	r3, #0
 8009618:	d00a      	beq.n	8009630 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800961a:	683b      	ldr	r3, [r7, #0]
 800961c:	015a      	lsls	r2, r3, #5
 800961e:	693b      	ldr	r3, [r7, #16]
 8009620:	4413      	add	r3, r2
 8009622:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009626:	461a      	mov	r2, r3
 8009628:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800962c:	6093      	str	r3, [r2, #8]
 800962e:	e0a2      	b.n	8009776 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8009630:	6879      	ldr	r1, [r7, #4]
 8009632:	683a      	ldr	r2, [r7, #0]
 8009634:	4613      	mov	r3, r2
 8009636:	00db      	lsls	r3, r3, #3
 8009638:	1a9b      	subs	r3, r3, r2
 800963a:	009b      	lsls	r3, r3, #2
 800963c:	440b      	add	r3, r1
 800963e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8009642:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8009644:	683b      	ldr	r3, [r7, #0]
 8009646:	0159      	lsls	r1, r3, #5
 8009648:	693b      	ldr	r3, [r7, #16]
 800964a:	440b      	add	r3, r1
 800964c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009650:	691b      	ldr	r3, [r3, #16]
 8009652:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8009656:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8009658:	6878      	ldr	r0, [r7, #4]
 800965a:	683a      	ldr	r2, [r7, #0]
 800965c:	4613      	mov	r3, r2
 800965e:	00db      	lsls	r3, r3, #3
 8009660:	1a9b      	subs	r3, r3, r2
 8009662:	009b      	lsls	r3, r3, #2
 8009664:	4403      	add	r3, r0
 8009666:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800966a:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800966c:	6879      	ldr	r1, [r7, #4]
 800966e:	683a      	ldr	r2, [r7, #0]
 8009670:	4613      	mov	r3, r2
 8009672:	00db      	lsls	r3, r3, #3
 8009674:	1a9b      	subs	r3, r3, r2
 8009676:	009b      	lsls	r3, r3, #2
 8009678:	440b      	add	r3, r1
 800967a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800967e:	6819      	ldr	r1, [r3, #0]
 8009680:	6878      	ldr	r0, [r7, #4]
 8009682:	683a      	ldr	r2, [r7, #0]
 8009684:	4613      	mov	r3, r2
 8009686:	00db      	lsls	r3, r3, #3
 8009688:	1a9b      	subs	r3, r3, r2
 800968a:	009b      	lsls	r3, r3, #2
 800968c:	4403      	add	r3, r0
 800968e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	4419      	add	r1, r3
 8009696:	6878      	ldr	r0, [r7, #4]
 8009698:	683a      	ldr	r2, [r7, #0]
 800969a:	4613      	mov	r3, r2
 800969c:	00db      	lsls	r3, r3, #3
 800969e:	1a9b      	subs	r3, r3, r2
 80096a0:	009b      	lsls	r3, r3, #2
 80096a2:	4403      	add	r3, r0
 80096a4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80096a8:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80096aa:	683b      	ldr	r3, [r7, #0]
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d114      	bne.n	80096da <PCD_EP_OutXfrComplete_int+0x16a>
 80096b0:	6879      	ldr	r1, [r7, #4]
 80096b2:	683a      	ldr	r2, [r7, #0]
 80096b4:	4613      	mov	r3, r2
 80096b6:	00db      	lsls	r3, r3, #3
 80096b8:	1a9b      	subs	r3, r3, r2
 80096ba:	009b      	lsls	r3, r3, #2
 80096bc:	440b      	add	r3, r1
 80096be:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d108      	bne.n	80096da <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	6818      	ldr	r0, [r3, #0]
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80096d2:	461a      	mov	r2, r3
 80096d4:	2101      	movs	r1, #1
 80096d6:	f004 f98b 	bl	800d9f0 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80096da:	683b      	ldr	r3, [r7, #0]
 80096dc:	b2db      	uxtb	r3, r3
 80096de:	4619      	mov	r1, r3
 80096e0:	6878      	ldr	r0, [r7, #4]
 80096e2:	f00d fc79 	bl	8016fd8 <HAL_PCD_DataOutStageCallback>
 80096e6:	e046      	b.n	8009776 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	4a26      	ldr	r2, [pc, #152]	; (8009784 <PCD_EP_OutXfrComplete_int+0x214>)
 80096ec:	4293      	cmp	r3, r2
 80096ee:	d124      	bne.n	800973a <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80096f0:	68bb      	ldr	r3, [r7, #8]
 80096f2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d00a      	beq.n	8009710 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80096fa:	683b      	ldr	r3, [r7, #0]
 80096fc:	015a      	lsls	r2, r3, #5
 80096fe:	693b      	ldr	r3, [r7, #16]
 8009700:	4413      	add	r3, r2
 8009702:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009706:	461a      	mov	r2, r3
 8009708:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800970c:	6093      	str	r3, [r2, #8]
 800970e:	e032      	b.n	8009776 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8009710:	68bb      	ldr	r3, [r7, #8]
 8009712:	f003 0320 	and.w	r3, r3, #32
 8009716:	2b00      	cmp	r3, #0
 8009718:	d008      	beq.n	800972c <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800971a:	683b      	ldr	r3, [r7, #0]
 800971c:	015a      	lsls	r2, r3, #5
 800971e:	693b      	ldr	r3, [r7, #16]
 8009720:	4413      	add	r3, r2
 8009722:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009726:	461a      	mov	r2, r3
 8009728:	2320      	movs	r3, #32
 800972a:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800972c:	683b      	ldr	r3, [r7, #0]
 800972e:	b2db      	uxtb	r3, r3
 8009730:	4619      	mov	r1, r3
 8009732:	6878      	ldr	r0, [r7, #4]
 8009734:	f00d fc50 	bl	8016fd8 <HAL_PCD_DataOutStageCallback>
 8009738:	e01d      	b.n	8009776 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800973a:	683b      	ldr	r3, [r7, #0]
 800973c:	2b00      	cmp	r3, #0
 800973e:	d114      	bne.n	800976a <PCD_EP_OutXfrComplete_int+0x1fa>
 8009740:	6879      	ldr	r1, [r7, #4]
 8009742:	683a      	ldr	r2, [r7, #0]
 8009744:	4613      	mov	r3, r2
 8009746:	00db      	lsls	r3, r3, #3
 8009748:	1a9b      	subs	r3, r3, r2
 800974a:	009b      	lsls	r3, r3, #2
 800974c:	440b      	add	r3, r1
 800974e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d108      	bne.n	800976a <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	6818      	ldr	r0, [r3, #0]
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009762:	461a      	mov	r2, r3
 8009764:	2100      	movs	r1, #0
 8009766:	f004 f943 	bl	800d9f0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800976a:	683b      	ldr	r3, [r7, #0]
 800976c:	b2db      	uxtb	r3, r3
 800976e:	4619      	mov	r1, r3
 8009770:	6878      	ldr	r0, [r7, #4]
 8009772:	f00d fc31 	bl	8016fd8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8009776:	2300      	movs	r3, #0
}
 8009778:	4618      	mov	r0, r3
 800977a:	3718      	adds	r7, #24
 800977c:	46bd      	mov	sp, r7
 800977e:	bd80      	pop	{r7, pc}
 8009780:	4f54300a 	.word	0x4f54300a
 8009784:	4f54310a 	.word	0x4f54310a

08009788 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009788:	b580      	push	{r7, lr}
 800978a:	b086      	sub	sp, #24
 800978c:	af00      	add	r7, sp, #0
 800978e:	6078      	str	r0, [r7, #4]
 8009790:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009798:	697b      	ldr	r3, [r7, #20]
 800979a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800979c:	697b      	ldr	r3, [r7, #20]
 800979e:	333c      	adds	r3, #60	; 0x3c
 80097a0:	3304      	adds	r3, #4
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80097a6:	683b      	ldr	r3, [r7, #0]
 80097a8:	015a      	lsls	r2, r3, #5
 80097aa:	693b      	ldr	r3, [r7, #16]
 80097ac:	4413      	add	r3, r2
 80097ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80097b2:	689b      	ldr	r3, [r3, #8]
 80097b4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	4a15      	ldr	r2, [pc, #84]	; (8009810 <PCD_EP_OutSetupPacket_int+0x88>)
 80097ba:	4293      	cmp	r3, r2
 80097bc:	d90e      	bls.n	80097dc <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80097be:	68bb      	ldr	r3, [r7, #8]
 80097c0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d009      	beq.n	80097dc <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80097c8:	683b      	ldr	r3, [r7, #0]
 80097ca:	015a      	lsls	r2, r3, #5
 80097cc:	693b      	ldr	r3, [r7, #16]
 80097ce:	4413      	add	r3, r2
 80097d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80097d4:	461a      	mov	r2, r3
 80097d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80097da:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80097dc:	6878      	ldr	r0, [r7, #4]
 80097de:	f00d fbe9 	bl	8016fb4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	4a0a      	ldr	r2, [pc, #40]	; (8009810 <PCD_EP_OutSetupPacket_int+0x88>)
 80097e6:	4293      	cmp	r3, r2
 80097e8:	d90c      	bls.n	8009804 <PCD_EP_OutSetupPacket_int+0x7c>
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	691b      	ldr	r3, [r3, #16]
 80097ee:	2b01      	cmp	r3, #1
 80097f0:	d108      	bne.n	8009804 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	6818      	ldr	r0, [r3, #0]
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80097fc:	461a      	mov	r2, r3
 80097fe:	2101      	movs	r1, #1
 8009800:	f004 f8f6 	bl	800d9f0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8009804:	2300      	movs	r3, #0
}
 8009806:	4618      	mov	r0, r3
 8009808:	3718      	adds	r7, #24
 800980a:	46bd      	mov	sp, r7
 800980c:	bd80      	pop	{r7, pc}
 800980e:	bf00      	nop
 8009810:	4f54300a 	.word	0x4f54300a

08009814 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8009814:	b480      	push	{r7}
 8009816:	b085      	sub	sp, #20
 8009818:	af00      	add	r7, sp, #0
 800981a:	6078      	str	r0, [r7, #4]
 800981c:	460b      	mov	r3, r1
 800981e:	70fb      	strb	r3, [r7, #3]
 8009820:	4613      	mov	r3, r2
 8009822:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800982a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800982c:	78fb      	ldrb	r3, [r7, #3]
 800982e:	2b00      	cmp	r3, #0
 8009830:	d107      	bne.n	8009842 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8009832:	883b      	ldrh	r3, [r7, #0]
 8009834:	0419      	lsls	r1, r3, #16
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	68ba      	ldr	r2, [r7, #8]
 800983c:	430a      	orrs	r2, r1
 800983e:	629a      	str	r2, [r3, #40]	; 0x28
 8009840:	e028      	b.n	8009894 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009848:	0c1b      	lsrs	r3, r3, #16
 800984a:	68ba      	ldr	r2, [r7, #8]
 800984c:	4413      	add	r3, r2
 800984e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8009850:	2300      	movs	r3, #0
 8009852:	73fb      	strb	r3, [r7, #15]
 8009854:	e00d      	b.n	8009872 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681a      	ldr	r2, [r3, #0]
 800985a:	7bfb      	ldrb	r3, [r7, #15]
 800985c:	3340      	adds	r3, #64	; 0x40
 800985e:	009b      	lsls	r3, r3, #2
 8009860:	4413      	add	r3, r2
 8009862:	685b      	ldr	r3, [r3, #4]
 8009864:	0c1b      	lsrs	r3, r3, #16
 8009866:	68ba      	ldr	r2, [r7, #8]
 8009868:	4413      	add	r3, r2
 800986a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800986c:	7bfb      	ldrb	r3, [r7, #15]
 800986e:	3301      	adds	r3, #1
 8009870:	73fb      	strb	r3, [r7, #15]
 8009872:	7bfa      	ldrb	r2, [r7, #15]
 8009874:	78fb      	ldrb	r3, [r7, #3]
 8009876:	3b01      	subs	r3, #1
 8009878:	429a      	cmp	r2, r3
 800987a:	d3ec      	bcc.n	8009856 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800987c:	883b      	ldrh	r3, [r7, #0]
 800987e:	0418      	lsls	r0, r3, #16
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	6819      	ldr	r1, [r3, #0]
 8009884:	78fb      	ldrb	r3, [r7, #3]
 8009886:	3b01      	subs	r3, #1
 8009888:	68ba      	ldr	r2, [r7, #8]
 800988a:	4302      	orrs	r2, r0
 800988c:	3340      	adds	r3, #64	; 0x40
 800988e:	009b      	lsls	r3, r3, #2
 8009890:	440b      	add	r3, r1
 8009892:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8009894:	2300      	movs	r3, #0
}
 8009896:	4618      	mov	r0, r3
 8009898:	3714      	adds	r7, #20
 800989a:	46bd      	mov	sp, r7
 800989c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a0:	4770      	bx	lr

080098a2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80098a2:	b480      	push	{r7}
 80098a4:	b083      	sub	sp, #12
 80098a6:	af00      	add	r7, sp, #0
 80098a8:	6078      	str	r0, [r7, #4]
 80098aa:	460b      	mov	r3, r1
 80098ac:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	887a      	ldrh	r2, [r7, #2]
 80098b4:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80098b6:	2300      	movs	r3, #0
}
 80098b8:	4618      	mov	r0, r3
 80098ba:	370c      	adds	r7, #12
 80098bc:	46bd      	mov	sp, r7
 80098be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c2:	4770      	bx	lr

080098c4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80098c4:	b480      	push	{r7}
 80098c6:	b083      	sub	sp, #12
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	6078      	str	r0, [r7, #4]
 80098cc:	460b      	mov	r3, r1
 80098ce:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80098d0:	bf00      	nop
 80098d2:	370c      	adds	r7, #12
 80098d4:	46bd      	mov	sp, r7
 80098d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098da:	4770      	bx	lr

080098dc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80098dc:	b580      	push	{r7, lr}
 80098de:	b086      	sub	sp, #24
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d101      	bne.n	80098ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80098ea:	2301      	movs	r3, #1
 80098ec:	e264      	b.n	8009db8 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	f003 0301 	and.w	r3, r3, #1
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d075      	beq.n	80099e6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80098fa:	4ba3      	ldr	r3, [pc, #652]	; (8009b88 <HAL_RCC_OscConfig+0x2ac>)
 80098fc:	689b      	ldr	r3, [r3, #8]
 80098fe:	f003 030c 	and.w	r3, r3, #12
 8009902:	2b04      	cmp	r3, #4
 8009904:	d00c      	beq.n	8009920 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009906:	4ba0      	ldr	r3, [pc, #640]	; (8009b88 <HAL_RCC_OscConfig+0x2ac>)
 8009908:	689b      	ldr	r3, [r3, #8]
 800990a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800990e:	2b08      	cmp	r3, #8
 8009910:	d112      	bne.n	8009938 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009912:	4b9d      	ldr	r3, [pc, #628]	; (8009b88 <HAL_RCC_OscConfig+0x2ac>)
 8009914:	685b      	ldr	r3, [r3, #4]
 8009916:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800991a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800991e:	d10b      	bne.n	8009938 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009920:	4b99      	ldr	r3, [pc, #612]	; (8009b88 <HAL_RCC_OscConfig+0x2ac>)
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009928:	2b00      	cmp	r3, #0
 800992a:	d05b      	beq.n	80099e4 <HAL_RCC_OscConfig+0x108>
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	685b      	ldr	r3, [r3, #4]
 8009930:	2b00      	cmp	r3, #0
 8009932:	d157      	bne.n	80099e4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009934:	2301      	movs	r3, #1
 8009936:	e23f      	b.n	8009db8 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	685b      	ldr	r3, [r3, #4]
 800993c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009940:	d106      	bne.n	8009950 <HAL_RCC_OscConfig+0x74>
 8009942:	4b91      	ldr	r3, [pc, #580]	; (8009b88 <HAL_RCC_OscConfig+0x2ac>)
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	4a90      	ldr	r2, [pc, #576]	; (8009b88 <HAL_RCC_OscConfig+0x2ac>)
 8009948:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800994c:	6013      	str	r3, [r2, #0]
 800994e:	e01d      	b.n	800998c <HAL_RCC_OscConfig+0xb0>
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	685b      	ldr	r3, [r3, #4]
 8009954:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009958:	d10c      	bne.n	8009974 <HAL_RCC_OscConfig+0x98>
 800995a:	4b8b      	ldr	r3, [pc, #556]	; (8009b88 <HAL_RCC_OscConfig+0x2ac>)
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	4a8a      	ldr	r2, [pc, #552]	; (8009b88 <HAL_RCC_OscConfig+0x2ac>)
 8009960:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009964:	6013      	str	r3, [r2, #0]
 8009966:	4b88      	ldr	r3, [pc, #544]	; (8009b88 <HAL_RCC_OscConfig+0x2ac>)
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	4a87      	ldr	r2, [pc, #540]	; (8009b88 <HAL_RCC_OscConfig+0x2ac>)
 800996c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009970:	6013      	str	r3, [r2, #0]
 8009972:	e00b      	b.n	800998c <HAL_RCC_OscConfig+0xb0>
 8009974:	4b84      	ldr	r3, [pc, #528]	; (8009b88 <HAL_RCC_OscConfig+0x2ac>)
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	4a83      	ldr	r2, [pc, #524]	; (8009b88 <HAL_RCC_OscConfig+0x2ac>)
 800997a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800997e:	6013      	str	r3, [r2, #0]
 8009980:	4b81      	ldr	r3, [pc, #516]	; (8009b88 <HAL_RCC_OscConfig+0x2ac>)
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	4a80      	ldr	r2, [pc, #512]	; (8009b88 <HAL_RCC_OscConfig+0x2ac>)
 8009986:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800998a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	685b      	ldr	r3, [r3, #4]
 8009990:	2b00      	cmp	r3, #0
 8009992:	d013      	beq.n	80099bc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009994:	f7fc fb0e 	bl	8005fb4 <HAL_GetTick>
 8009998:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800999a:	e008      	b.n	80099ae <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800999c:	f7fc fb0a 	bl	8005fb4 <HAL_GetTick>
 80099a0:	4602      	mov	r2, r0
 80099a2:	693b      	ldr	r3, [r7, #16]
 80099a4:	1ad3      	subs	r3, r2, r3
 80099a6:	2b64      	cmp	r3, #100	; 0x64
 80099a8:	d901      	bls.n	80099ae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80099aa:	2303      	movs	r3, #3
 80099ac:	e204      	b.n	8009db8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80099ae:	4b76      	ldr	r3, [pc, #472]	; (8009b88 <HAL_RCC_OscConfig+0x2ac>)
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d0f0      	beq.n	800999c <HAL_RCC_OscConfig+0xc0>
 80099ba:	e014      	b.n	80099e6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80099bc:	f7fc fafa 	bl	8005fb4 <HAL_GetTick>
 80099c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80099c2:	e008      	b.n	80099d6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80099c4:	f7fc faf6 	bl	8005fb4 <HAL_GetTick>
 80099c8:	4602      	mov	r2, r0
 80099ca:	693b      	ldr	r3, [r7, #16]
 80099cc:	1ad3      	subs	r3, r2, r3
 80099ce:	2b64      	cmp	r3, #100	; 0x64
 80099d0:	d901      	bls.n	80099d6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80099d2:	2303      	movs	r3, #3
 80099d4:	e1f0      	b.n	8009db8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80099d6:	4b6c      	ldr	r3, [pc, #432]	; (8009b88 <HAL_RCC_OscConfig+0x2ac>)
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d1f0      	bne.n	80099c4 <HAL_RCC_OscConfig+0xe8>
 80099e2:	e000      	b.n	80099e6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80099e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	f003 0302 	and.w	r3, r3, #2
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d063      	beq.n	8009aba <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80099f2:	4b65      	ldr	r3, [pc, #404]	; (8009b88 <HAL_RCC_OscConfig+0x2ac>)
 80099f4:	689b      	ldr	r3, [r3, #8]
 80099f6:	f003 030c 	and.w	r3, r3, #12
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d00b      	beq.n	8009a16 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80099fe:	4b62      	ldr	r3, [pc, #392]	; (8009b88 <HAL_RCC_OscConfig+0x2ac>)
 8009a00:	689b      	ldr	r3, [r3, #8]
 8009a02:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009a06:	2b08      	cmp	r3, #8
 8009a08:	d11c      	bne.n	8009a44 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009a0a:	4b5f      	ldr	r3, [pc, #380]	; (8009b88 <HAL_RCC_OscConfig+0x2ac>)
 8009a0c:	685b      	ldr	r3, [r3, #4]
 8009a0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d116      	bne.n	8009a44 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009a16:	4b5c      	ldr	r3, [pc, #368]	; (8009b88 <HAL_RCC_OscConfig+0x2ac>)
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	f003 0302 	and.w	r3, r3, #2
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d005      	beq.n	8009a2e <HAL_RCC_OscConfig+0x152>
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	68db      	ldr	r3, [r3, #12]
 8009a26:	2b01      	cmp	r3, #1
 8009a28:	d001      	beq.n	8009a2e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8009a2a:	2301      	movs	r3, #1
 8009a2c:	e1c4      	b.n	8009db8 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009a2e:	4b56      	ldr	r3, [pc, #344]	; (8009b88 <HAL_RCC_OscConfig+0x2ac>)
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	691b      	ldr	r3, [r3, #16]
 8009a3a:	00db      	lsls	r3, r3, #3
 8009a3c:	4952      	ldr	r1, [pc, #328]	; (8009b88 <HAL_RCC_OscConfig+0x2ac>)
 8009a3e:	4313      	orrs	r3, r2
 8009a40:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009a42:	e03a      	b.n	8009aba <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	68db      	ldr	r3, [r3, #12]
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d020      	beq.n	8009a8e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009a4c:	4b4f      	ldr	r3, [pc, #316]	; (8009b8c <HAL_RCC_OscConfig+0x2b0>)
 8009a4e:	2201      	movs	r2, #1
 8009a50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a52:	f7fc faaf 	bl	8005fb4 <HAL_GetTick>
 8009a56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009a58:	e008      	b.n	8009a6c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009a5a:	f7fc faab 	bl	8005fb4 <HAL_GetTick>
 8009a5e:	4602      	mov	r2, r0
 8009a60:	693b      	ldr	r3, [r7, #16]
 8009a62:	1ad3      	subs	r3, r2, r3
 8009a64:	2b02      	cmp	r3, #2
 8009a66:	d901      	bls.n	8009a6c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8009a68:	2303      	movs	r3, #3
 8009a6a:	e1a5      	b.n	8009db8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009a6c:	4b46      	ldr	r3, [pc, #280]	; (8009b88 <HAL_RCC_OscConfig+0x2ac>)
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	f003 0302 	and.w	r3, r3, #2
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d0f0      	beq.n	8009a5a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009a78:	4b43      	ldr	r3, [pc, #268]	; (8009b88 <HAL_RCC_OscConfig+0x2ac>)
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	691b      	ldr	r3, [r3, #16]
 8009a84:	00db      	lsls	r3, r3, #3
 8009a86:	4940      	ldr	r1, [pc, #256]	; (8009b88 <HAL_RCC_OscConfig+0x2ac>)
 8009a88:	4313      	orrs	r3, r2
 8009a8a:	600b      	str	r3, [r1, #0]
 8009a8c:	e015      	b.n	8009aba <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009a8e:	4b3f      	ldr	r3, [pc, #252]	; (8009b8c <HAL_RCC_OscConfig+0x2b0>)
 8009a90:	2200      	movs	r2, #0
 8009a92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a94:	f7fc fa8e 	bl	8005fb4 <HAL_GetTick>
 8009a98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009a9a:	e008      	b.n	8009aae <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009a9c:	f7fc fa8a 	bl	8005fb4 <HAL_GetTick>
 8009aa0:	4602      	mov	r2, r0
 8009aa2:	693b      	ldr	r3, [r7, #16]
 8009aa4:	1ad3      	subs	r3, r2, r3
 8009aa6:	2b02      	cmp	r3, #2
 8009aa8:	d901      	bls.n	8009aae <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8009aaa:	2303      	movs	r3, #3
 8009aac:	e184      	b.n	8009db8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009aae:	4b36      	ldr	r3, [pc, #216]	; (8009b88 <HAL_RCC_OscConfig+0x2ac>)
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	f003 0302 	and.w	r3, r3, #2
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d1f0      	bne.n	8009a9c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	f003 0308 	and.w	r3, r3, #8
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d030      	beq.n	8009b28 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	695b      	ldr	r3, [r3, #20]
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d016      	beq.n	8009afc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009ace:	4b30      	ldr	r3, [pc, #192]	; (8009b90 <HAL_RCC_OscConfig+0x2b4>)
 8009ad0:	2201      	movs	r2, #1
 8009ad2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009ad4:	f7fc fa6e 	bl	8005fb4 <HAL_GetTick>
 8009ad8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009ada:	e008      	b.n	8009aee <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009adc:	f7fc fa6a 	bl	8005fb4 <HAL_GetTick>
 8009ae0:	4602      	mov	r2, r0
 8009ae2:	693b      	ldr	r3, [r7, #16]
 8009ae4:	1ad3      	subs	r3, r2, r3
 8009ae6:	2b02      	cmp	r3, #2
 8009ae8:	d901      	bls.n	8009aee <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8009aea:	2303      	movs	r3, #3
 8009aec:	e164      	b.n	8009db8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009aee:	4b26      	ldr	r3, [pc, #152]	; (8009b88 <HAL_RCC_OscConfig+0x2ac>)
 8009af0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009af2:	f003 0302 	and.w	r3, r3, #2
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d0f0      	beq.n	8009adc <HAL_RCC_OscConfig+0x200>
 8009afa:	e015      	b.n	8009b28 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009afc:	4b24      	ldr	r3, [pc, #144]	; (8009b90 <HAL_RCC_OscConfig+0x2b4>)
 8009afe:	2200      	movs	r2, #0
 8009b00:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009b02:	f7fc fa57 	bl	8005fb4 <HAL_GetTick>
 8009b06:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009b08:	e008      	b.n	8009b1c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009b0a:	f7fc fa53 	bl	8005fb4 <HAL_GetTick>
 8009b0e:	4602      	mov	r2, r0
 8009b10:	693b      	ldr	r3, [r7, #16]
 8009b12:	1ad3      	subs	r3, r2, r3
 8009b14:	2b02      	cmp	r3, #2
 8009b16:	d901      	bls.n	8009b1c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8009b18:	2303      	movs	r3, #3
 8009b1a:	e14d      	b.n	8009db8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009b1c:	4b1a      	ldr	r3, [pc, #104]	; (8009b88 <HAL_RCC_OscConfig+0x2ac>)
 8009b1e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009b20:	f003 0302 	and.w	r3, r3, #2
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d1f0      	bne.n	8009b0a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	f003 0304 	and.w	r3, r3, #4
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	f000 80a0 	beq.w	8009c76 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009b36:	2300      	movs	r3, #0
 8009b38:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009b3a:	4b13      	ldr	r3, [pc, #76]	; (8009b88 <HAL_RCC_OscConfig+0x2ac>)
 8009b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d10f      	bne.n	8009b66 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009b46:	2300      	movs	r3, #0
 8009b48:	60bb      	str	r3, [r7, #8]
 8009b4a:	4b0f      	ldr	r3, [pc, #60]	; (8009b88 <HAL_RCC_OscConfig+0x2ac>)
 8009b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b4e:	4a0e      	ldr	r2, [pc, #56]	; (8009b88 <HAL_RCC_OscConfig+0x2ac>)
 8009b50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009b54:	6413      	str	r3, [r2, #64]	; 0x40
 8009b56:	4b0c      	ldr	r3, [pc, #48]	; (8009b88 <HAL_RCC_OscConfig+0x2ac>)
 8009b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009b5e:	60bb      	str	r3, [r7, #8]
 8009b60:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009b62:	2301      	movs	r3, #1
 8009b64:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009b66:	4b0b      	ldr	r3, [pc, #44]	; (8009b94 <HAL_RCC_OscConfig+0x2b8>)
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d121      	bne.n	8009bb6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009b72:	4b08      	ldr	r3, [pc, #32]	; (8009b94 <HAL_RCC_OscConfig+0x2b8>)
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	4a07      	ldr	r2, [pc, #28]	; (8009b94 <HAL_RCC_OscConfig+0x2b8>)
 8009b78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009b7c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009b7e:	f7fc fa19 	bl	8005fb4 <HAL_GetTick>
 8009b82:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009b84:	e011      	b.n	8009baa <HAL_RCC_OscConfig+0x2ce>
 8009b86:	bf00      	nop
 8009b88:	40023800 	.word	0x40023800
 8009b8c:	42470000 	.word	0x42470000
 8009b90:	42470e80 	.word	0x42470e80
 8009b94:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009b98:	f7fc fa0c 	bl	8005fb4 <HAL_GetTick>
 8009b9c:	4602      	mov	r2, r0
 8009b9e:	693b      	ldr	r3, [r7, #16]
 8009ba0:	1ad3      	subs	r3, r2, r3
 8009ba2:	2b02      	cmp	r3, #2
 8009ba4:	d901      	bls.n	8009baa <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8009ba6:	2303      	movs	r3, #3
 8009ba8:	e106      	b.n	8009db8 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009baa:	4b85      	ldr	r3, [pc, #532]	; (8009dc0 <HAL_RCC_OscConfig+0x4e4>)
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d0f0      	beq.n	8009b98 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	689b      	ldr	r3, [r3, #8]
 8009bba:	2b01      	cmp	r3, #1
 8009bbc:	d106      	bne.n	8009bcc <HAL_RCC_OscConfig+0x2f0>
 8009bbe:	4b81      	ldr	r3, [pc, #516]	; (8009dc4 <HAL_RCC_OscConfig+0x4e8>)
 8009bc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009bc2:	4a80      	ldr	r2, [pc, #512]	; (8009dc4 <HAL_RCC_OscConfig+0x4e8>)
 8009bc4:	f043 0301 	orr.w	r3, r3, #1
 8009bc8:	6713      	str	r3, [r2, #112]	; 0x70
 8009bca:	e01c      	b.n	8009c06 <HAL_RCC_OscConfig+0x32a>
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	689b      	ldr	r3, [r3, #8]
 8009bd0:	2b05      	cmp	r3, #5
 8009bd2:	d10c      	bne.n	8009bee <HAL_RCC_OscConfig+0x312>
 8009bd4:	4b7b      	ldr	r3, [pc, #492]	; (8009dc4 <HAL_RCC_OscConfig+0x4e8>)
 8009bd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009bd8:	4a7a      	ldr	r2, [pc, #488]	; (8009dc4 <HAL_RCC_OscConfig+0x4e8>)
 8009bda:	f043 0304 	orr.w	r3, r3, #4
 8009bde:	6713      	str	r3, [r2, #112]	; 0x70
 8009be0:	4b78      	ldr	r3, [pc, #480]	; (8009dc4 <HAL_RCC_OscConfig+0x4e8>)
 8009be2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009be4:	4a77      	ldr	r2, [pc, #476]	; (8009dc4 <HAL_RCC_OscConfig+0x4e8>)
 8009be6:	f043 0301 	orr.w	r3, r3, #1
 8009bea:	6713      	str	r3, [r2, #112]	; 0x70
 8009bec:	e00b      	b.n	8009c06 <HAL_RCC_OscConfig+0x32a>
 8009bee:	4b75      	ldr	r3, [pc, #468]	; (8009dc4 <HAL_RCC_OscConfig+0x4e8>)
 8009bf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009bf2:	4a74      	ldr	r2, [pc, #464]	; (8009dc4 <HAL_RCC_OscConfig+0x4e8>)
 8009bf4:	f023 0301 	bic.w	r3, r3, #1
 8009bf8:	6713      	str	r3, [r2, #112]	; 0x70
 8009bfa:	4b72      	ldr	r3, [pc, #456]	; (8009dc4 <HAL_RCC_OscConfig+0x4e8>)
 8009bfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009bfe:	4a71      	ldr	r2, [pc, #452]	; (8009dc4 <HAL_RCC_OscConfig+0x4e8>)
 8009c00:	f023 0304 	bic.w	r3, r3, #4
 8009c04:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	689b      	ldr	r3, [r3, #8]
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d015      	beq.n	8009c3a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009c0e:	f7fc f9d1 	bl	8005fb4 <HAL_GetTick>
 8009c12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009c14:	e00a      	b.n	8009c2c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009c16:	f7fc f9cd 	bl	8005fb4 <HAL_GetTick>
 8009c1a:	4602      	mov	r2, r0
 8009c1c:	693b      	ldr	r3, [r7, #16]
 8009c1e:	1ad3      	subs	r3, r2, r3
 8009c20:	f241 3288 	movw	r2, #5000	; 0x1388
 8009c24:	4293      	cmp	r3, r2
 8009c26:	d901      	bls.n	8009c2c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8009c28:	2303      	movs	r3, #3
 8009c2a:	e0c5      	b.n	8009db8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009c2c:	4b65      	ldr	r3, [pc, #404]	; (8009dc4 <HAL_RCC_OscConfig+0x4e8>)
 8009c2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009c30:	f003 0302 	and.w	r3, r3, #2
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d0ee      	beq.n	8009c16 <HAL_RCC_OscConfig+0x33a>
 8009c38:	e014      	b.n	8009c64 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009c3a:	f7fc f9bb 	bl	8005fb4 <HAL_GetTick>
 8009c3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009c40:	e00a      	b.n	8009c58 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009c42:	f7fc f9b7 	bl	8005fb4 <HAL_GetTick>
 8009c46:	4602      	mov	r2, r0
 8009c48:	693b      	ldr	r3, [r7, #16]
 8009c4a:	1ad3      	subs	r3, r2, r3
 8009c4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009c50:	4293      	cmp	r3, r2
 8009c52:	d901      	bls.n	8009c58 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8009c54:	2303      	movs	r3, #3
 8009c56:	e0af      	b.n	8009db8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009c58:	4b5a      	ldr	r3, [pc, #360]	; (8009dc4 <HAL_RCC_OscConfig+0x4e8>)
 8009c5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009c5c:	f003 0302 	and.w	r3, r3, #2
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d1ee      	bne.n	8009c42 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009c64:	7dfb      	ldrb	r3, [r7, #23]
 8009c66:	2b01      	cmp	r3, #1
 8009c68:	d105      	bne.n	8009c76 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009c6a:	4b56      	ldr	r3, [pc, #344]	; (8009dc4 <HAL_RCC_OscConfig+0x4e8>)
 8009c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c6e:	4a55      	ldr	r2, [pc, #340]	; (8009dc4 <HAL_RCC_OscConfig+0x4e8>)
 8009c70:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009c74:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	699b      	ldr	r3, [r3, #24]
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	f000 809b 	beq.w	8009db6 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009c80:	4b50      	ldr	r3, [pc, #320]	; (8009dc4 <HAL_RCC_OscConfig+0x4e8>)
 8009c82:	689b      	ldr	r3, [r3, #8]
 8009c84:	f003 030c 	and.w	r3, r3, #12
 8009c88:	2b08      	cmp	r3, #8
 8009c8a:	d05c      	beq.n	8009d46 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	699b      	ldr	r3, [r3, #24]
 8009c90:	2b02      	cmp	r3, #2
 8009c92:	d141      	bne.n	8009d18 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009c94:	4b4c      	ldr	r3, [pc, #304]	; (8009dc8 <HAL_RCC_OscConfig+0x4ec>)
 8009c96:	2200      	movs	r2, #0
 8009c98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009c9a:	f7fc f98b 	bl	8005fb4 <HAL_GetTick>
 8009c9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009ca0:	e008      	b.n	8009cb4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009ca2:	f7fc f987 	bl	8005fb4 <HAL_GetTick>
 8009ca6:	4602      	mov	r2, r0
 8009ca8:	693b      	ldr	r3, [r7, #16]
 8009caa:	1ad3      	subs	r3, r2, r3
 8009cac:	2b02      	cmp	r3, #2
 8009cae:	d901      	bls.n	8009cb4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8009cb0:	2303      	movs	r3, #3
 8009cb2:	e081      	b.n	8009db8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009cb4:	4b43      	ldr	r3, [pc, #268]	; (8009dc4 <HAL_RCC_OscConfig+0x4e8>)
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d1f0      	bne.n	8009ca2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	69da      	ldr	r2, [r3, #28]
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	6a1b      	ldr	r3, [r3, #32]
 8009cc8:	431a      	orrs	r2, r3
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cce:	019b      	lsls	r3, r3, #6
 8009cd0:	431a      	orrs	r2, r3
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009cd6:	085b      	lsrs	r3, r3, #1
 8009cd8:	3b01      	subs	r3, #1
 8009cda:	041b      	lsls	r3, r3, #16
 8009cdc:	431a      	orrs	r2, r3
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ce2:	061b      	lsls	r3, r3, #24
 8009ce4:	4937      	ldr	r1, [pc, #220]	; (8009dc4 <HAL_RCC_OscConfig+0x4e8>)
 8009ce6:	4313      	orrs	r3, r2
 8009ce8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009cea:	4b37      	ldr	r3, [pc, #220]	; (8009dc8 <HAL_RCC_OscConfig+0x4ec>)
 8009cec:	2201      	movs	r2, #1
 8009cee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009cf0:	f7fc f960 	bl	8005fb4 <HAL_GetTick>
 8009cf4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009cf6:	e008      	b.n	8009d0a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009cf8:	f7fc f95c 	bl	8005fb4 <HAL_GetTick>
 8009cfc:	4602      	mov	r2, r0
 8009cfe:	693b      	ldr	r3, [r7, #16]
 8009d00:	1ad3      	subs	r3, r2, r3
 8009d02:	2b02      	cmp	r3, #2
 8009d04:	d901      	bls.n	8009d0a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8009d06:	2303      	movs	r3, #3
 8009d08:	e056      	b.n	8009db8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009d0a:	4b2e      	ldr	r3, [pc, #184]	; (8009dc4 <HAL_RCC_OscConfig+0x4e8>)
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d0f0      	beq.n	8009cf8 <HAL_RCC_OscConfig+0x41c>
 8009d16:	e04e      	b.n	8009db6 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009d18:	4b2b      	ldr	r3, [pc, #172]	; (8009dc8 <HAL_RCC_OscConfig+0x4ec>)
 8009d1a:	2200      	movs	r2, #0
 8009d1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009d1e:	f7fc f949 	bl	8005fb4 <HAL_GetTick>
 8009d22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009d24:	e008      	b.n	8009d38 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009d26:	f7fc f945 	bl	8005fb4 <HAL_GetTick>
 8009d2a:	4602      	mov	r2, r0
 8009d2c:	693b      	ldr	r3, [r7, #16]
 8009d2e:	1ad3      	subs	r3, r2, r3
 8009d30:	2b02      	cmp	r3, #2
 8009d32:	d901      	bls.n	8009d38 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8009d34:	2303      	movs	r3, #3
 8009d36:	e03f      	b.n	8009db8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009d38:	4b22      	ldr	r3, [pc, #136]	; (8009dc4 <HAL_RCC_OscConfig+0x4e8>)
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d1f0      	bne.n	8009d26 <HAL_RCC_OscConfig+0x44a>
 8009d44:	e037      	b.n	8009db6 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	699b      	ldr	r3, [r3, #24]
 8009d4a:	2b01      	cmp	r3, #1
 8009d4c:	d101      	bne.n	8009d52 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8009d4e:	2301      	movs	r3, #1
 8009d50:	e032      	b.n	8009db8 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009d52:	4b1c      	ldr	r3, [pc, #112]	; (8009dc4 <HAL_RCC_OscConfig+0x4e8>)
 8009d54:	685b      	ldr	r3, [r3, #4]
 8009d56:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	699b      	ldr	r3, [r3, #24]
 8009d5c:	2b01      	cmp	r3, #1
 8009d5e:	d028      	beq.n	8009db2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009d6a:	429a      	cmp	r2, r3
 8009d6c:	d121      	bne.n	8009db2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009d78:	429a      	cmp	r2, r3
 8009d7a:	d11a      	bne.n	8009db2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009d7c:	68fa      	ldr	r2, [r7, #12]
 8009d7e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8009d82:	4013      	ands	r3, r2
 8009d84:	687a      	ldr	r2, [r7, #4]
 8009d86:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009d88:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009d8a:	4293      	cmp	r3, r2
 8009d8c:	d111      	bne.n	8009db2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009d98:	085b      	lsrs	r3, r3, #1
 8009d9a:	3b01      	subs	r3, #1
 8009d9c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009d9e:	429a      	cmp	r2, r3
 8009da0:	d107      	bne.n	8009db2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009dac:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009dae:	429a      	cmp	r2, r3
 8009db0:	d001      	beq.n	8009db6 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8009db2:	2301      	movs	r3, #1
 8009db4:	e000      	b.n	8009db8 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8009db6:	2300      	movs	r3, #0
}
 8009db8:	4618      	mov	r0, r3
 8009dba:	3718      	adds	r7, #24
 8009dbc:	46bd      	mov	sp, r7
 8009dbe:	bd80      	pop	{r7, pc}
 8009dc0:	40007000 	.word	0x40007000
 8009dc4:	40023800 	.word	0x40023800
 8009dc8:	42470060 	.word	0x42470060

08009dcc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009dcc:	b580      	push	{r7, lr}
 8009dce:	b084      	sub	sp, #16
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	6078      	str	r0, [r7, #4]
 8009dd4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d101      	bne.n	8009de0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009ddc:	2301      	movs	r3, #1
 8009dde:	e0cc      	b.n	8009f7a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009de0:	4b68      	ldr	r3, [pc, #416]	; (8009f84 <HAL_RCC_ClockConfig+0x1b8>)
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	f003 0307 	and.w	r3, r3, #7
 8009de8:	683a      	ldr	r2, [r7, #0]
 8009dea:	429a      	cmp	r2, r3
 8009dec:	d90c      	bls.n	8009e08 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009dee:	4b65      	ldr	r3, [pc, #404]	; (8009f84 <HAL_RCC_ClockConfig+0x1b8>)
 8009df0:	683a      	ldr	r2, [r7, #0]
 8009df2:	b2d2      	uxtb	r2, r2
 8009df4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009df6:	4b63      	ldr	r3, [pc, #396]	; (8009f84 <HAL_RCC_ClockConfig+0x1b8>)
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	f003 0307 	and.w	r3, r3, #7
 8009dfe:	683a      	ldr	r2, [r7, #0]
 8009e00:	429a      	cmp	r2, r3
 8009e02:	d001      	beq.n	8009e08 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009e04:	2301      	movs	r3, #1
 8009e06:	e0b8      	b.n	8009f7a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	f003 0302 	and.w	r3, r3, #2
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d020      	beq.n	8009e56 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	f003 0304 	and.w	r3, r3, #4
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d005      	beq.n	8009e2c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009e20:	4b59      	ldr	r3, [pc, #356]	; (8009f88 <HAL_RCC_ClockConfig+0x1bc>)
 8009e22:	689b      	ldr	r3, [r3, #8]
 8009e24:	4a58      	ldr	r2, [pc, #352]	; (8009f88 <HAL_RCC_ClockConfig+0x1bc>)
 8009e26:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8009e2a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	f003 0308 	and.w	r3, r3, #8
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d005      	beq.n	8009e44 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009e38:	4b53      	ldr	r3, [pc, #332]	; (8009f88 <HAL_RCC_ClockConfig+0x1bc>)
 8009e3a:	689b      	ldr	r3, [r3, #8]
 8009e3c:	4a52      	ldr	r2, [pc, #328]	; (8009f88 <HAL_RCC_ClockConfig+0x1bc>)
 8009e3e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8009e42:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009e44:	4b50      	ldr	r3, [pc, #320]	; (8009f88 <HAL_RCC_ClockConfig+0x1bc>)
 8009e46:	689b      	ldr	r3, [r3, #8]
 8009e48:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	689b      	ldr	r3, [r3, #8]
 8009e50:	494d      	ldr	r1, [pc, #308]	; (8009f88 <HAL_RCC_ClockConfig+0x1bc>)
 8009e52:	4313      	orrs	r3, r2
 8009e54:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	f003 0301 	and.w	r3, r3, #1
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d044      	beq.n	8009eec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	685b      	ldr	r3, [r3, #4]
 8009e66:	2b01      	cmp	r3, #1
 8009e68:	d107      	bne.n	8009e7a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009e6a:	4b47      	ldr	r3, [pc, #284]	; (8009f88 <HAL_RCC_ClockConfig+0x1bc>)
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d119      	bne.n	8009eaa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009e76:	2301      	movs	r3, #1
 8009e78:	e07f      	b.n	8009f7a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	685b      	ldr	r3, [r3, #4]
 8009e7e:	2b02      	cmp	r3, #2
 8009e80:	d003      	beq.n	8009e8a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009e86:	2b03      	cmp	r3, #3
 8009e88:	d107      	bne.n	8009e9a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009e8a:	4b3f      	ldr	r3, [pc, #252]	; (8009f88 <HAL_RCC_ClockConfig+0x1bc>)
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d109      	bne.n	8009eaa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009e96:	2301      	movs	r3, #1
 8009e98:	e06f      	b.n	8009f7a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009e9a:	4b3b      	ldr	r3, [pc, #236]	; (8009f88 <HAL_RCC_ClockConfig+0x1bc>)
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	f003 0302 	and.w	r3, r3, #2
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d101      	bne.n	8009eaa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009ea6:	2301      	movs	r3, #1
 8009ea8:	e067      	b.n	8009f7a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009eaa:	4b37      	ldr	r3, [pc, #220]	; (8009f88 <HAL_RCC_ClockConfig+0x1bc>)
 8009eac:	689b      	ldr	r3, [r3, #8]
 8009eae:	f023 0203 	bic.w	r2, r3, #3
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	685b      	ldr	r3, [r3, #4]
 8009eb6:	4934      	ldr	r1, [pc, #208]	; (8009f88 <HAL_RCC_ClockConfig+0x1bc>)
 8009eb8:	4313      	orrs	r3, r2
 8009eba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009ebc:	f7fc f87a 	bl	8005fb4 <HAL_GetTick>
 8009ec0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009ec2:	e00a      	b.n	8009eda <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009ec4:	f7fc f876 	bl	8005fb4 <HAL_GetTick>
 8009ec8:	4602      	mov	r2, r0
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	1ad3      	subs	r3, r2, r3
 8009ece:	f241 3288 	movw	r2, #5000	; 0x1388
 8009ed2:	4293      	cmp	r3, r2
 8009ed4:	d901      	bls.n	8009eda <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8009ed6:	2303      	movs	r3, #3
 8009ed8:	e04f      	b.n	8009f7a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009eda:	4b2b      	ldr	r3, [pc, #172]	; (8009f88 <HAL_RCC_ClockConfig+0x1bc>)
 8009edc:	689b      	ldr	r3, [r3, #8]
 8009ede:	f003 020c 	and.w	r2, r3, #12
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	685b      	ldr	r3, [r3, #4]
 8009ee6:	009b      	lsls	r3, r3, #2
 8009ee8:	429a      	cmp	r2, r3
 8009eea:	d1eb      	bne.n	8009ec4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009eec:	4b25      	ldr	r3, [pc, #148]	; (8009f84 <HAL_RCC_ClockConfig+0x1b8>)
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	f003 0307 	and.w	r3, r3, #7
 8009ef4:	683a      	ldr	r2, [r7, #0]
 8009ef6:	429a      	cmp	r2, r3
 8009ef8:	d20c      	bcs.n	8009f14 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009efa:	4b22      	ldr	r3, [pc, #136]	; (8009f84 <HAL_RCC_ClockConfig+0x1b8>)
 8009efc:	683a      	ldr	r2, [r7, #0]
 8009efe:	b2d2      	uxtb	r2, r2
 8009f00:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009f02:	4b20      	ldr	r3, [pc, #128]	; (8009f84 <HAL_RCC_ClockConfig+0x1b8>)
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	f003 0307 	and.w	r3, r3, #7
 8009f0a:	683a      	ldr	r2, [r7, #0]
 8009f0c:	429a      	cmp	r2, r3
 8009f0e:	d001      	beq.n	8009f14 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009f10:	2301      	movs	r3, #1
 8009f12:	e032      	b.n	8009f7a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	f003 0304 	and.w	r3, r3, #4
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d008      	beq.n	8009f32 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009f20:	4b19      	ldr	r3, [pc, #100]	; (8009f88 <HAL_RCC_ClockConfig+0x1bc>)
 8009f22:	689b      	ldr	r3, [r3, #8]
 8009f24:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	68db      	ldr	r3, [r3, #12]
 8009f2c:	4916      	ldr	r1, [pc, #88]	; (8009f88 <HAL_RCC_ClockConfig+0x1bc>)
 8009f2e:	4313      	orrs	r3, r2
 8009f30:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	f003 0308 	and.w	r3, r3, #8
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d009      	beq.n	8009f52 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009f3e:	4b12      	ldr	r3, [pc, #72]	; (8009f88 <HAL_RCC_ClockConfig+0x1bc>)
 8009f40:	689b      	ldr	r3, [r3, #8]
 8009f42:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	691b      	ldr	r3, [r3, #16]
 8009f4a:	00db      	lsls	r3, r3, #3
 8009f4c:	490e      	ldr	r1, [pc, #56]	; (8009f88 <HAL_RCC_ClockConfig+0x1bc>)
 8009f4e:	4313      	orrs	r3, r2
 8009f50:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8009f52:	f000 f821 	bl	8009f98 <HAL_RCC_GetSysClockFreq>
 8009f56:	4602      	mov	r2, r0
 8009f58:	4b0b      	ldr	r3, [pc, #44]	; (8009f88 <HAL_RCC_ClockConfig+0x1bc>)
 8009f5a:	689b      	ldr	r3, [r3, #8]
 8009f5c:	091b      	lsrs	r3, r3, #4
 8009f5e:	f003 030f 	and.w	r3, r3, #15
 8009f62:	490a      	ldr	r1, [pc, #40]	; (8009f8c <HAL_RCC_ClockConfig+0x1c0>)
 8009f64:	5ccb      	ldrb	r3, [r1, r3]
 8009f66:	fa22 f303 	lsr.w	r3, r2, r3
 8009f6a:	4a09      	ldr	r2, [pc, #36]	; (8009f90 <HAL_RCC_ClockConfig+0x1c4>)
 8009f6c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8009f6e:	4b09      	ldr	r3, [pc, #36]	; (8009f94 <HAL_RCC_ClockConfig+0x1c8>)
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	4618      	mov	r0, r3
 8009f74:	f7fa fc12 	bl	800479c <HAL_InitTick>

  return HAL_OK;
 8009f78:	2300      	movs	r3, #0
}
 8009f7a:	4618      	mov	r0, r3
 8009f7c:	3710      	adds	r7, #16
 8009f7e:	46bd      	mov	sp, r7
 8009f80:	bd80      	pop	{r7, pc}
 8009f82:	bf00      	nop
 8009f84:	40023c00 	.word	0x40023c00
 8009f88:	40023800 	.word	0x40023800
 8009f8c:	0801ea38 	.word	0x0801ea38
 8009f90:	20000030 	.word	0x20000030
 8009f94:	20000034 	.word	0x20000034

08009f98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009f98:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8009f9c:	b084      	sub	sp, #16
 8009f9e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8009fa0:	2300      	movs	r3, #0
 8009fa2:	607b      	str	r3, [r7, #4]
 8009fa4:	2300      	movs	r3, #0
 8009fa6:	60fb      	str	r3, [r7, #12]
 8009fa8:	2300      	movs	r3, #0
 8009faa:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8009fac:	2300      	movs	r3, #0
 8009fae:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009fb0:	4b67      	ldr	r3, [pc, #412]	; (800a150 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8009fb2:	689b      	ldr	r3, [r3, #8]
 8009fb4:	f003 030c 	and.w	r3, r3, #12
 8009fb8:	2b08      	cmp	r3, #8
 8009fba:	d00d      	beq.n	8009fd8 <HAL_RCC_GetSysClockFreq+0x40>
 8009fbc:	2b08      	cmp	r3, #8
 8009fbe:	f200 80bd 	bhi.w	800a13c <HAL_RCC_GetSysClockFreq+0x1a4>
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d002      	beq.n	8009fcc <HAL_RCC_GetSysClockFreq+0x34>
 8009fc6:	2b04      	cmp	r3, #4
 8009fc8:	d003      	beq.n	8009fd2 <HAL_RCC_GetSysClockFreq+0x3a>
 8009fca:	e0b7      	b.n	800a13c <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009fcc:	4b61      	ldr	r3, [pc, #388]	; (800a154 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8009fce:	60bb      	str	r3, [r7, #8]
       break;
 8009fd0:	e0b7      	b.n	800a142 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8009fd2:	4b61      	ldr	r3, [pc, #388]	; (800a158 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8009fd4:	60bb      	str	r3, [r7, #8]
      break;
 8009fd6:	e0b4      	b.n	800a142 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009fd8:	4b5d      	ldr	r3, [pc, #372]	; (800a150 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8009fda:	685b      	ldr	r3, [r3, #4]
 8009fdc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009fe0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009fe2:	4b5b      	ldr	r3, [pc, #364]	; (800a150 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8009fe4:	685b      	ldr	r3, [r3, #4]
 8009fe6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d04d      	beq.n	800a08a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009fee:	4b58      	ldr	r3, [pc, #352]	; (800a150 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8009ff0:	685b      	ldr	r3, [r3, #4]
 8009ff2:	099b      	lsrs	r3, r3, #6
 8009ff4:	461a      	mov	r2, r3
 8009ff6:	f04f 0300 	mov.w	r3, #0
 8009ffa:	f240 10ff 	movw	r0, #511	; 0x1ff
 8009ffe:	f04f 0100 	mov.w	r1, #0
 800a002:	ea02 0800 	and.w	r8, r2, r0
 800a006:	ea03 0901 	and.w	r9, r3, r1
 800a00a:	4640      	mov	r0, r8
 800a00c:	4649      	mov	r1, r9
 800a00e:	f04f 0200 	mov.w	r2, #0
 800a012:	f04f 0300 	mov.w	r3, #0
 800a016:	014b      	lsls	r3, r1, #5
 800a018:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800a01c:	0142      	lsls	r2, r0, #5
 800a01e:	4610      	mov	r0, r2
 800a020:	4619      	mov	r1, r3
 800a022:	ebb0 0008 	subs.w	r0, r0, r8
 800a026:	eb61 0109 	sbc.w	r1, r1, r9
 800a02a:	f04f 0200 	mov.w	r2, #0
 800a02e:	f04f 0300 	mov.w	r3, #0
 800a032:	018b      	lsls	r3, r1, #6
 800a034:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800a038:	0182      	lsls	r2, r0, #6
 800a03a:	1a12      	subs	r2, r2, r0
 800a03c:	eb63 0301 	sbc.w	r3, r3, r1
 800a040:	f04f 0000 	mov.w	r0, #0
 800a044:	f04f 0100 	mov.w	r1, #0
 800a048:	00d9      	lsls	r1, r3, #3
 800a04a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a04e:	00d0      	lsls	r0, r2, #3
 800a050:	4602      	mov	r2, r0
 800a052:	460b      	mov	r3, r1
 800a054:	eb12 0208 	adds.w	r2, r2, r8
 800a058:	eb43 0309 	adc.w	r3, r3, r9
 800a05c:	f04f 0000 	mov.w	r0, #0
 800a060:	f04f 0100 	mov.w	r1, #0
 800a064:	0259      	lsls	r1, r3, #9
 800a066:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800a06a:	0250      	lsls	r0, r2, #9
 800a06c:	4602      	mov	r2, r0
 800a06e:	460b      	mov	r3, r1
 800a070:	4610      	mov	r0, r2
 800a072:	4619      	mov	r1, r3
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	461a      	mov	r2, r3
 800a078:	f04f 0300 	mov.w	r3, #0
 800a07c:	f7f6 fe04 	bl	8000c88 <__aeabi_uldivmod>
 800a080:	4602      	mov	r2, r0
 800a082:	460b      	mov	r3, r1
 800a084:	4613      	mov	r3, r2
 800a086:	60fb      	str	r3, [r7, #12]
 800a088:	e04a      	b.n	800a120 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a08a:	4b31      	ldr	r3, [pc, #196]	; (800a150 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800a08c:	685b      	ldr	r3, [r3, #4]
 800a08e:	099b      	lsrs	r3, r3, #6
 800a090:	461a      	mov	r2, r3
 800a092:	f04f 0300 	mov.w	r3, #0
 800a096:	f240 10ff 	movw	r0, #511	; 0x1ff
 800a09a:	f04f 0100 	mov.w	r1, #0
 800a09e:	ea02 0400 	and.w	r4, r2, r0
 800a0a2:	ea03 0501 	and.w	r5, r3, r1
 800a0a6:	4620      	mov	r0, r4
 800a0a8:	4629      	mov	r1, r5
 800a0aa:	f04f 0200 	mov.w	r2, #0
 800a0ae:	f04f 0300 	mov.w	r3, #0
 800a0b2:	014b      	lsls	r3, r1, #5
 800a0b4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800a0b8:	0142      	lsls	r2, r0, #5
 800a0ba:	4610      	mov	r0, r2
 800a0bc:	4619      	mov	r1, r3
 800a0be:	1b00      	subs	r0, r0, r4
 800a0c0:	eb61 0105 	sbc.w	r1, r1, r5
 800a0c4:	f04f 0200 	mov.w	r2, #0
 800a0c8:	f04f 0300 	mov.w	r3, #0
 800a0cc:	018b      	lsls	r3, r1, #6
 800a0ce:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800a0d2:	0182      	lsls	r2, r0, #6
 800a0d4:	1a12      	subs	r2, r2, r0
 800a0d6:	eb63 0301 	sbc.w	r3, r3, r1
 800a0da:	f04f 0000 	mov.w	r0, #0
 800a0de:	f04f 0100 	mov.w	r1, #0
 800a0e2:	00d9      	lsls	r1, r3, #3
 800a0e4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a0e8:	00d0      	lsls	r0, r2, #3
 800a0ea:	4602      	mov	r2, r0
 800a0ec:	460b      	mov	r3, r1
 800a0ee:	1912      	adds	r2, r2, r4
 800a0f0:	eb45 0303 	adc.w	r3, r5, r3
 800a0f4:	f04f 0000 	mov.w	r0, #0
 800a0f8:	f04f 0100 	mov.w	r1, #0
 800a0fc:	0299      	lsls	r1, r3, #10
 800a0fe:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800a102:	0290      	lsls	r0, r2, #10
 800a104:	4602      	mov	r2, r0
 800a106:	460b      	mov	r3, r1
 800a108:	4610      	mov	r0, r2
 800a10a:	4619      	mov	r1, r3
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	461a      	mov	r2, r3
 800a110:	f04f 0300 	mov.w	r3, #0
 800a114:	f7f6 fdb8 	bl	8000c88 <__aeabi_uldivmod>
 800a118:	4602      	mov	r2, r0
 800a11a:	460b      	mov	r3, r1
 800a11c:	4613      	mov	r3, r2
 800a11e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800a120:	4b0b      	ldr	r3, [pc, #44]	; (800a150 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800a122:	685b      	ldr	r3, [r3, #4]
 800a124:	0c1b      	lsrs	r3, r3, #16
 800a126:	f003 0303 	and.w	r3, r3, #3
 800a12a:	3301      	adds	r3, #1
 800a12c:	005b      	lsls	r3, r3, #1
 800a12e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800a130:	68fa      	ldr	r2, [r7, #12]
 800a132:	683b      	ldr	r3, [r7, #0]
 800a134:	fbb2 f3f3 	udiv	r3, r2, r3
 800a138:	60bb      	str	r3, [r7, #8]
      break;
 800a13a:	e002      	b.n	800a142 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800a13c:	4b05      	ldr	r3, [pc, #20]	; (800a154 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800a13e:	60bb      	str	r3, [r7, #8]
      break;
 800a140:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a142:	68bb      	ldr	r3, [r7, #8]
}
 800a144:	4618      	mov	r0, r3
 800a146:	3710      	adds	r7, #16
 800a148:	46bd      	mov	sp, r7
 800a14a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800a14e:	bf00      	nop
 800a150:	40023800 	.word	0x40023800
 800a154:	00f42400 	.word	0x00f42400
 800a158:	007a1200 	.word	0x007a1200

0800a15c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a15c:	b480      	push	{r7}
 800a15e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a160:	4b03      	ldr	r3, [pc, #12]	; (800a170 <HAL_RCC_GetHCLKFreq+0x14>)
 800a162:	681b      	ldr	r3, [r3, #0]
}
 800a164:	4618      	mov	r0, r3
 800a166:	46bd      	mov	sp, r7
 800a168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a16c:	4770      	bx	lr
 800a16e:	bf00      	nop
 800a170:	20000030 	.word	0x20000030

0800a174 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a174:	b580      	push	{r7, lr}
 800a176:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800a178:	f7ff fff0 	bl	800a15c <HAL_RCC_GetHCLKFreq>
 800a17c:	4602      	mov	r2, r0
 800a17e:	4b05      	ldr	r3, [pc, #20]	; (800a194 <HAL_RCC_GetPCLK1Freq+0x20>)
 800a180:	689b      	ldr	r3, [r3, #8]
 800a182:	0a9b      	lsrs	r3, r3, #10
 800a184:	f003 0307 	and.w	r3, r3, #7
 800a188:	4903      	ldr	r1, [pc, #12]	; (800a198 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a18a:	5ccb      	ldrb	r3, [r1, r3]
 800a18c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a190:	4618      	mov	r0, r3
 800a192:	bd80      	pop	{r7, pc}
 800a194:	40023800 	.word	0x40023800
 800a198:	0801ea48 	.word	0x0801ea48

0800a19c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800a19c:	b480      	push	{r7}
 800a19e:	b083      	sub	sp, #12
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	6078      	str	r0, [r7, #4]
 800a1a4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	220f      	movs	r2, #15
 800a1aa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800a1ac:	4b12      	ldr	r3, [pc, #72]	; (800a1f8 <HAL_RCC_GetClockConfig+0x5c>)
 800a1ae:	689b      	ldr	r3, [r3, #8]
 800a1b0:	f003 0203 	and.w	r2, r3, #3
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800a1b8:	4b0f      	ldr	r3, [pc, #60]	; (800a1f8 <HAL_RCC_GetClockConfig+0x5c>)
 800a1ba:	689b      	ldr	r3, [r3, #8]
 800a1bc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800a1c4:	4b0c      	ldr	r3, [pc, #48]	; (800a1f8 <HAL_RCC_GetClockConfig+0x5c>)
 800a1c6:	689b      	ldr	r3, [r3, #8]
 800a1c8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800a1d0:	4b09      	ldr	r3, [pc, #36]	; (800a1f8 <HAL_RCC_GetClockConfig+0x5c>)
 800a1d2:	689b      	ldr	r3, [r3, #8]
 800a1d4:	08db      	lsrs	r3, r3, #3
 800a1d6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800a1de:	4b07      	ldr	r3, [pc, #28]	; (800a1fc <HAL_RCC_GetClockConfig+0x60>)
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	f003 0207 	and.w	r2, r3, #7
 800a1e6:	683b      	ldr	r3, [r7, #0]
 800a1e8:	601a      	str	r2, [r3, #0]
}
 800a1ea:	bf00      	nop
 800a1ec:	370c      	adds	r7, #12
 800a1ee:	46bd      	mov	sp, r7
 800a1f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1f4:	4770      	bx	lr
 800a1f6:	bf00      	nop
 800a1f8:	40023800 	.word	0x40023800
 800a1fc:	40023c00 	.word	0x40023c00

0800a200 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a200:	b580      	push	{r7, lr}
 800a202:	b086      	sub	sp, #24
 800a204:	af00      	add	r7, sp, #0
 800a206:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a208:	2300      	movs	r3, #0
 800a20a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800a20c:	2300      	movs	r3, #0
 800a20e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	f003 0301 	and.w	r3, r3, #1
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d105      	bne.n	800a228 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a224:	2b00      	cmp	r3, #0
 800a226:	d035      	beq.n	800a294 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800a228:	4b62      	ldr	r3, [pc, #392]	; (800a3b4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800a22a:	2200      	movs	r2, #0
 800a22c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a22e:	f7fb fec1 	bl	8005fb4 <HAL_GetTick>
 800a232:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a234:	e008      	b.n	800a248 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800a236:	f7fb febd 	bl	8005fb4 <HAL_GetTick>
 800a23a:	4602      	mov	r2, r0
 800a23c:	697b      	ldr	r3, [r7, #20]
 800a23e:	1ad3      	subs	r3, r2, r3
 800a240:	2b02      	cmp	r3, #2
 800a242:	d901      	bls.n	800a248 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a244:	2303      	movs	r3, #3
 800a246:	e0b0      	b.n	800a3aa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a248:	4b5b      	ldr	r3, [pc, #364]	; (800a3b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a250:	2b00      	cmp	r3, #0
 800a252:	d1f0      	bne.n	800a236 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	685b      	ldr	r3, [r3, #4]
 800a258:	019a      	lsls	r2, r3, #6
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	689b      	ldr	r3, [r3, #8]
 800a25e:	071b      	lsls	r3, r3, #28
 800a260:	4955      	ldr	r1, [pc, #340]	; (800a3b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a262:	4313      	orrs	r3, r2
 800a264:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800a268:	4b52      	ldr	r3, [pc, #328]	; (800a3b4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800a26a:	2201      	movs	r2, #1
 800a26c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a26e:	f7fb fea1 	bl	8005fb4 <HAL_GetTick>
 800a272:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a274:	e008      	b.n	800a288 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800a276:	f7fb fe9d 	bl	8005fb4 <HAL_GetTick>
 800a27a:	4602      	mov	r2, r0
 800a27c:	697b      	ldr	r3, [r7, #20]
 800a27e:	1ad3      	subs	r3, r2, r3
 800a280:	2b02      	cmp	r3, #2
 800a282:	d901      	bls.n	800a288 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a284:	2303      	movs	r3, #3
 800a286:	e090      	b.n	800a3aa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a288:	4b4b      	ldr	r3, [pc, #300]	; (800a3b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a290:	2b00      	cmp	r3, #0
 800a292:	d0f0      	beq.n	800a276 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	f003 0302 	and.w	r3, r3, #2
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	f000 8083 	beq.w	800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800a2a2:	2300      	movs	r3, #0
 800a2a4:	60fb      	str	r3, [r7, #12]
 800a2a6:	4b44      	ldr	r3, [pc, #272]	; (800a3b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a2a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2aa:	4a43      	ldr	r2, [pc, #268]	; (800a3b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a2ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a2b0:	6413      	str	r3, [r2, #64]	; 0x40
 800a2b2:	4b41      	ldr	r3, [pc, #260]	; (800a3b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a2b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a2ba:	60fb      	str	r3, [r7, #12]
 800a2bc:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800a2be:	4b3f      	ldr	r3, [pc, #252]	; (800a3bc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	4a3e      	ldr	r2, [pc, #248]	; (800a3bc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800a2c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a2c8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a2ca:	f7fb fe73 	bl	8005fb4 <HAL_GetTick>
 800a2ce:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800a2d0:	e008      	b.n	800a2e4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800a2d2:	f7fb fe6f 	bl	8005fb4 <HAL_GetTick>
 800a2d6:	4602      	mov	r2, r0
 800a2d8:	697b      	ldr	r3, [r7, #20]
 800a2da:	1ad3      	subs	r3, r2, r3
 800a2dc:	2b02      	cmp	r3, #2
 800a2de:	d901      	bls.n	800a2e4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800a2e0:	2303      	movs	r3, #3
 800a2e2:	e062      	b.n	800a3aa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800a2e4:	4b35      	ldr	r3, [pc, #212]	; (800a3bc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d0f0      	beq.n	800a2d2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800a2f0:	4b31      	ldr	r3, [pc, #196]	; (800a3b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a2f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a2f4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a2f8:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800a2fa:	693b      	ldr	r3, [r7, #16]
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d02f      	beq.n	800a360 <HAL_RCCEx_PeriphCLKConfig+0x160>
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	68db      	ldr	r3, [r3, #12]
 800a304:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a308:	693a      	ldr	r2, [r7, #16]
 800a30a:	429a      	cmp	r2, r3
 800a30c:	d028      	beq.n	800a360 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a30e:	4b2a      	ldr	r3, [pc, #168]	; (800a3b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a310:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a312:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a316:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800a318:	4b29      	ldr	r3, [pc, #164]	; (800a3c0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800a31a:	2201      	movs	r2, #1
 800a31c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800a31e:	4b28      	ldr	r3, [pc, #160]	; (800a3c0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800a320:	2200      	movs	r2, #0
 800a322:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800a324:	4a24      	ldr	r2, [pc, #144]	; (800a3b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a326:	693b      	ldr	r3, [r7, #16]
 800a328:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800a32a:	4b23      	ldr	r3, [pc, #140]	; (800a3b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a32c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a32e:	f003 0301 	and.w	r3, r3, #1
 800a332:	2b01      	cmp	r3, #1
 800a334:	d114      	bne.n	800a360 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800a336:	f7fb fe3d 	bl	8005fb4 <HAL_GetTick>
 800a33a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a33c:	e00a      	b.n	800a354 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a33e:	f7fb fe39 	bl	8005fb4 <HAL_GetTick>
 800a342:	4602      	mov	r2, r0
 800a344:	697b      	ldr	r3, [r7, #20]
 800a346:	1ad3      	subs	r3, r2, r3
 800a348:	f241 3288 	movw	r2, #5000	; 0x1388
 800a34c:	4293      	cmp	r3, r2
 800a34e:	d901      	bls.n	800a354 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800a350:	2303      	movs	r3, #3
 800a352:	e02a      	b.n	800a3aa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a354:	4b18      	ldr	r3, [pc, #96]	; (800a3b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a356:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a358:	f003 0302 	and.w	r3, r3, #2
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d0ee      	beq.n	800a33e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	68db      	ldr	r3, [r3, #12]
 800a364:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a368:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a36c:	d10d      	bne.n	800a38a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800a36e:	4b12      	ldr	r3, [pc, #72]	; (800a3b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a370:	689b      	ldr	r3, [r3, #8]
 800a372:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	68db      	ldr	r3, [r3, #12]
 800a37a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800a37e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a382:	490d      	ldr	r1, [pc, #52]	; (800a3b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a384:	4313      	orrs	r3, r2
 800a386:	608b      	str	r3, [r1, #8]
 800a388:	e005      	b.n	800a396 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800a38a:	4b0b      	ldr	r3, [pc, #44]	; (800a3b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a38c:	689b      	ldr	r3, [r3, #8]
 800a38e:	4a0a      	ldr	r2, [pc, #40]	; (800a3b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a390:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800a394:	6093      	str	r3, [r2, #8]
 800a396:	4b08      	ldr	r3, [pc, #32]	; (800a3b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a398:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	68db      	ldr	r3, [r3, #12]
 800a39e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a3a2:	4905      	ldr	r1, [pc, #20]	; (800a3b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a3a4:	4313      	orrs	r3, r2
 800a3a6:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800a3a8:	2300      	movs	r3, #0
}
 800a3aa:	4618      	mov	r0, r3
 800a3ac:	3718      	adds	r7, #24
 800a3ae:	46bd      	mov	sp, r7
 800a3b0:	bd80      	pop	{r7, pc}
 800a3b2:	bf00      	nop
 800a3b4:	42470068 	.word	0x42470068
 800a3b8:	40023800 	.word	0x40023800
 800a3bc:	40007000 	.word	0x40007000
 800a3c0:	42470e40 	.word	0x42470e40

0800a3c4 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 800a3c4:	b580      	push	{r7, lr}
 800a3c6:	b082      	sub	sp, #8
 800a3c8:	af00      	add	r7, sp, #0
 800a3ca:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d101      	bne.n	800a3d6 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 800a3d2:	2301      	movs	r3, #1
 800a3d4:	e01c      	b.n	800a410 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	795b      	ldrb	r3, [r3, #5]
 800a3da:	b2db      	uxtb	r3, r3
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d105      	bne.n	800a3ec <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	2200      	movs	r2, #0
 800a3e4:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 800a3e6:	6878      	ldr	r0, [r7, #4]
 800a3e8:	f7f9 fff2 	bl	80043d0 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	2202      	movs	r2, #2
 800a3f0:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	681a      	ldr	r2, [r3, #0]
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	f042 0204 	orr.w	r2, r2, #4
 800a400:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	2201      	movs	r2, #1
 800a406:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	2200      	movs	r2, #0
 800a40c:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 800a40e:	2300      	movs	r3, #0
}
 800a410:	4618      	mov	r0, r3
 800a412:	3708      	adds	r7, #8
 800a414:	46bd      	mov	sp, r7
 800a416:	bd80      	pop	{r7, pc}

0800a418 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800a418:	b580      	push	{r7, lr}
 800a41a:	b082      	sub	sp, #8
 800a41c:	af00      	add	r7, sp, #0
 800a41e:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	2b00      	cmp	r3, #0
 800a424:	d101      	bne.n	800a42a <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800a426:	2301      	movs	r3, #1
 800a428:	e083      	b.n	800a532 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	7f5b      	ldrb	r3, [r3, #29]
 800a42e:	b2db      	uxtb	r3, r3
 800a430:	2b00      	cmp	r3, #0
 800a432:	d105      	bne.n	800a440 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	2200      	movs	r2, #0
 800a438:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800a43a:	6878      	ldr	r0, [r7, #4]
 800a43c:	f7f9 ffea 	bl	8004414 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	2202      	movs	r2, #2
 800a444:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	22ca      	movs	r2, #202	; 0xca
 800a44c:	625a      	str	r2, [r3, #36]	; 0x24
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	2253      	movs	r2, #83	; 0x53
 800a454:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800a456:	6878      	ldr	r0, [r7, #4]
 800a458:	f000 fbc0 	bl	800abdc <RTC_EnterInitMode>
 800a45c:	4603      	mov	r3, r0
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d008      	beq.n	800a474 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	22ff      	movs	r2, #255	; 0xff
 800a468:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	2204      	movs	r2, #4
 800a46e:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800a470:	2301      	movs	r3, #1
 800a472:	e05e      	b.n	800a532 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	689b      	ldr	r3, [r3, #8]
 800a47a:	687a      	ldr	r2, [r7, #4]
 800a47c:	6812      	ldr	r2, [r2, #0]
 800a47e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a482:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a486:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	6899      	ldr	r1, [r3, #8]
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	685a      	ldr	r2, [r3, #4]
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	691b      	ldr	r3, [r3, #16]
 800a496:	431a      	orrs	r2, r3
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	695b      	ldr	r3, [r3, #20]
 800a49c:	431a      	orrs	r2, r3
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	430a      	orrs	r2, r1
 800a4a4:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	687a      	ldr	r2, [r7, #4]
 800a4ac:	68d2      	ldr	r2, [r2, #12]
 800a4ae:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	6919      	ldr	r1, [r3, #16]
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	689b      	ldr	r3, [r3, #8]
 800a4ba:	041a      	lsls	r2, r3, #16
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	430a      	orrs	r2, r1
 800a4c2:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	68da      	ldr	r2, [r3, #12]
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a4d2:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	689b      	ldr	r3, [r3, #8]
 800a4da:	f003 0320 	and.w	r3, r3, #32
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d10e      	bne.n	800a500 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a4e2:	6878      	ldr	r0, [r7, #4]
 800a4e4:	f000 fb52 	bl	800ab8c <HAL_RTC_WaitForSynchro>
 800a4e8:	4603      	mov	r3, r0
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d008      	beq.n	800a500 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	22ff      	movs	r2, #255	; 0xff
 800a4f4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	2204      	movs	r2, #4
 800a4fa:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800a4fc:	2301      	movs	r3, #1
 800a4fe:	e018      	b.n	800a532 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a50e:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	699a      	ldr	r2, [r3, #24]
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	430a      	orrs	r2, r1
 800a520:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	22ff      	movs	r2, #255	; 0xff
 800a528:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	2201      	movs	r2, #1
 800a52e:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 800a530:	2300      	movs	r3, #0
  }
}
 800a532:	4618      	mov	r0, r3
 800a534:	3708      	adds	r7, #8
 800a536:	46bd      	mov	sp, r7
 800a538:	bd80      	pop	{r7, pc}

0800a53a <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800a53a:	b590      	push	{r4, r7, lr}
 800a53c:	b087      	sub	sp, #28
 800a53e:	af00      	add	r7, sp, #0
 800a540:	60f8      	str	r0, [r7, #12]
 800a542:	60b9      	str	r1, [r7, #8]
 800a544:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800a546:	2300      	movs	r3, #0
 800a548:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	7f1b      	ldrb	r3, [r3, #28]
 800a54e:	2b01      	cmp	r3, #1
 800a550:	d101      	bne.n	800a556 <HAL_RTC_SetTime+0x1c>
 800a552:	2302      	movs	r3, #2
 800a554:	e0aa      	b.n	800a6ac <HAL_RTC_SetTime+0x172>
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	2201      	movs	r2, #1
 800a55a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	2202      	movs	r2, #2
 800a560:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	2b00      	cmp	r3, #0
 800a566:	d126      	bne.n	800a5b6 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	689b      	ldr	r3, [r3, #8]
 800a56e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a572:	2b00      	cmp	r3, #0
 800a574:	d102      	bne.n	800a57c <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800a576:	68bb      	ldr	r3, [r7, #8]
 800a578:	2200      	movs	r2, #0
 800a57a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800a57c:	68bb      	ldr	r3, [r7, #8]
 800a57e:	781b      	ldrb	r3, [r3, #0]
 800a580:	4618      	mov	r0, r3
 800a582:	f000 fb57 	bl	800ac34 <RTC_ByteToBcd2>
 800a586:	4603      	mov	r3, r0
 800a588:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800a58a:	68bb      	ldr	r3, [r7, #8]
 800a58c:	785b      	ldrb	r3, [r3, #1]
 800a58e:	4618      	mov	r0, r3
 800a590:	f000 fb50 	bl	800ac34 <RTC_ByteToBcd2>
 800a594:	4603      	mov	r3, r0
 800a596:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800a598:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800a59a:	68bb      	ldr	r3, [r7, #8]
 800a59c:	789b      	ldrb	r3, [r3, #2]
 800a59e:	4618      	mov	r0, r3
 800a5a0:	f000 fb48 	bl	800ac34 <RTC_ByteToBcd2>
 800a5a4:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800a5a6:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800a5aa:	68bb      	ldr	r3, [r7, #8]
 800a5ac:	78db      	ldrb	r3, [r3, #3]
 800a5ae:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800a5b0:	4313      	orrs	r3, r2
 800a5b2:	617b      	str	r3, [r7, #20]
 800a5b4:	e018      	b.n	800a5e8 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	689b      	ldr	r3, [r3, #8]
 800a5bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d102      	bne.n	800a5ca <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800a5c4:	68bb      	ldr	r3, [r7, #8]
 800a5c6:	2200      	movs	r2, #0
 800a5c8:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800a5ca:	68bb      	ldr	r3, [r7, #8]
 800a5cc:	781b      	ldrb	r3, [r3, #0]
 800a5ce:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800a5d0:	68bb      	ldr	r3, [r7, #8]
 800a5d2:	785b      	ldrb	r3, [r3, #1]
 800a5d4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800a5d6:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800a5d8:	68ba      	ldr	r2, [r7, #8]
 800a5da:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800a5dc:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800a5de:	68bb      	ldr	r3, [r7, #8]
 800a5e0:	78db      	ldrb	r3, [r3, #3]
 800a5e2:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800a5e4:	4313      	orrs	r3, r2
 800a5e6:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	22ca      	movs	r2, #202	; 0xca
 800a5ee:	625a      	str	r2, [r3, #36]	; 0x24
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	2253      	movs	r2, #83	; 0x53
 800a5f6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800a5f8:	68f8      	ldr	r0, [r7, #12]
 800a5fa:	f000 faef 	bl	800abdc <RTC_EnterInitMode>
 800a5fe:	4603      	mov	r3, r0
 800a600:	2b00      	cmp	r3, #0
 800a602:	d00b      	beq.n	800a61c <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	22ff      	movs	r2, #255	; 0xff
 800a60a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	2204      	movs	r2, #4
 800a610:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	2200      	movs	r2, #0
 800a616:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800a618:	2301      	movs	r3, #1
 800a61a:	e047      	b.n	800a6ac <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	681a      	ldr	r2, [r3, #0]
 800a620:	697b      	ldr	r3, [r7, #20]
 800a622:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800a626:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800a62a:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	689a      	ldr	r2, [r3, #8]
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a63a:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	6899      	ldr	r1, [r3, #8]
 800a642:	68bb      	ldr	r3, [r7, #8]
 800a644:	68da      	ldr	r2, [r3, #12]
 800a646:	68bb      	ldr	r3, [r7, #8]
 800a648:	691b      	ldr	r3, [r3, #16]
 800a64a:	431a      	orrs	r2, r3
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	430a      	orrs	r2, r1
 800a652:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	68da      	ldr	r2, [r3, #12]
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a662:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	689b      	ldr	r3, [r3, #8]
 800a66a:	f003 0320 	and.w	r3, r3, #32
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d111      	bne.n	800a696 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a672:	68f8      	ldr	r0, [r7, #12]
 800a674:	f000 fa8a 	bl	800ab8c <HAL_RTC_WaitForSynchro>
 800a678:	4603      	mov	r3, r0
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d00b      	beq.n	800a696 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	22ff      	movs	r2, #255	; 0xff
 800a684:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	2204      	movs	r2, #4
 800a68a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	2200      	movs	r2, #0
 800a690:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800a692:	2301      	movs	r3, #1
 800a694:	e00a      	b.n	800a6ac <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	22ff      	movs	r2, #255	; 0xff
 800a69c:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	2201      	movs	r2, #1
 800a6a2:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	2200      	movs	r2, #0
 800a6a8:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 800a6aa:	2300      	movs	r3, #0
  }
}
 800a6ac:	4618      	mov	r0, r3
 800a6ae:	371c      	adds	r7, #28
 800a6b0:	46bd      	mov	sp, r7
 800a6b2:	bd90      	pop	{r4, r7, pc}

0800a6b4 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800a6b4:	b580      	push	{r7, lr}
 800a6b6:	b086      	sub	sp, #24
 800a6b8:	af00      	add	r7, sp, #0
 800a6ba:	60f8      	str	r0, [r7, #12]
 800a6bc:	60b9      	str	r1, [r7, #8]
 800a6be:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800a6c0:	2300      	movs	r3, #0
 800a6c2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a6ca:	68bb      	ldr	r3, [r7, #8]
 800a6cc:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	691b      	ldr	r3, [r3, #16]
 800a6d4:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800a6d8:	68bb      	ldr	r3, [r7, #8]
 800a6da:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800a6e6:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800a6ea:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 800a6ec:	697b      	ldr	r3, [r7, #20]
 800a6ee:	0c1b      	lsrs	r3, r3, #16
 800a6f0:	b2db      	uxtb	r3, r3
 800a6f2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a6f6:	b2da      	uxtb	r2, r3
 800a6f8:	68bb      	ldr	r3, [r7, #8]
 800a6fa:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 800a6fc:	697b      	ldr	r3, [r7, #20]
 800a6fe:	0a1b      	lsrs	r3, r3, #8
 800a700:	b2db      	uxtb	r3, r3
 800a702:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a706:	b2da      	uxtb	r2, r3
 800a708:	68bb      	ldr	r3, [r7, #8]
 800a70a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 800a70c:	697b      	ldr	r3, [r7, #20]
 800a70e:	b2db      	uxtb	r3, r3
 800a710:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a714:	b2da      	uxtb	r2, r3
 800a716:	68bb      	ldr	r3, [r7, #8]
 800a718:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 800a71a:	697b      	ldr	r3, [r7, #20]
 800a71c:	0c1b      	lsrs	r3, r3, #16
 800a71e:	b2db      	uxtb	r3, r3
 800a720:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a724:	b2da      	uxtb	r2, r3
 800a726:	68bb      	ldr	r3, [r7, #8]
 800a728:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d11a      	bne.n	800a766 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800a730:	68bb      	ldr	r3, [r7, #8]
 800a732:	781b      	ldrb	r3, [r3, #0]
 800a734:	4618      	mov	r0, r3
 800a736:	f000 fa9b 	bl	800ac70 <RTC_Bcd2ToByte>
 800a73a:	4603      	mov	r3, r0
 800a73c:	461a      	mov	r2, r3
 800a73e:	68bb      	ldr	r3, [r7, #8]
 800a740:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800a742:	68bb      	ldr	r3, [r7, #8]
 800a744:	785b      	ldrb	r3, [r3, #1]
 800a746:	4618      	mov	r0, r3
 800a748:	f000 fa92 	bl	800ac70 <RTC_Bcd2ToByte>
 800a74c:	4603      	mov	r3, r0
 800a74e:	461a      	mov	r2, r3
 800a750:	68bb      	ldr	r3, [r7, #8]
 800a752:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800a754:	68bb      	ldr	r3, [r7, #8]
 800a756:	789b      	ldrb	r3, [r3, #2]
 800a758:	4618      	mov	r0, r3
 800a75a:	f000 fa89 	bl	800ac70 <RTC_Bcd2ToByte>
 800a75e:	4603      	mov	r3, r0
 800a760:	461a      	mov	r2, r3
 800a762:	68bb      	ldr	r3, [r7, #8]
 800a764:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800a766:	2300      	movs	r3, #0
}
 800a768:	4618      	mov	r0, r3
 800a76a:	3718      	adds	r7, #24
 800a76c:	46bd      	mov	sp, r7
 800a76e:	bd80      	pop	{r7, pc}

0800a770 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800a770:	b590      	push	{r4, r7, lr}
 800a772:	b087      	sub	sp, #28
 800a774:	af00      	add	r7, sp, #0
 800a776:	60f8      	str	r0, [r7, #12]
 800a778:	60b9      	str	r1, [r7, #8]
 800a77a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800a77c:	2300      	movs	r3, #0
 800a77e:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	7f1b      	ldrb	r3, [r3, #28]
 800a784:	2b01      	cmp	r3, #1
 800a786:	d101      	bne.n	800a78c <HAL_RTC_SetDate+0x1c>
 800a788:	2302      	movs	r3, #2
 800a78a:	e094      	b.n	800a8b6 <HAL_RTC_SetDate+0x146>
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	2201      	movs	r2, #1
 800a790:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	2202      	movs	r2, #2
 800a796:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d10e      	bne.n	800a7bc <HAL_RTC_SetDate+0x4c>
 800a79e:	68bb      	ldr	r3, [r7, #8]
 800a7a0:	785b      	ldrb	r3, [r3, #1]
 800a7a2:	f003 0310 	and.w	r3, r3, #16
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d008      	beq.n	800a7bc <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800a7aa:	68bb      	ldr	r3, [r7, #8]
 800a7ac:	785b      	ldrb	r3, [r3, #1]
 800a7ae:	f023 0310 	bic.w	r3, r3, #16
 800a7b2:	b2db      	uxtb	r3, r3
 800a7b4:	330a      	adds	r3, #10
 800a7b6:	b2da      	uxtb	r2, r3
 800a7b8:	68bb      	ldr	r3, [r7, #8]
 800a7ba:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d11c      	bne.n	800a7fc <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800a7c2:	68bb      	ldr	r3, [r7, #8]
 800a7c4:	78db      	ldrb	r3, [r3, #3]
 800a7c6:	4618      	mov	r0, r3
 800a7c8:	f000 fa34 	bl	800ac34 <RTC_ByteToBcd2>
 800a7cc:	4603      	mov	r3, r0
 800a7ce:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800a7d0:	68bb      	ldr	r3, [r7, #8]
 800a7d2:	785b      	ldrb	r3, [r3, #1]
 800a7d4:	4618      	mov	r0, r3
 800a7d6:	f000 fa2d 	bl	800ac34 <RTC_ByteToBcd2>
 800a7da:	4603      	mov	r3, r0
 800a7dc:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800a7de:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800a7e0:	68bb      	ldr	r3, [r7, #8]
 800a7e2:	789b      	ldrb	r3, [r3, #2]
 800a7e4:	4618      	mov	r0, r3
 800a7e6:	f000 fa25 	bl	800ac34 <RTC_ByteToBcd2>
 800a7ea:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800a7ec:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 800a7f0:	68bb      	ldr	r3, [r7, #8]
 800a7f2:	781b      	ldrb	r3, [r3, #0]
 800a7f4:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800a7f6:	4313      	orrs	r3, r2
 800a7f8:	617b      	str	r3, [r7, #20]
 800a7fa:	e00e      	b.n	800a81a <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800a7fc:	68bb      	ldr	r3, [r7, #8]
 800a7fe:	78db      	ldrb	r3, [r3, #3]
 800a800:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800a802:	68bb      	ldr	r3, [r7, #8]
 800a804:	785b      	ldrb	r3, [r3, #1]
 800a806:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800a808:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800a80a:	68ba      	ldr	r2, [r7, #8]
 800a80c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800a80e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 800a810:	68bb      	ldr	r3, [r7, #8]
 800a812:	781b      	ldrb	r3, [r3, #0]
 800a814:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800a816:	4313      	orrs	r3, r2
 800a818:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	22ca      	movs	r2, #202	; 0xca
 800a820:	625a      	str	r2, [r3, #36]	; 0x24
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	2253      	movs	r2, #83	; 0x53
 800a828:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800a82a:	68f8      	ldr	r0, [r7, #12]
 800a82c:	f000 f9d6 	bl	800abdc <RTC_EnterInitMode>
 800a830:	4603      	mov	r3, r0
 800a832:	2b00      	cmp	r3, #0
 800a834:	d00b      	beq.n	800a84e <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	22ff      	movs	r2, #255	; 0xff
 800a83c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	2204      	movs	r2, #4
 800a842:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	2200      	movs	r2, #0
 800a848:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800a84a:	2301      	movs	r3, #1
 800a84c:	e033      	b.n	800a8b6 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	681a      	ldr	r2, [r3, #0]
 800a852:	697b      	ldr	r3, [r7, #20]
 800a854:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800a858:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800a85c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	68da      	ldr	r2, [r3, #12]
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a86c:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	689b      	ldr	r3, [r3, #8]
 800a874:	f003 0320 	and.w	r3, r3, #32
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d111      	bne.n	800a8a0 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a87c:	68f8      	ldr	r0, [r7, #12]
 800a87e:	f000 f985 	bl	800ab8c <HAL_RTC_WaitForSynchro>
 800a882:	4603      	mov	r3, r0
 800a884:	2b00      	cmp	r3, #0
 800a886:	d00b      	beq.n	800a8a0 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	22ff      	movs	r2, #255	; 0xff
 800a88e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	2204      	movs	r2, #4
 800a894:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	2200      	movs	r2, #0
 800a89a:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800a89c:	2301      	movs	r3, #1
 800a89e:	e00a      	b.n	800a8b6 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	22ff      	movs	r2, #255	; 0xff
 800a8a6:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	2201      	movs	r2, #1
 800a8ac:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	2200      	movs	r2, #0
 800a8b2:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800a8b4:	2300      	movs	r3, #0
  }
}
 800a8b6:	4618      	mov	r0, r3
 800a8b8:	371c      	adds	r7, #28
 800a8ba:	46bd      	mov	sp, r7
 800a8bc:	bd90      	pop	{r4, r7, pc}

0800a8be <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800a8be:	b580      	push	{r7, lr}
 800a8c0:	b086      	sub	sp, #24
 800a8c2:	af00      	add	r7, sp, #0
 800a8c4:	60f8      	str	r0, [r7, #12]
 800a8c6:	60b9      	str	r1, [r7, #8]
 800a8c8:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800a8ca:	2300      	movs	r3, #0
 800a8cc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	685b      	ldr	r3, [r3, #4]
 800a8d4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800a8d8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800a8dc:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 800a8de:	697b      	ldr	r3, [r7, #20]
 800a8e0:	0c1b      	lsrs	r3, r3, #16
 800a8e2:	b2da      	uxtb	r2, r3
 800a8e4:	68bb      	ldr	r3, [r7, #8]
 800a8e6:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 800a8e8:	697b      	ldr	r3, [r7, #20]
 800a8ea:	0a1b      	lsrs	r3, r3, #8
 800a8ec:	b2db      	uxtb	r3, r3
 800a8ee:	f003 031f 	and.w	r3, r3, #31
 800a8f2:	b2da      	uxtb	r2, r3
 800a8f4:	68bb      	ldr	r3, [r7, #8]
 800a8f6:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800a8f8:	697b      	ldr	r3, [r7, #20]
 800a8fa:	b2db      	uxtb	r3, r3
 800a8fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a900:	b2da      	uxtb	r2, r3
 800a902:	68bb      	ldr	r3, [r7, #8]
 800a904:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 800a906:	697b      	ldr	r3, [r7, #20]
 800a908:	0b5b      	lsrs	r3, r3, #13
 800a90a:	b2db      	uxtb	r3, r3
 800a90c:	f003 0307 	and.w	r3, r3, #7
 800a910:	b2da      	uxtb	r2, r3
 800a912:	68bb      	ldr	r3, [r7, #8]
 800a914:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d11a      	bne.n	800a952 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800a91c:	68bb      	ldr	r3, [r7, #8]
 800a91e:	78db      	ldrb	r3, [r3, #3]
 800a920:	4618      	mov	r0, r3
 800a922:	f000 f9a5 	bl	800ac70 <RTC_Bcd2ToByte>
 800a926:	4603      	mov	r3, r0
 800a928:	461a      	mov	r2, r3
 800a92a:	68bb      	ldr	r3, [r7, #8]
 800a92c:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800a92e:	68bb      	ldr	r3, [r7, #8]
 800a930:	785b      	ldrb	r3, [r3, #1]
 800a932:	4618      	mov	r0, r3
 800a934:	f000 f99c 	bl	800ac70 <RTC_Bcd2ToByte>
 800a938:	4603      	mov	r3, r0
 800a93a:	461a      	mov	r2, r3
 800a93c:	68bb      	ldr	r3, [r7, #8]
 800a93e:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800a940:	68bb      	ldr	r3, [r7, #8]
 800a942:	789b      	ldrb	r3, [r3, #2]
 800a944:	4618      	mov	r0, r3
 800a946:	f000 f993 	bl	800ac70 <RTC_Bcd2ToByte>
 800a94a:	4603      	mov	r3, r0
 800a94c:	461a      	mov	r2, r3
 800a94e:	68bb      	ldr	r3, [r7, #8]
 800a950:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800a952:	2300      	movs	r3, #0
}
 800a954:	4618      	mov	r0, r3
 800a956:	3718      	adds	r7, #24
 800a958:	46bd      	mov	sp, r7
 800a95a:	bd80      	pop	{r7, pc}

0800a95c <HAL_RTC_SetAlarm>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800a95c:	b590      	push	{r4, r7, lr}
 800a95e:	b089      	sub	sp, #36	; 0x24
 800a960:	af00      	add	r7, sp, #0
 800a962:	60f8      	str	r0, [r7, #12]
 800a964:	60b9      	str	r1, [r7, #8]
 800a966:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 800a968:	2300      	movs	r3, #0
 800a96a:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U, subsecondtmpreg = 0U;
 800a96c:	2300      	movs	r3, #0
 800a96e:	61fb      	str	r3, [r7, #28]
 800a970:	2300      	movs	r3, #0
 800a972:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	7f1b      	ldrb	r3, [r3, #28]
 800a978:	2b01      	cmp	r3, #1
 800a97a:	d101      	bne.n	800a980 <HAL_RTC_SetAlarm+0x24>
 800a97c:	2302      	movs	r3, #2
 800a97e:	e101      	b.n	800ab84 <HAL_RTC_SetAlarm+0x228>
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	2201      	movs	r2, #1
 800a984:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	2202      	movs	r2, #2
 800a98a:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d137      	bne.n	800aa02 <HAL_RTC_SetAlarm+0xa6>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	689b      	ldr	r3, [r3, #8]
 800a998:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d102      	bne.n	800a9a6 <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800a9a0:	68bb      	ldr	r3, [r7, #8]
 800a9a2:	2200      	movs	r2, #0
 800a9a4:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800a9a6:	68bb      	ldr	r3, [r7, #8]
 800a9a8:	781b      	ldrb	r3, [r3, #0]
 800a9aa:	4618      	mov	r0, r3
 800a9ac:	f000 f942 	bl	800ac34 <RTC_ByteToBcd2>
 800a9b0:	4603      	mov	r3, r0
 800a9b2:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 800a9b4:	68bb      	ldr	r3, [r7, #8]
 800a9b6:	785b      	ldrb	r3, [r3, #1]
 800a9b8:	4618      	mov	r0, r3
 800a9ba:	f000 f93b 	bl	800ac34 <RTC_ByteToBcd2>
 800a9be:	4603      	mov	r3, r0
 800a9c0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800a9c2:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 800a9c4:	68bb      	ldr	r3, [r7, #8]
 800a9c6:	789b      	ldrb	r3, [r3, #2]
 800a9c8:	4618      	mov	r0, r3
 800a9ca:	f000 f933 	bl	800ac34 <RTC_ByteToBcd2>
 800a9ce:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 800a9d0:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800a9d4:	68bb      	ldr	r3, [r7, #8]
 800a9d6:	78db      	ldrb	r3, [r3, #3]
 800a9d8:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 800a9da:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 800a9de:	68bb      	ldr	r3, [r7, #8]
 800a9e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a9e4:	4618      	mov	r0, r3
 800a9e6:	f000 f925 	bl	800ac34 <RTC_ByteToBcd2>
 800a9ea:	4603      	mov	r3, r0
 800a9ec:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800a9ee:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800a9f2:	68bb      	ldr	r3, [r7, #8]
 800a9f4:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 800a9f6:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800a9f8:	68bb      	ldr	r3, [r7, #8]
 800a9fa:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800a9fc:	4313      	orrs	r3, r2
 800a9fe:	61fb      	str	r3, [r7, #28]
 800aa00:	e023      	b.n	800aa4a <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	689b      	ldr	r3, [r3, #8]
 800aa08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d102      	bne.n	800aa16 <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800aa10:	68bb      	ldr	r3, [r7, #8]
 800aa12:	2200      	movs	r2, #0
 800aa14:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800aa16:	68bb      	ldr	r3, [r7, #8]
 800aa18:	781b      	ldrb	r3, [r3, #0]
 800aa1a:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 800aa1c:	68bb      	ldr	r3, [r7, #8]
 800aa1e:	785b      	ldrb	r3, [r3, #1]
 800aa20:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800aa22:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800aa24:	68ba      	ldr	r2, [r7, #8]
 800aa26:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 800aa28:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800aa2a:	68bb      	ldr	r3, [r7, #8]
 800aa2c:	78db      	ldrb	r3, [r3, #3]
 800aa2e:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800aa30:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 800aa32:	68bb      	ldr	r3, [r7, #8]
 800aa34:	f893 3020 	ldrb.w	r3, [r3, #32]
 800aa38:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800aa3a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800aa3c:	68bb      	ldr	r3, [r7, #8]
 800aa3e:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 800aa40:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800aa42:	68bb      	ldr	r3, [r7, #8]
 800aa44:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800aa46:	4313      	orrs	r3, r2
 800aa48:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 800aa4a:	68bb      	ldr	r3, [r7, #8]
 800aa4c:	685a      	ldr	r2, [r3, #4]
 800aa4e:	68bb      	ldr	r3, [r7, #8]
 800aa50:	699b      	ldr	r3, [r3, #24]
 800aa52:	4313      	orrs	r3, r2
 800aa54:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	22ca      	movs	r2, #202	; 0xca
 800aa5c:	625a      	str	r2, [r3, #36]	; 0x24
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	2253      	movs	r2, #83	; 0x53
 800aa64:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 800aa66:	68bb      	ldr	r3, [r7, #8]
 800aa68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa6a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800aa6e:	d13f      	bne.n	800aaf0 <HAL_RTC_SetAlarm+0x194>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	689a      	ldr	r2, [r3, #8]
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800aa7e:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	689a      	ldr	r2, [r3, #8]
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800aa8e:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 800aa90:	f7fb fa90 	bl	8005fb4 <HAL_GetTick>
 800aa94:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 800aa96:	e013      	b.n	800aac0 <HAL_RTC_SetAlarm+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800aa98:	f7fb fa8c 	bl	8005fb4 <HAL_GetTick>
 800aa9c:	4602      	mov	r2, r0
 800aa9e:	69bb      	ldr	r3, [r7, #24]
 800aaa0:	1ad3      	subs	r3, r2, r3
 800aaa2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800aaa6:	d90b      	bls.n	800aac0 <HAL_RTC_SetAlarm+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	22ff      	movs	r2, #255	; 0xff
 800aaae:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	2203      	movs	r2, #3
 800aab4:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	2200      	movs	r2, #0
 800aaba:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800aabc:	2303      	movs	r3, #3
 800aabe:	e061      	b.n	800ab84 <HAL_RTC_SetAlarm+0x228>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	68db      	ldr	r3, [r3, #12]
 800aac6:	f003 0301 	and.w	r3, r3, #1
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d0e4      	beq.n	800aa98 <HAL_RTC_SetAlarm+0x13c>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	69fa      	ldr	r2, [r7, #28]
 800aad4:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	697a      	ldr	r2, [r7, #20]
 800aadc:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	689a      	ldr	r2, [r3, #8]
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800aaec:	609a      	str	r2, [r3, #8]
 800aaee:	e03e      	b.n	800ab6e <HAL_RTC_SetAlarm+0x212>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	689a      	ldr	r2, [r3, #8]
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800aafe:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	689a      	ldr	r2, [r3, #8]
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ab0e:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 800ab10:	f7fb fa50 	bl	8005fb4 <HAL_GetTick>
 800ab14:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 800ab16:	e013      	b.n	800ab40 <HAL_RTC_SetAlarm+0x1e4>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800ab18:	f7fb fa4c 	bl	8005fb4 <HAL_GetTick>
 800ab1c:	4602      	mov	r2, r0
 800ab1e:	69bb      	ldr	r3, [r7, #24]
 800ab20:	1ad3      	subs	r3, r2, r3
 800ab22:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ab26:	d90b      	bls.n	800ab40 <HAL_RTC_SetAlarm+0x1e4>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	22ff      	movs	r2, #255	; 0xff
 800ab2e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	2203      	movs	r2, #3
 800ab34:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	2200      	movs	r2, #0
 800ab3a:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800ab3c:	2303      	movs	r3, #3
 800ab3e:	e021      	b.n	800ab84 <HAL_RTC_SetAlarm+0x228>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	68db      	ldr	r3, [r3, #12]
 800ab46:	f003 0302 	and.w	r3, r3, #2
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d0e4      	beq.n	800ab18 <HAL_RTC_SetAlarm+0x1bc>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	69fa      	ldr	r2, [r7, #28]
 800ab54:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	697a      	ldr	r2, [r7, #20]
 800ab5c:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	689a      	ldr	r2, [r3, #8]
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ab6c:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	22ff      	movs	r2, #255	; 0xff
 800ab74:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800ab76:	68fb      	ldr	r3, [r7, #12]
 800ab78:	2201      	movs	r2, #1
 800ab7a:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	2200      	movs	r2, #0
 800ab80:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800ab82:	2300      	movs	r3, #0
}
 800ab84:	4618      	mov	r0, r3
 800ab86:	3724      	adds	r7, #36	; 0x24
 800ab88:	46bd      	mov	sp, r7
 800ab8a:	bd90      	pop	{r4, r7, pc}

0800ab8c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800ab8c:	b580      	push	{r7, lr}
 800ab8e:	b084      	sub	sp, #16
 800ab90:	af00      	add	r7, sp, #0
 800ab92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800ab94:	2300      	movs	r3, #0
 800ab96:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	68da      	ldr	r2, [r3, #12]
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800aba6:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800aba8:	f7fb fa04 	bl	8005fb4 <HAL_GetTick>
 800abac:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800abae:	e009      	b.n	800abc4 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800abb0:	f7fb fa00 	bl	8005fb4 <HAL_GetTick>
 800abb4:	4602      	mov	r2, r0
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	1ad3      	subs	r3, r2, r3
 800abba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800abbe:	d901      	bls.n	800abc4 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800abc0:	2303      	movs	r3, #3
 800abc2:	e007      	b.n	800abd4 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	68db      	ldr	r3, [r3, #12]
 800abca:	f003 0320 	and.w	r3, r3, #32
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d0ee      	beq.n	800abb0 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800abd2:	2300      	movs	r3, #0
}
 800abd4:	4618      	mov	r0, r3
 800abd6:	3710      	adds	r7, #16
 800abd8:	46bd      	mov	sp, r7
 800abda:	bd80      	pop	{r7, pc}

0800abdc <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800abdc:	b580      	push	{r7, lr}
 800abde:	b084      	sub	sp, #16
 800abe0:	af00      	add	r7, sp, #0
 800abe2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800abe4:	2300      	movs	r3, #0
 800abe6:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	68db      	ldr	r3, [r3, #12]
 800abee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d119      	bne.n	800ac2a <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800abfe:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800ac00:	f7fb f9d8 	bl	8005fb4 <HAL_GetTick>
 800ac04:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800ac06:	e009      	b.n	800ac1c <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800ac08:	f7fb f9d4 	bl	8005fb4 <HAL_GetTick>
 800ac0c:	4602      	mov	r2, r0
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	1ad3      	subs	r3, r2, r3
 800ac12:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ac16:	d901      	bls.n	800ac1c <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800ac18:	2303      	movs	r3, #3
 800ac1a:	e007      	b.n	800ac2c <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	68db      	ldr	r3, [r3, #12]
 800ac22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d0ee      	beq.n	800ac08 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800ac2a:	2300      	movs	r3, #0
}
 800ac2c:	4618      	mov	r0, r3
 800ac2e:	3710      	adds	r7, #16
 800ac30:	46bd      	mov	sp, r7
 800ac32:	bd80      	pop	{r7, pc}

0800ac34 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800ac34:	b480      	push	{r7}
 800ac36:	b085      	sub	sp, #20
 800ac38:	af00      	add	r7, sp, #0
 800ac3a:	4603      	mov	r3, r0
 800ac3c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800ac3e:	2300      	movs	r3, #0
 800ac40:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 800ac42:	e005      	b.n	800ac50 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	3301      	adds	r3, #1
 800ac48:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800ac4a:	79fb      	ldrb	r3, [r7, #7]
 800ac4c:	3b0a      	subs	r3, #10
 800ac4e:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 800ac50:	79fb      	ldrb	r3, [r7, #7]
 800ac52:	2b09      	cmp	r3, #9
 800ac54:	d8f6      	bhi.n	800ac44 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	b2db      	uxtb	r3, r3
 800ac5a:	011b      	lsls	r3, r3, #4
 800ac5c:	b2da      	uxtb	r2, r3
 800ac5e:	79fb      	ldrb	r3, [r7, #7]
 800ac60:	4313      	orrs	r3, r2
 800ac62:	b2db      	uxtb	r3, r3
}
 800ac64:	4618      	mov	r0, r3
 800ac66:	3714      	adds	r7, #20
 800ac68:	46bd      	mov	sp, r7
 800ac6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac6e:	4770      	bx	lr

0800ac70 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800ac70:	b480      	push	{r7}
 800ac72:	b085      	sub	sp, #20
 800ac74:	af00      	add	r7, sp, #0
 800ac76:	4603      	mov	r3, r0
 800ac78:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 800ac7a:	2300      	movs	r3, #0
 800ac7c:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 800ac7e:	79fb      	ldrb	r3, [r7, #7]
 800ac80:	091b      	lsrs	r3, r3, #4
 800ac82:	b2db      	uxtb	r3, r3
 800ac84:	461a      	mov	r2, r3
 800ac86:	4613      	mov	r3, r2
 800ac88:	009b      	lsls	r3, r3, #2
 800ac8a:	4413      	add	r3, r2
 800ac8c:	005b      	lsls	r3, r3, #1
 800ac8e:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 800ac90:	79fb      	ldrb	r3, [r7, #7]
 800ac92:	f003 030f 	and.w	r3, r3, #15
 800ac96:	b2da      	uxtb	r2, r3
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	b2db      	uxtb	r3, r3
 800ac9c:	4413      	add	r3, r2
 800ac9e:	b2db      	uxtb	r3, r3
}
 800aca0:	4618      	mov	r0, r3
 800aca2:	3714      	adds	r7, #20
 800aca4:	46bd      	mov	sp, r7
 800aca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acaa:	4770      	bx	lr

0800acac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800acac:	b580      	push	{r7, lr}
 800acae:	b082      	sub	sp, #8
 800acb0:	af00      	add	r7, sp, #0
 800acb2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d101      	bne.n	800acbe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800acba:	2301      	movs	r3, #1
 800acbc:	e07b      	b.n	800adb6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d108      	bne.n	800acd8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	685b      	ldr	r3, [r3, #4]
 800acca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800acce:	d009      	beq.n	800ace4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	2200      	movs	r2, #0
 800acd4:	61da      	str	r2, [r3, #28]
 800acd6:	e005      	b.n	800ace4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	2200      	movs	r2, #0
 800acdc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	2200      	movs	r2, #0
 800ace2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	2200      	movs	r2, #0
 800ace8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800acf0:	b2db      	uxtb	r3, r3
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d106      	bne.n	800ad04 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	2200      	movs	r2, #0
 800acfa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800acfe:	6878      	ldr	r0, [r7, #4]
 800ad00:	f7f9 fbb2 	bl	8004468 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	2202      	movs	r2, #2
 800ad08:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	681a      	ldr	r2, [r3, #0]
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ad1a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	685b      	ldr	r3, [r3, #4]
 800ad20:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	689b      	ldr	r3, [r3, #8]
 800ad28:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800ad2c:	431a      	orrs	r2, r3
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	68db      	ldr	r3, [r3, #12]
 800ad32:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ad36:	431a      	orrs	r2, r3
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	691b      	ldr	r3, [r3, #16]
 800ad3c:	f003 0302 	and.w	r3, r3, #2
 800ad40:	431a      	orrs	r2, r3
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	695b      	ldr	r3, [r3, #20]
 800ad46:	f003 0301 	and.w	r3, r3, #1
 800ad4a:	431a      	orrs	r2, r3
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	699b      	ldr	r3, [r3, #24]
 800ad50:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ad54:	431a      	orrs	r2, r3
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	69db      	ldr	r3, [r3, #28]
 800ad5a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800ad5e:	431a      	orrs	r2, r3
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	6a1b      	ldr	r3, [r3, #32]
 800ad64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ad68:	ea42 0103 	orr.w	r1, r2, r3
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad70:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	430a      	orrs	r2, r1
 800ad7a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	699b      	ldr	r3, [r3, #24]
 800ad80:	0c1b      	lsrs	r3, r3, #16
 800ad82:	f003 0104 	and.w	r1, r3, #4
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad8a:	f003 0210 	and.w	r2, r3, #16
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	430a      	orrs	r2, r1
 800ad94:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	69da      	ldr	r2, [r3, #28]
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800ada4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	2200      	movs	r2, #0
 800adaa:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	2201      	movs	r2, #1
 800adb0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800adb4:	2300      	movs	r3, #0
}
 800adb6:	4618      	mov	r0, r3
 800adb8:	3708      	adds	r7, #8
 800adba:	46bd      	mov	sp, r7
 800adbc:	bd80      	pop	{r7, pc}

0800adbe <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800adbe:	b580      	push	{r7, lr}
 800adc0:	b082      	sub	sp, #8
 800adc2:	af00      	add	r7, sp, #0
 800adc4:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d101      	bne.n	800add0 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 800adcc:	2301      	movs	r3, #1
 800adce:	e01a      	b.n	800ae06 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	2202      	movs	r2, #2
 800add4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	681a      	ldr	r2, [r3, #0]
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ade6:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 800ade8:	6878      	ldr	r0, [r7, #4]
 800adea:	f7f9 fc17 	bl	800461c <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	2200      	movs	r2, #0
 800adf2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	2200      	movs	r2, #0
 800adf8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	2200      	movs	r2, #0
 800ae00:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800ae04:	2300      	movs	r3, #0
}
 800ae06:	4618      	mov	r0, r3
 800ae08:	3708      	adds	r7, #8
 800ae0a:	46bd      	mov	sp, r7
 800ae0c:	bd80      	pop	{r7, pc}

0800ae0e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ae0e:	b580      	push	{r7, lr}
 800ae10:	b088      	sub	sp, #32
 800ae12:	af00      	add	r7, sp, #0
 800ae14:	60f8      	str	r0, [r7, #12]
 800ae16:	60b9      	str	r1, [r7, #8]
 800ae18:	603b      	str	r3, [r7, #0]
 800ae1a:	4613      	mov	r3, r2
 800ae1c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800ae1e:	2300      	movs	r3, #0
 800ae20:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ae28:	2b01      	cmp	r3, #1
 800ae2a:	d101      	bne.n	800ae30 <HAL_SPI_Transmit+0x22>
 800ae2c:	2302      	movs	r3, #2
 800ae2e:	e126      	b.n	800b07e <HAL_SPI_Transmit+0x270>
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	2201      	movs	r2, #1
 800ae34:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ae38:	f7fb f8bc 	bl	8005fb4 <HAL_GetTick>
 800ae3c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800ae3e:	88fb      	ldrh	r3, [r7, #6]
 800ae40:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ae48:	b2db      	uxtb	r3, r3
 800ae4a:	2b01      	cmp	r3, #1
 800ae4c:	d002      	beq.n	800ae54 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800ae4e:	2302      	movs	r3, #2
 800ae50:	77fb      	strb	r3, [r7, #31]
    goto error;
 800ae52:	e10b      	b.n	800b06c <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800ae54:	68bb      	ldr	r3, [r7, #8]
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d002      	beq.n	800ae60 <HAL_SPI_Transmit+0x52>
 800ae5a:	88fb      	ldrh	r3, [r7, #6]
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d102      	bne.n	800ae66 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800ae60:	2301      	movs	r3, #1
 800ae62:	77fb      	strb	r3, [r7, #31]
    goto error;
 800ae64:	e102      	b.n	800b06c <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	2203      	movs	r2, #3
 800ae6a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	2200      	movs	r2, #0
 800ae72:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	68ba      	ldr	r2, [r7, #8]
 800ae78:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	88fa      	ldrh	r2, [r7, #6]
 800ae7e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	88fa      	ldrh	r2, [r7, #6]
 800ae84:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	2200      	movs	r2, #0
 800ae8a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	2200      	movs	r2, #0
 800ae90:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	2200      	movs	r2, #0
 800ae96:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	2200      	movs	r2, #0
 800ae9c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	2200      	movs	r2, #0
 800aea2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	689b      	ldr	r3, [r3, #8]
 800aea8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800aeac:	d10f      	bne.n	800aece <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	681a      	ldr	r2, [r3, #0]
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800aebc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	681a      	ldr	r2, [r3, #0]
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800aecc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aed8:	2b40      	cmp	r3, #64	; 0x40
 800aeda:	d007      	beq.n	800aeec <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	681a      	ldr	r2, [r3, #0]
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800aeea:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	68db      	ldr	r3, [r3, #12]
 800aef0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800aef4:	d14b      	bne.n	800af8e <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	685b      	ldr	r3, [r3, #4]
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d002      	beq.n	800af04 <HAL_SPI_Transmit+0xf6>
 800aefe:	8afb      	ldrh	r3, [r7, #22]
 800af00:	2b01      	cmp	r3, #1
 800af02:	d13e      	bne.n	800af82 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af08:	881a      	ldrh	r2, [r3, #0]
 800af0a:	68fb      	ldr	r3, [r7, #12]
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af14:	1c9a      	adds	r2, r3, #2
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800af1e:	b29b      	uxth	r3, r3
 800af20:	3b01      	subs	r3, #1
 800af22:	b29a      	uxth	r2, r3
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800af28:	e02b      	b.n	800af82 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	689b      	ldr	r3, [r3, #8]
 800af30:	f003 0302 	and.w	r3, r3, #2
 800af34:	2b02      	cmp	r3, #2
 800af36:	d112      	bne.n	800af5e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af3c:	881a      	ldrh	r2, [r3, #0]
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af48:	1c9a      	adds	r2, r3, #2
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800af4e:	68fb      	ldr	r3, [r7, #12]
 800af50:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800af52:	b29b      	uxth	r3, r3
 800af54:	3b01      	subs	r3, #1
 800af56:	b29a      	uxth	r2, r3
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	86da      	strh	r2, [r3, #54]	; 0x36
 800af5c:	e011      	b.n	800af82 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800af5e:	f7fb f829 	bl	8005fb4 <HAL_GetTick>
 800af62:	4602      	mov	r2, r0
 800af64:	69bb      	ldr	r3, [r7, #24]
 800af66:	1ad3      	subs	r3, r2, r3
 800af68:	683a      	ldr	r2, [r7, #0]
 800af6a:	429a      	cmp	r2, r3
 800af6c:	d803      	bhi.n	800af76 <HAL_SPI_Transmit+0x168>
 800af6e:	683b      	ldr	r3, [r7, #0]
 800af70:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800af74:	d102      	bne.n	800af7c <HAL_SPI_Transmit+0x16e>
 800af76:	683b      	ldr	r3, [r7, #0]
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d102      	bne.n	800af82 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800af7c:	2303      	movs	r3, #3
 800af7e:	77fb      	strb	r3, [r7, #31]
          goto error;
 800af80:	e074      	b.n	800b06c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800af86:	b29b      	uxth	r3, r3
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d1ce      	bne.n	800af2a <HAL_SPI_Transmit+0x11c>
 800af8c:	e04c      	b.n	800b028 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	685b      	ldr	r3, [r3, #4]
 800af92:	2b00      	cmp	r3, #0
 800af94:	d002      	beq.n	800af9c <HAL_SPI_Transmit+0x18e>
 800af96:	8afb      	ldrh	r3, [r7, #22]
 800af98:	2b01      	cmp	r3, #1
 800af9a:	d140      	bne.n	800b01e <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	330c      	adds	r3, #12
 800afa6:	7812      	ldrb	r2, [r2, #0]
 800afa8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800afae:	1c5a      	adds	r2, r3, #1
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800afb8:	b29b      	uxth	r3, r3
 800afba:	3b01      	subs	r3, #1
 800afbc:	b29a      	uxth	r2, r3
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800afc2:	e02c      	b.n	800b01e <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	689b      	ldr	r3, [r3, #8]
 800afca:	f003 0302 	and.w	r3, r3, #2
 800afce:	2b02      	cmp	r3, #2
 800afd0:	d113      	bne.n	800affa <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800afd6:	68fb      	ldr	r3, [r7, #12]
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	330c      	adds	r3, #12
 800afdc:	7812      	ldrb	r2, [r2, #0]
 800afde:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800afe4:	1c5a      	adds	r2, r3, #1
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800afee:	b29b      	uxth	r3, r3
 800aff0:	3b01      	subs	r3, #1
 800aff2:	b29a      	uxth	r2, r3
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	86da      	strh	r2, [r3, #54]	; 0x36
 800aff8:	e011      	b.n	800b01e <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800affa:	f7fa ffdb 	bl	8005fb4 <HAL_GetTick>
 800affe:	4602      	mov	r2, r0
 800b000:	69bb      	ldr	r3, [r7, #24]
 800b002:	1ad3      	subs	r3, r2, r3
 800b004:	683a      	ldr	r2, [r7, #0]
 800b006:	429a      	cmp	r2, r3
 800b008:	d803      	bhi.n	800b012 <HAL_SPI_Transmit+0x204>
 800b00a:	683b      	ldr	r3, [r7, #0]
 800b00c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b010:	d102      	bne.n	800b018 <HAL_SPI_Transmit+0x20a>
 800b012:	683b      	ldr	r3, [r7, #0]
 800b014:	2b00      	cmp	r3, #0
 800b016:	d102      	bne.n	800b01e <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800b018:	2303      	movs	r3, #3
 800b01a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800b01c:	e026      	b.n	800b06c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b022:	b29b      	uxth	r3, r3
 800b024:	2b00      	cmp	r3, #0
 800b026:	d1cd      	bne.n	800afc4 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b028:	69ba      	ldr	r2, [r7, #24]
 800b02a:	6839      	ldr	r1, [r7, #0]
 800b02c:	68f8      	ldr	r0, [r7, #12]
 800b02e:	f000 fd03 	bl	800ba38 <SPI_EndRxTxTransaction>
 800b032:	4603      	mov	r3, r0
 800b034:	2b00      	cmp	r3, #0
 800b036:	d002      	beq.n	800b03e <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	2220      	movs	r2, #32
 800b03c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	689b      	ldr	r3, [r3, #8]
 800b042:	2b00      	cmp	r3, #0
 800b044:	d10a      	bne.n	800b05c <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b046:	2300      	movs	r3, #0
 800b048:	613b      	str	r3, [r7, #16]
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	68db      	ldr	r3, [r3, #12]
 800b050:	613b      	str	r3, [r7, #16]
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	689b      	ldr	r3, [r3, #8]
 800b058:	613b      	str	r3, [r7, #16]
 800b05a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b060:	2b00      	cmp	r3, #0
 800b062:	d002      	beq.n	800b06a <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800b064:	2301      	movs	r3, #1
 800b066:	77fb      	strb	r3, [r7, #31]
 800b068:	e000      	b.n	800b06c <HAL_SPI_Transmit+0x25e>
  }

error:
 800b06a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	2201      	movs	r2, #1
 800b070:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	2200      	movs	r2, #0
 800b078:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b07c:	7ffb      	ldrb	r3, [r7, #31]
}
 800b07e:	4618      	mov	r0, r3
 800b080:	3720      	adds	r7, #32
 800b082:	46bd      	mov	sp, r7
 800b084:	bd80      	pop	{r7, pc}

0800b086 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800b086:	b580      	push	{r7, lr}
 800b088:	b08c      	sub	sp, #48	; 0x30
 800b08a:	af00      	add	r7, sp, #0
 800b08c:	60f8      	str	r0, [r7, #12]
 800b08e:	60b9      	str	r1, [r7, #8]
 800b090:	607a      	str	r2, [r7, #4]
 800b092:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800b094:	2301      	movs	r3, #1
 800b096:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800b098:	2300      	movs	r3, #0
 800b09a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b0a4:	2b01      	cmp	r3, #1
 800b0a6:	d101      	bne.n	800b0ac <HAL_SPI_TransmitReceive+0x26>
 800b0a8:	2302      	movs	r3, #2
 800b0aa:	e18a      	b.n	800b3c2 <HAL_SPI_TransmitReceive+0x33c>
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	2201      	movs	r2, #1
 800b0b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b0b4:	f7fa ff7e 	bl	8005fb4 <HAL_GetTick>
 800b0b8:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b0c0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	685b      	ldr	r3, [r3, #4]
 800b0c8:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800b0ca:	887b      	ldrh	r3, [r7, #2]
 800b0cc:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800b0ce:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b0d2:	2b01      	cmp	r3, #1
 800b0d4:	d00f      	beq.n	800b0f6 <HAL_SPI_TransmitReceive+0x70>
 800b0d6:	69fb      	ldr	r3, [r7, #28]
 800b0d8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b0dc:	d107      	bne.n	800b0ee <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	689b      	ldr	r3, [r3, #8]
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	d103      	bne.n	800b0ee <HAL_SPI_TransmitReceive+0x68>
 800b0e6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b0ea:	2b04      	cmp	r3, #4
 800b0ec:	d003      	beq.n	800b0f6 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800b0ee:	2302      	movs	r3, #2
 800b0f0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800b0f4:	e15b      	b.n	800b3ae <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800b0f6:	68bb      	ldr	r3, [r7, #8]
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d005      	beq.n	800b108 <HAL_SPI_TransmitReceive+0x82>
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d002      	beq.n	800b108 <HAL_SPI_TransmitReceive+0x82>
 800b102:	887b      	ldrh	r3, [r7, #2]
 800b104:	2b00      	cmp	r3, #0
 800b106:	d103      	bne.n	800b110 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800b108:	2301      	movs	r3, #1
 800b10a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800b10e:	e14e      	b.n	800b3ae <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b116:	b2db      	uxtb	r3, r3
 800b118:	2b04      	cmp	r3, #4
 800b11a:	d003      	beq.n	800b124 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	2205      	movs	r2, #5
 800b120:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	2200      	movs	r2, #0
 800b128:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	687a      	ldr	r2, [r7, #4]
 800b12e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	887a      	ldrh	r2, [r7, #2]
 800b134:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	887a      	ldrh	r2, [r7, #2]
 800b13a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	68ba      	ldr	r2, [r7, #8]
 800b140:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	887a      	ldrh	r2, [r7, #2]
 800b146:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	887a      	ldrh	r2, [r7, #2]
 800b14c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	2200      	movs	r2, #0
 800b152:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	2200      	movs	r2, #0
 800b158:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b164:	2b40      	cmp	r3, #64	; 0x40
 800b166:	d007      	beq.n	800b178 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	681a      	ldr	r2, [r3, #0]
 800b16e:	68fb      	ldr	r3, [r7, #12]
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b176:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	68db      	ldr	r3, [r3, #12]
 800b17c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b180:	d178      	bne.n	800b274 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	685b      	ldr	r3, [r3, #4]
 800b186:	2b00      	cmp	r3, #0
 800b188:	d002      	beq.n	800b190 <HAL_SPI_TransmitReceive+0x10a>
 800b18a:	8b7b      	ldrh	r3, [r7, #26]
 800b18c:	2b01      	cmp	r3, #1
 800b18e:	d166      	bne.n	800b25e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b194:	881a      	ldrh	r2, [r3, #0]
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b1a0:	1c9a      	adds	r2, r3, #2
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b1aa:	b29b      	uxth	r3, r3
 800b1ac:	3b01      	subs	r3, #1
 800b1ae:	b29a      	uxth	r2, r3
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b1b4:	e053      	b.n	800b25e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b1b6:	68fb      	ldr	r3, [r7, #12]
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	689b      	ldr	r3, [r3, #8]
 800b1bc:	f003 0302 	and.w	r3, r3, #2
 800b1c0:	2b02      	cmp	r3, #2
 800b1c2:	d11b      	bne.n	800b1fc <HAL_SPI_TransmitReceive+0x176>
 800b1c4:	68fb      	ldr	r3, [r7, #12]
 800b1c6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b1c8:	b29b      	uxth	r3, r3
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d016      	beq.n	800b1fc <HAL_SPI_TransmitReceive+0x176>
 800b1ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b1d0:	2b01      	cmp	r3, #1
 800b1d2:	d113      	bne.n	800b1fc <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b1d8:	881a      	ldrh	r2, [r3, #0]
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b1e4:	1c9a      	adds	r2, r3, #2
 800b1e6:	68fb      	ldr	r3, [r7, #12]
 800b1e8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b1ea:	68fb      	ldr	r3, [r7, #12]
 800b1ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b1ee:	b29b      	uxth	r3, r3
 800b1f0:	3b01      	subs	r3, #1
 800b1f2:	b29a      	uxth	r2, r3
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b1f8:	2300      	movs	r3, #0
 800b1fa:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	689b      	ldr	r3, [r3, #8]
 800b202:	f003 0301 	and.w	r3, r3, #1
 800b206:	2b01      	cmp	r3, #1
 800b208:	d119      	bne.n	800b23e <HAL_SPI_TransmitReceive+0x1b8>
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b20e:	b29b      	uxth	r3, r3
 800b210:	2b00      	cmp	r3, #0
 800b212:	d014      	beq.n	800b23e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	68da      	ldr	r2, [r3, #12]
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b21e:	b292      	uxth	r2, r2
 800b220:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b226:	1c9a      	adds	r2, r3, #2
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b230:	b29b      	uxth	r3, r3
 800b232:	3b01      	subs	r3, #1
 800b234:	b29a      	uxth	r2, r3
 800b236:	68fb      	ldr	r3, [r7, #12]
 800b238:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b23a:	2301      	movs	r3, #1
 800b23c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800b23e:	f7fa feb9 	bl	8005fb4 <HAL_GetTick>
 800b242:	4602      	mov	r2, r0
 800b244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b246:	1ad3      	subs	r3, r2, r3
 800b248:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b24a:	429a      	cmp	r2, r3
 800b24c:	d807      	bhi.n	800b25e <HAL_SPI_TransmitReceive+0x1d8>
 800b24e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b250:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b254:	d003      	beq.n	800b25e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800b256:	2303      	movs	r3, #3
 800b258:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800b25c:	e0a7      	b.n	800b3ae <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b262:	b29b      	uxth	r3, r3
 800b264:	2b00      	cmp	r3, #0
 800b266:	d1a6      	bne.n	800b1b6 <HAL_SPI_TransmitReceive+0x130>
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b26c:	b29b      	uxth	r3, r3
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d1a1      	bne.n	800b1b6 <HAL_SPI_TransmitReceive+0x130>
 800b272:	e07c      	b.n	800b36e <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	685b      	ldr	r3, [r3, #4]
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d002      	beq.n	800b282 <HAL_SPI_TransmitReceive+0x1fc>
 800b27c:	8b7b      	ldrh	r3, [r7, #26]
 800b27e:	2b01      	cmp	r3, #1
 800b280:	d16b      	bne.n	800b35a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	330c      	adds	r3, #12
 800b28c:	7812      	ldrb	r2, [r2, #0]
 800b28e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b294:	1c5a      	adds	r2, r3, #1
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b29e:	b29b      	uxth	r3, r3
 800b2a0:	3b01      	subs	r3, #1
 800b2a2:	b29a      	uxth	r2, r3
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b2a8:	e057      	b.n	800b35a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	689b      	ldr	r3, [r3, #8]
 800b2b0:	f003 0302 	and.w	r3, r3, #2
 800b2b4:	2b02      	cmp	r3, #2
 800b2b6:	d11c      	bne.n	800b2f2 <HAL_SPI_TransmitReceive+0x26c>
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b2bc:	b29b      	uxth	r3, r3
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d017      	beq.n	800b2f2 <HAL_SPI_TransmitReceive+0x26c>
 800b2c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2c4:	2b01      	cmp	r3, #1
 800b2c6:	d114      	bne.n	800b2f2 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	330c      	adds	r3, #12
 800b2d2:	7812      	ldrb	r2, [r2, #0]
 800b2d4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b2da:	1c5a      	adds	r2, r3, #1
 800b2dc:	68fb      	ldr	r3, [r7, #12]
 800b2de:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b2e4:	b29b      	uxth	r3, r3
 800b2e6:	3b01      	subs	r3, #1
 800b2e8:	b29a      	uxth	r2, r3
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b2ee:	2300      	movs	r3, #0
 800b2f0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	689b      	ldr	r3, [r3, #8]
 800b2f8:	f003 0301 	and.w	r3, r3, #1
 800b2fc:	2b01      	cmp	r3, #1
 800b2fe:	d119      	bne.n	800b334 <HAL_SPI_TransmitReceive+0x2ae>
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b304:	b29b      	uxth	r3, r3
 800b306:	2b00      	cmp	r3, #0
 800b308:	d014      	beq.n	800b334 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	68da      	ldr	r2, [r3, #12]
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b314:	b2d2      	uxtb	r2, r2
 800b316:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b31c:	1c5a      	adds	r2, r3, #1
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b326:	b29b      	uxth	r3, r3
 800b328:	3b01      	subs	r3, #1
 800b32a:	b29a      	uxth	r2, r3
 800b32c:	68fb      	ldr	r3, [r7, #12]
 800b32e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b330:	2301      	movs	r3, #1
 800b332:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800b334:	f7fa fe3e 	bl	8005fb4 <HAL_GetTick>
 800b338:	4602      	mov	r2, r0
 800b33a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b33c:	1ad3      	subs	r3, r2, r3
 800b33e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b340:	429a      	cmp	r2, r3
 800b342:	d803      	bhi.n	800b34c <HAL_SPI_TransmitReceive+0x2c6>
 800b344:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b346:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b34a:	d102      	bne.n	800b352 <HAL_SPI_TransmitReceive+0x2cc>
 800b34c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d103      	bne.n	800b35a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800b352:	2303      	movs	r3, #3
 800b354:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800b358:	e029      	b.n	800b3ae <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b35e:	b29b      	uxth	r3, r3
 800b360:	2b00      	cmp	r3, #0
 800b362:	d1a2      	bne.n	800b2aa <HAL_SPI_TransmitReceive+0x224>
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b368:	b29b      	uxth	r3, r3
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d19d      	bne.n	800b2aa <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b36e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b370:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b372:	68f8      	ldr	r0, [r7, #12]
 800b374:	f000 fb60 	bl	800ba38 <SPI_EndRxTxTransaction>
 800b378:	4603      	mov	r3, r0
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d006      	beq.n	800b38c <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800b37e:	2301      	movs	r3, #1
 800b380:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	2220      	movs	r2, #32
 800b388:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800b38a:	e010      	b.n	800b3ae <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	689b      	ldr	r3, [r3, #8]
 800b390:	2b00      	cmp	r3, #0
 800b392:	d10b      	bne.n	800b3ac <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b394:	2300      	movs	r3, #0
 800b396:	617b      	str	r3, [r7, #20]
 800b398:	68fb      	ldr	r3, [r7, #12]
 800b39a:	681b      	ldr	r3, [r3, #0]
 800b39c:	68db      	ldr	r3, [r3, #12]
 800b39e:	617b      	str	r3, [r7, #20]
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	689b      	ldr	r3, [r3, #8]
 800b3a6:	617b      	str	r3, [r7, #20]
 800b3a8:	697b      	ldr	r3, [r7, #20]
 800b3aa:	e000      	b.n	800b3ae <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800b3ac:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	2201      	movs	r2, #1
 800b3b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	2200      	movs	r2, #0
 800b3ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b3be:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800b3c2:	4618      	mov	r0, r3
 800b3c4:	3730      	adds	r7, #48	; 0x30
 800b3c6:	46bd      	mov	sp, r7
 800b3c8:	bd80      	pop	{r7, pc}
	...

0800b3cc <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800b3cc:	b580      	push	{r7, lr}
 800b3ce:	b086      	sub	sp, #24
 800b3d0:	af00      	add	r7, sp, #0
 800b3d2:	60f8      	str	r0, [r7, #12]
 800b3d4:	60b9      	str	r1, [r7, #8]
 800b3d6:	4613      	mov	r3, r2
 800b3d8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b3da:	2300      	movs	r3, #0
 800b3dc:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b3e4:	2b01      	cmp	r3, #1
 800b3e6:	d101      	bne.n	800b3ec <HAL_SPI_Transmit_DMA+0x20>
 800b3e8:	2302      	movs	r3, #2
 800b3ea:	e09b      	b.n	800b524 <HAL_SPI_Transmit_DMA+0x158>
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	2201      	movs	r2, #1
 800b3f0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b3fa:	b2db      	uxtb	r3, r3
 800b3fc:	2b01      	cmp	r3, #1
 800b3fe:	d002      	beq.n	800b406 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 800b400:	2302      	movs	r3, #2
 800b402:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b404:	e089      	b.n	800b51a <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 800b406:	68bb      	ldr	r3, [r7, #8]
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d002      	beq.n	800b412 <HAL_SPI_Transmit_DMA+0x46>
 800b40c:	88fb      	ldrh	r3, [r7, #6]
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d102      	bne.n	800b418 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800b412:	2301      	movs	r3, #1
 800b414:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b416:	e080      	b.n	800b51a <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	2203      	movs	r2, #3
 800b41c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	2200      	movs	r2, #0
 800b424:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	68ba      	ldr	r2, [r7, #8]
 800b42a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800b42c:	68fb      	ldr	r3, [r7, #12]
 800b42e:	88fa      	ldrh	r2, [r7, #6]
 800b430:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	88fa      	ldrh	r2, [r7, #6]
 800b436:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	2200      	movs	r2, #0
 800b43c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	2200      	movs	r2, #0
 800b442:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	2200      	movs	r2, #0
 800b448:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	2200      	movs	r2, #0
 800b44e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	2200      	movs	r2, #0
 800b454:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	689b      	ldr	r3, [r3, #8]
 800b45a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b45e:	d10f      	bne.n	800b480 <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	681a      	ldr	r2, [r3, #0]
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b46e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	681a      	ldr	r2, [r3, #0]
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b47e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800b480:	68fb      	ldr	r3, [r7, #12]
 800b482:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b484:	4a29      	ldr	r2, [pc, #164]	; (800b52c <HAL_SPI_Transmit_DMA+0x160>)
 800b486:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800b488:	68fb      	ldr	r3, [r7, #12]
 800b48a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b48c:	4a28      	ldr	r2, [pc, #160]	; (800b530 <HAL_SPI_Transmit_DMA+0x164>)
 800b48e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b494:	4a27      	ldr	r2, [pc, #156]	; (800b534 <HAL_SPI_Transmit_DMA+0x168>)
 800b496:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b49c:	2200      	movs	r2, #0
 800b49e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	6c98      	ldr	r0, [r3, #72]	; 0x48
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b4a8:	4619      	mov	r1, r3
 800b4aa:	68fb      	ldr	r3, [r7, #12]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	330c      	adds	r3, #12
 800b4b0:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800b4b2:	68fb      	ldr	r3, [r7, #12]
 800b4b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b4b6:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800b4b8:	f7fa ffcc 	bl	8006454 <HAL_DMA_Start_IT>
 800b4bc:	4603      	mov	r3, r0
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	d00c      	beq.n	800b4dc <HAL_SPI_Transmit_DMA+0x110>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b4c6:	f043 0210 	orr.w	r2, r3, #16
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 800b4ce:	2301      	movs	r3, #1
 800b4d0:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	2201      	movs	r2, #1
 800b4d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 800b4da:	e01e      	b.n	800b51a <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b4dc:	68fb      	ldr	r3, [r7, #12]
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b4e6:	2b40      	cmp	r3, #64	; 0x40
 800b4e8:	d007      	beq.n	800b4fa <HAL_SPI_Transmit_DMA+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	681a      	ldr	r2, [r3, #0]
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b4f8:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800b4fa:	68fb      	ldr	r3, [r7, #12]
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	685a      	ldr	r2, [r3, #4]
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	681b      	ldr	r3, [r3, #0]
 800b504:	f042 0220 	orr.w	r2, r2, #32
 800b508:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800b50a:	68fb      	ldr	r3, [r7, #12]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	685a      	ldr	r2, [r3, #4]
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	f042 0202 	orr.w	r2, r2, #2
 800b518:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	2200      	movs	r2, #0
 800b51e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b522:	7dfb      	ldrb	r3, [r7, #23]
}
 800b524:	4618      	mov	r0, r3
 800b526:	3718      	adds	r7, #24
 800b528:	46bd      	mov	sp, r7
 800b52a:	bd80      	pop	{r7, pc}
 800b52c:	0800b8a5 	.word	0x0800b8a5
 800b530:	0800b7fd 	.word	0x0800b7fd
 800b534:	0800b8c1 	.word	0x0800b8c1

0800b538 <HAL_SPI_DMAStop>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DMAStop(SPI_HandleTypeDef *hspi)
{
 800b538:	b580      	push	{r7, lr}
 800b53a:	b084      	sub	sp, #16
 800b53c:	af00      	add	r7, sp, #0
 800b53e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b540:	2300      	movs	r3, #0
 800b542:	73fb      	strb	r3, [r7, #15]
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_SPI_TxCpltCallback() or HAL_SPI_RxCpltCallback() or HAL_SPI_TxRxCpltCallback()
     */

  /* Abort the SPI DMA tx Stream/Channel  */
  if (hspi->hdmatx != NULL)
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d00f      	beq.n	800b56c <HAL_SPI_DMAStop+0x34>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmatx))
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b550:	4618      	mov	r0, r3
 800b552:	f7fa ffd7 	bl	8006504 <HAL_DMA_Abort>
 800b556:	4603      	mov	r3, r0
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d007      	beq.n	800b56c <HAL_SPI_DMAStop+0x34>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b560:	f043 0210 	orr.w	r2, r3, #16
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_ERROR;
 800b568:	2301      	movs	r3, #1
 800b56a:	73fb      	strb	r3, [r7, #15]
    }
  }
  /* Abort the SPI DMA rx Stream/Channel  */
  if (hspi->hdmarx != NULL)
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b570:	2b00      	cmp	r3, #0
 800b572:	d00f      	beq.n	800b594 <HAL_SPI_DMAStop+0x5c>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmarx))
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b578:	4618      	mov	r0, r3
 800b57a:	f7fa ffc3 	bl	8006504 <HAL_DMA_Abort>
 800b57e:	4603      	mov	r3, r0
 800b580:	2b00      	cmp	r3, #0
 800b582:	d007      	beq.n	800b594 <HAL_SPI_DMAStop+0x5c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b588:	f043 0210 	orr.w	r2, r3, #16
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_ERROR;
 800b590:	2301      	movs	r3, #1
 800b592:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* Disable the SPI DMA Tx & Rx requests */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	681b      	ldr	r3, [r3, #0]
 800b598:	685a      	ldr	r2, [r3, #4]
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	f022 0203 	bic.w	r2, r2, #3
 800b5a2:	605a      	str	r2, [r3, #4]
  hspi->State = HAL_SPI_STATE_READY;
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	2201      	movs	r2, #1
 800b5a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  return errorcode;
 800b5ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5ae:	4618      	mov	r0, r3
 800b5b0:	3710      	adds	r7, #16
 800b5b2:	46bd      	mov	sp, r7
 800b5b4:	bd80      	pop	{r7, pc}
	...

0800b5b8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800b5b8:	b580      	push	{r7, lr}
 800b5ba:	b088      	sub	sp, #32
 800b5bc:	af00      	add	r7, sp, #0
 800b5be:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	685b      	ldr	r3, [r3, #4]
 800b5c6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	689b      	ldr	r3, [r3, #8]
 800b5ce:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800b5d0:	69bb      	ldr	r3, [r7, #24]
 800b5d2:	099b      	lsrs	r3, r3, #6
 800b5d4:	f003 0301 	and.w	r3, r3, #1
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d10f      	bne.n	800b5fc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800b5dc:	69bb      	ldr	r3, [r7, #24]
 800b5de:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	d00a      	beq.n	800b5fc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800b5e6:	69fb      	ldr	r3, [r7, #28]
 800b5e8:	099b      	lsrs	r3, r3, #6
 800b5ea:	f003 0301 	and.w	r3, r3, #1
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d004      	beq.n	800b5fc <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b5f6:	6878      	ldr	r0, [r7, #4]
 800b5f8:	4798      	blx	r3
    return;
 800b5fa:	e0d7      	b.n	800b7ac <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800b5fc:	69bb      	ldr	r3, [r7, #24]
 800b5fe:	085b      	lsrs	r3, r3, #1
 800b600:	f003 0301 	and.w	r3, r3, #1
 800b604:	2b00      	cmp	r3, #0
 800b606:	d00a      	beq.n	800b61e <HAL_SPI_IRQHandler+0x66>
 800b608:	69fb      	ldr	r3, [r7, #28]
 800b60a:	09db      	lsrs	r3, r3, #7
 800b60c:	f003 0301 	and.w	r3, r3, #1
 800b610:	2b00      	cmp	r3, #0
 800b612:	d004      	beq.n	800b61e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b618:	6878      	ldr	r0, [r7, #4]
 800b61a:	4798      	blx	r3
    return;
 800b61c:	e0c6      	b.n	800b7ac <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800b61e:	69bb      	ldr	r3, [r7, #24]
 800b620:	095b      	lsrs	r3, r3, #5
 800b622:	f003 0301 	and.w	r3, r3, #1
 800b626:	2b00      	cmp	r3, #0
 800b628:	d10c      	bne.n	800b644 <HAL_SPI_IRQHandler+0x8c>
 800b62a:	69bb      	ldr	r3, [r7, #24]
 800b62c:	099b      	lsrs	r3, r3, #6
 800b62e:	f003 0301 	and.w	r3, r3, #1
 800b632:	2b00      	cmp	r3, #0
 800b634:	d106      	bne.n	800b644 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800b636:	69bb      	ldr	r3, [r7, #24]
 800b638:	0a1b      	lsrs	r3, r3, #8
 800b63a:	f003 0301 	and.w	r3, r3, #1
 800b63e:	2b00      	cmp	r3, #0
 800b640:	f000 80b4 	beq.w	800b7ac <HAL_SPI_IRQHandler+0x1f4>
 800b644:	69fb      	ldr	r3, [r7, #28]
 800b646:	095b      	lsrs	r3, r3, #5
 800b648:	f003 0301 	and.w	r3, r3, #1
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	f000 80ad 	beq.w	800b7ac <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800b652:	69bb      	ldr	r3, [r7, #24]
 800b654:	099b      	lsrs	r3, r3, #6
 800b656:	f003 0301 	and.w	r3, r3, #1
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d023      	beq.n	800b6a6 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b664:	b2db      	uxtb	r3, r3
 800b666:	2b03      	cmp	r3, #3
 800b668:	d011      	beq.n	800b68e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b66e:	f043 0204 	orr.w	r2, r3, #4
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b676:	2300      	movs	r3, #0
 800b678:	617b      	str	r3, [r7, #20]
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	68db      	ldr	r3, [r3, #12]
 800b680:	617b      	str	r3, [r7, #20]
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	689b      	ldr	r3, [r3, #8]
 800b688:	617b      	str	r3, [r7, #20]
 800b68a:	697b      	ldr	r3, [r7, #20]
 800b68c:	e00b      	b.n	800b6a6 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b68e:	2300      	movs	r3, #0
 800b690:	613b      	str	r3, [r7, #16]
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	68db      	ldr	r3, [r3, #12]
 800b698:	613b      	str	r3, [r7, #16]
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	689b      	ldr	r3, [r3, #8]
 800b6a0:	613b      	str	r3, [r7, #16]
 800b6a2:	693b      	ldr	r3, [r7, #16]
        return;
 800b6a4:	e082      	b.n	800b7ac <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800b6a6:	69bb      	ldr	r3, [r7, #24]
 800b6a8:	095b      	lsrs	r3, r3, #5
 800b6aa:	f003 0301 	and.w	r3, r3, #1
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d014      	beq.n	800b6dc <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b6b6:	f043 0201 	orr.w	r2, r3, #1
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800b6be:	2300      	movs	r3, #0
 800b6c0:	60fb      	str	r3, [r7, #12]
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	689b      	ldr	r3, [r3, #8]
 800b6c8:	60fb      	str	r3, [r7, #12]
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	681a      	ldr	r2, [r3, #0]
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b6d8:	601a      	str	r2, [r3, #0]
 800b6da:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800b6dc:	69bb      	ldr	r3, [r7, #24]
 800b6de:	0a1b      	lsrs	r3, r3, #8
 800b6e0:	f003 0301 	and.w	r3, r3, #1
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d00c      	beq.n	800b702 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b6ec:	f043 0208 	orr.w	r2, r3, #8
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800b6f4:	2300      	movs	r3, #0
 800b6f6:	60bb      	str	r3, [r7, #8]
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	689b      	ldr	r3, [r3, #8]
 800b6fe:	60bb      	str	r3, [r7, #8]
 800b700:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b706:	2b00      	cmp	r3, #0
 800b708:	d04f      	beq.n	800b7aa <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	681b      	ldr	r3, [r3, #0]
 800b70e:	685a      	ldr	r2, [r3, #4]
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800b718:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	2201      	movs	r2, #1
 800b71e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800b722:	69fb      	ldr	r3, [r7, #28]
 800b724:	f003 0302 	and.w	r3, r3, #2
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d104      	bne.n	800b736 <HAL_SPI_IRQHandler+0x17e>
 800b72c:	69fb      	ldr	r3, [r7, #28]
 800b72e:	f003 0301 	and.w	r3, r3, #1
 800b732:	2b00      	cmp	r3, #0
 800b734:	d034      	beq.n	800b7a0 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	685a      	ldr	r2, [r3, #4]
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	f022 0203 	bic.w	r2, r2, #3
 800b744:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d011      	beq.n	800b772 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b752:	4a18      	ldr	r2, [pc, #96]	; (800b7b4 <HAL_SPI_IRQHandler+0x1fc>)
 800b754:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b75a:	4618      	mov	r0, r3
 800b75c:	f7fa ff42 	bl	80065e4 <HAL_DMA_Abort_IT>
 800b760:	4603      	mov	r3, r0
 800b762:	2b00      	cmp	r3, #0
 800b764:	d005      	beq.n	800b772 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b76a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b776:	2b00      	cmp	r3, #0
 800b778:	d016      	beq.n	800b7a8 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b77e:	4a0d      	ldr	r2, [pc, #52]	; (800b7b4 <HAL_SPI_IRQHandler+0x1fc>)
 800b780:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b786:	4618      	mov	r0, r3
 800b788:	f7fa ff2c 	bl	80065e4 <HAL_DMA_Abort_IT>
 800b78c:	4603      	mov	r3, r0
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d00a      	beq.n	800b7a8 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b796:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800b79e:	e003      	b.n	800b7a8 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800b7a0:	6878      	ldr	r0, [r7, #4]
 800b7a2:	f000 f813 	bl	800b7cc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800b7a6:	e000      	b.n	800b7aa <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800b7a8:	bf00      	nop
    return;
 800b7aa:	bf00      	nop
  }
}
 800b7ac:	3720      	adds	r7, #32
 800b7ae:	46bd      	mov	sp, r7
 800b7b0:	bd80      	pop	{r7, pc}
 800b7b2:	bf00      	nop
 800b7b4:	0800b901 	.word	0x0800b901

0800b7b8 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800b7b8:	b480      	push	{r7}
 800b7ba:	b083      	sub	sp, #12
 800b7bc:	af00      	add	r7, sp, #0
 800b7be:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800b7c0:	bf00      	nop
 800b7c2:	370c      	adds	r7, #12
 800b7c4:	46bd      	mov	sp, r7
 800b7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ca:	4770      	bx	lr

0800b7cc <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800b7cc:	b480      	push	{r7}
 800b7ce:	b083      	sub	sp, #12
 800b7d0:	af00      	add	r7, sp, #0
 800b7d2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800b7d4:	bf00      	nop
 800b7d6:	370c      	adds	r7, #12
 800b7d8:	46bd      	mov	sp, r7
 800b7da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7de:	4770      	bx	lr

0800b7e0 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800b7e0:	b480      	push	{r7}
 800b7e2:	b083      	sub	sp, #12
 800b7e4:	af00      	add	r7, sp, #0
 800b7e6:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b7ee:	b2db      	uxtb	r3, r3
}
 800b7f0:	4618      	mov	r0, r3
 800b7f2:	370c      	adds	r7, #12
 800b7f4:	46bd      	mov	sp, r7
 800b7f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7fa:	4770      	bx	lr

0800b7fc <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b7fc:	b580      	push	{r7, lr}
 800b7fe:	b086      	sub	sp, #24
 800b800:	af00      	add	r7, sp, #0
 800b802:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b808:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b80a:	f7fa fbd3 	bl	8005fb4 <HAL_GetTick>
 800b80e:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	681b      	ldr	r3, [r3, #0]
 800b814:	681b      	ldr	r3, [r3, #0]
 800b816:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b81a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b81e:	d03b      	beq.n	800b898 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800b820:	697b      	ldr	r3, [r7, #20]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	685a      	ldr	r2, [r3, #4]
 800b826:	697b      	ldr	r3, [r7, #20]
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	f022 0220 	bic.w	r2, r2, #32
 800b82e:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800b830:	697b      	ldr	r3, [r7, #20]
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	685a      	ldr	r2, [r3, #4]
 800b836:	697b      	ldr	r3, [r7, #20]
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	f022 0202 	bic.w	r2, r2, #2
 800b83e:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800b840:	693a      	ldr	r2, [r7, #16]
 800b842:	2164      	movs	r1, #100	; 0x64
 800b844:	6978      	ldr	r0, [r7, #20]
 800b846:	f000 f8f7 	bl	800ba38 <SPI_EndRxTxTransaction>
 800b84a:	4603      	mov	r3, r0
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d005      	beq.n	800b85c <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b850:	697b      	ldr	r3, [r7, #20]
 800b852:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b854:	f043 0220 	orr.w	r2, r3, #32
 800b858:	697b      	ldr	r3, [r7, #20]
 800b85a:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b85c:	697b      	ldr	r3, [r7, #20]
 800b85e:	689b      	ldr	r3, [r3, #8]
 800b860:	2b00      	cmp	r3, #0
 800b862:	d10a      	bne.n	800b87a <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b864:	2300      	movs	r3, #0
 800b866:	60fb      	str	r3, [r7, #12]
 800b868:	697b      	ldr	r3, [r7, #20]
 800b86a:	681b      	ldr	r3, [r3, #0]
 800b86c:	68db      	ldr	r3, [r3, #12]
 800b86e:	60fb      	str	r3, [r7, #12]
 800b870:	697b      	ldr	r3, [r7, #20]
 800b872:	681b      	ldr	r3, [r3, #0]
 800b874:	689b      	ldr	r3, [r3, #8]
 800b876:	60fb      	str	r3, [r7, #12]
 800b878:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800b87a:	697b      	ldr	r3, [r7, #20]
 800b87c:	2200      	movs	r2, #0
 800b87e:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 800b880:	697b      	ldr	r3, [r7, #20]
 800b882:	2201      	movs	r2, #1
 800b884:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b888:	697b      	ldr	r3, [r7, #20]
 800b88a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d003      	beq.n	800b898 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800b890:	6978      	ldr	r0, [r7, #20]
 800b892:	f7ff ff9b 	bl	800b7cc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800b896:	e002      	b.n	800b89e <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800b898:	6978      	ldr	r0, [r7, #20]
 800b89a:	f7f6 ff3f 	bl	800271c <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b89e:	3718      	adds	r7, #24
 800b8a0:	46bd      	mov	sp, r7
 800b8a2:	bd80      	pop	{r7, pc}

0800b8a4 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b8a4:	b580      	push	{r7, lr}
 800b8a6:	b084      	sub	sp, #16
 800b8a8:	af00      	add	r7, sp, #0
 800b8aa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b8b0:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800b8b2:	68f8      	ldr	r0, [r7, #12]
 800b8b4:	f7ff ff80 	bl	800b7b8 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b8b8:	bf00      	nop
 800b8ba:	3710      	adds	r7, #16
 800b8bc:	46bd      	mov	sp, r7
 800b8be:	bd80      	pop	{r7, pc}

0800b8c0 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800b8c0:	b580      	push	{r7, lr}
 800b8c2:	b084      	sub	sp, #16
 800b8c4:	af00      	add	r7, sp, #0
 800b8c6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b8cc:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800b8ce:	68fb      	ldr	r3, [r7, #12]
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	685a      	ldr	r2, [r3, #4]
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	f022 0203 	bic.w	r2, r2, #3
 800b8dc:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800b8de:	68fb      	ldr	r3, [r7, #12]
 800b8e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b8e2:	f043 0210 	orr.w	r2, r3, #16
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800b8ea:	68fb      	ldr	r3, [r7, #12]
 800b8ec:	2201      	movs	r2, #1
 800b8ee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800b8f2:	68f8      	ldr	r0, [r7, #12]
 800b8f4:	f7ff ff6a 	bl	800b7cc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b8f8:	bf00      	nop
 800b8fa:	3710      	adds	r7, #16
 800b8fc:	46bd      	mov	sp, r7
 800b8fe:	bd80      	pop	{r7, pc}

0800b900 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b900:	b580      	push	{r7, lr}
 800b902:	b084      	sub	sp, #16
 800b904:	af00      	add	r7, sp, #0
 800b906:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b90c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	2200      	movs	r2, #0
 800b912:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	2200      	movs	r2, #0
 800b918:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800b91a:	68f8      	ldr	r0, [r7, #12]
 800b91c:	f7ff ff56 	bl	800b7cc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b920:	bf00      	nop
 800b922:	3710      	adds	r7, #16
 800b924:	46bd      	mov	sp, r7
 800b926:	bd80      	pop	{r7, pc}

0800b928 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b928:	b580      	push	{r7, lr}
 800b92a:	b088      	sub	sp, #32
 800b92c:	af00      	add	r7, sp, #0
 800b92e:	60f8      	str	r0, [r7, #12]
 800b930:	60b9      	str	r1, [r7, #8]
 800b932:	603b      	str	r3, [r7, #0]
 800b934:	4613      	mov	r3, r2
 800b936:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800b938:	f7fa fb3c 	bl	8005fb4 <HAL_GetTick>
 800b93c:	4602      	mov	r2, r0
 800b93e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b940:	1a9b      	subs	r3, r3, r2
 800b942:	683a      	ldr	r2, [r7, #0]
 800b944:	4413      	add	r3, r2
 800b946:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800b948:	f7fa fb34 	bl	8005fb4 <HAL_GetTick>
 800b94c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800b94e:	4b39      	ldr	r3, [pc, #228]	; (800ba34 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	015b      	lsls	r3, r3, #5
 800b954:	0d1b      	lsrs	r3, r3, #20
 800b956:	69fa      	ldr	r2, [r7, #28]
 800b958:	fb02 f303 	mul.w	r3, r2, r3
 800b95c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b95e:	e054      	b.n	800ba0a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800b960:	683b      	ldr	r3, [r7, #0]
 800b962:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b966:	d050      	beq.n	800ba0a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b968:	f7fa fb24 	bl	8005fb4 <HAL_GetTick>
 800b96c:	4602      	mov	r2, r0
 800b96e:	69bb      	ldr	r3, [r7, #24]
 800b970:	1ad3      	subs	r3, r2, r3
 800b972:	69fa      	ldr	r2, [r7, #28]
 800b974:	429a      	cmp	r2, r3
 800b976:	d902      	bls.n	800b97e <SPI_WaitFlagStateUntilTimeout+0x56>
 800b978:	69fb      	ldr	r3, [r7, #28]
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	d13d      	bne.n	800b9fa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	685a      	ldr	r2, [r3, #4]
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800b98c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b98e:	68fb      	ldr	r3, [r7, #12]
 800b990:	685b      	ldr	r3, [r3, #4]
 800b992:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b996:	d111      	bne.n	800b9bc <SPI_WaitFlagStateUntilTimeout+0x94>
 800b998:	68fb      	ldr	r3, [r7, #12]
 800b99a:	689b      	ldr	r3, [r3, #8]
 800b99c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b9a0:	d004      	beq.n	800b9ac <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b9a2:	68fb      	ldr	r3, [r7, #12]
 800b9a4:	689b      	ldr	r3, [r3, #8]
 800b9a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b9aa:	d107      	bne.n	800b9bc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	681a      	ldr	r2, [r3, #0]
 800b9b2:	68fb      	ldr	r3, [r7, #12]
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b9ba:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b9bc:	68fb      	ldr	r3, [r7, #12]
 800b9be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b9c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b9c4:	d10f      	bne.n	800b9e6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800b9c6:	68fb      	ldr	r3, [r7, #12]
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	681a      	ldr	r2, [r3, #0]
 800b9cc:	68fb      	ldr	r3, [r7, #12]
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b9d4:	601a      	str	r2, [r3, #0]
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	681a      	ldr	r2, [r3, #0]
 800b9dc:	68fb      	ldr	r3, [r7, #12]
 800b9de:	681b      	ldr	r3, [r3, #0]
 800b9e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b9e4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b9e6:	68fb      	ldr	r3, [r7, #12]
 800b9e8:	2201      	movs	r2, #1
 800b9ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b9ee:	68fb      	ldr	r3, [r7, #12]
 800b9f0:	2200      	movs	r2, #0
 800b9f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800b9f6:	2303      	movs	r3, #3
 800b9f8:	e017      	b.n	800ba2a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800b9fa:	697b      	ldr	r3, [r7, #20]
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	d101      	bne.n	800ba04 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800ba00:	2300      	movs	r3, #0
 800ba02:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800ba04:	697b      	ldr	r3, [r7, #20]
 800ba06:	3b01      	subs	r3, #1
 800ba08:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	689a      	ldr	r2, [r3, #8]
 800ba10:	68bb      	ldr	r3, [r7, #8]
 800ba12:	4013      	ands	r3, r2
 800ba14:	68ba      	ldr	r2, [r7, #8]
 800ba16:	429a      	cmp	r2, r3
 800ba18:	bf0c      	ite	eq
 800ba1a:	2301      	moveq	r3, #1
 800ba1c:	2300      	movne	r3, #0
 800ba1e:	b2db      	uxtb	r3, r3
 800ba20:	461a      	mov	r2, r3
 800ba22:	79fb      	ldrb	r3, [r7, #7]
 800ba24:	429a      	cmp	r2, r3
 800ba26:	d19b      	bne.n	800b960 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800ba28:	2300      	movs	r3, #0
}
 800ba2a:	4618      	mov	r0, r3
 800ba2c:	3720      	adds	r7, #32
 800ba2e:	46bd      	mov	sp, r7
 800ba30:	bd80      	pop	{r7, pc}
 800ba32:	bf00      	nop
 800ba34:	20000030 	.word	0x20000030

0800ba38 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800ba38:	b580      	push	{r7, lr}
 800ba3a:	b088      	sub	sp, #32
 800ba3c:	af02      	add	r7, sp, #8
 800ba3e:	60f8      	str	r0, [r7, #12]
 800ba40:	60b9      	str	r1, [r7, #8]
 800ba42:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800ba44:	4b1b      	ldr	r3, [pc, #108]	; (800bab4 <SPI_EndRxTxTransaction+0x7c>)
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	4a1b      	ldr	r2, [pc, #108]	; (800bab8 <SPI_EndRxTxTransaction+0x80>)
 800ba4a:	fba2 2303 	umull	r2, r3, r2, r3
 800ba4e:	0d5b      	lsrs	r3, r3, #21
 800ba50:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800ba54:	fb02 f303 	mul.w	r3, r2, r3
 800ba58:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	685b      	ldr	r3, [r3, #4]
 800ba5e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ba62:	d112      	bne.n	800ba8a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	9300      	str	r3, [sp, #0]
 800ba68:	68bb      	ldr	r3, [r7, #8]
 800ba6a:	2200      	movs	r2, #0
 800ba6c:	2180      	movs	r1, #128	; 0x80
 800ba6e:	68f8      	ldr	r0, [r7, #12]
 800ba70:	f7ff ff5a 	bl	800b928 <SPI_WaitFlagStateUntilTimeout>
 800ba74:	4603      	mov	r3, r0
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d016      	beq.n	800baa8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ba7e:	f043 0220 	orr.w	r2, r3, #32
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800ba86:	2303      	movs	r3, #3
 800ba88:	e00f      	b.n	800baaa <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800ba8a:	697b      	ldr	r3, [r7, #20]
 800ba8c:	2b00      	cmp	r3, #0
 800ba8e:	d00a      	beq.n	800baa6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800ba90:	697b      	ldr	r3, [r7, #20]
 800ba92:	3b01      	subs	r3, #1
 800ba94:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800ba96:	68fb      	ldr	r3, [r7, #12]
 800ba98:	681b      	ldr	r3, [r3, #0]
 800ba9a:	689b      	ldr	r3, [r3, #8]
 800ba9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800baa0:	2b80      	cmp	r3, #128	; 0x80
 800baa2:	d0f2      	beq.n	800ba8a <SPI_EndRxTxTransaction+0x52>
 800baa4:	e000      	b.n	800baa8 <SPI_EndRxTxTransaction+0x70>
        break;
 800baa6:	bf00      	nop
  }

  return HAL_OK;
 800baa8:	2300      	movs	r3, #0
}
 800baaa:	4618      	mov	r0, r3
 800baac:	3718      	adds	r7, #24
 800baae:	46bd      	mov	sp, r7
 800bab0:	bd80      	pop	{r7, pc}
 800bab2:	bf00      	nop
 800bab4:	20000030 	.word	0x20000030
 800bab8:	165e9f81 	.word	0x165e9f81

0800babc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800babc:	b580      	push	{r7, lr}
 800babe:	b082      	sub	sp, #8
 800bac0:	af00      	add	r7, sp, #0
 800bac2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d101      	bne.n	800bace <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800baca:	2301      	movs	r3, #1
 800bacc:	e041      	b.n	800bb52 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bad4:	b2db      	uxtb	r3, r3
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d106      	bne.n	800bae8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	2200      	movs	r2, #0
 800bade:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800bae2:	6878      	ldr	r0, [r7, #4]
 800bae4:	f7f8 fdda 	bl	800469c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	2202      	movs	r2, #2
 800baec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	681a      	ldr	r2, [r3, #0]
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	3304      	adds	r3, #4
 800baf8:	4619      	mov	r1, r3
 800bafa:	4610      	mov	r0, r2
 800bafc:	f000 fac4 	bl	800c088 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	2201      	movs	r2, #1
 800bb04:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	2201      	movs	r2, #1
 800bb0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	2201      	movs	r2, #1
 800bb14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	2201      	movs	r2, #1
 800bb1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	2201      	movs	r2, #1
 800bb24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	2201      	movs	r2, #1
 800bb2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	2201      	movs	r2, #1
 800bb34:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	2201      	movs	r2, #1
 800bb3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	2201      	movs	r2, #1
 800bb44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	2201      	movs	r2, #1
 800bb4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800bb50:	2300      	movs	r3, #0
}
 800bb52:	4618      	mov	r0, r3
 800bb54:	3708      	adds	r7, #8
 800bb56:	46bd      	mov	sp, r7
 800bb58:	bd80      	pop	{r7, pc}
	...

0800bb5c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800bb5c:	b480      	push	{r7}
 800bb5e:	b085      	sub	sp, #20
 800bb60:	af00      	add	r7, sp, #0
 800bb62:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bb6a:	b2db      	uxtb	r3, r3
 800bb6c:	2b01      	cmp	r3, #1
 800bb6e:	d001      	beq.n	800bb74 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800bb70:	2301      	movs	r3, #1
 800bb72:	e04e      	b.n	800bc12 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	2202      	movs	r2, #2
 800bb78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	68da      	ldr	r2, [r3, #12]
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	f042 0201 	orr.w	r2, r2, #1
 800bb8a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	4a23      	ldr	r2, [pc, #140]	; (800bc20 <HAL_TIM_Base_Start_IT+0xc4>)
 800bb92:	4293      	cmp	r3, r2
 800bb94:	d022      	beq.n	800bbdc <HAL_TIM_Base_Start_IT+0x80>
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bb9e:	d01d      	beq.n	800bbdc <HAL_TIM_Base_Start_IT+0x80>
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	4a1f      	ldr	r2, [pc, #124]	; (800bc24 <HAL_TIM_Base_Start_IT+0xc8>)
 800bba6:	4293      	cmp	r3, r2
 800bba8:	d018      	beq.n	800bbdc <HAL_TIM_Base_Start_IT+0x80>
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	681b      	ldr	r3, [r3, #0]
 800bbae:	4a1e      	ldr	r2, [pc, #120]	; (800bc28 <HAL_TIM_Base_Start_IT+0xcc>)
 800bbb0:	4293      	cmp	r3, r2
 800bbb2:	d013      	beq.n	800bbdc <HAL_TIM_Base_Start_IT+0x80>
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	4a1c      	ldr	r2, [pc, #112]	; (800bc2c <HAL_TIM_Base_Start_IT+0xd0>)
 800bbba:	4293      	cmp	r3, r2
 800bbbc:	d00e      	beq.n	800bbdc <HAL_TIM_Base_Start_IT+0x80>
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	4a1b      	ldr	r2, [pc, #108]	; (800bc30 <HAL_TIM_Base_Start_IT+0xd4>)
 800bbc4:	4293      	cmp	r3, r2
 800bbc6:	d009      	beq.n	800bbdc <HAL_TIM_Base_Start_IT+0x80>
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	4a19      	ldr	r2, [pc, #100]	; (800bc34 <HAL_TIM_Base_Start_IT+0xd8>)
 800bbce:	4293      	cmp	r3, r2
 800bbd0:	d004      	beq.n	800bbdc <HAL_TIM_Base_Start_IT+0x80>
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	4a18      	ldr	r2, [pc, #96]	; (800bc38 <HAL_TIM_Base_Start_IT+0xdc>)
 800bbd8:	4293      	cmp	r3, r2
 800bbda:	d111      	bne.n	800bc00 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	689b      	ldr	r3, [r3, #8]
 800bbe2:	f003 0307 	and.w	r3, r3, #7
 800bbe6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	2b06      	cmp	r3, #6
 800bbec:	d010      	beq.n	800bc10 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	681a      	ldr	r2, [r3, #0]
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	f042 0201 	orr.w	r2, r2, #1
 800bbfc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bbfe:	e007      	b.n	800bc10 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	681a      	ldr	r2, [r3, #0]
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	f042 0201 	orr.w	r2, r2, #1
 800bc0e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800bc10:	2300      	movs	r3, #0
}
 800bc12:	4618      	mov	r0, r3
 800bc14:	3714      	adds	r7, #20
 800bc16:	46bd      	mov	sp, r7
 800bc18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc1c:	4770      	bx	lr
 800bc1e:	bf00      	nop
 800bc20:	40010000 	.word	0x40010000
 800bc24:	40000400 	.word	0x40000400
 800bc28:	40000800 	.word	0x40000800
 800bc2c:	40000c00 	.word	0x40000c00
 800bc30:	40010400 	.word	0x40010400
 800bc34:	40014000 	.word	0x40014000
 800bc38:	40001800 	.word	0x40001800

0800bc3c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800bc3c:	b480      	push	{r7}
 800bc3e:	b083      	sub	sp, #12
 800bc40:	af00      	add	r7, sp, #0
 800bc42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	68da      	ldr	r2, [r3, #12]
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	f022 0201 	bic.w	r2, r2, #1
 800bc52:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	6a1a      	ldr	r2, [r3, #32]
 800bc5a:	f241 1311 	movw	r3, #4369	; 0x1111
 800bc5e:	4013      	ands	r3, r2
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	d10f      	bne.n	800bc84 <HAL_TIM_Base_Stop_IT+0x48>
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	681b      	ldr	r3, [r3, #0]
 800bc68:	6a1a      	ldr	r2, [r3, #32]
 800bc6a:	f240 4344 	movw	r3, #1092	; 0x444
 800bc6e:	4013      	ands	r3, r2
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d107      	bne.n	800bc84 <HAL_TIM_Base_Stop_IT+0x48>
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	681a      	ldr	r2, [r3, #0]
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	f022 0201 	bic.w	r2, r2, #1
 800bc82:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	2201      	movs	r2, #1
 800bc88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800bc8c:	2300      	movs	r3, #0
}
 800bc8e:	4618      	mov	r0, r3
 800bc90:	370c      	adds	r7, #12
 800bc92:	46bd      	mov	sp, r7
 800bc94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc98:	4770      	bx	lr

0800bc9a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800bc9a:	b580      	push	{r7, lr}
 800bc9c:	b082      	sub	sp, #8
 800bc9e:	af00      	add	r7, sp, #0
 800bca0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	691b      	ldr	r3, [r3, #16]
 800bca8:	f003 0302 	and.w	r3, r3, #2
 800bcac:	2b02      	cmp	r3, #2
 800bcae:	d122      	bne.n	800bcf6 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	68db      	ldr	r3, [r3, #12]
 800bcb6:	f003 0302 	and.w	r3, r3, #2
 800bcba:	2b02      	cmp	r3, #2
 800bcbc:	d11b      	bne.n	800bcf6 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	681b      	ldr	r3, [r3, #0]
 800bcc2:	f06f 0202 	mvn.w	r2, #2
 800bcc6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	2201      	movs	r2, #1
 800bccc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	681b      	ldr	r3, [r3, #0]
 800bcd2:	699b      	ldr	r3, [r3, #24]
 800bcd4:	f003 0303 	and.w	r3, r3, #3
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d003      	beq.n	800bce4 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800bcdc:	6878      	ldr	r0, [r7, #4]
 800bcde:	f000 f9b5 	bl	800c04c <HAL_TIM_IC_CaptureCallback>
 800bce2:	e005      	b.n	800bcf0 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800bce4:	6878      	ldr	r0, [r7, #4]
 800bce6:	f000 f9a7 	bl	800c038 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bcea:	6878      	ldr	r0, [r7, #4]
 800bcec:	f000 f9b8 	bl	800c060 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	2200      	movs	r2, #0
 800bcf4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	691b      	ldr	r3, [r3, #16]
 800bcfc:	f003 0304 	and.w	r3, r3, #4
 800bd00:	2b04      	cmp	r3, #4
 800bd02:	d122      	bne.n	800bd4a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	68db      	ldr	r3, [r3, #12]
 800bd0a:	f003 0304 	and.w	r3, r3, #4
 800bd0e:	2b04      	cmp	r3, #4
 800bd10:	d11b      	bne.n	800bd4a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	681b      	ldr	r3, [r3, #0]
 800bd16:	f06f 0204 	mvn.w	r2, #4
 800bd1a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	2202      	movs	r2, #2
 800bd20:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	699b      	ldr	r3, [r3, #24]
 800bd28:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	d003      	beq.n	800bd38 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bd30:	6878      	ldr	r0, [r7, #4]
 800bd32:	f000 f98b 	bl	800c04c <HAL_TIM_IC_CaptureCallback>
 800bd36:	e005      	b.n	800bd44 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bd38:	6878      	ldr	r0, [r7, #4]
 800bd3a:	f000 f97d 	bl	800c038 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bd3e:	6878      	ldr	r0, [r7, #4]
 800bd40:	f000 f98e 	bl	800c060 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	2200      	movs	r2, #0
 800bd48:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	691b      	ldr	r3, [r3, #16]
 800bd50:	f003 0308 	and.w	r3, r3, #8
 800bd54:	2b08      	cmp	r3, #8
 800bd56:	d122      	bne.n	800bd9e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	681b      	ldr	r3, [r3, #0]
 800bd5c:	68db      	ldr	r3, [r3, #12]
 800bd5e:	f003 0308 	and.w	r3, r3, #8
 800bd62:	2b08      	cmp	r3, #8
 800bd64:	d11b      	bne.n	800bd9e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	f06f 0208 	mvn.w	r2, #8
 800bd6e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	2204      	movs	r2, #4
 800bd74:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	69db      	ldr	r3, [r3, #28]
 800bd7c:	f003 0303 	and.w	r3, r3, #3
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	d003      	beq.n	800bd8c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bd84:	6878      	ldr	r0, [r7, #4]
 800bd86:	f000 f961 	bl	800c04c <HAL_TIM_IC_CaptureCallback>
 800bd8a:	e005      	b.n	800bd98 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bd8c:	6878      	ldr	r0, [r7, #4]
 800bd8e:	f000 f953 	bl	800c038 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bd92:	6878      	ldr	r0, [r7, #4]
 800bd94:	f000 f964 	bl	800c060 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	2200      	movs	r2, #0
 800bd9c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	691b      	ldr	r3, [r3, #16]
 800bda4:	f003 0310 	and.w	r3, r3, #16
 800bda8:	2b10      	cmp	r3, #16
 800bdaa:	d122      	bne.n	800bdf2 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	68db      	ldr	r3, [r3, #12]
 800bdb2:	f003 0310 	and.w	r3, r3, #16
 800bdb6:	2b10      	cmp	r3, #16
 800bdb8:	d11b      	bne.n	800bdf2 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	681b      	ldr	r3, [r3, #0]
 800bdbe:	f06f 0210 	mvn.w	r2, #16
 800bdc2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	2208      	movs	r2, #8
 800bdc8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	69db      	ldr	r3, [r3, #28]
 800bdd0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	d003      	beq.n	800bde0 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bdd8:	6878      	ldr	r0, [r7, #4]
 800bdda:	f000 f937 	bl	800c04c <HAL_TIM_IC_CaptureCallback>
 800bdde:	e005      	b.n	800bdec <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bde0:	6878      	ldr	r0, [r7, #4]
 800bde2:	f000 f929 	bl	800c038 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bde6:	6878      	ldr	r0, [r7, #4]
 800bde8:	f000 f93a 	bl	800c060 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	2200      	movs	r2, #0
 800bdf0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	691b      	ldr	r3, [r3, #16]
 800bdf8:	f003 0301 	and.w	r3, r3, #1
 800bdfc:	2b01      	cmp	r3, #1
 800bdfe:	d10e      	bne.n	800be1e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	68db      	ldr	r3, [r3, #12]
 800be06:	f003 0301 	and.w	r3, r3, #1
 800be0a:	2b01      	cmp	r3, #1
 800be0c:	d107      	bne.n	800be1e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	f06f 0201 	mvn.w	r2, #1
 800be16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800be18:	6878      	ldr	r0, [r7, #4]
 800be1a:	f7f8 f9b1 	bl	8004180 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	691b      	ldr	r3, [r3, #16]
 800be24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800be28:	2b80      	cmp	r3, #128	; 0x80
 800be2a:	d10e      	bne.n	800be4a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	68db      	ldr	r3, [r3, #12]
 800be32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800be36:	2b80      	cmp	r3, #128	; 0x80
 800be38:	d107      	bne.n	800be4a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800be42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800be44:	6878      	ldr	r0, [r7, #4]
 800be46:	f000 fadf 	bl	800c408 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	691b      	ldr	r3, [r3, #16]
 800be50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800be54:	2b40      	cmp	r3, #64	; 0x40
 800be56:	d10e      	bne.n	800be76 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	68db      	ldr	r3, [r3, #12]
 800be5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800be62:	2b40      	cmp	r3, #64	; 0x40
 800be64:	d107      	bne.n	800be76 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	681b      	ldr	r3, [r3, #0]
 800be6a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800be6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800be70:	6878      	ldr	r0, [r7, #4]
 800be72:	f000 f8ff 	bl	800c074 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	691b      	ldr	r3, [r3, #16]
 800be7c:	f003 0320 	and.w	r3, r3, #32
 800be80:	2b20      	cmp	r3, #32
 800be82:	d10e      	bne.n	800bea2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	68db      	ldr	r3, [r3, #12]
 800be8a:	f003 0320 	and.w	r3, r3, #32
 800be8e:	2b20      	cmp	r3, #32
 800be90:	d107      	bne.n	800bea2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	681b      	ldr	r3, [r3, #0]
 800be96:	f06f 0220 	mvn.w	r2, #32
 800be9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800be9c:	6878      	ldr	r0, [r7, #4]
 800be9e:	f000 faa9 	bl	800c3f4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800bea2:	bf00      	nop
 800bea4:	3708      	adds	r7, #8
 800bea6:	46bd      	mov	sp, r7
 800bea8:	bd80      	pop	{r7, pc}

0800beaa <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800beaa:	b580      	push	{r7, lr}
 800beac:	b084      	sub	sp, #16
 800beae:	af00      	add	r7, sp, #0
 800beb0:	6078      	str	r0, [r7, #4]
 800beb2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800beb4:	2300      	movs	r3, #0
 800beb6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bebe:	2b01      	cmp	r3, #1
 800bec0:	d101      	bne.n	800bec6 <HAL_TIM_ConfigClockSource+0x1c>
 800bec2:	2302      	movs	r3, #2
 800bec4:	e0b4      	b.n	800c030 <HAL_TIM_ConfigClockSource+0x186>
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	2201      	movs	r2, #1
 800beca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	2202      	movs	r2, #2
 800bed2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	689b      	ldr	r3, [r3, #8]
 800bedc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800bede:	68bb      	ldr	r3, [r7, #8]
 800bee0:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800bee4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bee6:	68bb      	ldr	r3, [r7, #8]
 800bee8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800beec:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	68ba      	ldr	r2, [r7, #8]
 800bef4:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800bef6:	683b      	ldr	r3, [r7, #0]
 800bef8:	681b      	ldr	r3, [r3, #0]
 800befa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800befe:	d03e      	beq.n	800bf7e <HAL_TIM_ConfigClockSource+0xd4>
 800bf00:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bf04:	f200 8087 	bhi.w	800c016 <HAL_TIM_ConfigClockSource+0x16c>
 800bf08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bf0c:	f000 8086 	beq.w	800c01c <HAL_TIM_ConfigClockSource+0x172>
 800bf10:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bf14:	d87f      	bhi.n	800c016 <HAL_TIM_ConfigClockSource+0x16c>
 800bf16:	2b70      	cmp	r3, #112	; 0x70
 800bf18:	d01a      	beq.n	800bf50 <HAL_TIM_ConfigClockSource+0xa6>
 800bf1a:	2b70      	cmp	r3, #112	; 0x70
 800bf1c:	d87b      	bhi.n	800c016 <HAL_TIM_ConfigClockSource+0x16c>
 800bf1e:	2b60      	cmp	r3, #96	; 0x60
 800bf20:	d050      	beq.n	800bfc4 <HAL_TIM_ConfigClockSource+0x11a>
 800bf22:	2b60      	cmp	r3, #96	; 0x60
 800bf24:	d877      	bhi.n	800c016 <HAL_TIM_ConfigClockSource+0x16c>
 800bf26:	2b50      	cmp	r3, #80	; 0x50
 800bf28:	d03c      	beq.n	800bfa4 <HAL_TIM_ConfigClockSource+0xfa>
 800bf2a:	2b50      	cmp	r3, #80	; 0x50
 800bf2c:	d873      	bhi.n	800c016 <HAL_TIM_ConfigClockSource+0x16c>
 800bf2e:	2b40      	cmp	r3, #64	; 0x40
 800bf30:	d058      	beq.n	800bfe4 <HAL_TIM_ConfigClockSource+0x13a>
 800bf32:	2b40      	cmp	r3, #64	; 0x40
 800bf34:	d86f      	bhi.n	800c016 <HAL_TIM_ConfigClockSource+0x16c>
 800bf36:	2b30      	cmp	r3, #48	; 0x30
 800bf38:	d064      	beq.n	800c004 <HAL_TIM_ConfigClockSource+0x15a>
 800bf3a:	2b30      	cmp	r3, #48	; 0x30
 800bf3c:	d86b      	bhi.n	800c016 <HAL_TIM_ConfigClockSource+0x16c>
 800bf3e:	2b20      	cmp	r3, #32
 800bf40:	d060      	beq.n	800c004 <HAL_TIM_ConfigClockSource+0x15a>
 800bf42:	2b20      	cmp	r3, #32
 800bf44:	d867      	bhi.n	800c016 <HAL_TIM_ConfigClockSource+0x16c>
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	d05c      	beq.n	800c004 <HAL_TIM_ConfigClockSource+0x15a>
 800bf4a:	2b10      	cmp	r3, #16
 800bf4c:	d05a      	beq.n	800c004 <HAL_TIM_ConfigClockSource+0x15a>
 800bf4e:	e062      	b.n	800c016 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	6818      	ldr	r0, [r3, #0]
 800bf54:	683b      	ldr	r3, [r7, #0]
 800bf56:	6899      	ldr	r1, [r3, #8]
 800bf58:	683b      	ldr	r3, [r7, #0]
 800bf5a:	685a      	ldr	r2, [r3, #4]
 800bf5c:	683b      	ldr	r3, [r7, #0]
 800bf5e:	68db      	ldr	r3, [r3, #12]
 800bf60:	f000 f9ac 	bl	800c2bc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	689b      	ldr	r3, [r3, #8]
 800bf6a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800bf6c:	68bb      	ldr	r3, [r7, #8]
 800bf6e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800bf72:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	68ba      	ldr	r2, [r7, #8]
 800bf7a:	609a      	str	r2, [r3, #8]
      break;
 800bf7c:	e04f      	b.n	800c01e <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	6818      	ldr	r0, [r3, #0]
 800bf82:	683b      	ldr	r3, [r7, #0]
 800bf84:	6899      	ldr	r1, [r3, #8]
 800bf86:	683b      	ldr	r3, [r7, #0]
 800bf88:	685a      	ldr	r2, [r3, #4]
 800bf8a:	683b      	ldr	r3, [r7, #0]
 800bf8c:	68db      	ldr	r3, [r3, #12]
 800bf8e:	f000 f995 	bl	800c2bc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	689a      	ldr	r2, [r3, #8]
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800bfa0:	609a      	str	r2, [r3, #8]
      break;
 800bfa2:	e03c      	b.n	800c01e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	6818      	ldr	r0, [r3, #0]
 800bfa8:	683b      	ldr	r3, [r7, #0]
 800bfaa:	6859      	ldr	r1, [r3, #4]
 800bfac:	683b      	ldr	r3, [r7, #0]
 800bfae:	68db      	ldr	r3, [r3, #12]
 800bfb0:	461a      	mov	r2, r3
 800bfb2:	f000 f909 	bl	800c1c8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	2150      	movs	r1, #80	; 0x50
 800bfbc:	4618      	mov	r0, r3
 800bfbe:	f000 f962 	bl	800c286 <TIM_ITRx_SetConfig>
      break;
 800bfc2:	e02c      	b.n	800c01e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	6818      	ldr	r0, [r3, #0]
 800bfc8:	683b      	ldr	r3, [r7, #0]
 800bfca:	6859      	ldr	r1, [r3, #4]
 800bfcc:	683b      	ldr	r3, [r7, #0]
 800bfce:	68db      	ldr	r3, [r3, #12]
 800bfd0:	461a      	mov	r2, r3
 800bfd2:	f000 f928 	bl	800c226 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	2160      	movs	r1, #96	; 0x60
 800bfdc:	4618      	mov	r0, r3
 800bfde:	f000 f952 	bl	800c286 <TIM_ITRx_SetConfig>
      break;
 800bfe2:	e01c      	b.n	800c01e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	6818      	ldr	r0, [r3, #0]
 800bfe8:	683b      	ldr	r3, [r7, #0]
 800bfea:	6859      	ldr	r1, [r3, #4]
 800bfec:	683b      	ldr	r3, [r7, #0]
 800bfee:	68db      	ldr	r3, [r3, #12]
 800bff0:	461a      	mov	r2, r3
 800bff2:	f000 f8e9 	bl	800c1c8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	681b      	ldr	r3, [r3, #0]
 800bffa:	2140      	movs	r1, #64	; 0x40
 800bffc:	4618      	mov	r0, r3
 800bffe:	f000 f942 	bl	800c286 <TIM_ITRx_SetConfig>
      break;
 800c002:	e00c      	b.n	800c01e <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	681a      	ldr	r2, [r3, #0]
 800c008:	683b      	ldr	r3, [r7, #0]
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	4619      	mov	r1, r3
 800c00e:	4610      	mov	r0, r2
 800c010:	f000 f939 	bl	800c286 <TIM_ITRx_SetConfig>
      break;
 800c014:	e003      	b.n	800c01e <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800c016:	2301      	movs	r3, #1
 800c018:	73fb      	strb	r3, [r7, #15]
      break;
 800c01a:	e000      	b.n	800c01e <HAL_TIM_ConfigClockSource+0x174>
      break;
 800c01c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	2201      	movs	r2, #1
 800c022:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	2200      	movs	r2, #0
 800c02a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800c02e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c030:	4618      	mov	r0, r3
 800c032:	3710      	adds	r7, #16
 800c034:	46bd      	mov	sp, r7
 800c036:	bd80      	pop	{r7, pc}

0800c038 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c038:	b480      	push	{r7}
 800c03a:	b083      	sub	sp, #12
 800c03c:	af00      	add	r7, sp, #0
 800c03e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c040:	bf00      	nop
 800c042:	370c      	adds	r7, #12
 800c044:	46bd      	mov	sp, r7
 800c046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c04a:	4770      	bx	lr

0800c04c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c04c:	b480      	push	{r7}
 800c04e:	b083      	sub	sp, #12
 800c050:	af00      	add	r7, sp, #0
 800c052:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c054:	bf00      	nop
 800c056:	370c      	adds	r7, #12
 800c058:	46bd      	mov	sp, r7
 800c05a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c05e:	4770      	bx	lr

0800c060 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c060:	b480      	push	{r7}
 800c062:	b083      	sub	sp, #12
 800c064:	af00      	add	r7, sp, #0
 800c066:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c068:	bf00      	nop
 800c06a:	370c      	adds	r7, #12
 800c06c:	46bd      	mov	sp, r7
 800c06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c072:	4770      	bx	lr

0800c074 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c074:	b480      	push	{r7}
 800c076:	b083      	sub	sp, #12
 800c078:	af00      	add	r7, sp, #0
 800c07a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c07c:	bf00      	nop
 800c07e:	370c      	adds	r7, #12
 800c080:	46bd      	mov	sp, r7
 800c082:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c086:	4770      	bx	lr

0800c088 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800c088:	b480      	push	{r7}
 800c08a:	b085      	sub	sp, #20
 800c08c:	af00      	add	r7, sp, #0
 800c08e:	6078      	str	r0, [r7, #4]
 800c090:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	681b      	ldr	r3, [r3, #0]
 800c096:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	4a40      	ldr	r2, [pc, #256]	; (800c19c <TIM_Base_SetConfig+0x114>)
 800c09c:	4293      	cmp	r3, r2
 800c09e:	d013      	beq.n	800c0c8 <TIM_Base_SetConfig+0x40>
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c0a6:	d00f      	beq.n	800c0c8 <TIM_Base_SetConfig+0x40>
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	4a3d      	ldr	r2, [pc, #244]	; (800c1a0 <TIM_Base_SetConfig+0x118>)
 800c0ac:	4293      	cmp	r3, r2
 800c0ae:	d00b      	beq.n	800c0c8 <TIM_Base_SetConfig+0x40>
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	4a3c      	ldr	r2, [pc, #240]	; (800c1a4 <TIM_Base_SetConfig+0x11c>)
 800c0b4:	4293      	cmp	r3, r2
 800c0b6:	d007      	beq.n	800c0c8 <TIM_Base_SetConfig+0x40>
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	4a3b      	ldr	r2, [pc, #236]	; (800c1a8 <TIM_Base_SetConfig+0x120>)
 800c0bc:	4293      	cmp	r3, r2
 800c0be:	d003      	beq.n	800c0c8 <TIM_Base_SetConfig+0x40>
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	4a3a      	ldr	r2, [pc, #232]	; (800c1ac <TIM_Base_SetConfig+0x124>)
 800c0c4:	4293      	cmp	r3, r2
 800c0c6:	d108      	bne.n	800c0da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c0ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c0d0:	683b      	ldr	r3, [r7, #0]
 800c0d2:	685b      	ldr	r3, [r3, #4]
 800c0d4:	68fa      	ldr	r2, [r7, #12]
 800c0d6:	4313      	orrs	r3, r2
 800c0d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	4a2f      	ldr	r2, [pc, #188]	; (800c19c <TIM_Base_SetConfig+0x114>)
 800c0de:	4293      	cmp	r3, r2
 800c0e0:	d02b      	beq.n	800c13a <TIM_Base_SetConfig+0xb2>
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c0e8:	d027      	beq.n	800c13a <TIM_Base_SetConfig+0xb2>
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	4a2c      	ldr	r2, [pc, #176]	; (800c1a0 <TIM_Base_SetConfig+0x118>)
 800c0ee:	4293      	cmp	r3, r2
 800c0f0:	d023      	beq.n	800c13a <TIM_Base_SetConfig+0xb2>
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	4a2b      	ldr	r2, [pc, #172]	; (800c1a4 <TIM_Base_SetConfig+0x11c>)
 800c0f6:	4293      	cmp	r3, r2
 800c0f8:	d01f      	beq.n	800c13a <TIM_Base_SetConfig+0xb2>
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	4a2a      	ldr	r2, [pc, #168]	; (800c1a8 <TIM_Base_SetConfig+0x120>)
 800c0fe:	4293      	cmp	r3, r2
 800c100:	d01b      	beq.n	800c13a <TIM_Base_SetConfig+0xb2>
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	4a29      	ldr	r2, [pc, #164]	; (800c1ac <TIM_Base_SetConfig+0x124>)
 800c106:	4293      	cmp	r3, r2
 800c108:	d017      	beq.n	800c13a <TIM_Base_SetConfig+0xb2>
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	4a28      	ldr	r2, [pc, #160]	; (800c1b0 <TIM_Base_SetConfig+0x128>)
 800c10e:	4293      	cmp	r3, r2
 800c110:	d013      	beq.n	800c13a <TIM_Base_SetConfig+0xb2>
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	4a27      	ldr	r2, [pc, #156]	; (800c1b4 <TIM_Base_SetConfig+0x12c>)
 800c116:	4293      	cmp	r3, r2
 800c118:	d00f      	beq.n	800c13a <TIM_Base_SetConfig+0xb2>
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	4a26      	ldr	r2, [pc, #152]	; (800c1b8 <TIM_Base_SetConfig+0x130>)
 800c11e:	4293      	cmp	r3, r2
 800c120:	d00b      	beq.n	800c13a <TIM_Base_SetConfig+0xb2>
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	4a25      	ldr	r2, [pc, #148]	; (800c1bc <TIM_Base_SetConfig+0x134>)
 800c126:	4293      	cmp	r3, r2
 800c128:	d007      	beq.n	800c13a <TIM_Base_SetConfig+0xb2>
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	4a24      	ldr	r2, [pc, #144]	; (800c1c0 <TIM_Base_SetConfig+0x138>)
 800c12e:	4293      	cmp	r3, r2
 800c130:	d003      	beq.n	800c13a <TIM_Base_SetConfig+0xb2>
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	4a23      	ldr	r2, [pc, #140]	; (800c1c4 <TIM_Base_SetConfig+0x13c>)
 800c136:	4293      	cmp	r3, r2
 800c138:	d108      	bne.n	800c14c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c140:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c142:	683b      	ldr	r3, [r7, #0]
 800c144:	68db      	ldr	r3, [r3, #12]
 800c146:	68fa      	ldr	r2, [r7, #12]
 800c148:	4313      	orrs	r3, r2
 800c14a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c14c:	68fb      	ldr	r3, [r7, #12]
 800c14e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800c152:	683b      	ldr	r3, [r7, #0]
 800c154:	695b      	ldr	r3, [r3, #20]
 800c156:	4313      	orrs	r3, r2
 800c158:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	68fa      	ldr	r2, [r7, #12]
 800c15e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c160:	683b      	ldr	r3, [r7, #0]
 800c162:	689a      	ldr	r2, [r3, #8]
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c168:	683b      	ldr	r3, [r7, #0]
 800c16a:	681a      	ldr	r2, [r3, #0]
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	4a0a      	ldr	r2, [pc, #40]	; (800c19c <TIM_Base_SetConfig+0x114>)
 800c174:	4293      	cmp	r3, r2
 800c176:	d003      	beq.n	800c180 <TIM_Base_SetConfig+0xf8>
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	4a0c      	ldr	r2, [pc, #48]	; (800c1ac <TIM_Base_SetConfig+0x124>)
 800c17c:	4293      	cmp	r3, r2
 800c17e:	d103      	bne.n	800c188 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c180:	683b      	ldr	r3, [r7, #0]
 800c182:	691a      	ldr	r2, [r3, #16]
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	2201      	movs	r2, #1
 800c18c:	615a      	str	r2, [r3, #20]
}
 800c18e:	bf00      	nop
 800c190:	3714      	adds	r7, #20
 800c192:	46bd      	mov	sp, r7
 800c194:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c198:	4770      	bx	lr
 800c19a:	bf00      	nop
 800c19c:	40010000 	.word	0x40010000
 800c1a0:	40000400 	.word	0x40000400
 800c1a4:	40000800 	.word	0x40000800
 800c1a8:	40000c00 	.word	0x40000c00
 800c1ac:	40010400 	.word	0x40010400
 800c1b0:	40014000 	.word	0x40014000
 800c1b4:	40014400 	.word	0x40014400
 800c1b8:	40014800 	.word	0x40014800
 800c1bc:	40001800 	.word	0x40001800
 800c1c0:	40001c00 	.word	0x40001c00
 800c1c4:	40002000 	.word	0x40002000

0800c1c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c1c8:	b480      	push	{r7}
 800c1ca:	b087      	sub	sp, #28
 800c1cc:	af00      	add	r7, sp, #0
 800c1ce:	60f8      	str	r0, [r7, #12]
 800c1d0:	60b9      	str	r1, [r7, #8]
 800c1d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c1d4:	68fb      	ldr	r3, [r7, #12]
 800c1d6:	6a1b      	ldr	r3, [r3, #32]
 800c1d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	6a1b      	ldr	r3, [r3, #32]
 800c1de:	f023 0201 	bic.w	r2, r3, #1
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	699b      	ldr	r3, [r3, #24]
 800c1ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c1ec:	693b      	ldr	r3, [r7, #16]
 800c1ee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c1f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	011b      	lsls	r3, r3, #4
 800c1f8:	693a      	ldr	r2, [r7, #16]
 800c1fa:	4313      	orrs	r3, r2
 800c1fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c1fe:	697b      	ldr	r3, [r7, #20]
 800c200:	f023 030a 	bic.w	r3, r3, #10
 800c204:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c206:	697a      	ldr	r2, [r7, #20]
 800c208:	68bb      	ldr	r3, [r7, #8]
 800c20a:	4313      	orrs	r3, r2
 800c20c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	693a      	ldr	r2, [r7, #16]
 800c212:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	697a      	ldr	r2, [r7, #20]
 800c218:	621a      	str	r2, [r3, #32]
}
 800c21a:	bf00      	nop
 800c21c:	371c      	adds	r7, #28
 800c21e:	46bd      	mov	sp, r7
 800c220:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c224:	4770      	bx	lr

0800c226 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c226:	b480      	push	{r7}
 800c228:	b087      	sub	sp, #28
 800c22a:	af00      	add	r7, sp, #0
 800c22c:	60f8      	str	r0, [r7, #12]
 800c22e:	60b9      	str	r1, [r7, #8]
 800c230:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	6a1b      	ldr	r3, [r3, #32]
 800c236:	f023 0210 	bic.w	r2, r3, #16
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c23e:	68fb      	ldr	r3, [r7, #12]
 800c240:	699b      	ldr	r3, [r3, #24]
 800c242:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800c244:	68fb      	ldr	r3, [r7, #12]
 800c246:	6a1b      	ldr	r3, [r3, #32]
 800c248:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c24a:	697b      	ldr	r3, [r7, #20]
 800c24c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800c250:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	031b      	lsls	r3, r3, #12
 800c256:	697a      	ldr	r2, [r7, #20]
 800c258:	4313      	orrs	r3, r2
 800c25a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c25c:	693b      	ldr	r3, [r7, #16]
 800c25e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800c262:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c264:	68bb      	ldr	r3, [r7, #8]
 800c266:	011b      	lsls	r3, r3, #4
 800c268:	693a      	ldr	r2, [r7, #16]
 800c26a:	4313      	orrs	r3, r2
 800c26c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c26e:	68fb      	ldr	r3, [r7, #12]
 800c270:	697a      	ldr	r2, [r7, #20]
 800c272:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	693a      	ldr	r2, [r7, #16]
 800c278:	621a      	str	r2, [r3, #32]
}
 800c27a:	bf00      	nop
 800c27c:	371c      	adds	r7, #28
 800c27e:	46bd      	mov	sp, r7
 800c280:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c284:	4770      	bx	lr

0800c286 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c286:	b480      	push	{r7}
 800c288:	b085      	sub	sp, #20
 800c28a:	af00      	add	r7, sp, #0
 800c28c:	6078      	str	r0, [r7, #4]
 800c28e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	689b      	ldr	r3, [r3, #8]
 800c294:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c29c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c29e:	683a      	ldr	r2, [r7, #0]
 800c2a0:	68fb      	ldr	r3, [r7, #12]
 800c2a2:	4313      	orrs	r3, r2
 800c2a4:	f043 0307 	orr.w	r3, r3, #7
 800c2a8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	68fa      	ldr	r2, [r7, #12]
 800c2ae:	609a      	str	r2, [r3, #8]
}
 800c2b0:	bf00      	nop
 800c2b2:	3714      	adds	r7, #20
 800c2b4:	46bd      	mov	sp, r7
 800c2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ba:	4770      	bx	lr

0800c2bc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c2bc:	b480      	push	{r7}
 800c2be:	b087      	sub	sp, #28
 800c2c0:	af00      	add	r7, sp, #0
 800c2c2:	60f8      	str	r0, [r7, #12]
 800c2c4:	60b9      	str	r1, [r7, #8]
 800c2c6:	607a      	str	r2, [r7, #4]
 800c2c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c2ca:	68fb      	ldr	r3, [r7, #12]
 800c2cc:	689b      	ldr	r3, [r3, #8]
 800c2ce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c2d0:	697b      	ldr	r3, [r7, #20]
 800c2d2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c2d6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c2d8:	683b      	ldr	r3, [r7, #0]
 800c2da:	021a      	lsls	r2, r3, #8
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	431a      	orrs	r2, r3
 800c2e0:	68bb      	ldr	r3, [r7, #8]
 800c2e2:	4313      	orrs	r3, r2
 800c2e4:	697a      	ldr	r2, [r7, #20]
 800c2e6:	4313      	orrs	r3, r2
 800c2e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c2ea:	68fb      	ldr	r3, [r7, #12]
 800c2ec:	697a      	ldr	r2, [r7, #20]
 800c2ee:	609a      	str	r2, [r3, #8]
}
 800c2f0:	bf00      	nop
 800c2f2:	371c      	adds	r7, #28
 800c2f4:	46bd      	mov	sp, r7
 800c2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2fa:	4770      	bx	lr

0800c2fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c2fc:	b480      	push	{r7}
 800c2fe:	b085      	sub	sp, #20
 800c300:	af00      	add	r7, sp, #0
 800c302:	6078      	str	r0, [r7, #4]
 800c304:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c30c:	2b01      	cmp	r3, #1
 800c30e:	d101      	bne.n	800c314 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c310:	2302      	movs	r3, #2
 800c312:	e05a      	b.n	800c3ca <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	2201      	movs	r2, #1
 800c318:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	2202      	movs	r2, #2
 800c320:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	685b      	ldr	r3, [r3, #4]
 800c32a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	681b      	ldr	r3, [r3, #0]
 800c330:	689b      	ldr	r3, [r3, #8]
 800c332:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c33a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c33c:	683b      	ldr	r3, [r7, #0]
 800c33e:	681b      	ldr	r3, [r3, #0]
 800c340:	68fa      	ldr	r2, [r7, #12]
 800c342:	4313      	orrs	r3, r2
 800c344:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	68fa      	ldr	r2, [r7, #12]
 800c34c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	4a21      	ldr	r2, [pc, #132]	; (800c3d8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800c354:	4293      	cmp	r3, r2
 800c356:	d022      	beq.n	800c39e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	681b      	ldr	r3, [r3, #0]
 800c35c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c360:	d01d      	beq.n	800c39e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	681b      	ldr	r3, [r3, #0]
 800c366:	4a1d      	ldr	r2, [pc, #116]	; (800c3dc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800c368:	4293      	cmp	r3, r2
 800c36a:	d018      	beq.n	800c39e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	4a1b      	ldr	r2, [pc, #108]	; (800c3e0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800c372:	4293      	cmp	r3, r2
 800c374:	d013      	beq.n	800c39e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	681b      	ldr	r3, [r3, #0]
 800c37a:	4a1a      	ldr	r2, [pc, #104]	; (800c3e4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800c37c:	4293      	cmp	r3, r2
 800c37e:	d00e      	beq.n	800c39e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	681b      	ldr	r3, [r3, #0]
 800c384:	4a18      	ldr	r2, [pc, #96]	; (800c3e8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800c386:	4293      	cmp	r3, r2
 800c388:	d009      	beq.n	800c39e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	4a17      	ldr	r2, [pc, #92]	; (800c3ec <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800c390:	4293      	cmp	r3, r2
 800c392:	d004      	beq.n	800c39e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	681b      	ldr	r3, [r3, #0]
 800c398:	4a15      	ldr	r2, [pc, #84]	; (800c3f0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800c39a:	4293      	cmp	r3, r2
 800c39c:	d10c      	bne.n	800c3b8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c39e:	68bb      	ldr	r3, [r7, #8]
 800c3a0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c3a4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c3a6:	683b      	ldr	r3, [r7, #0]
 800c3a8:	685b      	ldr	r3, [r3, #4]
 800c3aa:	68ba      	ldr	r2, [r7, #8]
 800c3ac:	4313      	orrs	r3, r2
 800c3ae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	68ba      	ldr	r2, [r7, #8]
 800c3b6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	2201      	movs	r2, #1
 800c3bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	2200      	movs	r2, #0
 800c3c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c3c8:	2300      	movs	r3, #0
}
 800c3ca:	4618      	mov	r0, r3
 800c3cc:	3714      	adds	r7, #20
 800c3ce:	46bd      	mov	sp, r7
 800c3d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3d4:	4770      	bx	lr
 800c3d6:	bf00      	nop
 800c3d8:	40010000 	.word	0x40010000
 800c3dc:	40000400 	.word	0x40000400
 800c3e0:	40000800 	.word	0x40000800
 800c3e4:	40000c00 	.word	0x40000c00
 800c3e8:	40010400 	.word	0x40010400
 800c3ec:	40014000 	.word	0x40014000
 800c3f0:	40001800 	.word	0x40001800

0800c3f4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c3f4:	b480      	push	{r7}
 800c3f6:	b083      	sub	sp, #12
 800c3f8:	af00      	add	r7, sp, #0
 800c3fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c3fc:	bf00      	nop
 800c3fe:	370c      	adds	r7, #12
 800c400:	46bd      	mov	sp, r7
 800c402:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c406:	4770      	bx	lr

0800c408 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c408:	b480      	push	{r7}
 800c40a:	b083      	sub	sp, #12
 800c40c:	af00      	add	r7, sp, #0
 800c40e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c410:	bf00      	nop
 800c412:	370c      	adds	r7, #12
 800c414:	46bd      	mov	sp, r7
 800c416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c41a:	4770      	bx	lr

0800c41c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c41c:	b084      	sub	sp, #16
 800c41e:	b580      	push	{r7, lr}
 800c420:	b084      	sub	sp, #16
 800c422:	af00      	add	r7, sp, #0
 800c424:	6078      	str	r0, [r7, #4]
 800c426:	f107 001c 	add.w	r0, r7, #28
 800c42a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800c42e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c430:	2b01      	cmp	r3, #1
 800c432:	d122      	bne.n	800c47a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c438:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	68db      	ldr	r3, [r3, #12]
 800c444:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800c448:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c44c:	687a      	ldr	r2, [r7, #4]
 800c44e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	68db      	ldr	r3, [r3, #12]
 800c454:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800c45c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c45e:	2b01      	cmp	r3, #1
 800c460:	d105      	bne.n	800c46e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	68db      	ldr	r3, [r3, #12]
 800c466:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800c46e:	6878      	ldr	r0, [r7, #4]
 800c470:	f001 fb1c 	bl	800daac <USB_CoreReset>
 800c474:	4603      	mov	r3, r0
 800c476:	73fb      	strb	r3, [r7, #15]
 800c478:	e01a      	b.n	800c4b0 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	68db      	ldr	r3, [r3, #12]
 800c47e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800c486:	6878      	ldr	r0, [r7, #4]
 800c488:	f001 fb10 	bl	800daac <USB_CoreReset>
 800c48c:	4603      	mov	r3, r0
 800c48e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800c490:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c492:	2b00      	cmp	r3, #0
 800c494:	d106      	bne.n	800c4a4 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c49a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	639a      	str	r2, [r3, #56]	; 0x38
 800c4a2:	e005      	b.n	800c4b0 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c4a8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800c4b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4b2:	2b01      	cmp	r3, #1
 800c4b4:	d10b      	bne.n	800c4ce <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	689b      	ldr	r3, [r3, #8]
 800c4ba:	f043 0206 	orr.w	r2, r3, #6
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	689b      	ldr	r3, [r3, #8]
 800c4c6:	f043 0220 	orr.w	r2, r3, #32
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800c4ce:	7bfb      	ldrb	r3, [r7, #15]
}
 800c4d0:	4618      	mov	r0, r3
 800c4d2:	3710      	adds	r7, #16
 800c4d4:	46bd      	mov	sp, r7
 800c4d6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c4da:	b004      	add	sp, #16
 800c4dc:	4770      	bx	lr
	...

0800c4e0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800c4e0:	b480      	push	{r7}
 800c4e2:	b087      	sub	sp, #28
 800c4e4:	af00      	add	r7, sp, #0
 800c4e6:	60f8      	str	r0, [r7, #12]
 800c4e8:	60b9      	str	r1, [r7, #8]
 800c4ea:	4613      	mov	r3, r2
 800c4ec:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800c4ee:	79fb      	ldrb	r3, [r7, #7]
 800c4f0:	2b02      	cmp	r3, #2
 800c4f2:	d165      	bne.n	800c5c0 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800c4f4:	68bb      	ldr	r3, [r7, #8]
 800c4f6:	4a41      	ldr	r2, [pc, #260]	; (800c5fc <USB_SetTurnaroundTime+0x11c>)
 800c4f8:	4293      	cmp	r3, r2
 800c4fa:	d906      	bls.n	800c50a <USB_SetTurnaroundTime+0x2a>
 800c4fc:	68bb      	ldr	r3, [r7, #8]
 800c4fe:	4a40      	ldr	r2, [pc, #256]	; (800c600 <USB_SetTurnaroundTime+0x120>)
 800c500:	4293      	cmp	r3, r2
 800c502:	d202      	bcs.n	800c50a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800c504:	230f      	movs	r3, #15
 800c506:	617b      	str	r3, [r7, #20]
 800c508:	e062      	b.n	800c5d0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800c50a:	68bb      	ldr	r3, [r7, #8]
 800c50c:	4a3c      	ldr	r2, [pc, #240]	; (800c600 <USB_SetTurnaroundTime+0x120>)
 800c50e:	4293      	cmp	r3, r2
 800c510:	d306      	bcc.n	800c520 <USB_SetTurnaroundTime+0x40>
 800c512:	68bb      	ldr	r3, [r7, #8]
 800c514:	4a3b      	ldr	r2, [pc, #236]	; (800c604 <USB_SetTurnaroundTime+0x124>)
 800c516:	4293      	cmp	r3, r2
 800c518:	d202      	bcs.n	800c520 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800c51a:	230e      	movs	r3, #14
 800c51c:	617b      	str	r3, [r7, #20]
 800c51e:	e057      	b.n	800c5d0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800c520:	68bb      	ldr	r3, [r7, #8]
 800c522:	4a38      	ldr	r2, [pc, #224]	; (800c604 <USB_SetTurnaroundTime+0x124>)
 800c524:	4293      	cmp	r3, r2
 800c526:	d306      	bcc.n	800c536 <USB_SetTurnaroundTime+0x56>
 800c528:	68bb      	ldr	r3, [r7, #8]
 800c52a:	4a37      	ldr	r2, [pc, #220]	; (800c608 <USB_SetTurnaroundTime+0x128>)
 800c52c:	4293      	cmp	r3, r2
 800c52e:	d202      	bcs.n	800c536 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800c530:	230d      	movs	r3, #13
 800c532:	617b      	str	r3, [r7, #20]
 800c534:	e04c      	b.n	800c5d0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800c536:	68bb      	ldr	r3, [r7, #8]
 800c538:	4a33      	ldr	r2, [pc, #204]	; (800c608 <USB_SetTurnaroundTime+0x128>)
 800c53a:	4293      	cmp	r3, r2
 800c53c:	d306      	bcc.n	800c54c <USB_SetTurnaroundTime+0x6c>
 800c53e:	68bb      	ldr	r3, [r7, #8]
 800c540:	4a32      	ldr	r2, [pc, #200]	; (800c60c <USB_SetTurnaroundTime+0x12c>)
 800c542:	4293      	cmp	r3, r2
 800c544:	d802      	bhi.n	800c54c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800c546:	230c      	movs	r3, #12
 800c548:	617b      	str	r3, [r7, #20]
 800c54a:	e041      	b.n	800c5d0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800c54c:	68bb      	ldr	r3, [r7, #8]
 800c54e:	4a2f      	ldr	r2, [pc, #188]	; (800c60c <USB_SetTurnaroundTime+0x12c>)
 800c550:	4293      	cmp	r3, r2
 800c552:	d906      	bls.n	800c562 <USB_SetTurnaroundTime+0x82>
 800c554:	68bb      	ldr	r3, [r7, #8]
 800c556:	4a2e      	ldr	r2, [pc, #184]	; (800c610 <USB_SetTurnaroundTime+0x130>)
 800c558:	4293      	cmp	r3, r2
 800c55a:	d802      	bhi.n	800c562 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800c55c:	230b      	movs	r3, #11
 800c55e:	617b      	str	r3, [r7, #20]
 800c560:	e036      	b.n	800c5d0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800c562:	68bb      	ldr	r3, [r7, #8]
 800c564:	4a2a      	ldr	r2, [pc, #168]	; (800c610 <USB_SetTurnaroundTime+0x130>)
 800c566:	4293      	cmp	r3, r2
 800c568:	d906      	bls.n	800c578 <USB_SetTurnaroundTime+0x98>
 800c56a:	68bb      	ldr	r3, [r7, #8]
 800c56c:	4a29      	ldr	r2, [pc, #164]	; (800c614 <USB_SetTurnaroundTime+0x134>)
 800c56e:	4293      	cmp	r3, r2
 800c570:	d802      	bhi.n	800c578 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800c572:	230a      	movs	r3, #10
 800c574:	617b      	str	r3, [r7, #20]
 800c576:	e02b      	b.n	800c5d0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800c578:	68bb      	ldr	r3, [r7, #8]
 800c57a:	4a26      	ldr	r2, [pc, #152]	; (800c614 <USB_SetTurnaroundTime+0x134>)
 800c57c:	4293      	cmp	r3, r2
 800c57e:	d906      	bls.n	800c58e <USB_SetTurnaroundTime+0xae>
 800c580:	68bb      	ldr	r3, [r7, #8]
 800c582:	4a25      	ldr	r2, [pc, #148]	; (800c618 <USB_SetTurnaroundTime+0x138>)
 800c584:	4293      	cmp	r3, r2
 800c586:	d202      	bcs.n	800c58e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800c588:	2309      	movs	r3, #9
 800c58a:	617b      	str	r3, [r7, #20]
 800c58c:	e020      	b.n	800c5d0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800c58e:	68bb      	ldr	r3, [r7, #8]
 800c590:	4a21      	ldr	r2, [pc, #132]	; (800c618 <USB_SetTurnaroundTime+0x138>)
 800c592:	4293      	cmp	r3, r2
 800c594:	d306      	bcc.n	800c5a4 <USB_SetTurnaroundTime+0xc4>
 800c596:	68bb      	ldr	r3, [r7, #8]
 800c598:	4a20      	ldr	r2, [pc, #128]	; (800c61c <USB_SetTurnaroundTime+0x13c>)
 800c59a:	4293      	cmp	r3, r2
 800c59c:	d802      	bhi.n	800c5a4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800c59e:	2308      	movs	r3, #8
 800c5a0:	617b      	str	r3, [r7, #20]
 800c5a2:	e015      	b.n	800c5d0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800c5a4:	68bb      	ldr	r3, [r7, #8]
 800c5a6:	4a1d      	ldr	r2, [pc, #116]	; (800c61c <USB_SetTurnaroundTime+0x13c>)
 800c5a8:	4293      	cmp	r3, r2
 800c5aa:	d906      	bls.n	800c5ba <USB_SetTurnaroundTime+0xda>
 800c5ac:	68bb      	ldr	r3, [r7, #8]
 800c5ae:	4a1c      	ldr	r2, [pc, #112]	; (800c620 <USB_SetTurnaroundTime+0x140>)
 800c5b0:	4293      	cmp	r3, r2
 800c5b2:	d202      	bcs.n	800c5ba <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800c5b4:	2307      	movs	r3, #7
 800c5b6:	617b      	str	r3, [r7, #20]
 800c5b8:	e00a      	b.n	800c5d0 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800c5ba:	2306      	movs	r3, #6
 800c5bc:	617b      	str	r3, [r7, #20]
 800c5be:	e007      	b.n	800c5d0 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800c5c0:	79fb      	ldrb	r3, [r7, #7]
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	d102      	bne.n	800c5cc <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800c5c6:	2309      	movs	r3, #9
 800c5c8:	617b      	str	r3, [r7, #20]
 800c5ca:	e001      	b.n	800c5d0 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800c5cc:	2309      	movs	r3, #9
 800c5ce:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800c5d0:	68fb      	ldr	r3, [r7, #12]
 800c5d2:	68db      	ldr	r3, [r3, #12]
 800c5d4:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800c5d8:	68fb      	ldr	r3, [r7, #12]
 800c5da:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800c5dc:	68fb      	ldr	r3, [r7, #12]
 800c5de:	68da      	ldr	r2, [r3, #12]
 800c5e0:	697b      	ldr	r3, [r7, #20]
 800c5e2:	029b      	lsls	r3, r3, #10
 800c5e4:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800c5e8:	431a      	orrs	r2, r3
 800c5ea:	68fb      	ldr	r3, [r7, #12]
 800c5ec:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800c5ee:	2300      	movs	r3, #0
}
 800c5f0:	4618      	mov	r0, r3
 800c5f2:	371c      	adds	r7, #28
 800c5f4:	46bd      	mov	sp, r7
 800c5f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5fa:	4770      	bx	lr
 800c5fc:	00d8acbf 	.word	0x00d8acbf
 800c600:	00e4e1c0 	.word	0x00e4e1c0
 800c604:	00f42400 	.word	0x00f42400
 800c608:	01067380 	.word	0x01067380
 800c60c:	011a499f 	.word	0x011a499f
 800c610:	01312cff 	.word	0x01312cff
 800c614:	014ca43f 	.word	0x014ca43f
 800c618:	016e3600 	.word	0x016e3600
 800c61c:	01a6ab1f 	.word	0x01a6ab1f
 800c620:	01e84800 	.word	0x01e84800

0800c624 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c624:	b480      	push	{r7}
 800c626:	b083      	sub	sp, #12
 800c628:	af00      	add	r7, sp, #0
 800c62a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	689b      	ldr	r3, [r3, #8]
 800c630:	f043 0201 	orr.w	r2, r3, #1
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c638:	2300      	movs	r3, #0
}
 800c63a:	4618      	mov	r0, r3
 800c63c:	370c      	adds	r7, #12
 800c63e:	46bd      	mov	sp, r7
 800c640:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c644:	4770      	bx	lr

0800c646 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c646:	b480      	push	{r7}
 800c648:	b083      	sub	sp, #12
 800c64a:	af00      	add	r7, sp, #0
 800c64c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	689b      	ldr	r3, [r3, #8]
 800c652:	f023 0201 	bic.w	r2, r3, #1
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c65a:	2300      	movs	r3, #0
}
 800c65c:	4618      	mov	r0, r3
 800c65e:	370c      	adds	r7, #12
 800c660:	46bd      	mov	sp, r7
 800c662:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c666:	4770      	bx	lr

0800c668 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800c668:	b580      	push	{r7, lr}
 800c66a:	b084      	sub	sp, #16
 800c66c:	af00      	add	r7, sp, #0
 800c66e:	6078      	str	r0, [r7, #4]
 800c670:	460b      	mov	r3, r1
 800c672:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800c674:	2300      	movs	r3, #0
 800c676:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	68db      	ldr	r3, [r3, #12]
 800c67c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800c684:	78fb      	ldrb	r3, [r7, #3]
 800c686:	2b01      	cmp	r3, #1
 800c688:	d115      	bne.n	800c6b6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	68db      	ldr	r3, [r3, #12]
 800c68e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800c696:	2001      	movs	r0, #1
 800c698:	f7f9 fc98 	bl	8005fcc <HAL_Delay>
      ms++;
 800c69c:	68fb      	ldr	r3, [r7, #12]
 800c69e:	3301      	adds	r3, #1
 800c6a0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800c6a2:	6878      	ldr	r0, [r7, #4]
 800c6a4:	f001 f972 	bl	800d98c <USB_GetMode>
 800c6a8:	4603      	mov	r3, r0
 800c6aa:	2b01      	cmp	r3, #1
 800c6ac:	d01e      	beq.n	800c6ec <USB_SetCurrentMode+0x84>
 800c6ae:	68fb      	ldr	r3, [r7, #12]
 800c6b0:	2b31      	cmp	r3, #49	; 0x31
 800c6b2:	d9f0      	bls.n	800c696 <USB_SetCurrentMode+0x2e>
 800c6b4:	e01a      	b.n	800c6ec <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800c6b6:	78fb      	ldrb	r3, [r7, #3]
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d115      	bne.n	800c6e8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	68db      	ldr	r3, [r3, #12]
 800c6c0:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800c6c8:	2001      	movs	r0, #1
 800c6ca:	f7f9 fc7f 	bl	8005fcc <HAL_Delay>
      ms++;
 800c6ce:	68fb      	ldr	r3, [r7, #12]
 800c6d0:	3301      	adds	r3, #1
 800c6d2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800c6d4:	6878      	ldr	r0, [r7, #4]
 800c6d6:	f001 f959 	bl	800d98c <USB_GetMode>
 800c6da:	4603      	mov	r3, r0
 800c6dc:	2b00      	cmp	r3, #0
 800c6de:	d005      	beq.n	800c6ec <USB_SetCurrentMode+0x84>
 800c6e0:	68fb      	ldr	r3, [r7, #12]
 800c6e2:	2b31      	cmp	r3, #49	; 0x31
 800c6e4:	d9f0      	bls.n	800c6c8 <USB_SetCurrentMode+0x60>
 800c6e6:	e001      	b.n	800c6ec <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800c6e8:	2301      	movs	r3, #1
 800c6ea:	e005      	b.n	800c6f8 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800c6ec:	68fb      	ldr	r3, [r7, #12]
 800c6ee:	2b32      	cmp	r3, #50	; 0x32
 800c6f0:	d101      	bne.n	800c6f6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800c6f2:	2301      	movs	r3, #1
 800c6f4:	e000      	b.n	800c6f8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800c6f6:	2300      	movs	r3, #0
}
 800c6f8:	4618      	mov	r0, r3
 800c6fa:	3710      	adds	r7, #16
 800c6fc:	46bd      	mov	sp, r7
 800c6fe:	bd80      	pop	{r7, pc}

0800c700 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c700:	b084      	sub	sp, #16
 800c702:	b580      	push	{r7, lr}
 800c704:	b086      	sub	sp, #24
 800c706:	af00      	add	r7, sp, #0
 800c708:	6078      	str	r0, [r7, #4]
 800c70a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800c70e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800c712:	2300      	movs	r3, #0
 800c714:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800c71a:	2300      	movs	r3, #0
 800c71c:	613b      	str	r3, [r7, #16]
 800c71e:	e009      	b.n	800c734 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800c720:	687a      	ldr	r2, [r7, #4]
 800c722:	693b      	ldr	r3, [r7, #16]
 800c724:	3340      	adds	r3, #64	; 0x40
 800c726:	009b      	lsls	r3, r3, #2
 800c728:	4413      	add	r3, r2
 800c72a:	2200      	movs	r2, #0
 800c72c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800c72e:	693b      	ldr	r3, [r7, #16]
 800c730:	3301      	adds	r3, #1
 800c732:	613b      	str	r3, [r7, #16]
 800c734:	693b      	ldr	r3, [r7, #16]
 800c736:	2b0e      	cmp	r3, #14
 800c738:	d9f2      	bls.n	800c720 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800c73a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d11c      	bne.n	800c77a <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800c740:	68fb      	ldr	r3, [r7, #12]
 800c742:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c746:	685b      	ldr	r3, [r3, #4]
 800c748:	68fa      	ldr	r2, [r7, #12]
 800c74a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c74e:	f043 0302 	orr.w	r3, r3, #2
 800c752:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c758:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c764:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c770:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	639a      	str	r2, [r3, #56]	; 0x38
 800c778:	e00b      	b.n	800c792 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c77e:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c78a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800c792:	68fb      	ldr	r3, [r7, #12]
 800c794:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800c798:	461a      	mov	r2, r3
 800c79a:	2300      	movs	r3, #0
 800c79c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800c79e:	68fb      	ldr	r3, [r7, #12]
 800c7a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c7a4:	4619      	mov	r1, r3
 800c7a6:	68fb      	ldr	r3, [r7, #12]
 800c7a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c7ac:	461a      	mov	r2, r3
 800c7ae:	680b      	ldr	r3, [r1, #0]
 800c7b0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800c7b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7b4:	2b01      	cmp	r3, #1
 800c7b6:	d10c      	bne.n	800c7d2 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800c7b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7ba:	2b00      	cmp	r3, #0
 800c7bc:	d104      	bne.n	800c7c8 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800c7be:	2100      	movs	r1, #0
 800c7c0:	6878      	ldr	r0, [r7, #4]
 800c7c2:	f000 f945 	bl	800ca50 <USB_SetDevSpeed>
 800c7c6:	e008      	b.n	800c7da <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800c7c8:	2101      	movs	r1, #1
 800c7ca:	6878      	ldr	r0, [r7, #4]
 800c7cc:	f000 f940 	bl	800ca50 <USB_SetDevSpeed>
 800c7d0:	e003      	b.n	800c7da <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800c7d2:	2103      	movs	r1, #3
 800c7d4:	6878      	ldr	r0, [r7, #4]
 800c7d6:	f000 f93b 	bl	800ca50 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800c7da:	2110      	movs	r1, #16
 800c7dc:	6878      	ldr	r0, [r7, #4]
 800c7de:	f000 f8f3 	bl	800c9c8 <USB_FlushTxFifo>
 800c7e2:	4603      	mov	r3, r0
 800c7e4:	2b00      	cmp	r3, #0
 800c7e6:	d001      	beq.n	800c7ec <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800c7e8:	2301      	movs	r3, #1
 800c7ea:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800c7ec:	6878      	ldr	r0, [r7, #4]
 800c7ee:	f000 f90f 	bl	800ca10 <USB_FlushRxFifo>
 800c7f2:	4603      	mov	r3, r0
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	d001      	beq.n	800c7fc <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800c7f8:	2301      	movs	r3, #1
 800c7fa:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c802:	461a      	mov	r2, r3
 800c804:	2300      	movs	r3, #0
 800c806:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800c808:	68fb      	ldr	r3, [r7, #12]
 800c80a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c80e:	461a      	mov	r2, r3
 800c810:	2300      	movs	r3, #0
 800c812:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c81a:	461a      	mov	r2, r3
 800c81c:	2300      	movs	r3, #0
 800c81e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c820:	2300      	movs	r3, #0
 800c822:	613b      	str	r3, [r7, #16]
 800c824:	e043      	b.n	800c8ae <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c826:	693b      	ldr	r3, [r7, #16]
 800c828:	015a      	lsls	r2, r3, #5
 800c82a:	68fb      	ldr	r3, [r7, #12]
 800c82c:	4413      	add	r3, r2
 800c82e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c838:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c83c:	d118      	bne.n	800c870 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800c83e:	693b      	ldr	r3, [r7, #16]
 800c840:	2b00      	cmp	r3, #0
 800c842:	d10a      	bne.n	800c85a <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800c844:	693b      	ldr	r3, [r7, #16]
 800c846:	015a      	lsls	r2, r3, #5
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	4413      	add	r3, r2
 800c84c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c850:	461a      	mov	r2, r3
 800c852:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800c856:	6013      	str	r3, [r2, #0]
 800c858:	e013      	b.n	800c882 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800c85a:	693b      	ldr	r3, [r7, #16]
 800c85c:	015a      	lsls	r2, r3, #5
 800c85e:	68fb      	ldr	r3, [r7, #12]
 800c860:	4413      	add	r3, r2
 800c862:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c866:	461a      	mov	r2, r3
 800c868:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800c86c:	6013      	str	r3, [r2, #0]
 800c86e:	e008      	b.n	800c882 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800c870:	693b      	ldr	r3, [r7, #16]
 800c872:	015a      	lsls	r2, r3, #5
 800c874:	68fb      	ldr	r3, [r7, #12]
 800c876:	4413      	add	r3, r2
 800c878:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c87c:	461a      	mov	r2, r3
 800c87e:	2300      	movs	r3, #0
 800c880:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800c882:	693b      	ldr	r3, [r7, #16]
 800c884:	015a      	lsls	r2, r3, #5
 800c886:	68fb      	ldr	r3, [r7, #12]
 800c888:	4413      	add	r3, r2
 800c88a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c88e:	461a      	mov	r2, r3
 800c890:	2300      	movs	r3, #0
 800c892:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800c894:	693b      	ldr	r3, [r7, #16]
 800c896:	015a      	lsls	r2, r3, #5
 800c898:	68fb      	ldr	r3, [r7, #12]
 800c89a:	4413      	add	r3, r2
 800c89c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c8a0:	461a      	mov	r2, r3
 800c8a2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800c8a6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c8a8:	693b      	ldr	r3, [r7, #16]
 800c8aa:	3301      	adds	r3, #1
 800c8ac:	613b      	str	r3, [r7, #16]
 800c8ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8b0:	693a      	ldr	r2, [r7, #16]
 800c8b2:	429a      	cmp	r2, r3
 800c8b4:	d3b7      	bcc.n	800c826 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c8b6:	2300      	movs	r3, #0
 800c8b8:	613b      	str	r3, [r7, #16]
 800c8ba:	e043      	b.n	800c944 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c8bc:	693b      	ldr	r3, [r7, #16]
 800c8be:	015a      	lsls	r2, r3, #5
 800c8c0:	68fb      	ldr	r3, [r7, #12]
 800c8c2:	4413      	add	r3, r2
 800c8c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c8c8:	681b      	ldr	r3, [r3, #0]
 800c8ca:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c8ce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c8d2:	d118      	bne.n	800c906 <USB_DevInit+0x206>
    {
      if (i == 0U)
 800c8d4:	693b      	ldr	r3, [r7, #16]
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	d10a      	bne.n	800c8f0 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800c8da:	693b      	ldr	r3, [r7, #16]
 800c8dc:	015a      	lsls	r2, r3, #5
 800c8de:	68fb      	ldr	r3, [r7, #12]
 800c8e0:	4413      	add	r3, r2
 800c8e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c8e6:	461a      	mov	r2, r3
 800c8e8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800c8ec:	6013      	str	r3, [r2, #0]
 800c8ee:	e013      	b.n	800c918 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800c8f0:	693b      	ldr	r3, [r7, #16]
 800c8f2:	015a      	lsls	r2, r3, #5
 800c8f4:	68fb      	ldr	r3, [r7, #12]
 800c8f6:	4413      	add	r3, r2
 800c8f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c8fc:	461a      	mov	r2, r3
 800c8fe:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800c902:	6013      	str	r3, [r2, #0]
 800c904:	e008      	b.n	800c918 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800c906:	693b      	ldr	r3, [r7, #16]
 800c908:	015a      	lsls	r2, r3, #5
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	4413      	add	r3, r2
 800c90e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c912:	461a      	mov	r2, r3
 800c914:	2300      	movs	r3, #0
 800c916:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800c918:	693b      	ldr	r3, [r7, #16]
 800c91a:	015a      	lsls	r2, r3, #5
 800c91c:	68fb      	ldr	r3, [r7, #12]
 800c91e:	4413      	add	r3, r2
 800c920:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c924:	461a      	mov	r2, r3
 800c926:	2300      	movs	r3, #0
 800c928:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800c92a:	693b      	ldr	r3, [r7, #16]
 800c92c:	015a      	lsls	r2, r3, #5
 800c92e:	68fb      	ldr	r3, [r7, #12]
 800c930:	4413      	add	r3, r2
 800c932:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c936:	461a      	mov	r2, r3
 800c938:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800c93c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c93e:	693b      	ldr	r3, [r7, #16]
 800c940:	3301      	adds	r3, #1
 800c942:	613b      	str	r3, [r7, #16]
 800c944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c946:	693a      	ldr	r2, [r7, #16]
 800c948:	429a      	cmp	r2, r3
 800c94a:	d3b7      	bcc.n	800c8bc <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800c94c:	68fb      	ldr	r3, [r7, #12]
 800c94e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c952:	691b      	ldr	r3, [r3, #16]
 800c954:	68fa      	ldr	r2, [r7, #12]
 800c956:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c95a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c95e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	2200      	movs	r2, #0
 800c964:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800c96c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800c96e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c970:	2b00      	cmp	r3, #0
 800c972:	d105      	bne.n	800c980 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	699b      	ldr	r3, [r3, #24]
 800c978:	f043 0210 	orr.w	r2, r3, #16
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	699a      	ldr	r2, [r3, #24]
 800c984:	4b0f      	ldr	r3, [pc, #60]	; (800c9c4 <USB_DevInit+0x2c4>)
 800c986:	4313      	orrs	r3, r2
 800c988:	687a      	ldr	r2, [r7, #4]
 800c98a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800c98c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c98e:	2b00      	cmp	r3, #0
 800c990:	d005      	beq.n	800c99e <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	699b      	ldr	r3, [r3, #24]
 800c996:	f043 0208 	orr.w	r2, r3, #8
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800c99e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c9a0:	2b01      	cmp	r3, #1
 800c9a2:	d107      	bne.n	800c9b4 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	699b      	ldr	r3, [r3, #24]
 800c9a8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c9ac:	f043 0304 	orr.w	r3, r3, #4
 800c9b0:	687a      	ldr	r2, [r7, #4]
 800c9b2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800c9b4:	7dfb      	ldrb	r3, [r7, #23]
}
 800c9b6:	4618      	mov	r0, r3
 800c9b8:	3718      	adds	r7, #24
 800c9ba:	46bd      	mov	sp, r7
 800c9bc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c9c0:	b004      	add	sp, #16
 800c9c2:	4770      	bx	lr
 800c9c4:	803c3800 	.word	0x803c3800

0800c9c8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800c9c8:	b480      	push	{r7}
 800c9ca:	b085      	sub	sp, #20
 800c9cc:	af00      	add	r7, sp, #0
 800c9ce:	6078      	str	r0, [r7, #4]
 800c9d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800c9d2:	2300      	movs	r3, #0
 800c9d4:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800c9d6:	683b      	ldr	r3, [r7, #0]
 800c9d8:	019b      	lsls	r3, r3, #6
 800c9da:	f043 0220 	orr.w	r2, r3, #32
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800c9e2:	68fb      	ldr	r3, [r7, #12]
 800c9e4:	3301      	adds	r3, #1
 800c9e6:	60fb      	str	r3, [r7, #12]
 800c9e8:	4a08      	ldr	r2, [pc, #32]	; (800ca0c <USB_FlushTxFifo+0x44>)
 800c9ea:	4293      	cmp	r3, r2
 800c9ec:	d901      	bls.n	800c9f2 <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 800c9ee:	2303      	movs	r3, #3
 800c9f0:	e006      	b.n	800ca00 <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	691b      	ldr	r3, [r3, #16]
 800c9f6:	f003 0320 	and.w	r3, r3, #32
 800c9fa:	2b20      	cmp	r3, #32
 800c9fc:	d0f1      	beq.n	800c9e2 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800c9fe:	2300      	movs	r3, #0
}
 800ca00:	4618      	mov	r0, r3
 800ca02:	3714      	adds	r7, #20
 800ca04:	46bd      	mov	sp, r7
 800ca06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca0a:	4770      	bx	lr
 800ca0c:	00030d40 	.word	0x00030d40

0800ca10 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800ca10:	b480      	push	{r7}
 800ca12:	b085      	sub	sp, #20
 800ca14:	af00      	add	r7, sp, #0
 800ca16:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800ca18:	2300      	movs	r3, #0
 800ca1a:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	2210      	movs	r2, #16
 800ca20:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800ca22:	68fb      	ldr	r3, [r7, #12]
 800ca24:	3301      	adds	r3, #1
 800ca26:	60fb      	str	r3, [r7, #12]
 800ca28:	4a08      	ldr	r2, [pc, #32]	; (800ca4c <USB_FlushRxFifo+0x3c>)
 800ca2a:	4293      	cmp	r3, r2
 800ca2c:	d901      	bls.n	800ca32 <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 800ca2e:	2303      	movs	r3, #3
 800ca30:	e006      	b.n	800ca40 <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	691b      	ldr	r3, [r3, #16]
 800ca36:	f003 0310 	and.w	r3, r3, #16
 800ca3a:	2b10      	cmp	r3, #16
 800ca3c:	d0f1      	beq.n	800ca22 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800ca3e:	2300      	movs	r3, #0
}
 800ca40:	4618      	mov	r0, r3
 800ca42:	3714      	adds	r7, #20
 800ca44:	46bd      	mov	sp, r7
 800ca46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca4a:	4770      	bx	lr
 800ca4c:	00030d40 	.word	0x00030d40

0800ca50 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800ca50:	b480      	push	{r7}
 800ca52:	b085      	sub	sp, #20
 800ca54:	af00      	add	r7, sp, #0
 800ca56:	6078      	str	r0, [r7, #4]
 800ca58:	460b      	mov	r3, r1
 800ca5a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800ca60:	68fb      	ldr	r3, [r7, #12]
 800ca62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ca66:	681a      	ldr	r2, [r3, #0]
 800ca68:	78fb      	ldrb	r3, [r7, #3]
 800ca6a:	68f9      	ldr	r1, [r7, #12]
 800ca6c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ca70:	4313      	orrs	r3, r2
 800ca72:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800ca74:	2300      	movs	r3, #0
}
 800ca76:	4618      	mov	r0, r3
 800ca78:	3714      	adds	r7, #20
 800ca7a:	46bd      	mov	sp, r7
 800ca7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca80:	4770      	bx	lr

0800ca82 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800ca82:	b480      	push	{r7}
 800ca84:	b087      	sub	sp, #28
 800ca86:	af00      	add	r7, sp, #0
 800ca88:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800ca8e:	693b      	ldr	r3, [r7, #16]
 800ca90:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ca94:	689b      	ldr	r3, [r3, #8]
 800ca96:	f003 0306 	and.w	r3, r3, #6
 800ca9a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800ca9c:	68fb      	ldr	r3, [r7, #12]
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	d102      	bne.n	800caa8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800caa2:	2300      	movs	r3, #0
 800caa4:	75fb      	strb	r3, [r7, #23]
 800caa6:	e00a      	b.n	800cabe <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800caa8:	68fb      	ldr	r3, [r7, #12]
 800caaa:	2b02      	cmp	r3, #2
 800caac:	d002      	beq.n	800cab4 <USB_GetDevSpeed+0x32>
 800caae:	68fb      	ldr	r3, [r7, #12]
 800cab0:	2b06      	cmp	r3, #6
 800cab2:	d102      	bne.n	800caba <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800cab4:	2302      	movs	r3, #2
 800cab6:	75fb      	strb	r3, [r7, #23]
 800cab8:	e001      	b.n	800cabe <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800caba:	230f      	movs	r3, #15
 800cabc:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800cabe:	7dfb      	ldrb	r3, [r7, #23]
}
 800cac0:	4618      	mov	r0, r3
 800cac2:	371c      	adds	r7, #28
 800cac4:	46bd      	mov	sp, r7
 800cac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caca:	4770      	bx	lr

0800cacc <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800cacc:	b480      	push	{r7}
 800cace:	b085      	sub	sp, #20
 800cad0:	af00      	add	r7, sp, #0
 800cad2:	6078      	str	r0, [r7, #4]
 800cad4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800cada:	683b      	ldr	r3, [r7, #0]
 800cadc:	781b      	ldrb	r3, [r3, #0]
 800cade:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800cae0:	683b      	ldr	r3, [r7, #0]
 800cae2:	785b      	ldrb	r3, [r3, #1]
 800cae4:	2b01      	cmp	r3, #1
 800cae6:	d13a      	bne.n	800cb5e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800cae8:	68fb      	ldr	r3, [r7, #12]
 800caea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800caee:	69da      	ldr	r2, [r3, #28]
 800caf0:	683b      	ldr	r3, [r7, #0]
 800caf2:	781b      	ldrb	r3, [r3, #0]
 800caf4:	f003 030f 	and.w	r3, r3, #15
 800caf8:	2101      	movs	r1, #1
 800cafa:	fa01 f303 	lsl.w	r3, r1, r3
 800cafe:	b29b      	uxth	r3, r3
 800cb00:	68f9      	ldr	r1, [r7, #12]
 800cb02:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cb06:	4313      	orrs	r3, r2
 800cb08:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800cb0a:	68bb      	ldr	r3, [r7, #8]
 800cb0c:	015a      	lsls	r2, r3, #5
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	4413      	add	r3, r2
 800cb12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cb16:	681b      	ldr	r3, [r3, #0]
 800cb18:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800cb1c:	2b00      	cmp	r3, #0
 800cb1e:	d155      	bne.n	800cbcc <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800cb20:	68bb      	ldr	r3, [r7, #8]
 800cb22:	015a      	lsls	r2, r3, #5
 800cb24:	68fb      	ldr	r3, [r7, #12]
 800cb26:	4413      	add	r3, r2
 800cb28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cb2c:	681a      	ldr	r2, [r3, #0]
 800cb2e:	683b      	ldr	r3, [r7, #0]
 800cb30:	689b      	ldr	r3, [r3, #8]
 800cb32:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800cb36:	683b      	ldr	r3, [r7, #0]
 800cb38:	78db      	ldrb	r3, [r3, #3]
 800cb3a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800cb3c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800cb3e:	68bb      	ldr	r3, [r7, #8]
 800cb40:	059b      	lsls	r3, r3, #22
 800cb42:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800cb44:	4313      	orrs	r3, r2
 800cb46:	68ba      	ldr	r2, [r7, #8]
 800cb48:	0151      	lsls	r1, r2, #5
 800cb4a:	68fa      	ldr	r2, [r7, #12]
 800cb4c:	440a      	add	r2, r1
 800cb4e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cb52:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cb56:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cb5a:	6013      	str	r3, [r2, #0]
 800cb5c:	e036      	b.n	800cbcc <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800cb5e:	68fb      	ldr	r3, [r7, #12]
 800cb60:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cb64:	69da      	ldr	r2, [r3, #28]
 800cb66:	683b      	ldr	r3, [r7, #0]
 800cb68:	781b      	ldrb	r3, [r3, #0]
 800cb6a:	f003 030f 	and.w	r3, r3, #15
 800cb6e:	2101      	movs	r1, #1
 800cb70:	fa01 f303 	lsl.w	r3, r1, r3
 800cb74:	041b      	lsls	r3, r3, #16
 800cb76:	68f9      	ldr	r1, [r7, #12]
 800cb78:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cb7c:	4313      	orrs	r3, r2
 800cb7e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800cb80:	68bb      	ldr	r3, [r7, #8]
 800cb82:	015a      	lsls	r2, r3, #5
 800cb84:	68fb      	ldr	r3, [r7, #12]
 800cb86:	4413      	add	r3, r2
 800cb88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cb8c:	681b      	ldr	r3, [r3, #0]
 800cb8e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800cb92:	2b00      	cmp	r3, #0
 800cb94:	d11a      	bne.n	800cbcc <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800cb96:	68bb      	ldr	r3, [r7, #8]
 800cb98:	015a      	lsls	r2, r3, #5
 800cb9a:	68fb      	ldr	r3, [r7, #12]
 800cb9c:	4413      	add	r3, r2
 800cb9e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cba2:	681a      	ldr	r2, [r3, #0]
 800cba4:	683b      	ldr	r3, [r7, #0]
 800cba6:	689b      	ldr	r3, [r3, #8]
 800cba8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800cbac:	683b      	ldr	r3, [r7, #0]
 800cbae:	78db      	ldrb	r3, [r3, #3]
 800cbb0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800cbb2:	430b      	orrs	r3, r1
 800cbb4:	4313      	orrs	r3, r2
 800cbb6:	68ba      	ldr	r2, [r7, #8]
 800cbb8:	0151      	lsls	r1, r2, #5
 800cbba:	68fa      	ldr	r2, [r7, #12]
 800cbbc:	440a      	add	r2, r1
 800cbbe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cbc2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cbc6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cbca:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800cbcc:	2300      	movs	r3, #0
}
 800cbce:	4618      	mov	r0, r3
 800cbd0:	3714      	adds	r7, #20
 800cbd2:	46bd      	mov	sp, r7
 800cbd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbd8:	4770      	bx	lr
	...

0800cbdc <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800cbdc:	b480      	push	{r7}
 800cbde:	b085      	sub	sp, #20
 800cbe0:	af00      	add	r7, sp, #0
 800cbe2:	6078      	str	r0, [r7, #4]
 800cbe4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800cbea:	683b      	ldr	r3, [r7, #0]
 800cbec:	781b      	ldrb	r3, [r3, #0]
 800cbee:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800cbf0:	683b      	ldr	r3, [r7, #0]
 800cbf2:	785b      	ldrb	r3, [r3, #1]
 800cbf4:	2b01      	cmp	r3, #1
 800cbf6:	d161      	bne.n	800ccbc <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800cbf8:	68bb      	ldr	r3, [r7, #8]
 800cbfa:	015a      	lsls	r2, r3, #5
 800cbfc:	68fb      	ldr	r3, [r7, #12]
 800cbfe:	4413      	add	r3, r2
 800cc00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cc04:	681b      	ldr	r3, [r3, #0]
 800cc06:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800cc0a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800cc0e:	d11f      	bne.n	800cc50 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800cc10:	68bb      	ldr	r3, [r7, #8]
 800cc12:	015a      	lsls	r2, r3, #5
 800cc14:	68fb      	ldr	r3, [r7, #12]
 800cc16:	4413      	add	r3, r2
 800cc18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cc1c:	681b      	ldr	r3, [r3, #0]
 800cc1e:	68ba      	ldr	r2, [r7, #8]
 800cc20:	0151      	lsls	r1, r2, #5
 800cc22:	68fa      	ldr	r2, [r7, #12]
 800cc24:	440a      	add	r2, r1
 800cc26:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cc2a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800cc2e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800cc30:	68bb      	ldr	r3, [r7, #8]
 800cc32:	015a      	lsls	r2, r3, #5
 800cc34:	68fb      	ldr	r3, [r7, #12]
 800cc36:	4413      	add	r3, r2
 800cc38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	68ba      	ldr	r2, [r7, #8]
 800cc40:	0151      	lsls	r1, r2, #5
 800cc42:	68fa      	ldr	r2, [r7, #12]
 800cc44:	440a      	add	r2, r1
 800cc46:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cc4a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800cc4e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800cc50:	68fb      	ldr	r3, [r7, #12]
 800cc52:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cc56:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800cc58:	683b      	ldr	r3, [r7, #0]
 800cc5a:	781b      	ldrb	r3, [r3, #0]
 800cc5c:	f003 030f 	and.w	r3, r3, #15
 800cc60:	2101      	movs	r1, #1
 800cc62:	fa01 f303 	lsl.w	r3, r1, r3
 800cc66:	b29b      	uxth	r3, r3
 800cc68:	43db      	mvns	r3, r3
 800cc6a:	68f9      	ldr	r1, [r7, #12]
 800cc6c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cc70:	4013      	ands	r3, r2
 800cc72:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800cc74:	68fb      	ldr	r3, [r7, #12]
 800cc76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cc7a:	69da      	ldr	r2, [r3, #28]
 800cc7c:	683b      	ldr	r3, [r7, #0]
 800cc7e:	781b      	ldrb	r3, [r3, #0]
 800cc80:	f003 030f 	and.w	r3, r3, #15
 800cc84:	2101      	movs	r1, #1
 800cc86:	fa01 f303 	lsl.w	r3, r1, r3
 800cc8a:	b29b      	uxth	r3, r3
 800cc8c:	43db      	mvns	r3, r3
 800cc8e:	68f9      	ldr	r1, [r7, #12]
 800cc90:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cc94:	4013      	ands	r3, r2
 800cc96:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800cc98:	68bb      	ldr	r3, [r7, #8]
 800cc9a:	015a      	lsls	r2, r3, #5
 800cc9c:	68fb      	ldr	r3, [r7, #12]
 800cc9e:	4413      	add	r3, r2
 800cca0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cca4:	681a      	ldr	r2, [r3, #0]
 800cca6:	68bb      	ldr	r3, [r7, #8]
 800cca8:	0159      	lsls	r1, r3, #5
 800ccaa:	68fb      	ldr	r3, [r7, #12]
 800ccac:	440b      	add	r3, r1
 800ccae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ccb2:	4619      	mov	r1, r3
 800ccb4:	4b35      	ldr	r3, [pc, #212]	; (800cd8c <USB_DeactivateEndpoint+0x1b0>)
 800ccb6:	4013      	ands	r3, r2
 800ccb8:	600b      	str	r3, [r1, #0]
 800ccba:	e060      	b.n	800cd7e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ccbc:	68bb      	ldr	r3, [r7, #8]
 800ccbe:	015a      	lsls	r2, r3, #5
 800ccc0:	68fb      	ldr	r3, [r7, #12]
 800ccc2:	4413      	add	r3, r2
 800ccc4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ccce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ccd2:	d11f      	bne.n	800cd14 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800ccd4:	68bb      	ldr	r3, [r7, #8]
 800ccd6:	015a      	lsls	r2, r3, #5
 800ccd8:	68fb      	ldr	r3, [r7, #12]
 800ccda:	4413      	add	r3, r2
 800ccdc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cce0:	681b      	ldr	r3, [r3, #0]
 800cce2:	68ba      	ldr	r2, [r7, #8]
 800cce4:	0151      	lsls	r1, r2, #5
 800cce6:	68fa      	ldr	r2, [r7, #12]
 800cce8:	440a      	add	r2, r1
 800ccea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ccee:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800ccf2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800ccf4:	68bb      	ldr	r3, [r7, #8]
 800ccf6:	015a      	lsls	r2, r3, #5
 800ccf8:	68fb      	ldr	r3, [r7, #12]
 800ccfa:	4413      	add	r3, r2
 800ccfc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cd00:	681b      	ldr	r3, [r3, #0]
 800cd02:	68ba      	ldr	r2, [r7, #8]
 800cd04:	0151      	lsls	r1, r2, #5
 800cd06:	68fa      	ldr	r2, [r7, #12]
 800cd08:	440a      	add	r2, r1
 800cd0a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cd0e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800cd12:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800cd14:	68fb      	ldr	r3, [r7, #12]
 800cd16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cd1a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800cd1c:	683b      	ldr	r3, [r7, #0]
 800cd1e:	781b      	ldrb	r3, [r3, #0]
 800cd20:	f003 030f 	and.w	r3, r3, #15
 800cd24:	2101      	movs	r1, #1
 800cd26:	fa01 f303 	lsl.w	r3, r1, r3
 800cd2a:	041b      	lsls	r3, r3, #16
 800cd2c:	43db      	mvns	r3, r3
 800cd2e:	68f9      	ldr	r1, [r7, #12]
 800cd30:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cd34:	4013      	ands	r3, r2
 800cd36:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800cd38:	68fb      	ldr	r3, [r7, #12]
 800cd3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cd3e:	69da      	ldr	r2, [r3, #28]
 800cd40:	683b      	ldr	r3, [r7, #0]
 800cd42:	781b      	ldrb	r3, [r3, #0]
 800cd44:	f003 030f 	and.w	r3, r3, #15
 800cd48:	2101      	movs	r1, #1
 800cd4a:	fa01 f303 	lsl.w	r3, r1, r3
 800cd4e:	041b      	lsls	r3, r3, #16
 800cd50:	43db      	mvns	r3, r3
 800cd52:	68f9      	ldr	r1, [r7, #12]
 800cd54:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cd58:	4013      	ands	r3, r2
 800cd5a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800cd5c:	68bb      	ldr	r3, [r7, #8]
 800cd5e:	015a      	lsls	r2, r3, #5
 800cd60:	68fb      	ldr	r3, [r7, #12]
 800cd62:	4413      	add	r3, r2
 800cd64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cd68:	681a      	ldr	r2, [r3, #0]
 800cd6a:	68bb      	ldr	r3, [r7, #8]
 800cd6c:	0159      	lsls	r1, r3, #5
 800cd6e:	68fb      	ldr	r3, [r7, #12]
 800cd70:	440b      	add	r3, r1
 800cd72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cd76:	4619      	mov	r1, r3
 800cd78:	4b05      	ldr	r3, [pc, #20]	; (800cd90 <USB_DeactivateEndpoint+0x1b4>)
 800cd7a:	4013      	ands	r3, r2
 800cd7c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800cd7e:	2300      	movs	r3, #0
}
 800cd80:	4618      	mov	r0, r3
 800cd82:	3714      	adds	r7, #20
 800cd84:	46bd      	mov	sp, r7
 800cd86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd8a:	4770      	bx	lr
 800cd8c:	ec337800 	.word	0xec337800
 800cd90:	eff37800 	.word	0xeff37800

0800cd94 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800cd94:	b580      	push	{r7, lr}
 800cd96:	b08a      	sub	sp, #40	; 0x28
 800cd98:	af02      	add	r7, sp, #8
 800cd9a:	60f8      	str	r0, [r7, #12]
 800cd9c:	60b9      	str	r1, [r7, #8]
 800cd9e:	4613      	mov	r3, r2
 800cda0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800cda6:	68bb      	ldr	r3, [r7, #8]
 800cda8:	781b      	ldrb	r3, [r3, #0]
 800cdaa:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800cdac:	68bb      	ldr	r3, [r7, #8]
 800cdae:	785b      	ldrb	r3, [r3, #1]
 800cdb0:	2b01      	cmp	r3, #1
 800cdb2:	f040 815c 	bne.w	800d06e <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800cdb6:	68bb      	ldr	r3, [r7, #8]
 800cdb8:	695b      	ldr	r3, [r3, #20]
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	d132      	bne.n	800ce24 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800cdbe:	69bb      	ldr	r3, [r7, #24]
 800cdc0:	015a      	lsls	r2, r3, #5
 800cdc2:	69fb      	ldr	r3, [r7, #28]
 800cdc4:	4413      	add	r3, r2
 800cdc6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cdca:	691b      	ldr	r3, [r3, #16]
 800cdcc:	69ba      	ldr	r2, [r7, #24]
 800cdce:	0151      	lsls	r1, r2, #5
 800cdd0:	69fa      	ldr	r2, [r7, #28]
 800cdd2:	440a      	add	r2, r1
 800cdd4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cdd8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800cddc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800cde0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800cde2:	69bb      	ldr	r3, [r7, #24]
 800cde4:	015a      	lsls	r2, r3, #5
 800cde6:	69fb      	ldr	r3, [r7, #28]
 800cde8:	4413      	add	r3, r2
 800cdea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cdee:	691b      	ldr	r3, [r3, #16]
 800cdf0:	69ba      	ldr	r2, [r7, #24]
 800cdf2:	0151      	lsls	r1, r2, #5
 800cdf4:	69fa      	ldr	r2, [r7, #28]
 800cdf6:	440a      	add	r2, r1
 800cdf8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cdfc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ce00:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ce02:	69bb      	ldr	r3, [r7, #24]
 800ce04:	015a      	lsls	r2, r3, #5
 800ce06:	69fb      	ldr	r3, [r7, #28]
 800ce08:	4413      	add	r3, r2
 800ce0a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce0e:	691b      	ldr	r3, [r3, #16]
 800ce10:	69ba      	ldr	r2, [r7, #24]
 800ce12:	0151      	lsls	r1, r2, #5
 800ce14:	69fa      	ldr	r2, [r7, #28]
 800ce16:	440a      	add	r2, r1
 800ce18:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ce1c:	0cdb      	lsrs	r3, r3, #19
 800ce1e:	04db      	lsls	r3, r3, #19
 800ce20:	6113      	str	r3, [r2, #16]
 800ce22:	e074      	b.n	800cf0e <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ce24:	69bb      	ldr	r3, [r7, #24]
 800ce26:	015a      	lsls	r2, r3, #5
 800ce28:	69fb      	ldr	r3, [r7, #28]
 800ce2a:	4413      	add	r3, r2
 800ce2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce30:	691b      	ldr	r3, [r3, #16]
 800ce32:	69ba      	ldr	r2, [r7, #24]
 800ce34:	0151      	lsls	r1, r2, #5
 800ce36:	69fa      	ldr	r2, [r7, #28]
 800ce38:	440a      	add	r2, r1
 800ce3a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ce3e:	0cdb      	lsrs	r3, r3, #19
 800ce40:	04db      	lsls	r3, r3, #19
 800ce42:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ce44:	69bb      	ldr	r3, [r7, #24]
 800ce46:	015a      	lsls	r2, r3, #5
 800ce48:	69fb      	ldr	r3, [r7, #28]
 800ce4a:	4413      	add	r3, r2
 800ce4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce50:	691b      	ldr	r3, [r3, #16]
 800ce52:	69ba      	ldr	r2, [r7, #24]
 800ce54:	0151      	lsls	r1, r2, #5
 800ce56:	69fa      	ldr	r2, [r7, #28]
 800ce58:	440a      	add	r2, r1
 800ce5a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ce5e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800ce62:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800ce66:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800ce68:	69bb      	ldr	r3, [r7, #24]
 800ce6a:	015a      	lsls	r2, r3, #5
 800ce6c:	69fb      	ldr	r3, [r7, #28]
 800ce6e:	4413      	add	r3, r2
 800ce70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce74:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800ce76:	68bb      	ldr	r3, [r7, #8]
 800ce78:	6959      	ldr	r1, [r3, #20]
 800ce7a:	68bb      	ldr	r3, [r7, #8]
 800ce7c:	689b      	ldr	r3, [r3, #8]
 800ce7e:	440b      	add	r3, r1
 800ce80:	1e59      	subs	r1, r3, #1
 800ce82:	68bb      	ldr	r3, [r7, #8]
 800ce84:	689b      	ldr	r3, [r3, #8]
 800ce86:	fbb1 f3f3 	udiv	r3, r1, r3
 800ce8a:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800ce8c:	4b9d      	ldr	r3, [pc, #628]	; (800d104 <USB_EPStartXfer+0x370>)
 800ce8e:	400b      	ands	r3, r1
 800ce90:	69b9      	ldr	r1, [r7, #24]
 800ce92:	0148      	lsls	r0, r1, #5
 800ce94:	69f9      	ldr	r1, [r7, #28]
 800ce96:	4401      	add	r1, r0
 800ce98:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800ce9c:	4313      	orrs	r3, r2
 800ce9e:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800cea0:	69bb      	ldr	r3, [r7, #24]
 800cea2:	015a      	lsls	r2, r3, #5
 800cea4:	69fb      	ldr	r3, [r7, #28]
 800cea6:	4413      	add	r3, r2
 800cea8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ceac:	691a      	ldr	r2, [r3, #16]
 800ceae:	68bb      	ldr	r3, [r7, #8]
 800ceb0:	695b      	ldr	r3, [r3, #20]
 800ceb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ceb6:	69b9      	ldr	r1, [r7, #24]
 800ceb8:	0148      	lsls	r0, r1, #5
 800ceba:	69f9      	ldr	r1, [r7, #28]
 800cebc:	4401      	add	r1, r0
 800cebe:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800cec2:	4313      	orrs	r3, r2
 800cec4:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800cec6:	68bb      	ldr	r3, [r7, #8]
 800cec8:	78db      	ldrb	r3, [r3, #3]
 800ceca:	2b01      	cmp	r3, #1
 800cecc:	d11f      	bne.n	800cf0e <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800cece:	69bb      	ldr	r3, [r7, #24]
 800ced0:	015a      	lsls	r2, r3, #5
 800ced2:	69fb      	ldr	r3, [r7, #28]
 800ced4:	4413      	add	r3, r2
 800ced6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ceda:	691b      	ldr	r3, [r3, #16]
 800cedc:	69ba      	ldr	r2, [r7, #24]
 800cede:	0151      	lsls	r1, r2, #5
 800cee0:	69fa      	ldr	r2, [r7, #28]
 800cee2:	440a      	add	r2, r1
 800cee4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cee8:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800ceec:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800ceee:	69bb      	ldr	r3, [r7, #24]
 800cef0:	015a      	lsls	r2, r3, #5
 800cef2:	69fb      	ldr	r3, [r7, #28]
 800cef4:	4413      	add	r3, r2
 800cef6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cefa:	691b      	ldr	r3, [r3, #16]
 800cefc:	69ba      	ldr	r2, [r7, #24]
 800cefe:	0151      	lsls	r1, r2, #5
 800cf00:	69fa      	ldr	r2, [r7, #28]
 800cf02:	440a      	add	r2, r1
 800cf04:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cf08:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800cf0c:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800cf0e:	79fb      	ldrb	r3, [r7, #7]
 800cf10:	2b01      	cmp	r3, #1
 800cf12:	d14b      	bne.n	800cfac <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800cf14:	68bb      	ldr	r3, [r7, #8]
 800cf16:	691b      	ldr	r3, [r3, #16]
 800cf18:	2b00      	cmp	r3, #0
 800cf1a:	d009      	beq.n	800cf30 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800cf1c:	69bb      	ldr	r3, [r7, #24]
 800cf1e:	015a      	lsls	r2, r3, #5
 800cf20:	69fb      	ldr	r3, [r7, #28]
 800cf22:	4413      	add	r3, r2
 800cf24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cf28:	461a      	mov	r2, r3
 800cf2a:	68bb      	ldr	r3, [r7, #8]
 800cf2c:	691b      	ldr	r3, [r3, #16]
 800cf2e:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800cf30:	68bb      	ldr	r3, [r7, #8]
 800cf32:	78db      	ldrb	r3, [r3, #3]
 800cf34:	2b01      	cmp	r3, #1
 800cf36:	d128      	bne.n	800cf8a <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800cf38:	69fb      	ldr	r3, [r7, #28]
 800cf3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cf3e:	689b      	ldr	r3, [r3, #8]
 800cf40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	d110      	bne.n	800cf6a <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800cf48:	69bb      	ldr	r3, [r7, #24]
 800cf4a:	015a      	lsls	r2, r3, #5
 800cf4c:	69fb      	ldr	r3, [r7, #28]
 800cf4e:	4413      	add	r3, r2
 800cf50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cf54:	681b      	ldr	r3, [r3, #0]
 800cf56:	69ba      	ldr	r2, [r7, #24]
 800cf58:	0151      	lsls	r1, r2, #5
 800cf5a:	69fa      	ldr	r2, [r7, #28]
 800cf5c:	440a      	add	r2, r1
 800cf5e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cf62:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800cf66:	6013      	str	r3, [r2, #0]
 800cf68:	e00f      	b.n	800cf8a <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800cf6a:	69bb      	ldr	r3, [r7, #24]
 800cf6c:	015a      	lsls	r2, r3, #5
 800cf6e:	69fb      	ldr	r3, [r7, #28]
 800cf70:	4413      	add	r3, r2
 800cf72:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cf76:	681b      	ldr	r3, [r3, #0]
 800cf78:	69ba      	ldr	r2, [r7, #24]
 800cf7a:	0151      	lsls	r1, r2, #5
 800cf7c:	69fa      	ldr	r2, [r7, #28]
 800cf7e:	440a      	add	r2, r1
 800cf80:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cf84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cf88:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800cf8a:	69bb      	ldr	r3, [r7, #24]
 800cf8c:	015a      	lsls	r2, r3, #5
 800cf8e:	69fb      	ldr	r3, [r7, #28]
 800cf90:	4413      	add	r3, r2
 800cf92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cf96:	681b      	ldr	r3, [r3, #0]
 800cf98:	69ba      	ldr	r2, [r7, #24]
 800cf9a:	0151      	lsls	r1, r2, #5
 800cf9c:	69fa      	ldr	r2, [r7, #28]
 800cf9e:	440a      	add	r2, r1
 800cfa0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cfa4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800cfa8:	6013      	str	r3, [r2, #0]
 800cfaa:	e12f      	b.n	800d20c <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800cfac:	69bb      	ldr	r3, [r7, #24]
 800cfae:	015a      	lsls	r2, r3, #5
 800cfb0:	69fb      	ldr	r3, [r7, #28]
 800cfb2:	4413      	add	r3, r2
 800cfb4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cfb8:	681b      	ldr	r3, [r3, #0]
 800cfba:	69ba      	ldr	r2, [r7, #24]
 800cfbc:	0151      	lsls	r1, r2, #5
 800cfbe:	69fa      	ldr	r2, [r7, #28]
 800cfc0:	440a      	add	r2, r1
 800cfc2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cfc6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800cfca:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800cfcc:	68bb      	ldr	r3, [r7, #8]
 800cfce:	78db      	ldrb	r3, [r3, #3]
 800cfd0:	2b01      	cmp	r3, #1
 800cfd2:	d015      	beq.n	800d000 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800cfd4:	68bb      	ldr	r3, [r7, #8]
 800cfd6:	695b      	ldr	r3, [r3, #20]
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	f000 8117 	beq.w	800d20c <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800cfde:	69fb      	ldr	r3, [r7, #28]
 800cfe0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cfe4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800cfe6:	68bb      	ldr	r3, [r7, #8]
 800cfe8:	781b      	ldrb	r3, [r3, #0]
 800cfea:	f003 030f 	and.w	r3, r3, #15
 800cfee:	2101      	movs	r1, #1
 800cff0:	fa01 f303 	lsl.w	r3, r1, r3
 800cff4:	69f9      	ldr	r1, [r7, #28]
 800cff6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cffa:	4313      	orrs	r3, r2
 800cffc:	634b      	str	r3, [r1, #52]	; 0x34
 800cffe:	e105      	b.n	800d20c <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d000:	69fb      	ldr	r3, [r7, #28]
 800d002:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d006:	689b      	ldr	r3, [r3, #8]
 800d008:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	d110      	bne.n	800d032 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800d010:	69bb      	ldr	r3, [r7, #24]
 800d012:	015a      	lsls	r2, r3, #5
 800d014:	69fb      	ldr	r3, [r7, #28]
 800d016:	4413      	add	r3, r2
 800d018:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d01c:	681b      	ldr	r3, [r3, #0]
 800d01e:	69ba      	ldr	r2, [r7, #24]
 800d020:	0151      	lsls	r1, r2, #5
 800d022:	69fa      	ldr	r2, [r7, #28]
 800d024:	440a      	add	r2, r1
 800d026:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d02a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800d02e:	6013      	str	r3, [r2, #0]
 800d030:	e00f      	b.n	800d052 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800d032:	69bb      	ldr	r3, [r7, #24]
 800d034:	015a      	lsls	r2, r3, #5
 800d036:	69fb      	ldr	r3, [r7, #28]
 800d038:	4413      	add	r3, r2
 800d03a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d03e:	681b      	ldr	r3, [r3, #0]
 800d040:	69ba      	ldr	r2, [r7, #24]
 800d042:	0151      	lsls	r1, r2, #5
 800d044:	69fa      	ldr	r2, [r7, #28]
 800d046:	440a      	add	r2, r1
 800d048:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d04c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d050:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800d052:	68bb      	ldr	r3, [r7, #8]
 800d054:	68d9      	ldr	r1, [r3, #12]
 800d056:	68bb      	ldr	r3, [r7, #8]
 800d058:	781a      	ldrb	r2, [r3, #0]
 800d05a:	68bb      	ldr	r3, [r7, #8]
 800d05c:	695b      	ldr	r3, [r3, #20]
 800d05e:	b298      	uxth	r0, r3
 800d060:	79fb      	ldrb	r3, [r7, #7]
 800d062:	9300      	str	r3, [sp, #0]
 800d064:	4603      	mov	r3, r0
 800d066:	68f8      	ldr	r0, [r7, #12]
 800d068:	f000 fa2b 	bl	800d4c2 <USB_WritePacket>
 800d06c:	e0ce      	b.n	800d20c <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800d06e:	69bb      	ldr	r3, [r7, #24]
 800d070:	015a      	lsls	r2, r3, #5
 800d072:	69fb      	ldr	r3, [r7, #28]
 800d074:	4413      	add	r3, r2
 800d076:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d07a:	691b      	ldr	r3, [r3, #16]
 800d07c:	69ba      	ldr	r2, [r7, #24]
 800d07e:	0151      	lsls	r1, r2, #5
 800d080:	69fa      	ldr	r2, [r7, #28]
 800d082:	440a      	add	r2, r1
 800d084:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d088:	0cdb      	lsrs	r3, r3, #19
 800d08a:	04db      	lsls	r3, r3, #19
 800d08c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800d08e:	69bb      	ldr	r3, [r7, #24]
 800d090:	015a      	lsls	r2, r3, #5
 800d092:	69fb      	ldr	r3, [r7, #28]
 800d094:	4413      	add	r3, r2
 800d096:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d09a:	691b      	ldr	r3, [r3, #16]
 800d09c:	69ba      	ldr	r2, [r7, #24]
 800d09e:	0151      	lsls	r1, r2, #5
 800d0a0:	69fa      	ldr	r2, [r7, #28]
 800d0a2:	440a      	add	r2, r1
 800d0a4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d0a8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800d0ac:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800d0b0:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800d0b2:	68bb      	ldr	r3, [r7, #8]
 800d0b4:	695b      	ldr	r3, [r3, #20]
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	d126      	bne.n	800d108 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800d0ba:	69bb      	ldr	r3, [r7, #24]
 800d0bc:	015a      	lsls	r2, r3, #5
 800d0be:	69fb      	ldr	r3, [r7, #28]
 800d0c0:	4413      	add	r3, r2
 800d0c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d0c6:	691a      	ldr	r2, [r3, #16]
 800d0c8:	68bb      	ldr	r3, [r7, #8]
 800d0ca:	689b      	ldr	r3, [r3, #8]
 800d0cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d0d0:	69b9      	ldr	r1, [r7, #24]
 800d0d2:	0148      	lsls	r0, r1, #5
 800d0d4:	69f9      	ldr	r1, [r7, #28]
 800d0d6:	4401      	add	r1, r0
 800d0d8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800d0dc:	4313      	orrs	r3, r2
 800d0de:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d0e0:	69bb      	ldr	r3, [r7, #24]
 800d0e2:	015a      	lsls	r2, r3, #5
 800d0e4:	69fb      	ldr	r3, [r7, #28]
 800d0e6:	4413      	add	r3, r2
 800d0e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d0ec:	691b      	ldr	r3, [r3, #16]
 800d0ee:	69ba      	ldr	r2, [r7, #24]
 800d0f0:	0151      	lsls	r1, r2, #5
 800d0f2:	69fa      	ldr	r2, [r7, #28]
 800d0f4:	440a      	add	r2, r1
 800d0f6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d0fa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d0fe:	6113      	str	r3, [r2, #16]
 800d100:	e036      	b.n	800d170 <USB_EPStartXfer+0x3dc>
 800d102:	bf00      	nop
 800d104:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800d108:	68bb      	ldr	r3, [r7, #8]
 800d10a:	695a      	ldr	r2, [r3, #20]
 800d10c:	68bb      	ldr	r3, [r7, #8]
 800d10e:	689b      	ldr	r3, [r3, #8]
 800d110:	4413      	add	r3, r2
 800d112:	1e5a      	subs	r2, r3, #1
 800d114:	68bb      	ldr	r3, [r7, #8]
 800d116:	689b      	ldr	r3, [r3, #8]
 800d118:	fbb2 f3f3 	udiv	r3, r2, r3
 800d11c:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800d11e:	69bb      	ldr	r3, [r7, #24]
 800d120:	015a      	lsls	r2, r3, #5
 800d122:	69fb      	ldr	r3, [r7, #28]
 800d124:	4413      	add	r3, r2
 800d126:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d12a:	691a      	ldr	r2, [r3, #16]
 800d12c:	8afb      	ldrh	r3, [r7, #22]
 800d12e:	04d9      	lsls	r1, r3, #19
 800d130:	4b39      	ldr	r3, [pc, #228]	; (800d218 <USB_EPStartXfer+0x484>)
 800d132:	400b      	ands	r3, r1
 800d134:	69b9      	ldr	r1, [r7, #24]
 800d136:	0148      	lsls	r0, r1, #5
 800d138:	69f9      	ldr	r1, [r7, #28]
 800d13a:	4401      	add	r1, r0
 800d13c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800d140:	4313      	orrs	r3, r2
 800d142:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800d144:	69bb      	ldr	r3, [r7, #24]
 800d146:	015a      	lsls	r2, r3, #5
 800d148:	69fb      	ldr	r3, [r7, #28]
 800d14a:	4413      	add	r3, r2
 800d14c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d150:	691a      	ldr	r2, [r3, #16]
 800d152:	68bb      	ldr	r3, [r7, #8]
 800d154:	689b      	ldr	r3, [r3, #8]
 800d156:	8af9      	ldrh	r1, [r7, #22]
 800d158:	fb01 f303 	mul.w	r3, r1, r3
 800d15c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d160:	69b9      	ldr	r1, [r7, #24]
 800d162:	0148      	lsls	r0, r1, #5
 800d164:	69f9      	ldr	r1, [r7, #28]
 800d166:	4401      	add	r1, r0
 800d168:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800d16c:	4313      	orrs	r3, r2
 800d16e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800d170:	79fb      	ldrb	r3, [r7, #7]
 800d172:	2b01      	cmp	r3, #1
 800d174:	d10d      	bne.n	800d192 <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800d176:	68bb      	ldr	r3, [r7, #8]
 800d178:	68db      	ldr	r3, [r3, #12]
 800d17a:	2b00      	cmp	r3, #0
 800d17c:	d009      	beq.n	800d192 <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800d17e:	68bb      	ldr	r3, [r7, #8]
 800d180:	68d9      	ldr	r1, [r3, #12]
 800d182:	69bb      	ldr	r3, [r7, #24]
 800d184:	015a      	lsls	r2, r3, #5
 800d186:	69fb      	ldr	r3, [r7, #28]
 800d188:	4413      	add	r3, r2
 800d18a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d18e:	460a      	mov	r2, r1
 800d190:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800d192:	68bb      	ldr	r3, [r7, #8]
 800d194:	78db      	ldrb	r3, [r3, #3]
 800d196:	2b01      	cmp	r3, #1
 800d198:	d128      	bne.n	800d1ec <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d19a:	69fb      	ldr	r3, [r7, #28]
 800d19c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d1a0:	689b      	ldr	r3, [r3, #8]
 800d1a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d110      	bne.n	800d1cc <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800d1aa:	69bb      	ldr	r3, [r7, #24]
 800d1ac:	015a      	lsls	r2, r3, #5
 800d1ae:	69fb      	ldr	r3, [r7, #28]
 800d1b0:	4413      	add	r3, r2
 800d1b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d1b6:	681b      	ldr	r3, [r3, #0]
 800d1b8:	69ba      	ldr	r2, [r7, #24]
 800d1ba:	0151      	lsls	r1, r2, #5
 800d1bc:	69fa      	ldr	r2, [r7, #28]
 800d1be:	440a      	add	r2, r1
 800d1c0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d1c4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800d1c8:	6013      	str	r3, [r2, #0]
 800d1ca:	e00f      	b.n	800d1ec <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800d1cc:	69bb      	ldr	r3, [r7, #24]
 800d1ce:	015a      	lsls	r2, r3, #5
 800d1d0:	69fb      	ldr	r3, [r7, #28]
 800d1d2:	4413      	add	r3, r2
 800d1d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d1d8:	681b      	ldr	r3, [r3, #0]
 800d1da:	69ba      	ldr	r2, [r7, #24]
 800d1dc:	0151      	lsls	r1, r2, #5
 800d1de:	69fa      	ldr	r2, [r7, #28]
 800d1e0:	440a      	add	r2, r1
 800d1e2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d1e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d1ea:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800d1ec:	69bb      	ldr	r3, [r7, #24]
 800d1ee:	015a      	lsls	r2, r3, #5
 800d1f0:	69fb      	ldr	r3, [r7, #28]
 800d1f2:	4413      	add	r3, r2
 800d1f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d1f8:	681b      	ldr	r3, [r3, #0]
 800d1fa:	69ba      	ldr	r2, [r7, #24]
 800d1fc:	0151      	lsls	r1, r2, #5
 800d1fe:	69fa      	ldr	r2, [r7, #28]
 800d200:	440a      	add	r2, r1
 800d202:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d206:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d20a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d20c:	2300      	movs	r3, #0
}
 800d20e:	4618      	mov	r0, r3
 800d210:	3720      	adds	r7, #32
 800d212:	46bd      	mov	sp, r7
 800d214:	bd80      	pop	{r7, pc}
 800d216:	bf00      	nop
 800d218:	1ff80000 	.word	0x1ff80000

0800d21c <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800d21c:	b480      	push	{r7}
 800d21e:	b087      	sub	sp, #28
 800d220:	af00      	add	r7, sp, #0
 800d222:	60f8      	str	r0, [r7, #12]
 800d224:	60b9      	str	r1, [r7, #8]
 800d226:	4613      	mov	r3, r2
 800d228:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d22a:	68fb      	ldr	r3, [r7, #12]
 800d22c:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800d22e:	68bb      	ldr	r3, [r7, #8]
 800d230:	781b      	ldrb	r3, [r3, #0]
 800d232:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800d234:	68bb      	ldr	r3, [r7, #8]
 800d236:	785b      	ldrb	r3, [r3, #1]
 800d238:	2b01      	cmp	r3, #1
 800d23a:	f040 80cd 	bne.w	800d3d8 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800d23e:	68bb      	ldr	r3, [r7, #8]
 800d240:	695b      	ldr	r3, [r3, #20]
 800d242:	2b00      	cmp	r3, #0
 800d244:	d132      	bne.n	800d2ac <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d246:	693b      	ldr	r3, [r7, #16]
 800d248:	015a      	lsls	r2, r3, #5
 800d24a:	697b      	ldr	r3, [r7, #20]
 800d24c:	4413      	add	r3, r2
 800d24e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d252:	691b      	ldr	r3, [r3, #16]
 800d254:	693a      	ldr	r2, [r7, #16]
 800d256:	0151      	lsls	r1, r2, #5
 800d258:	697a      	ldr	r2, [r7, #20]
 800d25a:	440a      	add	r2, r1
 800d25c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d260:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800d264:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800d268:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d26a:	693b      	ldr	r3, [r7, #16]
 800d26c:	015a      	lsls	r2, r3, #5
 800d26e:	697b      	ldr	r3, [r7, #20]
 800d270:	4413      	add	r3, r2
 800d272:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d276:	691b      	ldr	r3, [r3, #16]
 800d278:	693a      	ldr	r2, [r7, #16]
 800d27a:	0151      	lsls	r1, r2, #5
 800d27c:	697a      	ldr	r2, [r7, #20]
 800d27e:	440a      	add	r2, r1
 800d280:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d284:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d288:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d28a:	693b      	ldr	r3, [r7, #16]
 800d28c:	015a      	lsls	r2, r3, #5
 800d28e:	697b      	ldr	r3, [r7, #20]
 800d290:	4413      	add	r3, r2
 800d292:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d296:	691b      	ldr	r3, [r3, #16]
 800d298:	693a      	ldr	r2, [r7, #16]
 800d29a:	0151      	lsls	r1, r2, #5
 800d29c:	697a      	ldr	r2, [r7, #20]
 800d29e:	440a      	add	r2, r1
 800d2a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d2a4:	0cdb      	lsrs	r3, r3, #19
 800d2a6:	04db      	lsls	r3, r3, #19
 800d2a8:	6113      	str	r3, [r2, #16]
 800d2aa:	e04e      	b.n	800d34a <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d2ac:	693b      	ldr	r3, [r7, #16]
 800d2ae:	015a      	lsls	r2, r3, #5
 800d2b0:	697b      	ldr	r3, [r7, #20]
 800d2b2:	4413      	add	r3, r2
 800d2b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d2b8:	691b      	ldr	r3, [r3, #16]
 800d2ba:	693a      	ldr	r2, [r7, #16]
 800d2bc:	0151      	lsls	r1, r2, #5
 800d2be:	697a      	ldr	r2, [r7, #20]
 800d2c0:	440a      	add	r2, r1
 800d2c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d2c6:	0cdb      	lsrs	r3, r3, #19
 800d2c8:	04db      	lsls	r3, r3, #19
 800d2ca:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d2cc:	693b      	ldr	r3, [r7, #16]
 800d2ce:	015a      	lsls	r2, r3, #5
 800d2d0:	697b      	ldr	r3, [r7, #20]
 800d2d2:	4413      	add	r3, r2
 800d2d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d2d8:	691b      	ldr	r3, [r3, #16]
 800d2da:	693a      	ldr	r2, [r7, #16]
 800d2dc:	0151      	lsls	r1, r2, #5
 800d2de:	697a      	ldr	r2, [r7, #20]
 800d2e0:	440a      	add	r2, r1
 800d2e2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d2e6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800d2ea:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800d2ee:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800d2f0:	68bb      	ldr	r3, [r7, #8]
 800d2f2:	695a      	ldr	r2, [r3, #20]
 800d2f4:	68bb      	ldr	r3, [r7, #8]
 800d2f6:	689b      	ldr	r3, [r3, #8]
 800d2f8:	429a      	cmp	r2, r3
 800d2fa:	d903      	bls.n	800d304 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800d2fc:	68bb      	ldr	r3, [r7, #8]
 800d2fe:	689a      	ldr	r2, [r3, #8]
 800d300:	68bb      	ldr	r3, [r7, #8]
 800d302:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d304:	693b      	ldr	r3, [r7, #16]
 800d306:	015a      	lsls	r2, r3, #5
 800d308:	697b      	ldr	r3, [r7, #20]
 800d30a:	4413      	add	r3, r2
 800d30c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d310:	691b      	ldr	r3, [r3, #16]
 800d312:	693a      	ldr	r2, [r7, #16]
 800d314:	0151      	lsls	r1, r2, #5
 800d316:	697a      	ldr	r2, [r7, #20]
 800d318:	440a      	add	r2, r1
 800d31a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d31e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d322:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800d324:	693b      	ldr	r3, [r7, #16]
 800d326:	015a      	lsls	r2, r3, #5
 800d328:	697b      	ldr	r3, [r7, #20]
 800d32a:	4413      	add	r3, r2
 800d32c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d330:	691a      	ldr	r2, [r3, #16]
 800d332:	68bb      	ldr	r3, [r7, #8]
 800d334:	695b      	ldr	r3, [r3, #20]
 800d336:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d33a:	6939      	ldr	r1, [r7, #16]
 800d33c:	0148      	lsls	r0, r1, #5
 800d33e:	6979      	ldr	r1, [r7, #20]
 800d340:	4401      	add	r1, r0
 800d342:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800d346:	4313      	orrs	r3, r2
 800d348:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800d34a:	79fb      	ldrb	r3, [r7, #7]
 800d34c:	2b01      	cmp	r3, #1
 800d34e:	d11e      	bne.n	800d38e <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800d350:	68bb      	ldr	r3, [r7, #8]
 800d352:	691b      	ldr	r3, [r3, #16]
 800d354:	2b00      	cmp	r3, #0
 800d356:	d009      	beq.n	800d36c <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800d358:	693b      	ldr	r3, [r7, #16]
 800d35a:	015a      	lsls	r2, r3, #5
 800d35c:	697b      	ldr	r3, [r7, #20]
 800d35e:	4413      	add	r3, r2
 800d360:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d364:	461a      	mov	r2, r3
 800d366:	68bb      	ldr	r3, [r7, #8]
 800d368:	691b      	ldr	r3, [r3, #16]
 800d36a:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d36c:	693b      	ldr	r3, [r7, #16]
 800d36e:	015a      	lsls	r2, r3, #5
 800d370:	697b      	ldr	r3, [r7, #20]
 800d372:	4413      	add	r3, r2
 800d374:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d378:	681b      	ldr	r3, [r3, #0]
 800d37a:	693a      	ldr	r2, [r7, #16]
 800d37c:	0151      	lsls	r1, r2, #5
 800d37e:	697a      	ldr	r2, [r7, #20]
 800d380:	440a      	add	r2, r1
 800d382:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d386:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d38a:	6013      	str	r3, [r2, #0]
 800d38c:	e092      	b.n	800d4b4 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d38e:	693b      	ldr	r3, [r7, #16]
 800d390:	015a      	lsls	r2, r3, #5
 800d392:	697b      	ldr	r3, [r7, #20]
 800d394:	4413      	add	r3, r2
 800d396:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d39a:	681b      	ldr	r3, [r3, #0]
 800d39c:	693a      	ldr	r2, [r7, #16]
 800d39e:	0151      	lsls	r1, r2, #5
 800d3a0:	697a      	ldr	r2, [r7, #20]
 800d3a2:	440a      	add	r2, r1
 800d3a4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d3a8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d3ac:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800d3ae:	68bb      	ldr	r3, [r7, #8]
 800d3b0:	695b      	ldr	r3, [r3, #20]
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	d07e      	beq.n	800d4b4 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800d3b6:	697b      	ldr	r3, [r7, #20]
 800d3b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d3bc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d3be:	68bb      	ldr	r3, [r7, #8]
 800d3c0:	781b      	ldrb	r3, [r3, #0]
 800d3c2:	f003 030f 	and.w	r3, r3, #15
 800d3c6:	2101      	movs	r1, #1
 800d3c8:	fa01 f303 	lsl.w	r3, r1, r3
 800d3cc:	6979      	ldr	r1, [r7, #20]
 800d3ce:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d3d2:	4313      	orrs	r3, r2
 800d3d4:	634b      	str	r3, [r1, #52]	; 0x34
 800d3d6:	e06d      	b.n	800d4b4 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800d3d8:	693b      	ldr	r3, [r7, #16]
 800d3da:	015a      	lsls	r2, r3, #5
 800d3dc:	697b      	ldr	r3, [r7, #20]
 800d3de:	4413      	add	r3, r2
 800d3e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d3e4:	691b      	ldr	r3, [r3, #16]
 800d3e6:	693a      	ldr	r2, [r7, #16]
 800d3e8:	0151      	lsls	r1, r2, #5
 800d3ea:	697a      	ldr	r2, [r7, #20]
 800d3ec:	440a      	add	r2, r1
 800d3ee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d3f2:	0cdb      	lsrs	r3, r3, #19
 800d3f4:	04db      	lsls	r3, r3, #19
 800d3f6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800d3f8:	693b      	ldr	r3, [r7, #16]
 800d3fa:	015a      	lsls	r2, r3, #5
 800d3fc:	697b      	ldr	r3, [r7, #20]
 800d3fe:	4413      	add	r3, r2
 800d400:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d404:	691b      	ldr	r3, [r3, #16]
 800d406:	693a      	ldr	r2, [r7, #16]
 800d408:	0151      	lsls	r1, r2, #5
 800d40a:	697a      	ldr	r2, [r7, #20]
 800d40c:	440a      	add	r2, r1
 800d40e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d412:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800d416:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800d41a:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800d41c:	68bb      	ldr	r3, [r7, #8]
 800d41e:	695b      	ldr	r3, [r3, #20]
 800d420:	2b00      	cmp	r3, #0
 800d422:	d003      	beq.n	800d42c <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800d424:	68bb      	ldr	r3, [r7, #8]
 800d426:	689a      	ldr	r2, [r3, #8]
 800d428:	68bb      	ldr	r3, [r7, #8]
 800d42a:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d42c:	693b      	ldr	r3, [r7, #16]
 800d42e:	015a      	lsls	r2, r3, #5
 800d430:	697b      	ldr	r3, [r7, #20]
 800d432:	4413      	add	r3, r2
 800d434:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d438:	691b      	ldr	r3, [r3, #16]
 800d43a:	693a      	ldr	r2, [r7, #16]
 800d43c:	0151      	lsls	r1, r2, #5
 800d43e:	697a      	ldr	r2, [r7, #20]
 800d440:	440a      	add	r2, r1
 800d442:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d446:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d44a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800d44c:	693b      	ldr	r3, [r7, #16]
 800d44e:	015a      	lsls	r2, r3, #5
 800d450:	697b      	ldr	r3, [r7, #20]
 800d452:	4413      	add	r3, r2
 800d454:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d458:	691a      	ldr	r2, [r3, #16]
 800d45a:	68bb      	ldr	r3, [r7, #8]
 800d45c:	689b      	ldr	r3, [r3, #8]
 800d45e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d462:	6939      	ldr	r1, [r7, #16]
 800d464:	0148      	lsls	r0, r1, #5
 800d466:	6979      	ldr	r1, [r7, #20]
 800d468:	4401      	add	r1, r0
 800d46a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800d46e:	4313      	orrs	r3, r2
 800d470:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800d472:	79fb      	ldrb	r3, [r7, #7]
 800d474:	2b01      	cmp	r3, #1
 800d476:	d10d      	bne.n	800d494 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800d478:	68bb      	ldr	r3, [r7, #8]
 800d47a:	68db      	ldr	r3, [r3, #12]
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	d009      	beq.n	800d494 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800d480:	68bb      	ldr	r3, [r7, #8]
 800d482:	68d9      	ldr	r1, [r3, #12]
 800d484:	693b      	ldr	r3, [r7, #16]
 800d486:	015a      	lsls	r2, r3, #5
 800d488:	697b      	ldr	r3, [r7, #20]
 800d48a:	4413      	add	r3, r2
 800d48c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d490:	460a      	mov	r2, r1
 800d492:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800d494:	693b      	ldr	r3, [r7, #16]
 800d496:	015a      	lsls	r2, r3, #5
 800d498:	697b      	ldr	r3, [r7, #20]
 800d49a:	4413      	add	r3, r2
 800d49c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d4a0:	681b      	ldr	r3, [r3, #0]
 800d4a2:	693a      	ldr	r2, [r7, #16]
 800d4a4:	0151      	lsls	r1, r2, #5
 800d4a6:	697a      	ldr	r2, [r7, #20]
 800d4a8:	440a      	add	r2, r1
 800d4aa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d4ae:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d4b2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d4b4:	2300      	movs	r3, #0
}
 800d4b6:	4618      	mov	r0, r3
 800d4b8:	371c      	adds	r7, #28
 800d4ba:	46bd      	mov	sp, r7
 800d4bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4c0:	4770      	bx	lr

0800d4c2 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800d4c2:	b480      	push	{r7}
 800d4c4:	b089      	sub	sp, #36	; 0x24
 800d4c6:	af00      	add	r7, sp, #0
 800d4c8:	60f8      	str	r0, [r7, #12]
 800d4ca:	60b9      	str	r1, [r7, #8]
 800d4cc:	4611      	mov	r1, r2
 800d4ce:	461a      	mov	r2, r3
 800d4d0:	460b      	mov	r3, r1
 800d4d2:	71fb      	strb	r3, [r7, #7]
 800d4d4:	4613      	mov	r3, r2
 800d4d6:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800d4dc:	68bb      	ldr	r3, [r7, #8]
 800d4de:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800d4e0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800d4e4:	2b00      	cmp	r3, #0
 800d4e6:	d123      	bne.n	800d530 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800d4e8:	88bb      	ldrh	r3, [r7, #4]
 800d4ea:	3303      	adds	r3, #3
 800d4ec:	089b      	lsrs	r3, r3, #2
 800d4ee:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800d4f0:	2300      	movs	r3, #0
 800d4f2:	61bb      	str	r3, [r7, #24]
 800d4f4:	e018      	b.n	800d528 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800d4f6:	79fb      	ldrb	r3, [r7, #7]
 800d4f8:	031a      	lsls	r2, r3, #12
 800d4fa:	697b      	ldr	r3, [r7, #20]
 800d4fc:	4413      	add	r3, r2
 800d4fe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d502:	461a      	mov	r2, r3
 800d504:	69fb      	ldr	r3, [r7, #28]
 800d506:	681b      	ldr	r3, [r3, #0]
 800d508:	6013      	str	r3, [r2, #0]
      pSrc++;
 800d50a:	69fb      	ldr	r3, [r7, #28]
 800d50c:	3301      	adds	r3, #1
 800d50e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800d510:	69fb      	ldr	r3, [r7, #28]
 800d512:	3301      	adds	r3, #1
 800d514:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800d516:	69fb      	ldr	r3, [r7, #28]
 800d518:	3301      	adds	r3, #1
 800d51a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800d51c:	69fb      	ldr	r3, [r7, #28]
 800d51e:	3301      	adds	r3, #1
 800d520:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800d522:	69bb      	ldr	r3, [r7, #24]
 800d524:	3301      	adds	r3, #1
 800d526:	61bb      	str	r3, [r7, #24]
 800d528:	69ba      	ldr	r2, [r7, #24]
 800d52a:	693b      	ldr	r3, [r7, #16]
 800d52c:	429a      	cmp	r2, r3
 800d52e:	d3e2      	bcc.n	800d4f6 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800d530:	2300      	movs	r3, #0
}
 800d532:	4618      	mov	r0, r3
 800d534:	3724      	adds	r7, #36	; 0x24
 800d536:	46bd      	mov	sp, r7
 800d538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d53c:	4770      	bx	lr

0800d53e <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800d53e:	b480      	push	{r7}
 800d540:	b08b      	sub	sp, #44	; 0x2c
 800d542:	af00      	add	r7, sp, #0
 800d544:	60f8      	str	r0, [r7, #12]
 800d546:	60b9      	str	r1, [r7, #8]
 800d548:	4613      	mov	r3, r2
 800d54a:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d54c:	68fb      	ldr	r3, [r7, #12]
 800d54e:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800d550:	68bb      	ldr	r3, [r7, #8]
 800d552:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800d554:	88fb      	ldrh	r3, [r7, #6]
 800d556:	089b      	lsrs	r3, r3, #2
 800d558:	b29b      	uxth	r3, r3
 800d55a:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800d55c:	88fb      	ldrh	r3, [r7, #6]
 800d55e:	f003 0303 	and.w	r3, r3, #3
 800d562:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800d564:	2300      	movs	r3, #0
 800d566:	623b      	str	r3, [r7, #32]
 800d568:	e014      	b.n	800d594 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800d56a:	69bb      	ldr	r3, [r7, #24]
 800d56c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d570:	681a      	ldr	r2, [r3, #0]
 800d572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d574:	601a      	str	r2, [r3, #0]
    pDest++;
 800d576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d578:	3301      	adds	r3, #1
 800d57a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800d57c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d57e:	3301      	adds	r3, #1
 800d580:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800d582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d584:	3301      	adds	r3, #1
 800d586:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800d588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d58a:	3301      	adds	r3, #1
 800d58c:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800d58e:	6a3b      	ldr	r3, [r7, #32]
 800d590:	3301      	adds	r3, #1
 800d592:	623b      	str	r3, [r7, #32]
 800d594:	6a3a      	ldr	r2, [r7, #32]
 800d596:	697b      	ldr	r3, [r7, #20]
 800d598:	429a      	cmp	r2, r3
 800d59a:	d3e6      	bcc.n	800d56a <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800d59c:	8bfb      	ldrh	r3, [r7, #30]
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	d01e      	beq.n	800d5e0 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800d5a2:	2300      	movs	r3, #0
 800d5a4:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800d5a6:	69bb      	ldr	r3, [r7, #24]
 800d5a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d5ac:	461a      	mov	r2, r3
 800d5ae:	f107 0310 	add.w	r3, r7, #16
 800d5b2:	6812      	ldr	r2, [r2, #0]
 800d5b4:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800d5b6:	693a      	ldr	r2, [r7, #16]
 800d5b8:	6a3b      	ldr	r3, [r7, #32]
 800d5ba:	b2db      	uxtb	r3, r3
 800d5bc:	00db      	lsls	r3, r3, #3
 800d5be:	fa22 f303 	lsr.w	r3, r2, r3
 800d5c2:	b2da      	uxtb	r2, r3
 800d5c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d5c6:	701a      	strb	r2, [r3, #0]
      i++;
 800d5c8:	6a3b      	ldr	r3, [r7, #32]
 800d5ca:	3301      	adds	r3, #1
 800d5cc:	623b      	str	r3, [r7, #32]
      pDest++;
 800d5ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d5d0:	3301      	adds	r3, #1
 800d5d2:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800d5d4:	8bfb      	ldrh	r3, [r7, #30]
 800d5d6:	3b01      	subs	r3, #1
 800d5d8:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800d5da:	8bfb      	ldrh	r3, [r7, #30]
 800d5dc:	2b00      	cmp	r3, #0
 800d5de:	d1ea      	bne.n	800d5b6 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800d5e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800d5e2:	4618      	mov	r0, r3
 800d5e4:	372c      	adds	r7, #44	; 0x2c
 800d5e6:	46bd      	mov	sp, r7
 800d5e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5ec:	4770      	bx	lr

0800d5ee <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d5ee:	b480      	push	{r7}
 800d5f0:	b085      	sub	sp, #20
 800d5f2:	af00      	add	r7, sp, #0
 800d5f4:	6078      	str	r0, [r7, #4]
 800d5f6:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d5fc:	683b      	ldr	r3, [r7, #0]
 800d5fe:	781b      	ldrb	r3, [r3, #0]
 800d600:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800d602:	683b      	ldr	r3, [r7, #0]
 800d604:	785b      	ldrb	r3, [r3, #1]
 800d606:	2b01      	cmp	r3, #1
 800d608:	d12c      	bne.n	800d664 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800d60a:	68bb      	ldr	r3, [r7, #8]
 800d60c:	015a      	lsls	r2, r3, #5
 800d60e:	68fb      	ldr	r3, [r7, #12]
 800d610:	4413      	add	r3, r2
 800d612:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d616:	681b      	ldr	r3, [r3, #0]
 800d618:	2b00      	cmp	r3, #0
 800d61a:	db12      	blt.n	800d642 <USB_EPSetStall+0x54>
 800d61c:	68bb      	ldr	r3, [r7, #8]
 800d61e:	2b00      	cmp	r3, #0
 800d620:	d00f      	beq.n	800d642 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800d622:	68bb      	ldr	r3, [r7, #8]
 800d624:	015a      	lsls	r2, r3, #5
 800d626:	68fb      	ldr	r3, [r7, #12]
 800d628:	4413      	add	r3, r2
 800d62a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d62e:	681b      	ldr	r3, [r3, #0]
 800d630:	68ba      	ldr	r2, [r7, #8]
 800d632:	0151      	lsls	r1, r2, #5
 800d634:	68fa      	ldr	r2, [r7, #12]
 800d636:	440a      	add	r2, r1
 800d638:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d63c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800d640:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800d642:	68bb      	ldr	r3, [r7, #8]
 800d644:	015a      	lsls	r2, r3, #5
 800d646:	68fb      	ldr	r3, [r7, #12]
 800d648:	4413      	add	r3, r2
 800d64a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d64e:	681b      	ldr	r3, [r3, #0]
 800d650:	68ba      	ldr	r2, [r7, #8]
 800d652:	0151      	lsls	r1, r2, #5
 800d654:	68fa      	ldr	r2, [r7, #12]
 800d656:	440a      	add	r2, r1
 800d658:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d65c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d660:	6013      	str	r3, [r2, #0]
 800d662:	e02b      	b.n	800d6bc <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800d664:	68bb      	ldr	r3, [r7, #8]
 800d666:	015a      	lsls	r2, r3, #5
 800d668:	68fb      	ldr	r3, [r7, #12]
 800d66a:	4413      	add	r3, r2
 800d66c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d670:	681b      	ldr	r3, [r3, #0]
 800d672:	2b00      	cmp	r3, #0
 800d674:	db12      	blt.n	800d69c <USB_EPSetStall+0xae>
 800d676:	68bb      	ldr	r3, [r7, #8]
 800d678:	2b00      	cmp	r3, #0
 800d67a:	d00f      	beq.n	800d69c <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800d67c:	68bb      	ldr	r3, [r7, #8]
 800d67e:	015a      	lsls	r2, r3, #5
 800d680:	68fb      	ldr	r3, [r7, #12]
 800d682:	4413      	add	r3, r2
 800d684:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d688:	681b      	ldr	r3, [r3, #0]
 800d68a:	68ba      	ldr	r2, [r7, #8]
 800d68c:	0151      	lsls	r1, r2, #5
 800d68e:	68fa      	ldr	r2, [r7, #12]
 800d690:	440a      	add	r2, r1
 800d692:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d696:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800d69a:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800d69c:	68bb      	ldr	r3, [r7, #8]
 800d69e:	015a      	lsls	r2, r3, #5
 800d6a0:	68fb      	ldr	r3, [r7, #12]
 800d6a2:	4413      	add	r3, r2
 800d6a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d6a8:	681b      	ldr	r3, [r3, #0]
 800d6aa:	68ba      	ldr	r2, [r7, #8]
 800d6ac:	0151      	lsls	r1, r2, #5
 800d6ae:	68fa      	ldr	r2, [r7, #12]
 800d6b0:	440a      	add	r2, r1
 800d6b2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d6b6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d6ba:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d6bc:	2300      	movs	r3, #0
}
 800d6be:	4618      	mov	r0, r3
 800d6c0:	3714      	adds	r7, #20
 800d6c2:	46bd      	mov	sp, r7
 800d6c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6c8:	4770      	bx	lr

0800d6ca <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d6ca:	b480      	push	{r7}
 800d6cc:	b085      	sub	sp, #20
 800d6ce:	af00      	add	r7, sp, #0
 800d6d0:	6078      	str	r0, [r7, #4]
 800d6d2:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d6d8:	683b      	ldr	r3, [r7, #0]
 800d6da:	781b      	ldrb	r3, [r3, #0]
 800d6dc:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800d6de:	683b      	ldr	r3, [r7, #0]
 800d6e0:	785b      	ldrb	r3, [r3, #1]
 800d6e2:	2b01      	cmp	r3, #1
 800d6e4:	d128      	bne.n	800d738 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800d6e6:	68bb      	ldr	r3, [r7, #8]
 800d6e8:	015a      	lsls	r2, r3, #5
 800d6ea:	68fb      	ldr	r3, [r7, #12]
 800d6ec:	4413      	add	r3, r2
 800d6ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d6f2:	681b      	ldr	r3, [r3, #0]
 800d6f4:	68ba      	ldr	r2, [r7, #8]
 800d6f6:	0151      	lsls	r1, r2, #5
 800d6f8:	68fa      	ldr	r2, [r7, #12]
 800d6fa:	440a      	add	r2, r1
 800d6fc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d700:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800d704:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800d706:	683b      	ldr	r3, [r7, #0]
 800d708:	78db      	ldrb	r3, [r3, #3]
 800d70a:	2b03      	cmp	r3, #3
 800d70c:	d003      	beq.n	800d716 <USB_EPClearStall+0x4c>
 800d70e:	683b      	ldr	r3, [r7, #0]
 800d710:	78db      	ldrb	r3, [r3, #3]
 800d712:	2b02      	cmp	r3, #2
 800d714:	d138      	bne.n	800d788 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800d716:	68bb      	ldr	r3, [r7, #8]
 800d718:	015a      	lsls	r2, r3, #5
 800d71a:	68fb      	ldr	r3, [r7, #12]
 800d71c:	4413      	add	r3, r2
 800d71e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d722:	681b      	ldr	r3, [r3, #0]
 800d724:	68ba      	ldr	r2, [r7, #8]
 800d726:	0151      	lsls	r1, r2, #5
 800d728:	68fa      	ldr	r2, [r7, #12]
 800d72a:	440a      	add	r2, r1
 800d72c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d730:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d734:	6013      	str	r3, [r2, #0]
 800d736:	e027      	b.n	800d788 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800d738:	68bb      	ldr	r3, [r7, #8]
 800d73a:	015a      	lsls	r2, r3, #5
 800d73c:	68fb      	ldr	r3, [r7, #12]
 800d73e:	4413      	add	r3, r2
 800d740:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d744:	681b      	ldr	r3, [r3, #0]
 800d746:	68ba      	ldr	r2, [r7, #8]
 800d748:	0151      	lsls	r1, r2, #5
 800d74a:	68fa      	ldr	r2, [r7, #12]
 800d74c:	440a      	add	r2, r1
 800d74e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d752:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800d756:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800d758:	683b      	ldr	r3, [r7, #0]
 800d75a:	78db      	ldrb	r3, [r3, #3]
 800d75c:	2b03      	cmp	r3, #3
 800d75e:	d003      	beq.n	800d768 <USB_EPClearStall+0x9e>
 800d760:	683b      	ldr	r3, [r7, #0]
 800d762:	78db      	ldrb	r3, [r3, #3]
 800d764:	2b02      	cmp	r3, #2
 800d766:	d10f      	bne.n	800d788 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800d768:	68bb      	ldr	r3, [r7, #8]
 800d76a:	015a      	lsls	r2, r3, #5
 800d76c:	68fb      	ldr	r3, [r7, #12]
 800d76e:	4413      	add	r3, r2
 800d770:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d774:	681b      	ldr	r3, [r3, #0]
 800d776:	68ba      	ldr	r2, [r7, #8]
 800d778:	0151      	lsls	r1, r2, #5
 800d77a:	68fa      	ldr	r2, [r7, #12]
 800d77c:	440a      	add	r2, r1
 800d77e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d782:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d786:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800d788:	2300      	movs	r3, #0
}
 800d78a:	4618      	mov	r0, r3
 800d78c:	3714      	adds	r7, #20
 800d78e:	46bd      	mov	sp, r7
 800d790:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d794:	4770      	bx	lr

0800d796 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800d796:	b480      	push	{r7}
 800d798:	b085      	sub	sp, #20
 800d79a:	af00      	add	r7, sp, #0
 800d79c:	6078      	str	r0, [r7, #4]
 800d79e:	460b      	mov	r3, r1
 800d7a0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800d7a6:	68fb      	ldr	r3, [r7, #12]
 800d7a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d7ac:	681b      	ldr	r3, [r3, #0]
 800d7ae:	68fa      	ldr	r2, [r7, #12]
 800d7b0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d7b4:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800d7b8:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800d7ba:	68fb      	ldr	r3, [r7, #12]
 800d7bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d7c0:	681a      	ldr	r2, [r3, #0]
 800d7c2:	78fb      	ldrb	r3, [r7, #3]
 800d7c4:	011b      	lsls	r3, r3, #4
 800d7c6:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800d7ca:	68f9      	ldr	r1, [r7, #12]
 800d7cc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d7d0:	4313      	orrs	r3, r2
 800d7d2:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800d7d4:	2300      	movs	r3, #0
}
 800d7d6:	4618      	mov	r0, r3
 800d7d8:	3714      	adds	r7, #20
 800d7da:	46bd      	mov	sp, r7
 800d7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7e0:	4770      	bx	lr

0800d7e2 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800d7e2:	b480      	push	{r7}
 800d7e4:	b085      	sub	sp, #20
 800d7e6:	af00      	add	r7, sp, #0
 800d7e8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800d7ee:	68fb      	ldr	r3, [r7, #12]
 800d7f0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800d7f4:	681b      	ldr	r3, [r3, #0]
 800d7f6:	68fa      	ldr	r2, [r7, #12]
 800d7f8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800d7fc:	f023 0303 	bic.w	r3, r3, #3
 800d800:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800d802:	68fb      	ldr	r3, [r7, #12]
 800d804:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d808:	685b      	ldr	r3, [r3, #4]
 800d80a:	68fa      	ldr	r2, [r7, #12]
 800d80c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d810:	f023 0302 	bic.w	r3, r3, #2
 800d814:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d816:	2300      	movs	r3, #0
}
 800d818:	4618      	mov	r0, r3
 800d81a:	3714      	adds	r7, #20
 800d81c:	46bd      	mov	sp, r7
 800d81e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d822:	4770      	bx	lr

0800d824 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800d824:	b480      	push	{r7}
 800d826:	b085      	sub	sp, #20
 800d828:	af00      	add	r7, sp, #0
 800d82a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800d830:	68fb      	ldr	r3, [r7, #12]
 800d832:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800d836:	681b      	ldr	r3, [r3, #0]
 800d838:	68fa      	ldr	r2, [r7, #12]
 800d83a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800d83e:	f023 0303 	bic.w	r3, r3, #3
 800d842:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800d844:	68fb      	ldr	r3, [r7, #12]
 800d846:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d84a:	685b      	ldr	r3, [r3, #4]
 800d84c:	68fa      	ldr	r2, [r7, #12]
 800d84e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d852:	f043 0302 	orr.w	r3, r3, #2
 800d856:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d858:	2300      	movs	r3, #0
}
 800d85a:	4618      	mov	r0, r3
 800d85c:	3714      	adds	r7, #20
 800d85e:	46bd      	mov	sp, r7
 800d860:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d864:	4770      	bx	lr

0800d866 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800d866:	b480      	push	{r7}
 800d868:	b085      	sub	sp, #20
 800d86a:	af00      	add	r7, sp, #0
 800d86c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	695b      	ldr	r3, [r3, #20]
 800d872:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	699b      	ldr	r3, [r3, #24]
 800d878:	68fa      	ldr	r2, [r7, #12]
 800d87a:	4013      	ands	r3, r2
 800d87c:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800d87e:	68fb      	ldr	r3, [r7, #12]
}
 800d880:	4618      	mov	r0, r3
 800d882:	3714      	adds	r7, #20
 800d884:	46bd      	mov	sp, r7
 800d886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d88a:	4770      	bx	lr

0800d88c <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800d88c:	b480      	push	{r7}
 800d88e:	b085      	sub	sp, #20
 800d890:	af00      	add	r7, sp, #0
 800d892:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800d898:	68fb      	ldr	r3, [r7, #12]
 800d89a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d89e:	699b      	ldr	r3, [r3, #24]
 800d8a0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d8a2:	68fb      	ldr	r3, [r7, #12]
 800d8a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d8a8:	69db      	ldr	r3, [r3, #28]
 800d8aa:	68ba      	ldr	r2, [r7, #8]
 800d8ac:	4013      	ands	r3, r2
 800d8ae:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800d8b0:	68bb      	ldr	r3, [r7, #8]
 800d8b2:	0c1b      	lsrs	r3, r3, #16
}
 800d8b4:	4618      	mov	r0, r3
 800d8b6:	3714      	adds	r7, #20
 800d8b8:	46bd      	mov	sp, r7
 800d8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8be:	4770      	bx	lr

0800d8c0 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800d8c0:	b480      	push	{r7}
 800d8c2:	b085      	sub	sp, #20
 800d8c4:	af00      	add	r7, sp, #0
 800d8c6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800d8cc:	68fb      	ldr	r3, [r7, #12]
 800d8ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d8d2:	699b      	ldr	r3, [r3, #24]
 800d8d4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d8d6:	68fb      	ldr	r3, [r7, #12]
 800d8d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d8dc:	69db      	ldr	r3, [r3, #28]
 800d8de:	68ba      	ldr	r2, [r7, #8]
 800d8e0:	4013      	ands	r3, r2
 800d8e2:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800d8e4:	68bb      	ldr	r3, [r7, #8]
 800d8e6:	b29b      	uxth	r3, r3
}
 800d8e8:	4618      	mov	r0, r3
 800d8ea:	3714      	adds	r7, #20
 800d8ec:	46bd      	mov	sp, r7
 800d8ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8f2:	4770      	bx	lr

0800d8f4 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d8f4:	b480      	push	{r7}
 800d8f6:	b085      	sub	sp, #20
 800d8f8:	af00      	add	r7, sp, #0
 800d8fa:	6078      	str	r0, [r7, #4]
 800d8fc:	460b      	mov	r3, r1
 800d8fe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800d904:	78fb      	ldrb	r3, [r7, #3]
 800d906:	015a      	lsls	r2, r3, #5
 800d908:	68fb      	ldr	r3, [r7, #12]
 800d90a:	4413      	add	r3, r2
 800d90c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d910:	689b      	ldr	r3, [r3, #8]
 800d912:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800d914:	68fb      	ldr	r3, [r7, #12]
 800d916:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d91a:	695b      	ldr	r3, [r3, #20]
 800d91c:	68ba      	ldr	r2, [r7, #8]
 800d91e:	4013      	ands	r3, r2
 800d920:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d922:	68bb      	ldr	r3, [r7, #8]
}
 800d924:	4618      	mov	r0, r3
 800d926:	3714      	adds	r7, #20
 800d928:	46bd      	mov	sp, r7
 800d92a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d92e:	4770      	bx	lr

0800d930 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d930:	b480      	push	{r7}
 800d932:	b087      	sub	sp, #28
 800d934:	af00      	add	r7, sp, #0
 800d936:	6078      	str	r0, [r7, #4]
 800d938:	460b      	mov	r3, r1
 800d93a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800d940:	697b      	ldr	r3, [r7, #20]
 800d942:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d946:	691b      	ldr	r3, [r3, #16]
 800d948:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800d94a:	697b      	ldr	r3, [r7, #20]
 800d94c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d950:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d952:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800d954:	78fb      	ldrb	r3, [r7, #3]
 800d956:	f003 030f 	and.w	r3, r3, #15
 800d95a:	68fa      	ldr	r2, [r7, #12]
 800d95c:	fa22 f303 	lsr.w	r3, r2, r3
 800d960:	01db      	lsls	r3, r3, #7
 800d962:	b2db      	uxtb	r3, r3
 800d964:	693a      	ldr	r2, [r7, #16]
 800d966:	4313      	orrs	r3, r2
 800d968:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800d96a:	78fb      	ldrb	r3, [r7, #3]
 800d96c:	015a      	lsls	r2, r3, #5
 800d96e:	697b      	ldr	r3, [r7, #20]
 800d970:	4413      	add	r3, r2
 800d972:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d976:	689b      	ldr	r3, [r3, #8]
 800d978:	693a      	ldr	r2, [r7, #16]
 800d97a:	4013      	ands	r3, r2
 800d97c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d97e:	68bb      	ldr	r3, [r7, #8]
}
 800d980:	4618      	mov	r0, r3
 800d982:	371c      	adds	r7, #28
 800d984:	46bd      	mov	sp, r7
 800d986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d98a:	4770      	bx	lr

0800d98c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800d98c:	b480      	push	{r7}
 800d98e:	b083      	sub	sp, #12
 800d990:	af00      	add	r7, sp, #0
 800d992:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	695b      	ldr	r3, [r3, #20]
 800d998:	f003 0301 	and.w	r3, r3, #1
}
 800d99c:	4618      	mov	r0, r3
 800d99e:	370c      	adds	r7, #12
 800d9a0:	46bd      	mov	sp, r7
 800d9a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9a6:	4770      	bx	lr

0800d9a8 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800d9a8:	b480      	push	{r7}
 800d9aa:	b085      	sub	sp, #20
 800d9ac:	af00      	add	r7, sp, #0
 800d9ae:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800d9b4:	68fb      	ldr	r3, [r7, #12]
 800d9b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d9ba:	681b      	ldr	r3, [r3, #0]
 800d9bc:	68fa      	ldr	r2, [r7, #12]
 800d9be:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d9c2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800d9c6:	f023 0307 	bic.w	r3, r3, #7
 800d9ca:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800d9cc:	68fb      	ldr	r3, [r7, #12]
 800d9ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d9d2:	685b      	ldr	r3, [r3, #4]
 800d9d4:	68fa      	ldr	r2, [r7, #12]
 800d9d6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d9da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d9de:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d9e0:	2300      	movs	r3, #0
}
 800d9e2:	4618      	mov	r0, r3
 800d9e4:	3714      	adds	r7, #20
 800d9e6:	46bd      	mov	sp, r7
 800d9e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9ec:	4770      	bx	lr
	...

0800d9f0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800d9f0:	b480      	push	{r7}
 800d9f2:	b087      	sub	sp, #28
 800d9f4:	af00      	add	r7, sp, #0
 800d9f6:	60f8      	str	r0, [r7, #12]
 800d9f8:	460b      	mov	r3, r1
 800d9fa:	607a      	str	r2, [r7, #4]
 800d9fc:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d9fe:	68fb      	ldr	r3, [r7, #12]
 800da00:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800da02:	68fb      	ldr	r3, [r7, #12]
 800da04:	333c      	adds	r3, #60	; 0x3c
 800da06:	3304      	adds	r3, #4
 800da08:	681b      	ldr	r3, [r3, #0]
 800da0a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800da0c:	693b      	ldr	r3, [r7, #16]
 800da0e:	4a26      	ldr	r2, [pc, #152]	; (800daa8 <USB_EP0_OutStart+0xb8>)
 800da10:	4293      	cmp	r3, r2
 800da12:	d90a      	bls.n	800da2a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800da14:	697b      	ldr	r3, [r7, #20]
 800da16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800da1a:	681b      	ldr	r3, [r3, #0]
 800da1c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800da20:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800da24:	d101      	bne.n	800da2a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800da26:	2300      	movs	r3, #0
 800da28:	e037      	b.n	800da9a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800da2a:	697b      	ldr	r3, [r7, #20]
 800da2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800da30:	461a      	mov	r2, r3
 800da32:	2300      	movs	r3, #0
 800da34:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800da36:	697b      	ldr	r3, [r7, #20]
 800da38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800da3c:	691b      	ldr	r3, [r3, #16]
 800da3e:	697a      	ldr	r2, [r7, #20]
 800da40:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800da44:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800da48:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800da4a:	697b      	ldr	r3, [r7, #20]
 800da4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800da50:	691b      	ldr	r3, [r3, #16]
 800da52:	697a      	ldr	r2, [r7, #20]
 800da54:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800da58:	f043 0318 	orr.w	r3, r3, #24
 800da5c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800da5e:	697b      	ldr	r3, [r7, #20]
 800da60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800da64:	691b      	ldr	r3, [r3, #16]
 800da66:	697a      	ldr	r2, [r7, #20]
 800da68:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800da6c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800da70:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800da72:	7afb      	ldrb	r3, [r7, #11]
 800da74:	2b01      	cmp	r3, #1
 800da76:	d10f      	bne.n	800da98 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800da78:	697b      	ldr	r3, [r7, #20]
 800da7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800da7e:	461a      	mov	r2, r3
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800da84:	697b      	ldr	r3, [r7, #20]
 800da86:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800da8a:	681b      	ldr	r3, [r3, #0]
 800da8c:	697a      	ldr	r2, [r7, #20]
 800da8e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800da92:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800da96:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800da98:	2300      	movs	r3, #0
}
 800da9a:	4618      	mov	r0, r3
 800da9c:	371c      	adds	r7, #28
 800da9e:	46bd      	mov	sp, r7
 800daa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daa4:	4770      	bx	lr
 800daa6:	bf00      	nop
 800daa8:	4f54300a 	.word	0x4f54300a

0800daac <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800daac:	b480      	push	{r7}
 800daae:	b085      	sub	sp, #20
 800dab0:	af00      	add	r7, sp, #0
 800dab2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800dab4:	2300      	movs	r3, #0
 800dab6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800dab8:	68fb      	ldr	r3, [r7, #12]
 800daba:	3301      	adds	r3, #1
 800dabc:	60fb      	str	r3, [r7, #12]
 800dabe:	4a13      	ldr	r2, [pc, #76]	; (800db0c <USB_CoreReset+0x60>)
 800dac0:	4293      	cmp	r3, r2
 800dac2:	d901      	bls.n	800dac8 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 800dac4:	2303      	movs	r3, #3
 800dac6:	e01a      	b.n	800dafe <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	691b      	ldr	r3, [r3, #16]
 800dacc:	2b00      	cmp	r3, #0
 800dace:	daf3      	bge.n	800dab8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800dad0:	2300      	movs	r3, #0
 800dad2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	691b      	ldr	r3, [r3, #16]
 800dad8:	f043 0201 	orr.w	r2, r3, #1
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800dae0:	68fb      	ldr	r3, [r7, #12]
 800dae2:	3301      	adds	r3, #1
 800dae4:	60fb      	str	r3, [r7, #12]
 800dae6:	4a09      	ldr	r2, [pc, #36]	; (800db0c <USB_CoreReset+0x60>)
 800dae8:	4293      	cmp	r3, r2
 800daea:	d901      	bls.n	800daf0 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 800daec:	2303      	movs	r3, #3
 800daee:	e006      	b.n	800dafe <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	691b      	ldr	r3, [r3, #16]
 800daf4:	f003 0301 	and.w	r3, r3, #1
 800daf8:	2b01      	cmp	r3, #1
 800dafa:	d0f1      	beq.n	800dae0 <USB_CoreReset+0x34>

  return HAL_OK;
 800dafc:	2300      	movs	r3, #0
}
 800dafe:	4618      	mov	r0, r3
 800db00:	3714      	adds	r7, #20
 800db02:	46bd      	mov	sp, r7
 800db04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db08:	4770      	bx	lr
 800db0a:	bf00      	nop
 800db0c:	00030d40 	.word	0x00030d40

0800db10 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800db10:	b580      	push	{r7, lr}
 800db12:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800db14:	4904      	ldr	r1, [pc, #16]	; (800db28 <MX_FATFS_Init+0x18>)
 800db16:	4805      	ldr	r0, [pc, #20]	; (800db2c <MX_FATFS_Init+0x1c>)
 800db18:	f004 ff38 	bl	801298c <FATFS_LinkDriver>
 800db1c:	4603      	mov	r3, r0
 800db1e:	461a      	mov	r2, r3
 800db20:	4b03      	ldr	r3, [pc, #12]	; (800db30 <MX_FATFS_Init+0x20>)
 800db22:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800db24:	bf00      	nop
 800db26:	bd80      	pop	{r7, pc}
 800db28:	20010f78 	.word	0x20010f78
 800db2c:	2000003c 	.word	0x2000003c
 800db30:	20010f7c 	.word	0x20010f7c

0800db34 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800db34:	b480      	push	{r7}
 800db36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800db38:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800db3a:	4618      	mov	r0, r3
 800db3c:	46bd      	mov	sp, r7
 800db3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db42:	4770      	bx	lr

0800db44 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800db44:	b580      	push	{r7, lr}
 800db46:	b082      	sub	sp, #8
 800db48:	af00      	add	r7, sp, #0
 800db4a:	4603      	mov	r3, r0
 800db4c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
//    Stat = STA_NOINIT;
//    return Stat;
	return SD_disk_initialize (pdrv);
 800db4e:	79fb      	ldrb	r3, [r7, #7]
 800db50:	4618      	mov	r0, r3
 800db52:	f7f4 fa15 	bl	8001f80 <SD_disk_initialize>
 800db56:	4603      	mov	r3, r0
 800db58:	b2db      	uxtb	r3, r3

  /* USER CODE END INIT */
}
 800db5a:	4618      	mov	r0, r3
 800db5c:	3708      	adds	r7, #8
 800db5e:	46bd      	mov	sp, r7
 800db60:	bd80      	pop	{r7, pc}

0800db62 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800db62:	b580      	push	{r7, lr}
 800db64:	b082      	sub	sp, #8
 800db66:	af00      	add	r7, sp, #0
 800db68:	4603      	mov	r3, r0
 800db6a:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
//    Stat = STA_NOINIT;
//    return Stat;
	return SD_disk_status (pdrv);
 800db6c:	79fb      	ldrb	r3, [r7, #7]
 800db6e:	4618      	mov	r0, r3
 800db70:	f7f4 faf0 	bl	8002154 <SD_disk_status>
 800db74:	4603      	mov	r3, r0
 800db76:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800db78:	4618      	mov	r0, r3
 800db7a:	3708      	adds	r7, #8
 800db7c:	46bd      	mov	sp, r7
 800db7e:	bd80      	pop	{r7, pc}

0800db80 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800db80:	b580      	push	{r7, lr}
 800db82:	b084      	sub	sp, #16
 800db84:	af00      	add	r7, sp, #0
 800db86:	60b9      	str	r1, [r7, #8]
 800db88:	607a      	str	r2, [r7, #4]
 800db8a:	603b      	str	r3, [r7, #0]
 800db8c:	4603      	mov	r3, r0
 800db8e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return SD_disk_read (pdrv, buff, sector, count);
 800db90:	7bf8      	ldrb	r0, [r7, #15]
 800db92:	683b      	ldr	r3, [r7, #0]
 800db94:	687a      	ldr	r2, [r7, #4]
 800db96:	68b9      	ldr	r1, [r7, #8]
 800db98:	f7f4 faf2 	bl	8002180 <SD_disk_read>
 800db9c:	4603      	mov	r3, r0
 800db9e:	b2db      	uxtb	r3, r3
   // return RES_OK;
  /* USER CODE END READ */
}
 800dba0:	4618      	mov	r0, r3
 800dba2:	3710      	adds	r7, #16
 800dba4:	46bd      	mov	sp, r7
 800dba6:	bd80      	pop	{r7, pc}

0800dba8 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800dba8:	b580      	push	{r7, lr}
 800dbaa:	b084      	sub	sp, #16
 800dbac:	af00      	add	r7, sp, #0
 800dbae:	60b9      	str	r1, [r7, #8]
 800dbb0:	607a      	str	r2, [r7, #4]
 800dbb2:	603b      	str	r3, [r7, #0]
 800dbb4:	4603      	mov	r3, r0
 800dbb6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
   // return RES_OK;
	return SD_disk_write (pdrv, buff, sector, count);
 800dbb8:	7bf8      	ldrb	r0, [r7, #15]
 800dbba:	683b      	ldr	r3, [r7, #0]
 800dbbc:	687a      	ldr	r2, [r7, #4]
 800dbbe:	68b9      	ldr	r1, [r7, #8]
 800dbc0:	f7f4 fb48 	bl	8002254 <SD_disk_write>
 800dbc4:	4603      	mov	r3, r0
 800dbc6:	b2db      	uxtb	r3, r3
  /* USER CODE END WRITE */
}
 800dbc8:	4618      	mov	r0, r3
 800dbca:	3710      	adds	r7, #16
 800dbcc:	46bd      	mov	sp, r7
 800dbce:	bd80      	pop	{r7, pc}

0800dbd0 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800dbd0:	b580      	push	{r7, lr}
 800dbd2:	b082      	sub	sp, #8
 800dbd4:	af00      	add	r7, sp, #0
 800dbd6:	4603      	mov	r3, r0
 800dbd8:	603a      	str	r2, [r7, #0]
 800dbda:	71fb      	strb	r3, [r7, #7]
 800dbdc:	460b      	mov	r3, r1
 800dbde:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
//    DRESULT res = RES_ERROR;
//    return res;
	return SD_disk_ioctl (pdrv,cmd, buff);
 800dbe0:	79fb      	ldrb	r3, [r7, #7]
 800dbe2:	79b9      	ldrb	r1, [r7, #6]
 800dbe4:	683a      	ldr	r2, [r7, #0]
 800dbe6:	4618      	mov	r0, r3
 800dbe8:	f7f4 fbb8 	bl	800235c <SD_disk_ioctl>
 800dbec:	4603      	mov	r3, r0
 800dbee:	b2db      	uxtb	r3, r3
  /* USER CODE END IOCTL */
}
 800dbf0:	4618      	mov	r0, r3
 800dbf2:	3708      	adds	r7, #8
 800dbf4:	46bd      	mov	sp, r7
 800dbf6:	bd80      	pop	{r7, pc}

0800dbf8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800dbf8:	b580      	push	{r7, lr}
 800dbfa:	b084      	sub	sp, #16
 800dbfc:	af00      	add	r7, sp, #0
 800dbfe:	6078      	str	r0, [r7, #4]
 800dc00:	460b      	mov	r3, r1
 800dc02:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800dc04:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800dc08:	f009 fc50 	bl	80174ac <USBD_static_malloc>
 800dc0c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800dc0e:	68fb      	ldr	r3, [r7, #12]
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	d105      	bne.n	800dc20 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	2200      	movs	r2, #0
 800dc18:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800dc1c:	2302      	movs	r3, #2
 800dc1e:	e066      	b.n	800dcee <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	68fa      	ldr	r2, [r7, #12]
 800dc24:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800dc28:	687b      	ldr	r3, [r7, #4]
 800dc2a:	7c1b      	ldrb	r3, [r3, #16]
 800dc2c:	2b00      	cmp	r3, #0
 800dc2e:	d119      	bne.n	800dc64 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800dc30:	f44f 7300 	mov.w	r3, #512	; 0x200
 800dc34:	2202      	movs	r2, #2
 800dc36:	2181      	movs	r1, #129	; 0x81
 800dc38:	6878      	ldr	r0, [r7, #4]
 800dc3a:	f009 fb14 	bl	8017266 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	2201      	movs	r2, #1
 800dc42:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800dc44:	f44f 7300 	mov.w	r3, #512	; 0x200
 800dc48:	2202      	movs	r2, #2
 800dc4a:	2101      	movs	r1, #1
 800dc4c:	6878      	ldr	r0, [r7, #4]
 800dc4e:	f009 fb0a 	bl	8017266 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800dc52:	687b      	ldr	r3, [r7, #4]
 800dc54:	2201      	movs	r2, #1
 800dc56:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	2210      	movs	r2, #16
 800dc5e:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800dc62:	e016      	b.n	800dc92 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800dc64:	2340      	movs	r3, #64	; 0x40
 800dc66:	2202      	movs	r2, #2
 800dc68:	2181      	movs	r1, #129	; 0x81
 800dc6a:	6878      	ldr	r0, [r7, #4]
 800dc6c:	f009 fafb 	bl	8017266 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	2201      	movs	r2, #1
 800dc74:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800dc76:	2340      	movs	r3, #64	; 0x40
 800dc78:	2202      	movs	r2, #2
 800dc7a:	2101      	movs	r1, #1
 800dc7c:	6878      	ldr	r0, [r7, #4]
 800dc7e:	f009 faf2 	bl	8017266 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	2201      	movs	r2, #1
 800dc86:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	2210      	movs	r2, #16
 800dc8e:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800dc92:	2308      	movs	r3, #8
 800dc94:	2203      	movs	r2, #3
 800dc96:	2182      	movs	r1, #130	; 0x82
 800dc98:	6878      	ldr	r0, [r7, #4]
 800dc9a:	f009 fae4 	bl	8017266 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	2201      	movs	r2, #1
 800dca2:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800dcac:	681b      	ldr	r3, [r3, #0]
 800dcae:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800dcb0:	68fb      	ldr	r3, [r7, #12]
 800dcb2:	2200      	movs	r2, #0
 800dcb4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800dcb8:	68fb      	ldr	r3, [r7, #12]
 800dcba:	2200      	movs	r2, #0
 800dcbc:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	7c1b      	ldrb	r3, [r3, #16]
 800dcc4:	2b00      	cmp	r3, #0
 800dcc6:	d109      	bne.n	800dcdc <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800dcc8:	68fb      	ldr	r3, [r7, #12]
 800dcca:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800dcce:	f44f 7300 	mov.w	r3, #512	; 0x200
 800dcd2:	2101      	movs	r1, #1
 800dcd4:	6878      	ldr	r0, [r7, #4]
 800dcd6:	f009 fbb5 	bl	8017444 <USBD_LL_PrepareReceive>
 800dcda:	e007      	b.n	800dcec <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800dcdc:	68fb      	ldr	r3, [r7, #12]
 800dcde:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800dce2:	2340      	movs	r3, #64	; 0x40
 800dce4:	2101      	movs	r1, #1
 800dce6:	6878      	ldr	r0, [r7, #4]
 800dce8:	f009 fbac 	bl	8017444 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800dcec:	2300      	movs	r3, #0
}
 800dcee:	4618      	mov	r0, r3
 800dcf0:	3710      	adds	r7, #16
 800dcf2:	46bd      	mov	sp, r7
 800dcf4:	bd80      	pop	{r7, pc}

0800dcf6 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800dcf6:	b580      	push	{r7, lr}
 800dcf8:	b082      	sub	sp, #8
 800dcfa:	af00      	add	r7, sp, #0
 800dcfc:	6078      	str	r0, [r7, #4]
 800dcfe:	460b      	mov	r3, r1
 800dd00:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800dd02:	2181      	movs	r1, #129	; 0x81
 800dd04:	6878      	ldr	r0, [r7, #4]
 800dd06:	f009 fad4 	bl	80172b2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	2200      	movs	r2, #0
 800dd0e:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800dd10:	2101      	movs	r1, #1
 800dd12:	6878      	ldr	r0, [r7, #4]
 800dd14:	f009 facd 	bl	80172b2 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	2200      	movs	r2, #0
 800dd1c:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800dd20:	2182      	movs	r1, #130	; 0x82
 800dd22:	6878      	ldr	r0, [r7, #4]
 800dd24:	f009 fac5 	bl	80172b2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	2200      	movs	r2, #0
 800dd2c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	2200      	movs	r2, #0
 800dd34:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800dd3e:	2b00      	cmp	r3, #0
 800dd40:	d00e      	beq.n	800dd60 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800dd48:	685b      	ldr	r3, [r3, #4]
 800dd4a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800dd52:	4618      	mov	r0, r3
 800dd54:	f009 fbb8 	bl	80174c8 <USBD_static_free>
    pdev->pClassData = NULL;
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	2200      	movs	r2, #0
 800dd5c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800dd60:	2300      	movs	r3, #0
}
 800dd62:	4618      	mov	r0, r3
 800dd64:	3708      	adds	r7, #8
 800dd66:	46bd      	mov	sp, r7
 800dd68:	bd80      	pop	{r7, pc}
	...

0800dd6c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800dd6c:	b580      	push	{r7, lr}
 800dd6e:	b086      	sub	sp, #24
 800dd70:	af00      	add	r7, sp, #0
 800dd72:	6078      	str	r0, [r7, #4]
 800dd74:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800dd7c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800dd7e:	2300      	movs	r3, #0
 800dd80:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800dd82:	2300      	movs	r3, #0
 800dd84:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800dd86:	2300      	movs	r3, #0
 800dd88:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800dd8a:	693b      	ldr	r3, [r7, #16]
 800dd8c:	2b00      	cmp	r3, #0
 800dd8e:	d101      	bne.n	800dd94 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800dd90:	2303      	movs	r3, #3
 800dd92:	e0af      	b.n	800def4 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800dd94:	683b      	ldr	r3, [r7, #0]
 800dd96:	781b      	ldrb	r3, [r3, #0]
 800dd98:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800dd9c:	2b00      	cmp	r3, #0
 800dd9e:	d03f      	beq.n	800de20 <USBD_CDC_Setup+0xb4>
 800dda0:	2b20      	cmp	r3, #32
 800dda2:	f040 809f 	bne.w	800dee4 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800dda6:	683b      	ldr	r3, [r7, #0]
 800dda8:	88db      	ldrh	r3, [r3, #6]
 800ddaa:	2b00      	cmp	r3, #0
 800ddac:	d02e      	beq.n	800de0c <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800ddae:	683b      	ldr	r3, [r7, #0]
 800ddb0:	781b      	ldrb	r3, [r3, #0]
 800ddb2:	b25b      	sxtb	r3, r3
 800ddb4:	2b00      	cmp	r3, #0
 800ddb6:	da16      	bge.n	800dde6 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ddbe:	689b      	ldr	r3, [r3, #8]
 800ddc0:	683a      	ldr	r2, [r7, #0]
 800ddc2:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800ddc4:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ddc6:	683a      	ldr	r2, [r7, #0]
 800ddc8:	88d2      	ldrh	r2, [r2, #6]
 800ddca:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800ddcc:	683b      	ldr	r3, [r7, #0]
 800ddce:	88db      	ldrh	r3, [r3, #6]
 800ddd0:	2b07      	cmp	r3, #7
 800ddd2:	bf28      	it	cs
 800ddd4:	2307      	movcs	r3, #7
 800ddd6:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800ddd8:	693b      	ldr	r3, [r7, #16]
 800ddda:	89fa      	ldrh	r2, [r7, #14]
 800dddc:	4619      	mov	r1, r3
 800ddde:	6878      	ldr	r0, [r7, #4]
 800dde0:	f001 fb19 	bl	800f416 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800dde4:	e085      	b.n	800def2 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800dde6:	683b      	ldr	r3, [r7, #0]
 800dde8:	785a      	ldrb	r2, [r3, #1]
 800ddea:	693b      	ldr	r3, [r7, #16]
 800ddec:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800ddf0:	683b      	ldr	r3, [r7, #0]
 800ddf2:	88db      	ldrh	r3, [r3, #6]
 800ddf4:	b2da      	uxtb	r2, r3
 800ddf6:	693b      	ldr	r3, [r7, #16]
 800ddf8:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800ddfc:	6939      	ldr	r1, [r7, #16]
 800ddfe:	683b      	ldr	r3, [r7, #0]
 800de00:	88db      	ldrh	r3, [r3, #6]
 800de02:	461a      	mov	r2, r3
 800de04:	6878      	ldr	r0, [r7, #4]
 800de06:	f001 fb32 	bl	800f46e <USBD_CtlPrepareRx>
      break;
 800de0a:	e072      	b.n	800def2 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800de12:	689b      	ldr	r3, [r3, #8]
 800de14:	683a      	ldr	r2, [r7, #0]
 800de16:	7850      	ldrb	r0, [r2, #1]
 800de18:	2200      	movs	r2, #0
 800de1a:	6839      	ldr	r1, [r7, #0]
 800de1c:	4798      	blx	r3
      break;
 800de1e:	e068      	b.n	800def2 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800de20:	683b      	ldr	r3, [r7, #0]
 800de22:	785b      	ldrb	r3, [r3, #1]
 800de24:	2b0b      	cmp	r3, #11
 800de26:	d852      	bhi.n	800dece <USBD_CDC_Setup+0x162>
 800de28:	a201      	add	r2, pc, #4	; (adr r2, 800de30 <USBD_CDC_Setup+0xc4>)
 800de2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de2e:	bf00      	nop
 800de30:	0800de61 	.word	0x0800de61
 800de34:	0800dedd 	.word	0x0800dedd
 800de38:	0800decf 	.word	0x0800decf
 800de3c:	0800decf 	.word	0x0800decf
 800de40:	0800decf 	.word	0x0800decf
 800de44:	0800decf 	.word	0x0800decf
 800de48:	0800decf 	.word	0x0800decf
 800de4c:	0800decf 	.word	0x0800decf
 800de50:	0800decf 	.word	0x0800decf
 800de54:	0800decf 	.word	0x0800decf
 800de58:	0800de8b 	.word	0x0800de8b
 800de5c:	0800deb5 	.word	0x0800deb5
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800de66:	b2db      	uxtb	r3, r3
 800de68:	2b03      	cmp	r3, #3
 800de6a:	d107      	bne.n	800de7c <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800de6c:	f107 030a 	add.w	r3, r7, #10
 800de70:	2202      	movs	r2, #2
 800de72:	4619      	mov	r1, r3
 800de74:	6878      	ldr	r0, [r7, #4]
 800de76:	f001 face 	bl	800f416 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800de7a:	e032      	b.n	800dee2 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800de7c:	6839      	ldr	r1, [r7, #0]
 800de7e:	6878      	ldr	r0, [r7, #4]
 800de80:	f001 fa58 	bl	800f334 <USBD_CtlError>
            ret = USBD_FAIL;
 800de84:	2303      	movs	r3, #3
 800de86:	75fb      	strb	r3, [r7, #23]
          break;
 800de88:	e02b      	b.n	800dee2 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800de90:	b2db      	uxtb	r3, r3
 800de92:	2b03      	cmp	r3, #3
 800de94:	d107      	bne.n	800dea6 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800de96:	f107 030d 	add.w	r3, r7, #13
 800de9a:	2201      	movs	r2, #1
 800de9c:	4619      	mov	r1, r3
 800de9e:	6878      	ldr	r0, [r7, #4]
 800dea0:	f001 fab9 	bl	800f416 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800dea4:	e01d      	b.n	800dee2 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800dea6:	6839      	ldr	r1, [r7, #0]
 800dea8:	6878      	ldr	r0, [r7, #4]
 800deaa:	f001 fa43 	bl	800f334 <USBD_CtlError>
            ret = USBD_FAIL;
 800deae:	2303      	movs	r3, #3
 800deb0:	75fb      	strb	r3, [r7, #23]
          break;
 800deb2:	e016      	b.n	800dee2 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800deba:	b2db      	uxtb	r3, r3
 800debc:	2b03      	cmp	r3, #3
 800debe:	d00f      	beq.n	800dee0 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800dec0:	6839      	ldr	r1, [r7, #0]
 800dec2:	6878      	ldr	r0, [r7, #4]
 800dec4:	f001 fa36 	bl	800f334 <USBD_CtlError>
            ret = USBD_FAIL;
 800dec8:	2303      	movs	r3, #3
 800deca:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800decc:	e008      	b.n	800dee0 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800dece:	6839      	ldr	r1, [r7, #0]
 800ded0:	6878      	ldr	r0, [r7, #4]
 800ded2:	f001 fa2f 	bl	800f334 <USBD_CtlError>
          ret = USBD_FAIL;
 800ded6:	2303      	movs	r3, #3
 800ded8:	75fb      	strb	r3, [r7, #23]
          break;
 800deda:	e002      	b.n	800dee2 <USBD_CDC_Setup+0x176>
          break;
 800dedc:	bf00      	nop
 800dede:	e008      	b.n	800def2 <USBD_CDC_Setup+0x186>
          break;
 800dee0:	bf00      	nop
      }
      break;
 800dee2:	e006      	b.n	800def2 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800dee4:	6839      	ldr	r1, [r7, #0]
 800dee6:	6878      	ldr	r0, [r7, #4]
 800dee8:	f001 fa24 	bl	800f334 <USBD_CtlError>
      ret = USBD_FAIL;
 800deec:	2303      	movs	r3, #3
 800deee:	75fb      	strb	r3, [r7, #23]
      break;
 800def0:	bf00      	nop
  }

  return (uint8_t)ret;
 800def2:	7dfb      	ldrb	r3, [r7, #23]
}
 800def4:	4618      	mov	r0, r3
 800def6:	3718      	adds	r7, #24
 800def8:	46bd      	mov	sp, r7
 800defa:	bd80      	pop	{r7, pc}

0800defc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800defc:	b580      	push	{r7, lr}
 800defe:	b084      	sub	sp, #16
 800df00:	af00      	add	r7, sp, #0
 800df02:	6078      	str	r0, [r7, #4]
 800df04:	460b      	mov	r3, r1
 800df06:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800df0e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800df16:	2b00      	cmp	r3, #0
 800df18:	d101      	bne.n	800df1e <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800df1a:	2303      	movs	r3, #3
 800df1c:	e04f      	b.n	800dfbe <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800df24:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800df26:	78fa      	ldrb	r2, [r7, #3]
 800df28:	6879      	ldr	r1, [r7, #4]
 800df2a:	4613      	mov	r3, r2
 800df2c:	009b      	lsls	r3, r3, #2
 800df2e:	4413      	add	r3, r2
 800df30:	009b      	lsls	r3, r3, #2
 800df32:	440b      	add	r3, r1
 800df34:	3318      	adds	r3, #24
 800df36:	681b      	ldr	r3, [r3, #0]
 800df38:	2b00      	cmp	r3, #0
 800df3a:	d029      	beq.n	800df90 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800df3c:	78fa      	ldrb	r2, [r7, #3]
 800df3e:	6879      	ldr	r1, [r7, #4]
 800df40:	4613      	mov	r3, r2
 800df42:	009b      	lsls	r3, r3, #2
 800df44:	4413      	add	r3, r2
 800df46:	009b      	lsls	r3, r3, #2
 800df48:	440b      	add	r3, r1
 800df4a:	3318      	adds	r3, #24
 800df4c:	681a      	ldr	r2, [r3, #0]
 800df4e:	78f9      	ldrb	r1, [r7, #3]
 800df50:	68f8      	ldr	r0, [r7, #12]
 800df52:	460b      	mov	r3, r1
 800df54:	00db      	lsls	r3, r3, #3
 800df56:	1a5b      	subs	r3, r3, r1
 800df58:	009b      	lsls	r3, r3, #2
 800df5a:	4403      	add	r3, r0
 800df5c:	3344      	adds	r3, #68	; 0x44
 800df5e:	681b      	ldr	r3, [r3, #0]
 800df60:	fbb2 f1f3 	udiv	r1, r2, r3
 800df64:	fb03 f301 	mul.w	r3, r3, r1
 800df68:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800df6a:	2b00      	cmp	r3, #0
 800df6c:	d110      	bne.n	800df90 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800df6e:	78fa      	ldrb	r2, [r7, #3]
 800df70:	6879      	ldr	r1, [r7, #4]
 800df72:	4613      	mov	r3, r2
 800df74:	009b      	lsls	r3, r3, #2
 800df76:	4413      	add	r3, r2
 800df78:	009b      	lsls	r3, r3, #2
 800df7a:	440b      	add	r3, r1
 800df7c:	3318      	adds	r3, #24
 800df7e:	2200      	movs	r2, #0
 800df80:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800df82:	78f9      	ldrb	r1, [r7, #3]
 800df84:	2300      	movs	r3, #0
 800df86:	2200      	movs	r2, #0
 800df88:	6878      	ldr	r0, [r7, #4]
 800df8a:	f009 fa3a 	bl	8017402 <USBD_LL_Transmit>
 800df8e:	e015      	b.n	800dfbc <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800df90:	68bb      	ldr	r3, [r7, #8]
 800df92:	2200      	movs	r2, #0
 800df94:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800df9e:	691b      	ldr	r3, [r3, #16]
 800dfa0:	2b00      	cmp	r3, #0
 800dfa2:	d00b      	beq.n	800dfbc <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800dfaa:	691b      	ldr	r3, [r3, #16]
 800dfac:	68ba      	ldr	r2, [r7, #8]
 800dfae:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800dfb2:	68ba      	ldr	r2, [r7, #8]
 800dfb4:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800dfb8:	78fa      	ldrb	r2, [r7, #3]
 800dfba:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800dfbc:	2300      	movs	r3, #0
}
 800dfbe:	4618      	mov	r0, r3
 800dfc0:	3710      	adds	r7, #16
 800dfc2:	46bd      	mov	sp, r7
 800dfc4:	bd80      	pop	{r7, pc}

0800dfc6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800dfc6:	b580      	push	{r7, lr}
 800dfc8:	b084      	sub	sp, #16
 800dfca:	af00      	add	r7, sp, #0
 800dfcc:	6078      	str	r0, [r7, #4]
 800dfce:	460b      	mov	r3, r1
 800dfd0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800dfd8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800dfe0:	2b00      	cmp	r3, #0
 800dfe2:	d101      	bne.n	800dfe8 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800dfe4:	2303      	movs	r3, #3
 800dfe6:	e015      	b.n	800e014 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800dfe8:	78fb      	ldrb	r3, [r7, #3]
 800dfea:	4619      	mov	r1, r3
 800dfec:	6878      	ldr	r0, [r7, #4]
 800dfee:	f009 fa4a 	bl	8017486 <USBD_LL_GetRxDataSize>
 800dff2:	4602      	mov	r2, r0
 800dff4:	68fb      	ldr	r3, [r7, #12]
 800dff6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e000:	68db      	ldr	r3, [r3, #12]
 800e002:	68fa      	ldr	r2, [r7, #12]
 800e004:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800e008:	68fa      	ldr	r2, [r7, #12]
 800e00a:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800e00e:	4611      	mov	r1, r2
 800e010:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800e012:	2300      	movs	r3, #0
}
 800e014:	4618      	mov	r0, r3
 800e016:	3710      	adds	r7, #16
 800e018:	46bd      	mov	sp, r7
 800e01a:	bd80      	pop	{r7, pc}

0800e01c <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800e01c:	b580      	push	{r7, lr}
 800e01e:	b084      	sub	sp, #16
 800e020:	af00      	add	r7, sp, #0
 800e022:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e02a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800e02c:	68fb      	ldr	r3, [r7, #12]
 800e02e:	2b00      	cmp	r3, #0
 800e030:	d101      	bne.n	800e036 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800e032:	2303      	movs	r3, #3
 800e034:	e01b      	b.n	800e06e <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e03c:	2b00      	cmp	r3, #0
 800e03e:	d015      	beq.n	800e06c <USBD_CDC_EP0_RxReady+0x50>
 800e040:	68fb      	ldr	r3, [r7, #12]
 800e042:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800e046:	2bff      	cmp	r3, #255	; 0xff
 800e048:	d010      	beq.n	800e06c <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e050:	689b      	ldr	r3, [r3, #8]
 800e052:	68fa      	ldr	r2, [r7, #12]
 800e054:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800e058:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800e05a:	68fa      	ldr	r2, [r7, #12]
 800e05c:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800e060:	b292      	uxth	r2, r2
 800e062:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800e064:	68fb      	ldr	r3, [r7, #12]
 800e066:	22ff      	movs	r2, #255	; 0xff
 800e068:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800e06c:	2300      	movs	r3, #0
}
 800e06e:	4618      	mov	r0, r3
 800e070:	3710      	adds	r7, #16
 800e072:	46bd      	mov	sp, r7
 800e074:	bd80      	pop	{r7, pc}
	...

0800e078 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800e078:	b480      	push	{r7}
 800e07a:	b083      	sub	sp, #12
 800e07c:	af00      	add	r7, sp, #0
 800e07e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	2243      	movs	r2, #67	; 0x43
 800e084:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800e086:	4b03      	ldr	r3, [pc, #12]	; (800e094 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800e088:	4618      	mov	r0, r3
 800e08a:	370c      	adds	r7, #12
 800e08c:	46bd      	mov	sp, r7
 800e08e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e092:	4770      	bx	lr
 800e094:	200000d8 	.word	0x200000d8

0800e098 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800e098:	b480      	push	{r7}
 800e09a:	b083      	sub	sp, #12
 800e09c:	af00      	add	r7, sp, #0
 800e09e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	2243      	movs	r2, #67	; 0x43
 800e0a4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800e0a6:	4b03      	ldr	r3, [pc, #12]	; (800e0b4 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800e0a8:	4618      	mov	r0, r3
 800e0aa:	370c      	adds	r7, #12
 800e0ac:	46bd      	mov	sp, r7
 800e0ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0b2:	4770      	bx	lr
 800e0b4:	20000094 	.word	0x20000094

0800e0b8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800e0b8:	b480      	push	{r7}
 800e0ba:	b083      	sub	sp, #12
 800e0bc:	af00      	add	r7, sp, #0
 800e0be:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	2243      	movs	r2, #67	; 0x43
 800e0c4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800e0c6:	4b03      	ldr	r3, [pc, #12]	; (800e0d4 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800e0c8:	4618      	mov	r0, r3
 800e0ca:	370c      	adds	r7, #12
 800e0cc:	46bd      	mov	sp, r7
 800e0ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0d2:	4770      	bx	lr
 800e0d4:	2000011c 	.word	0x2000011c

0800e0d8 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800e0d8:	b480      	push	{r7}
 800e0da:	b083      	sub	sp, #12
 800e0dc:	af00      	add	r7, sp, #0
 800e0de:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	220a      	movs	r2, #10
 800e0e4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800e0e6:	4b03      	ldr	r3, [pc, #12]	; (800e0f4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800e0e8:	4618      	mov	r0, r3
 800e0ea:	370c      	adds	r7, #12
 800e0ec:	46bd      	mov	sp, r7
 800e0ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0f2:	4770      	bx	lr
 800e0f4:	20000050 	.word	0x20000050

0800e0f8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800e0f8:	b480      	push	{r7}
 800e0fa:	b083      	sub	sp, #12
 800e0fc:	af00      	add	r7, sp, #0
 800e0fe:	6078      	str	r0, [r7, #4]
 800e100:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800e102:	683b      	ldr	r3, [r7, #0]
 800e104:	2b00      	cmp	r3, #0
 800e106:	d101      	bne.n	800e10c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800e108:	2303      	movs	r3, #3
 800e10a:	e004      	b.n	800e116 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	683a      	ldr	r2, [r7, #0]
 800e110:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800e114:	2300      	movs	r3, #0
}
 800e116:	4618      	mov	r0, r3
 800e118:	370c      	adds	r7, #12
 800e11a:	46bd      	mov	sp, r7
 800e11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e120:	4770      	bx	lr

0800e122 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800e122:	b480      	push	{r7}
 800e124:	b087      	sub	sp, #28
 800e126:	af00      	add	r7, sp, #0
 800e128:	60f8      	str	r0, [r7, #12]
 800e12a:	60b9      	str	r1, [r7, #8]
 800e12c:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e12e:	68fb      	ldr	r3, [r7, #12]
 800e130:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e134:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800e136:	697b      	ldr	r3, [r7, #20]
 800e138:	2b00      	cmp	r3, #0
 800e13a:	d101      	bne.n	800e140 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800e13c:	2303      	movs	r3, #3
 800e13e:	e008      	b.n	800e152 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800e140:	697b      	ldr	r3, [r7, #20]
 800e142:	68ba      	ldr	r2, [r7, #8]
 800e144:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800e148:	697b      	ldr	r3, [r7, #20]
 800e14a:	687a      	ldr	r2, [r7, #4]
 800e14c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800e150:	2300      	movs	r3, #0
}
 800e152:	4618      	mov	r0, r3
 800e154:	371c      	adds	r7, #28
 800e156:	46bd      	mov	sp, r7
 800e158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e15c:	4770      	bx	lr

0800e15e <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800e15e:	b480      	push	{r7}
 800e160:	b085      	sub	sp, #20
 800e162:	af00      	add	r7, sp, #0
 800e164:	6078      	str	r0, [r7, #4]
 800e166:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e16e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800e170:	68fb      	ldr	r3, [r7, #12]
 800e172:	2b00      	cmp	r3, #0
 800e174:	d101      	bne.n	800e17a <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800e176:	2303      	movs	r3, #3
 800e178:	e004      	b.n	800e184 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800e17a:	68fb      	ldr	r3, [r7, #12]
 800e17c:	683a      	ldr	r2, [r7, #0]
 800e17e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800e182:	2300      	movs	r3, #0
}
 800e184:	4618      	mov	r0, r3
 800e186:	3714      	adds	r7, #20
 800e188:	46bd      	mov	sp, r7
 800e18a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e18e:	4770      	bx	lr

0800e190 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800e190:	b580      	push	{r7, lr}
 800e192:	b084      	sub	sp, #16
 800e194:	af00      	add	r7, sp, #0
 800e196:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e19e:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800e1a0:	2301      	movs	r3, #1
 800e1a2:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e1aa:	2b00      	cmp	r3, #0
 800e1ac:	d101      	bne.n	800e1b2 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e1ae:	2303      	movs	r3, #3
 800e1b0:	e01a      	b.n	800e1e8 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800e1b2:	68bb      	ldr	r3, [r7, #8]
 800e1b4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800e1b8:	2b00      	cmp	r3, #0
 800e1ba:	d114      	bne.n	800e1e6 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800e1bc:	68bb      	ldr	r3, [r7, #8]
 800e1be:	2201      	movs	r2, #1
 800e1c0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800e1c4:	68bb      	ldr	r3, [r7, #8]
 800e1c6:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800e1ce:	68bb      	ldr	r3, [r7, #8]
 800e1d0:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800e1d4:	68bb      	ldr	r3, [r7, #8]
 800e1d6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800e1da:	2181      	movs	r1, #129	; 0x81
 800e1dc:	6878      	ldr	r0, [r7, #4]
 800e1de:	f009 f910 	bl	8017402 <USBD_LL_Transmit>

    ret = USBD_OK;
 800e1e2:	2300      	movs	r3, #0
 800e1e4:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800e1e6:	7bfb      	ldrb	r3, [r7, #15]
}
 800e1e8:	4618      	mov	r0, r3
 800e1ea:	3710      	adds	r7, #16
 800e1ec:	46bd      	mov	sp, r7
 800e1ee:	bd80      	pop	{r7, pc}

0800e1f0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800e1f0:	b580      	push	{r7, lr}
 800e1f2:	b084      	sub	sp, #16
 800e1f4:	af00      	add	r7, sp, #0
 800e1f6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e1fe:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e206:	2b00      	cmp	r3, #0
 800e208:	d101      	bne.n	800e20e <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800e20a:	2303      	movs	r3, #3
 800e20c:	e016      	b.n	800e23c <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	7c1b      	ldrb	r3, [r3, #16]
 800e212:	2b00      	cmp	r3, #0
 800e214:	d109      	bne.n	800e22a <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e216:	68fb      	ldr	r3, [r7, #12]
 800e218:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800e21c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e220:	2101      	movs	r1, #1
 800e222:	6878      	ldr	r0, [r7, #4]
 800e224:	f009 f90e 	bl	8017444 <USBD_LL_PrepareReceive>
 800e228:	e007      	b.n	800e23a <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e22a:	68fb      	ldr	r3, [r7, #12]
 800e22c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800e230:	2340      	movs	r3, #64	; 0x40
 800e232:	2101      	movs	r1, #1
 800e234:	6878      	ldr	r0, [r7, #4]
 800e236:	f009 f905 	bl	8017444 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800e23a:	2300      	movs	r3, #0
}
 800e23c:	4618      	mov	r0, r3
 800e23e:	3710      	adds	r7, #16
 800e240:	46bd      	mov	sp, r7
 800e242:	bd80      	pop	{r7, pc}

0800e244 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800e244:	b580      	push	{r7, lr}
 800e246:	b086      	sub	sp, #24
 800e248:	af00      	add	r7, sp, #0
 800e24a:	60f8      	str	r0, [r7, #12]
 800e24c:	60b9      	str	r1, [r7, #8]
 800e24e:	4613      	mov	r3, r2
 800e250:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800e252:	68fb      	ldr	r3, [r7, #12]
 800e254:	2b00      	cmp	r3, #0
 800e256:	d101      	bne.n	800e25c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800e258:	2303      	movs	r3, #3
 800e25a:	e01f      	b.n	800e29c <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800e25c:	68fb      	ldr	r3, [r7, #12]
 800e25e:	2200      	movs	r2, #0
 800e260:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800e264:	68fb      	ldr	r3, [r7, #12]
 800e266:	2200      	movs	r2, #0
 800e268:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 800e26c:	68fb      	ldr	r3, [r7, #12]
 800e26e:	2200      	movs	r2, #0
 800e270:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800e274:	68bb      	ldr	r3, [r7, #8]
 800e276:	2b00      	cmp	r3, #0
 800e278:	d003      	beq.n	800e282 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800e27a:	68fb      	ldr	r3, [r7, #12]
 800e27c:	68ba      	ldr	r2, [r7, #8]
 800e27e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e282:	68fb      	ldr	r3, [r7, #12]
 800e284:	2201      	movs	r2, #1
 800e286:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800e28a:	68fb      	ldr	r3, [r7, #12]
 800e28c:	79fa      	ldrb	r2, [r7, #7]
 800e28e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800e290:	68f8      	ldr	r0, [r7, #12]
 800e292:	f008 ff81 	bl	8017198 <USBD_LL_Init>
 800e296:	4603      	mov	r3, r0
 800e298:	75fb      	strb	r3, [r7, #23]

  return ret;
 800e29a:	7dfb      	ldrb	r3, [r7, #23]
}
 800e29c:	4618      	mov	r0, r3
 800e29e:	3718      	adds	r7, #24
 800e2a0:	46bd      	mov	sp, r7
 800e2a2:	bd80      	pop	{r7, pc}

0800e2a4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800e2a4:	b580      	push	{r7, lr}
 800e2a6:	b084      	sub	sp, #16
 800e2a8:	af00      	add	r7, sp, #0
 800e2aa:	6078      	str	r0, [r7, #4]
 800e2ac:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e2ae:	2300      	movs	r3, #0
 800e2b0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800e2b2:	683b      	ldr	r3, [r7, #0]
 800e2b4:	2b00      	cmp	r3, #0
 800e2b6:	d101      	bne.n	800e2bc <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800e2b8:	2303      	movs	r3, #3
 800e2ba:	e016      	b.n	800e2ea <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	683a      	ldr	r2, [r7, #0]
 800e2c0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e2ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e2cc:	2b00      	cmp	r3, #0
 800e2ce:	d00b      	beq.n	800e2e8 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e2d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e2d8:	f107 020e 	add.w	r2, r7, #14
 800e2dc:	4610      	mov	r0, r2
 800e2de:	4798      	blx	r3
 800e2e0:	4602      	mov	r2, r0
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800e2e8:	2300      	movs	r3, #0
}
 800e2ea:	4618      	mov	r0, r3
 800e2ec:	3710      	adds	r7, #16
 800e2ee:	46bd      	mov	sp, r7
 800e2f0:	bd80      	pop	{r7, pc}

0800e2f2 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800e2f2:	b580      	push	{r7, lr}
 800e2f4:	b082      	sub	sp, #8
 800e2f6:	af00      	add	r7, sp, #0
 800e2f8:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800e2fa:	6878      	ldr	r0, [r7, #4]
 800e2fc:	f008 ff98 	bl	8017230 <USBD_LL_Start>
 800e300:	4603      	mov	r3, r0
}
 800e302:	4618      	mov	r0, r3
 800e304:	3708      	adds	r7, #8
 800e306:	46bd      	mov	sp, r7
 800e308:	bd80      	pop	{r7, pc}

0800e30a <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800e30a:	b480      	push	{r7}
 800e30c:	b083      	sub	sp, #12
 800e30e:	af00      	add	r7, sp, #0
 800e310:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e312:	2300      	movs	r3, #0
}
 800e314:	4618      	mov	r0, r3
 800e316:	370c      	adds	r7, #12
 800e318:	46bd      	mov	sp, r7
 800e31a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e31e:	4770      	bx	lr

0800e320 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e320:	b580      	push	{r7, lr}
 800e322:	b084      	sub	sp, #16
 800e324:	af00      	add	r7, sp, #0
 800e326:	6078      	str	r0, [r7, #4]
 800e328:	460b      	mov	r3, r1
 800e32a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800e32c:	2303      	movs	r3, #3
 800e32e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800e330:	687b      	ldr	r3, [r7, #4]
 800e332:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e336:	2b00      	cmp	r3, #0
 800e338:	d009      	beq.n	800e34e <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e340:	681b      	ldr	r3, [r3, #0]
 800e342:	78fa      	ldrb	r2, [r7, #3]
 800e344:	4611      	mov	r1, r2
 800e346:	6878      	ldr	r0, [r7, #4]
 800e348:	4798      	blx	r3
 800e34a:	4603      	mov	r3, r0
 800e34c:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800e34e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e350:	4618      	mov	r0, r3
 800e352:	3710      	adds	r7, #16
 800e354:	46bd      	mov	sp, r7
 800e356:	bd80      	pop	{r7, pc}

0800e358 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e358:	b580      	push	{r7, lr}
 800e35a:	b082      	sub	sp, #8
 800e35c:	af00      	add	r7, sp, #0
 800e35e:	6078      	str	r0, [r7, #4]
 800e360:	460b      	mov	r3, r1
 800e362:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e36a:	2b00      	cmp	r3, #0
 800e36c:	d007      	beq.n	800e37e <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800e36e:	687b      	ldr	r3, [r7, #4]
 800e370:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e374:	685b      	ldr	r3, [r3, #4]
 800e376:	78fa      	ldrb	r2, [r7, #3]
 800e378:	4611      	mov	r1, r2
 800e37a:	6878      	ldr	r0, [r7, #4]
 800e37c:	4798      	blx	r3
  }

  return USBD_OK;
 800e37e:	2300      	movs	r3, #0
}
 800e380:	4618      	mov	r0, r3
 800e382:	3708      	adds	r7, #8
 800e384:	46bd      	mov	sp, r7
 800e386:	bd80      	pop	{r7, pc}

0800e388 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800e388:	b580      	push	{r7, lr}
 800e38a:	b084      	sub	sp, #16
 800e38c:	af00      	add	r7, sp, #0
 800e38e:	6078      	str	r0, [r7, #4]
 800e390:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800e398:	6839      	ldr	r1, [r7, #0]
 800e39a:	4618      	mov	r0, r3
 800e39c:	f000 ff90 	bl	800f2c0 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	2201      	movs	r2, #1
 800e3a4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800e3ae:	461a      	mov	r2, r3
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800e3b6:	687b      	ldr	r3, [r7, #4]
 800e3b8:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800e3bc:	f003 031f 	and.w	r3, r3, #31
 800e3c0:	2b02      	cmp	r3, #2
 800e3c2:	d01a      	beq.n	800e3fa <USBD_LL_SetupStage+0x72>
 800e3c4:	2b02      	cmp	r3, #2
 800e3c6:	d822      	bhi.n	800e40e <USBD_LL_SetupStage+0x86>
 800e3c8:	2b00      	cmp	r3, #0
 800e3ca:	d002      	beq.n	800e3d2 <USBD_LL_SetupStage+0x4a>
 800e3cc:	2b01      	cmp	r3, #1
 800e3ce:	d00a      	beq.n	800e3e6 <USBD_LL_SetupStage+0x5e>
 800e3d0:	e01d      	b.n	800e40e <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800e3d8:	4619      	mov	r1, r3
 800e3da:	6878      	ldr	r0, [r7, #4]
 800e3dc:	f000 fa62 	bl	800e8a4 <USBD_StdDevReq>
 800e3e0:	4603      	mov	r3, r0
 800e3e2:	73fb      	strb	r3, [r7, #15]
      break;
 800e3e4:	e020      	b.n	800e428 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800e3ec:	4619      	mov	r1, r3
 800e3ee:	6878      	ldr	r0, [r7, #4]
 800e3f0:	f000 fac6 	bl	800e980 <USBD_StdItfReq>
 800e3f4:	4603      	mov	r3, r0
 800e3f6:	73fb      	strb	r3, [r7, #15]
      break;
 800e3f8:	e016      	b.n	800e428 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800e3fa:	687b      	ldr	r3, [r7, #4]
 800e3fc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800e400:	4619      	mov	r1, r3
 800e402:	6878      	ldr	r0, [r7, #4]
 800e404:	f000 fb05 	bl	800ea12 <USBD_StdEPReq>
 800e408:	4603      	mov	r3, r0
 800e40a:	73fb      	strb	r3, [r7, #15]
      break;
 800e40c:	e00c      	b.n	800e428 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800e414:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800e418:	b2db      	uxtb	r3, r3
 800e41a:	4619      	mov	r1, r3
 800e41c:	6878      	ldr	r0, [r7, #4]
 800e41e:	f008 ff67 	bl	80172f0 <USBD_LL_StallEP>
 800e422:	4603      	mov	r3, r0
 800e424:	73fb      	strb	r3, [r7, #15]
      break;
 800e426:	bf00      	nop
  }

  return ret;
 800e428:	7bfb      	ldrb	r3, [r7, #15]
}
 800e42a:	4618      	mov	r0, r3
 800e42c:	3710      	adds	r7, #16
 800e42e:	46bd      	mov	sp, r7
 800e430:	bd80      	pop	{r7, pc}

0800e432 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800e432:	b580      	push	{r7, lr}
 800e434:	b086      	sub	sp, #24
 800e436:	af00      	add	r7, sp, #0
 800e438:	60f8      	str	r0, [r7, #12]
 800e43a:	460b      	mov	r3, r1
 800e43c:	607a      	str	r2, [r7, #4]
 800e43e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800e440:	7afb      	ldrb	r3, [r7, #11]
 800e442:	2b00      	cmp	r3, #0
 800e444:	d138      	bne.n	800e4b8 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800e446:	68fb      	ldr	r3, [r7, #12]
 800e448:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800e44c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800e44e:	68fb      	ldr	r3, [r7, #12]
 800e450:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800e454:	2b03      	cmp	r3, #3
 800e456:	d14a      	bne.n	800e4ee <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800e458:	693b      	ldr	r3, [r7, #16]
 800e45a:	689a      	ldr	r2, [r3, #8]
 800e45c:	693b      	ldr	r3, [r7, #16]
 800e45e:	68db      	ldr	r3, [r3, #12]
 800e460:	429a      	cmp	r2, r3
 800e462:	d913      	bls.n	800e48c <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800e464:	693b      	ldr	r3, [r7, #16]
 800e466:	689a      	ldr	r2, [r3, #8]
 800e468:	693b      	ldr	r3, [r7, #16]
 800e46a:	68db      	ldr	r3, [r3, #12]
 800e46c:	1ad2      	subs	r2, r2, r3
 800e46e:	693b      	ldr	r3, [r7, #16]
 800e470:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800e472:	693b      	ldr	r3, [r7, #16]
 800e474:	68da      	ldr	r2, [r3, #12]
 800e476:	693b      	ldr	r3, [r7, #16]
 800e478:	689b      	ldr	r3, [r3, #8]
 800e47a:	4293      	cmp	r3, r2
 800e47c:	bf28      	it	cs
 800e47e:	4613      	movcs	r3, r2
 800e480:	461a      	mov	r2, r3
 800e482:	6879      	ldr	r1, [r7, #4]
 800e484:	68f8      	ldr	r0, [r7, #12]
 800e486:	f001 f80f 	bl	800f4a8 <USBD_CtlContinueRx>
 800e48a:	e030      	b.n	800e4ee <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e48c:	68fb      	ldr	r3, [r7, #12]
 800e48e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e492:	b2db      	uxtb	r3, r3
 800e494:	2b03      	cmp	r3, #3
 800e496:	d10b      	bne.n	800e4b0 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800e498:	68fb      	ldr	r3, [r7, #12]
 800e49a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e49e:	691b      	ldr	r3, [r3, #16]
 800e4a0:	2b00      	cmp	r3, #0
 800e4a2:	d005      	beq.n	800e4b0 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800e4a4:	68fb      	ldr	r3, [r7, #12]
 800e4a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e4aa:	691b      	ldr	r3, [r3, #16]
 800e4ac:	68f8      	ldr	r0, [r7, #12]
 800e4ae:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800e4b0:	68f8      	ldr	r0, [r7, #12]
 800e4b2:	f001 f80a 	bl	800f4ca <USBD_CtlSendStatus>
 800e4b6:	e01a      	b.n	800e4ee <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e4b8:	68fb      	ldr	r3, [r7, #12]
 800e4ba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e4be:	b2db      	uxtb	r3, r3
 800e4c0:	2b03      	cmp	r3, #3
 800e4c2:	d114      	bne.n	800e4ee <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800e4c4:	68fb      	ldr	r3, [r7, #12]
 800e4c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e4ca:	699b      	ldr	r3, [r3, #24]
 800e4cc:	2b00      	cmp	r3, #0
 800e4ce:	d00e      	beq.n	800e4ee <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800e4d0:	68fb      	ldr	r3, [r7, #12]
 800e4d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e4d6:	699b      	ldr	r3, [r3, #24]
 800e4d8:	7afa      	ldrb	r2, [r7, #11]
 800e4da:	4611      	mov	r1, r2
 800e4dc:	68f8      	ldr	r0, [r7, #12]
 800e4de:	4798      	blx	r3
 800e4e0:	4603      	mov	r3, r0
 800e4e2:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800e4e4:	7dfb      	ldrb	r3, [r7, #23]
 800e4e6:	2b00      	cmp	r3, #0
 800e4e8:	d001      	beq.n	800e4ee <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800e4ea:	7dfb      	ldrb	r3, [r7, #23]
 800e4ec:	e000      	b.n	800e4f0 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800e4ee:	2300      	movs	r3, #0
}
 800e4f0:	4618      	mov	r0, r3
 800e4f2:	3718      	adds	r7, #24
 800e4f4:	46bd      	mov	sp, r7
 800e4f6:	bd80      	pop	{r7, pc}

0800e4f8 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800e4f8:	b580      	push	{r7, lr}
 800e4fa:	b086      	sub	sp, #24
 800e4fc:	af00      	add	r7, sp, #0
 800e4fe:	60f8      	str	r0, [r7, #12]
 800e500:	460b      	mov	r3, r1
 800e502:	607a      	str	r2, [r7, #4]
 800e504:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800e506:	7afb      	ldrb	r3, [r7, #11]
 800e508:	2b00      	cmp	r3, #0
 800e50a:	d16b      	bne.n	800e5e4 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800e50c:	68fb      	ldr	r3, [r7, #12]
 800e50e:	3314      	adds	r3, #20
 800e510:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800e512:	68fb      	ldr	r3, [r7, #12]
 800e514:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800e518:	2b02      	cmp	r3, #2
 800e51a:	d156      	bne.n	800e5ca <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800e51c:	693b      	ldr	r3, [r7, #16]
 800e51e:	689a      	ldr	r2, [r3, #8]
 800e520:	693b      	ldr	r3, [r7, #16]
 800e522:	68db      	ldr	r3, [r3, #12]
 800e524:	429a      	cmp	r2, r3
 800e526:	d914      	bls.n	800e552 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800e528:	693b      	ldr	r3, [r7, #16]
 800e52a:	689a      	ldr	r2, [r3, #8]
 800e52c:	693b      	ldr	r3, [r7, #16]
 800e52e:	68db      	ldr	r3, [r3, #12]
 800e530:	1ad2      	subs	r2, r2, r3
 800e532:	693b      	ldr	r3, [r7, #16]
 800e534:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800e536:	693b      	ldr	r3, [r7, #16]
 800e538:	689b      	ldr	r3, [r3, #8]
 800e53a:	461a      	mov	r2, r3
 800e53c:	6879      	ldr	r1, [r7, #4]
 800e53e:	68f8      	ldr	r0, [r7, #12]
 800e540:	f000 ff84 	bl	800f44c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e544:	2300      	movs	r3, #0
 800e546:	2200      	movs	r2, #0
 800e548:	2100      	movs	r1, #0
 800e54a:	68f8      	ldr	r0, [r7, #12]
 800e54c:	f008 ff7a 	bl	8017444 <USBD_LL_PrepareReceive>
 800e550:	e03b      	b.n	800e5ca <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800e552:	693b      	ldr	r3, [r7, #16]
 800e554:	68da      	ldr	r2, [r3, #12]
 800e556:	693b      	ldr	r3, [r7, #16]
 800e558:	689b      	ldr	r3, [r3, #8]
 800e55a:	429a      	cmp	r2, r3
 800e55c:	d11c      	bne.n	800e598 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800e55e:	693b      	ldr	r3, [r7, #16]
 800e560:	685a      	ldr	r2, [r3, #4]
 800e562:	693b      	ldr	r3, [r7, #16]
 800e564:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800e566:	429a      	cmp	r2, r3
 800e568:	d316      	bcc.n	800e598 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800e56a:	693b      	ldr	r3, [r7, #16]
 800e56c:	685a      	ldr	r2, [r3, #4]
 800e56e:	68fb      	ldr	r3, [r7, #12]
 800e570:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800e574:	429a      	cmp	r2, r3
 800e576:	d20f      	bcs.n	800e598 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800e578:	2200      	movs	r2, #0
 800e57a:	2100      	movs	r1, #0
 800e57c:	68f8      	ldr	r0, [r7, #12]
 800e57e:	f000 ff65 	bl	800f44c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800e582:	68fb      	ldr	r3, [r7, #12]
 800e584:	2200      	movs	r2, #0
 800e586:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e58a:	2300      	movs	r3, #0
 800e58c:	2200      	movs	r2, #0
 800e58e:	2100      	movs	r1, #0
 800e590:	68f8      	ldr	r0, [r7, #12]
 800e592:	f008 ff57 	bl	8017444 <USBD_LL_PrepareReceive>
 800e596:	e018      	b.n	800e5ca <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e598:	68fb      	ldr	r3, [r7, #12]
 800e59a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e59e:	b2db      	uxtb	r3, r3
 800e5a0:	2b03      	cmp	r3, #3
 800e5a2:	d10b      	bne.n	800e5bc <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800e5a4:	68fb      	ldr	r3, [r7, #12]
 800e5a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e5aa:	68db      	ldr	r3, [r3, #12]
 800e5ac:	2b00      	cmp	r3, #0
 800e5ae:	d005      	beq.n	800e5bc <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800e5b0:	68fb      	ldr	r3, [r7, #12]
 800e5b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e5b6:	68db      	ldr	r3, [r3, #12]
 800e5b8:	68f8      	ldr	r0, [r7, #12]
 800e5ba:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800e5bc:	2180      	movs	r1, #128	; 0x80
 800e5be:	68f8      	ldr	r0, [r7, #12]
 800e5c0:	f008 fe96 	bl	80172f0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800e5c4:	68f8      	ldr	r0, [r7, #12]
 800e5c6:	f000 ff93 	bl	800f4f0 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800e5ca:	68fb      	ldr	r3, [r7, #12]
 800e5cc:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800e5d0:	2b01      	cmp	r3, #1
 800e5d2:	d122      	bne.n	800e61a <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800e5d4:	68f8      	ldr	r0, [r7, #12]
 800e5d6:	f7ff fe98 	bl	800e30a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800e5da:	68fb      	ldr	r3, [r7, #12]
 800e5dc:	2200      	movs	r2, #0
 800e5de:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800e5e2:	e01a      	b.n	800e61a <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e5e4:	68fb      	ldr	r3, [r7, #12]
 800e5e6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e5ea:	b2db      	uxtb	r3, r3
 800e5ec:	2b03      	cmp	r3, #3
 800e5ee:	d114      	bne.n	800e61a <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800e5f0:	68fb      	ldr	r3, [r7, #12]
 800e5f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e5f6:	695b      	ldr	r3, [r3, #20]
 800e5f8:	2b00      	cmp	r3, #0
 800e5fa:	d00e      	beq.n	800e61a <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800e5fc:	68fb      	ldr	r3, [r7, #12]
 800e5fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e602:	695b      	ldr	r3, [r3, #20]
 800e604:	7afa      	ldrb	r2, [r7, #11]
 800e606:	4611      	mov	r1, r2
 800e608:	68f8      	ldr	r0, [r7, #12]
 800e60a:	4798      	blx	r3
 800e60c:	4603      	mov	r3, r0
 800e60e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800e610:	7dfb      	ldrb	r3, [r7, #23]
 800e612:	2b00      	cmp	r3, #0
 800e614:	d001      	beq.n	800e61a <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800e616:	7dfb      	ldrb	r3, [r7, #23]
 800e618:	e000      	b.n	800e61c <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800e61a:	2300      	movs	r3, #0
}
 800e61c:	4618      	mov	r0, r3
 800e61e:	3718      	adds	r7, #24
 800e620:	46bd      	mov	sp, r7
 800e622:	bd80      	pop	{r7, pc}

0800e624 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800e624:	b580      	push	{r7, lr}
 800e626:	b082      	sub	sp, #8
 800e628:	af00      	add	r7, sp, #0
 800e62a:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	2201      	movs	r2, #1
 800e630:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	2200      	movs	r2, #0
 800e638:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	2200      	movs	r2, #0
 800e640:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	2200      	movs	r2, #0
 800e646:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 800e64a:	687b      	ldr	r3, [r7, #4]
 800e64c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e650:	2b00      	cmp	r3, #0
 800e652:	d101      	bne.n	800e658 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800e654:	2303      	movs	r3, #3
 800e656:	e02f      	b.n	800e6b8 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800e658:	687b      	ldr	r3, [r7, #4]
 800e65a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e65e:	2b00      	cmp	r3, #0
 800e660:	d00f      	beq.n	800e682 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e668:	685b      	ldr	r3, [r3, #4]
 800e66a:	2b00      	cmp	r3, #0
 800e66c:	d009      	beq.n	800e682 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e674:	685b      	ldr	r3, [r3, #4]
 800e676:	687a      	ldr	r2, [r7, #4]
 800e678:	6852      	ldr	r2, [r2, #4]
 800e67a:	b2d2      	uxtb	r2, r2
 800e67c:	4611      	mov	r1, r2
 800e67e:	6878      	ldr	r0, [r7, #4]
 800e680:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e682:	2340      	movs	r3, #64	; 0x40
 800e684:	2200      	movs	r2, #0
 800e686:	2100      	movs	r1, #0
 800e688:	6878      	ldr	r0, [r7, #4]
 800e68a:	f008 fdec 	bl	8017266 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	2201      	movs	r2, #1
 800e692:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800e696:	687b      	ldr	r3, [r7, #4]
 800e698:	2240      	movs	r2, #64	; 0x40
 800e69a:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e69e:	2340      	movs	r3, #64	; 0x40
 800e6a0:	2200      	movs	r2, #0
 800e6a2:	2180      	movs	r1, #128	; 0x80
 800e6a4:	6878      	ldr	r0, [r7, #4]
 800e6a6:	f008 fdde 	bl	8017266 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	2201      	movs	r2, #1
 800e6ae:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	2240      	movs	r2, #64	; 0x40
 800e6b4:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800e6b6:	2300      	movs	r3, #0
}
 800e6b8:	4618      	mov	r0, r3
 800e6ba:	3708      	adds	r7, #8
 800e6bc:	46bd      	mov	sp, r7
 800e6be:	bd80      	pop	{r7, pc}

0800e6c0 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800e6c0:	b480      	push	{r7}
 800e6c2:	b083      	sub	sp, #12
 800e6c4:	af00      	add	r7, sp, #0
 800e6c6:	6078      	str	r0, [r7, #4]
 800e6c8:	460b      	mov	r3, r1
 800e6ca:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	78fa      	ldrb	r2, [r7, #3]
 800e6d0:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800e6d2:	2300      	movs	r3, #0
}
 800e6d4:	4618      	mov	r0, r3
 800e6d6:	370c      	adds	r7, #12
 800e6d8:	46bd      	mov	sp, r7
 800e6da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6de:	4770      	bx	lr

0800e6e0 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800e6e0:	b480      	push	{r7}
 800e6e2:	b083      	sub	sp, #12
 800e6e4:	af00      	add	r7, sp, #0
 800e6e6:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e6ee:	b2da      	uxtb	r2, r3
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	2204      	movs	r2, #4
 800e6fa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800e6fe:	2300      	movs	r3, #0
}
 800e700:	4618      	mov	r0, r3
 800e702:	370c      	adds	r7, #12
 800e704:	46bd      	mov	sp, r7
 800e706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e70a:	4770      	bx	lr

0800e70c <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800e70c:	b480      	push	{r7}
 800e70e:	b083      	sub	sp, #12
 800e710:	af00      	add	r7, sp, #0
 800e712:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e71a:	b2db      	uxtb	r3, r3
 800e71c:	2b04      	cmp	r3, #4
 800e71e:	d106      	bne.n	800e72e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800e720:	687b      	ldr	r3, [r7, #4]
 800e722:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800e726:	b2da      	uxtb	r2, r3
 800e728:	687b      	ldr	r3, [r7, #4]
 800e72a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800e72e:	2300      	movs	r3, #0
}
 800e730:	4618      	mov	r0, r3
 800e732:	370c      	adds	r7, #12
 800e734:	46bd      	mov	sp, r7
 800e736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e73a:	4770      	bx	lr

0800e73c <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800e73c:	b580      	push	{r7, lr}
 800e73e:	b082      	sub	sp, #8
 800e740:	af00      	add	r7, sp, #0
 800e742:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e74a:	2b00      	cmp	r3, #0
 800e74c:	d101      	bne.n	800e752 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800e74e:	2303      	movs	r3, #3
 800e750:	e012      	b.n	800e778 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e758:	b2db      	uxtb	r3, r3
 800e75a:	2b03      	cmp	r3, #3
 800e75c:	d10b      	bne.n	800e776 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e764:	69db      	ldr	r3, [r3, #28]
 800e766:	2b00      	cmp	r3, #0
 800e768:	d005      	beq.n	800e776 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800e76a:	687b      	ldr	r3, [r7, #4]
 800e76c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e770:	69db      	ldr	r3, [r3, #28]
 800e772:	6878      	ldr	r0, [r7, #4]
 800e774:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800e776:	2300      	movs	r3, #0
}
 800e778:	4618      	mov	r0, r3
 800e77a:	3708      	adds	r7, #8
 800e77c:	46bd      	mov	sp, r7
 800e77e:	bd80      	pop	{r7, pc}

0800e780 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800e780:	b580      	push	{r7, lr}
 800e782:	b082      	sub	sp, #8
 800e784:	af00      	add	r7, sp, #0
 800e786:	6078      	str	r0, [r7, #4]
 800e788:	460b      	mov	r3, r1
 800e78a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e792:	2b00      	cmp	r3, #0
 800e794:	d101      	bne.n	800e79a <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 800e796:	2303      	movs	r3, #3
 800e798:	e014      	b.n	800e7c4 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e79a:	687b      	ldr	r3, [r7, #4]
 800e79c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e7a0:	b2db      	uxtb	r3, r3
 800e7a2:	2b03      	cmp	r3, #3
 800e7a4:	d10d      	bne.n	800e7c2 <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e7ac:	6a1b      	ldr	r3, [r3, #32]
 800e7ae:	2b00      	cmp	r3, #0
 800e7b0:	d007      	beq.n	800e7c2 <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e7b8:	6a1b      	ldr	r3, [r3, #32]
 800e7ba:	78fa      	ldrb	r2, [r7, #3]
 800e7bc:	4611      	mov	r1, r2
 800e7be:	6878      	ldr	r0, [r7, #4]
 800e7c0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800e7c2:	2300      	movs	r3, #0
}
 800e7c4:	4618      	mov	r0, r3
 800e7c6:	3708      	adds	r7, #8
 800e7c8:	46bd      	mov	sp, r7
 800e7ca:	bd80      	pop	{r7, pc}

0800e7cc <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800e7cc:	b580      	push	{r7, lr}
 800e7ce:	b082      	sub	sp, #8
 800e7d0:	af00      	add	r7, sp, #0
 800e7d2:	6078      	str	r0, [r7, #4]
 800e7d4:	460b      	mov	r3, r1
 800e7d6:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800e7d8:	687b      	ldr	r3, [r7, #4]
 800e7da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e7de:	2b00      	cmp	r3, #0
 800e7e0:	d101      	bne.n	800e7e6 <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 800e7e2:	2303      	movs	r3, #3
 800e7e4:	e014      	b.n	800e810 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e7e6:	687b      	ldr	r3, [r7, #4]
 800e7e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e7ec:	b2db      	uxtb	r3, r3
 800e7ee:	2b03      	cmp	r3, #3
 800e7f0:	d10d      	bne.n	800e80e <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 800e7f2:	687b      	ldr	r3, [r7, #4]
 800e7f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e7f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e7fa:	2b00      	cmp	r3, #0
 800e7fc:	d007      	beq.n	800e80e <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800e7fe:	687b      	ldr	r3, [r7, #4]
 800e800:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e806:	78fa      	ldrb	r2, [r7, #3]
 800e808:	4611      	mov	r1, r2
 800e80a:	6878      	ldr	r0, [r7, #4]
 800e80c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800e80e:	2300      	movs	r3, #0
}
 800e810:	4618      	mov	r0, r3
 800e812:	3708      	adds	r7, #8
 800e814:	46bd      	mov	sp, r7
 800e816:	bd80      	pop	{r7, pc}

0800e818 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800e818:	b480      	push	{r7}
 800e81a:	b083      	sub	sp, #12
 800e81c:	af00      	add	r7, sp, #0
 800e81e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e820:	2300      	movs	r3, #0
}
 800e822:	4618      	mov	r0, r3
 800e824:	370c      	adds	r7, #12
 800e826:	46bd      	mov	sp, r7
 800e828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e82c:	4770      	bx	lr

0800e82e <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800e82e:	b580      	push	{r7, lr}
 800e830:	b082      	sub	sp, #8
 800e832:	af00      	add	r7, sp, #0
 800e834:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e836:	687b      	ldr	r3, [r7, #4]
 800e838:	2201      	movs	r2, #1
 800e83a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800e83e:	687b      	ldr	r3, [r7, #4]
 800e840:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e844:	2b00      	cmp	r3, #0
 800e846:	d009      	beq.n	800e85c <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800e848:	687b      	ldr	r3, [r7, #4]
 800e84a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e84e:	685b      	ldr	r3, [r3, #4]
 800e850:	687a      	ldr	r2, [r7, #4]
 800e852:	6852      	ldr	r2, [r2, #4]
 800e854:	b2d2      	uxtb	r2, r2
 800e856:	4611      	mov	r1, r2
 800e858:	6878      	ldr	r0, [r7, #4]
 800e85a:	4798      	blx	r3
  }

  return USBD_OK;
 800e85c:	2300      	movs	r3, #0
}
 800e85e:	4618      	mov	r0, r3
 800e860:	3708      	adds	r7, #8
 800e862:	46bd      	mov	sp, r7
 800e864:	bd80      	pop	{r7, pc}

0800e866 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800e866:	b480      	push	{r7}
 800e868:	b087      	sub	sp, #28
 800e86a:	af00      	add	r7, sp, #0
 800e86c:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800e872:	697b      	ldr	r3, [r7, #20]
 800e874:	781b      	ldrb	r3, [r3, #0]
 800e876:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800e878:	697b      	ldr	r3, [r7, #20]
 800e87a:	3301      	adds	r3, #1
 800e87c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800e87e:	697b      	ldr	r3, [r7, #20]
 800e880:	781b      	ldrb	r3, [r3, #0]
 800e882:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800e884:	8a3b      	ldrh	r3, [r7, #16]
 800e886:	021b      	lsls	r3, r3, #8
 800e888:	b21a      	sxth	r2, r3
 800e88a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800e88e:	4313      	orrs	r3, r2
 800e890:	b21b      	sxth	r3, r3
 800e892:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800e894:	89fb      	ldrh	r3, [r7, #14]
}
 800e896:	4618      	mov	r0, r3
 800e898:	371c      	adds	r7, #28
 800e89a:	46bd      	mov	sp, r7
 800e89c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8a0:	4770      	bx	lr
	...

0800e8a4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e8a4:	b580      	push	{r7, lr}
 800e8a6:	b084      	sub	sp, #16
 800e8a8:	af00      	add	r7, sp, #0
 800e8aa:	6078      	str	r0, [r7, #4]
 800e8ac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e8ae:	2300      	movs	r3, #0
 800e8b0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e8b2:	683b      	ldr	r3, [r7, #0]
 800e8b4:	781b      	ldrb	r3, [r3, #0]
 800e8b6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e8ba:	2b40      	cmp	r3, #64	; 0x40
 800e8bc:	d005      	beq.n	800e8ca <USBD_StdDevReq+0x26>
 800e8be:	2b40      	cmp	r3, #64	; 0x40
 800e8c0:	d853      	bhi.n	800e96a <USBD_StdDevReq+0xc6>
 800e8c2:	2b00      	cmp	r3, #0
 800e8c4:	d00b      	beq.n	800e8de <USBD_StdDevReq+0x3a>
 800e8c6:	2b20      	cmp	r3, #32
 800e8c8:	d14f      	bne.n	800e96a <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e8d0:	689b      	ldr	r3, [r3, #8]
 800e8d2:	6839      	ldr	r1, [r7, #0]
 800e8d4:	6878      	ldr	r0, [r7, #4]
 800e8d6:	4798      	blx	r3
 800e8d8:	4603      	mov	r3, r0
 800e8da:	73fb      	strb	r3, [r7, #15]
      break;
 800e8dc:	e04a      	b.n	800e974 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e8de:	683b      	ldr	r3, [r7, #0]
 800e8e0:	785b      	ldrb	r3, [r3, #1]
 800e8e2:	2b09      	cmp	r3, #9
 800e8e4:	d83b      	bhi.n	800e95e <USBD_StdDevReq+0xba>
 800e8e6:	a201      	add	r2, pc, #4	; (adr r2, 800e8ec <USBD_StdDevReq+0x48>)
 800e8e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e8ec:	0800e941 	.word	0x0800e941
 800e8f0:	0800e955 	.word	0x0800e955
 800e8f4:	0800e95f 	.word	0x0800e95f
 800e8f8:	0800e94b 	.word	0x0800e94b
 800e8fc:	0800e95f 	.word	0x0800e95f
 800e900:	0800e91f 	.word	0x0800e91f
 800e904:	0800e915 	.word	0x0800e915
 800e908:	0800e95f 	.word	0x0800e95f
 800e90c:	0800e937 	.word	0x0800e937
 800e910:	0800e929 	.word	0x0800e929
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800e914:	6839      	ldr	r1, [r7, #0]
 800e916:	6878      	ldr	r0, [r7, #4]
 800e918:	f000 f9de 	bl	800ecd8 <USBD_GetDescriptor>
          break;
 800e91c:	e024      	b.n	800e968 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800e91e:	6839      	ldr	r1, [r7, #0]
 800e920:	6878      	ldr	r0, [r7, #4]
 800e922:	f000 fb43 	bl	800efac <USBD_SetAddress>
          break;
 800e926:	e01f      	b.n	800e968 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800e928:	6839      	ldr	r1, [r7, #0]
 800e92a:	6878      	ldr	r0, [r7, #4]
 800e92c:	f000 fb82 	bl	800f034 <USBD_SetConfig>
 800e930:	4603      	mov	r3, r0
 800e932:	73fb      	strb	r3, [r7, #15]
          break;
 800e934:	e018      	b.n	800e968 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800e936:	6839      	ldr	r1, [r7, #0]
 800e938:	6878      	ldr	r0, [r7, #4]
 800e93a:	f000 fc21 	bl	800f180 <USBD_GetConfig>
          break;
 800e93e:	e013      	b.n	800e968 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800e940:	6839      	ldr	r1, [r7, #0]
 800e942:	6878      	ldr	r0, [r7, #4]
 800e944:	f000 fc52 	bl	800f1ec <USBD_GetStatus>
          break;
 800e948:	e00e      	b.n	800e968 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800e94a:	6839      	ldr	r1, [r7, #0]
 800e94c:	6878      	ldr	r0, [r7, #4]
 800e94e:	f000 fc81 	bl	800f254 <USBD_SetFeature>
          break;
 800e952:	e009      	b.n	800e968 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800e954:	6839      	ldr	r1, [r7, #0]
 800e956:	6878      	ldr	r0, [r7, #4]
 800e958:	f000 fc90 	bl	800f27c <USBD_ClrFeature>
          break;
 800e95c:	e004      	b.n	800e968 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800e95e:	6839      	ldr	r1, [r7, #0]
 800e960:	6878      	ldr	r0, [r7, #4]
 800e962:	f000 fce7 	bl	800f334 <USBD_CtlError>
          break;
 800e966:	bf00      	nop
      }
      break;
 800e968:	e004      	b.n	800e974 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800e96a:	6839      	ldr	r1, [r7, #0]
 800e96c:	6878      	ldr	r0, [r7, #4]
 800e96e:	f000 fce1 	bl	800f334 <USBD_CtlError>
      break;
 800e972:	bf00      	nop
  }

  return ret;
 800e974:	7bfb      	ldrb	r3, [r7, #15]
}
 800e976:	4618      	mov	r0, r3
 800e978:	3710      	adds	r7, #16
 800e97a:	46bd      	mov	sp, r7
 800e97c:	bd80      	pop	{r7, pc}
 800e97e:	bf00      	nop

0800e980 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e980:	b580      	push	{r7, lr}
 800e982:	b084      	sub	sp, #16
 800e984:	af00      	add	r7, sp, #0
 800e986:	6078      	str	r0, [r7, #4]
 800e988:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e98a:	2300      	movs	r3, #0
 800e98c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e98e:	683b      	ldr	r3, [r7, #0]
 800e990:	781b      	ldrb	r3, [r3, #0]
 800e992:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e996:	2b40      	cmp	r3, #64	; 0x40
 800e998:	d005      	beq.n	800e9a6 <USBD_StdItfReq+0x26>
 800e99a:	2b40      	cmp	r3, #64	; 0x40
 800e99c:	d82f      	bhi.n	800e9fe <USBD_StdItfReq+0x7e>
 800e99e:	2b00      	cmp	r3, #0
 800e9a0:	d001      	beq.n	800e9a6 <USBD_StdItfReq+0x26>
 800e9a2:	2b20      	cmp	r3, #32
 800e9a4:	d12b      	bne.n	800e9fe <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e9ac:	b2db      	uxtb	r3, r3
 800e9ae:	3b01      	subs	r3, #1
 800e9b0:	2b02      	cmp	r3, #2
 800e9b2:	d81d      	bhi.n	800e9f0 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800e9b4:	683b      	ldr	r3, [r7, #0]
 800e9b6:	889b      	ldrh	r3, [r3, #4]
 800e9b8:	b2db      	uxtb	r3, r3
 800e9ba:	2b01      	cmp	r3, #1
 800e9bc:	d813      	bhi.n	800e9e6 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e9be:	687b      	ldr	r3, [r7, #4]
 800e9c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e9c4:	689b      	ldr	r3, [r3, #8]
 800e9c6:	6839      	ldr	r1, [r7, #0]
 800e9c8:	6878      	ldr	r0, [r7, #4]
 800e9ca:	4798      	blx	r3
 800e9cc:	4603      	mov	r3, r0
 800e9ce:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800e9d0:	683b      	ldr	r3, [r7, #0]
 800e9d2:	88db      	ldrh	r3, [r3, #6]
 800e9d4:	2b00      	cmp	r3, #0
 800e9d6:	d110      	bne.n	800e9fa <USBD_StdItfReq+0x7a>
 800e9d8:	7bfb      	ldrb	r3, [r7, #15]
 800e9da:	2b00      	cmp	r3, #0
 800e9dc:	d10d      	bne.n	800e9fa <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800e9de:	6878      	ldr	r0, [r7, #4]
 800e9e0:	f000 fd73 	bl	800f4ca <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800e9e4:	e009      	b.n	800e9fa <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800e9e6:	6839      	ldr	r1, [r7, #0]
 800e9e8:	6878      	ldr	r0, [r7, #4]
 800e9ea:	f000 fca3 	bl	800f334 <USBD_CtlError>
          break;
 800e9ee:	e004      	b.n	800e9fa <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800e9f0:	6839      	ldr	r1, [r7, #0]
 800e9f2:	6878      	ldr	r0, [r7, #4]
 800e9f4:	f000 fc9e 	bl	800f334 <USBD_CtlError>
          break;
 800e9f8:	e000      	b.n	800e9fc <USBD_StdItfReq+0x7c>
          break;
 800e9fa:	bf00      	nop
      }
      break;
 800e9fc:	e004      	b.n	800ea08 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800e9fe:	6839      	ldr	r1, [r7, #0]
 800ea00:	6878      	ldr	r0, [r7, #4]
 800ea02:	f000 fc97 	bl	800f334 <USBD_CtlError>
      break;
 800ea06:	bf00      	nop
  }

  return ret;
 800ea08:	7bfb      	ldrb	r3, [r7, #15]
}
 800ea0a:	4618      	mov	r0, r3
 800ea0c:	3710      	adds	r7, #16
 800ea0e:	46bd      	mov	sp, r7
 800ea10:	bd80      	pop	{r7, pc}

0800ea12 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ea12:	b580      	push	{r7, lr}
 800ea14:	b084      	sub	sp, #16
 800ea16:	af00      	add	r7, sp, #0
 800ea18:	6078      	str	r0, [r7, #4]
 800ea1a:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800ea1c:	2300      	movs	r3, #0
 800ea1e:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800ea20:	683b      	ldr	r3, [r7, #0]
 800ea22:	889b      	ldrh	r3, [r3, #4]
 800ea24:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ea26:	683b      	ldr	r3, [r7, #0]
 800ea28:	781b      	ldrb	r3, [r3, #0]
 800ea2a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ea2e:	2b40      	cmp	r3, #64	; 0x40
 800ea30:	d007      	beq.n	800ea42 <USBD_StdEPReq+0x30>
 800ea32:	2b40      	cmp	r3, #64	; 0x40
 800ea34:	f200 8145 	bhi.w	800ecc2 <USBD_StdEPReq+0x2b0>
 800ea38:	2b00      	cmp	r3, #0
 800ea3a:	d00c      	beq.n	800ea56 <USBD_StdEPReq+0x44>
 800ea3c:	2b20      	cmp	r3, #32
 800ea3e:	f040 8140 	bne.w	800ecc2 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ea42:	687b      	ldr	r3, [r7, #4]
 800ea44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ea48:	689b      	ldr	r3, [r3, #8]
 800ea4a:	6839      	ldr	r1, [r7, #0]
 800ea4c:	6878      	ldr	r0, [r7, #4]
 800ea4e:	4798      	blx	r3
 800ea50:	4603      	mov	r3, r0
 800ea52:	73fb      	strb	r3, [r7, #15]
      break;
 800ea54:	e13a      	b.n	800eccc <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ea56:	683b      	ldr	r3, [r7, #0]
 800ea58:	785b      	ldrb	r3, [r3, #1]
 800ea5a:	2b03      	cmp	r3, #3
 800ea5c:	d007      	beq.n	800ea6e <USBD_StdEPReq+0x5c>
 800ea5e:	2b03      	cmp	r3, #3
 800ea60:	f300 8129 	bgt.w	800ecb6 <USBD_StdEPReq+0x2a4>
 800ea64:	2b00      	cmp	r3, #0
 800ea66:	d07f      	beq.n	800eb68 <USBD_StdEPReq+0x156>
 800ea68:	2b01      	cmp	r3, #1
 800ea6a:	d03c      	beq.n	800eae6 <USBD_StdEPReq+0xd4>
 800ea6c:	e123      	b.n	800ecb6 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ea74:	b2db      	uxtb	r3, r3
 800ea76:	2b02      	cmp	r3, #2
 800ea78:	d002      	beq.n	800ea80 <USBD_StdEPReq+0x6e>
 800ea7a:	2b03      	cmp	r3, #3
 800ea7c:	d016      	beq.n	800eaac <USBD_StdEPReq+0x9a>
 800ea7e:	e02c      	b.n	800eada <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ea80:	7bbb      	ldrb	r3, [r7, #14]
 800ea82:	2b00      	cmp	r3, #0
 800ea84:	d00d      	beq.n	800eaa2 <USBD_StdEPReq+0x90>
 800ea86:	7bbb      	ldrb	r3, [r7, #14]
 800ea88:	2b80      	cmp	r3, #128	; 0x80
 800ea8a:	d00a      	beq.n	800eaa2 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ea8c:	7bbb      	ldrb	r3, [r7, #14]
 800ea8e:	4619      	mov	r1, r3
 800ea90:	6878      	ldr	r0, [r7, #4]
 800ea92:	f008 fc2d 	bl	80172f0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ea96:	2180      	movs	r1, #128	; 0x80
 800ea98:	6878      	ldr	r0, [r7, #4]
 800ea9a:	f008 fc29 	bl	80172f0 <USBD_LL_StallEP>
 800ea9e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800eaa0:	e020      	b.n	800eae4 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800eaa2:	6839      	ldr	r1, [r7, #0]
 800eaa4:	6878      	ldr	r0, [r7, #4]
 800eaa6:	f000 fc45 	bl	800f334 <USBD_CtlError>
              break;
 800eaaa:	e01b      	b.n	800eae4 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800eaac:	683b      	ldr	r3, [r7, #0]
 800eaae:	885b      	ldrh	r3, [r3, #2]
 800eab0:	2b00      	cmp	r3, #0
 800eab2:	d10e      	bne.n	800ead2 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800eab4:	7bbb      	ldrb	r3, [r7, #14]
 800eab6:	2b00      	cmp	r3, #0
 800eab8:	d00b      	beq.n	800ead2 <USBD_StdEPReq+0xc0>
 800eaba:	7bbb      	ldrb	r3, [r7, #14]
 800eabc:	2b80      	cmp	r3, #128	; 0x80
 800eabe:	d008      	beq.n	800ead2 <USBD_StdEPReq+0xc0>
 800eac0:	683b      	ldr	r3, [r7, #0]
 800eac2:	88db      	ldrh	r3, [r3, #6]
 800eac4:	2b00      	cmp	r3, #0
 800eac6:	d104      	bne.n	800ead2 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800eac8:	7bbb      	ldrb	r3, [r7, #14]
 800eaca:	4619      	mov	r1, r3
 800eacc:	6878      	ldr	r0, [r7, #4]
 800eace:	f008 fc0f 	bl	80172f0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800ead2:	6878      	ldr	r0, [r7, #4]
 800ead4:	f000 fcf9 	bl	800f4ca <USBD_CtlSendStatus>

              break;
 800ead8:	e004      	b.n	800eae4 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800eada:	6839      	ldr	r1, [r7, #0]
 800eadc:	6878      	ldr	r0, [r7, #4]
 800eade:	f000 fc29 	bl	800f334 <USBD_CtlError>
              break;
 800eae2:	bf00      	nop
          }
          break;
 800eae4:	e0ec      	b.n	800ecc0 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800eae6:	687b      	ldr	r3, [r7, #4]
 800eae8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800eaec:	b2db      	uxtb	r3, r3
 800eaee:	2b02      	cmp	r3, #2
 800eaf0:	d002      	beq.n	800eaf8 <USBD_StdEPReq+0xe6>
 800eaf2:	2b03      	cmp	r3, #3
 800eaf4:	d016      	beq.n	800eb24 <USBD_StdEPReq+0x112>
 800eaf6:	e030      	b.n	800eb5a <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800eaf8:	7bbb      	ldrb	r3, [r7, #14]
 800eafa:	2b00      	cmp	r3, #0
 800eafc:	d00d      	beq.n	800eb1a <USBD_StdEPReq+0x108>
 800eafe:	7bbb      	ldrb	r3, [r7, #14]
 800eb00:	2b80      	cmp	r3, #128	; 0x80
 800eb02:	d00a      	beq.n	800eb1a <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800eb04:	7bbb      	ldrb	r3, [r7, #14]
 800eb06:	4619      	mov	r1, r3
 800eb08:	6878      	ldr	r0, [r7, #4]
 800eb0a:	f008 fbf1 	bl	80172f0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800eb0e:	2180      	movs	r1, #128	; 0x80
 800eb10:	6878      	ldr	r0, [r7, #4]
 800eb12:	f008 fbed 	bl	80172f0 <USBD_LL_StallEP>
 800eb16:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800eb18:	e025      	b.n	800eb66 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800eb1a:	6839      	ldr	r1, [r7, #0]
 800eb1c:	6878      	ldr	r0, [r7, #4]
 800eb1e:	f000 fc09 	bl	800f334 <USBD_CtlError>
              break;
 800eb22:	e020      	b.n	800eb66 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800eb24:	683b      	ldr	r3, [r7, #0]
 800eb26:	885b      	ldrh	r3, [r3, #2]
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	d11b      	bne.n	800eb64 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800eb2c:	7bbb      	ldrb	r3, [r7, #14]
 800eb2e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800eb32:	2b00      	cmp	r3, #0
 800eb34:	d004      	beq.n	800eb40 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800eb36:	7bbb      	ldrb	r3, [r7, #14]
 800eb38:	4619      	mov	r1, r3
 800eb3a:	6878      	ldr	r0, [r7, #4]
 800eb3c:	f008 fbf7 	bl	801732e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800eb40:	6878      	ldr	r0, [r7, #4]
 800eb42:	f000 fcc2 	bl	800f4ca <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eb4c:	689b      	ldr	r3, [r3, #8]
 800eb4e:	6839      	ldr	r1, [r7, #0]
 800eb50:	6878      	ldr	r0, [r7, #4]
 800eb52:	4798      	blx	r3
 800eb54:	4603      	mov	r3, r0
 800eb56:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800eb58:	e004      	b.n	800eb64 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800eb5a:	6839      	ldr	r1, [r7, #0]
 800eb5c:	6878      	ldr	r0, [r7, #4]
 800eb5e:	f000 fbe9 	bl	800f334 <USBD_CtlError>
              break;
 800eb62:	e000      	b.n	800eb66 <USBD_StdEPReq+0x154>
              break;
 800eb64:	bf00      	nop
          }
          break;
 800eb66:	e0ab      	b.n	800ecc0 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800eb6e:	b2db      	uxtb	r3, r3
 800eb70:	2b02      	cmp	r3, #2
 800eb72:	d002      	beq.n	800eb7a <USBD_StdEPReq+0x168>
 800eb74:	2b03      	cmp	r3, #3
 800eb76:	d032      	beq.n	800ebde <USBD_StdEPReq+0x1cc>
 800eb78:	e097      	b.n	800ecaa <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800eb7a:	7bbb      	ldrb	r3, [r7, #14]
 800eb7c:	2b00      	cmp	r3, #0
 800eb7e:	d007      	beq.n	800eb90 <USBD_StdEPReq+0x17e>
 800eb80:	7bbb      	ldrb	r3, [r7, #14]
 800eb82:	2b80      	cmp	r3, #128	; 0x80
 800eb84:	d004      	beq.n	800eb90 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800eb86:	6839      	ldr	r1, [r7, #0]
 800eb88:	6878      	ldr	r0, [r7, #4]
 800eb8a:	f000 fbd3 	bl	800f334 <USBD_CtlError>
                break;
 800eb8e:	e091      	b.n	800ecb4 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800eb90:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800eb94:	2b00      	cmp	r3, #0
 800eb96:	da0b      	bge.n	800ebb0 <USBD_StdEPReq+0x19e>
 800eb98:	7bbb      	ldrb	r3, [r7, #14]
 800eb9a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800eb9e:	4613      	mov	r3, r2
 800eba0:	009b      	lsls	r3, r3, #2
 800eba2:	4413      	add	r3, r2
 800eba4:	009b      	lsls	r3, r3, #2
 800eba6:	3310      	adds	r3, #16
 800eba8:	687a      	ldr	r2, [r7, #4]
 800ebaa:	4413      	add	r3, r2
 800ebac:	3304      	adds	r3, #4
 800ebae:	e00b      	b.n	800ebc8 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ebb0:	7bbb      	ldrb	r3, [r7, #14]
 800ebb2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ebb6:	4613      	mov	r3, r2
 800ebb8:	009b      	lsls	r3, r3, #2
 800ebba:	4413      	add	r3, r2
 800ebbc:	009b      	lsls	r3, r3, #2
 800ebbe:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800ebc2:	687a      	ldr	r2, [r7, #4]
 800ebc4:	4413      	add	r3, r2
 800ebc6:	3304      	adds	r3, #4
 800ebc8:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800ebca:	68bb      	ldr	r3, [r7, #8]
 800ebcc:	2200      	movs	r2, #0
 800ebce:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ebd0:	68bb      	ldr	r3, [r7, #8]
 800ebd2:	2202      	movs	r2, #2
 800ebd4:	4619      	mov	r1, r3
 800ebd6:	6878      	ldr	r0, [r7, #4]
 800ebd8:	f000 fc1d 	bl	800f416 <USBD_CtlSendData>
              break;
 800ebdc:	e06a      	b.n	800ecb4 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800ebde:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ebe2:	2b00      	cmp	r3, #0
 800ebe4:	da11      	bge.n	800ec0a <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ebe6:	7bbb      	ldrb	r3, [r7, #14]
 800ebe8:	f003 020f 	and.w	r2, r3, #15
 800ebec:	6879      	ldr	r1, [r7, #4]
 800ebee:	4613      	mov	r3, r2
 800ebf0:	009b      	lsls	r3, r3, #2
 800ebf2:	4413      	add	r3, r2
 800ebf4:	009b      	lsls	r3, r3, #2
 800ebf6:	440b      	add	r3, r1
 800ebf8:	3324      	adds	r3, #36	; 0x24
 800ebfa:	881b      	ldrh	r3, [r3, #0]
 800ebfc:	2b00      	cmp	r3, #0
 800ebfe:	d117      	bne.n	800ec30 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800ec00:	6839      	ldr	r1, [r7, #0]
 800ec02:	6878      	ldr	r0, [r7, #4]
 800ec04:	f000 fb96 	bl	800f334 <USBD_CtlError>
                  break;
 800ec08:	e054      	b.n	800ecb4 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800ec0a:	7bbb      	ldrb	r3, [r7, #14]
 800ec0c:	f003 020f 	and.w	r2, r3, #15
 800ec10:	6879      	ldr	r1, [r7, #4]
 800ec12:	4613      	mov	r3, r2
 800ec14:	009b      	lsls	r3, r3, #2
 800ec16:	4413      	add	r3, r2
 800ec18:	009b      	lsls	r3, r3, #2
 800ec1a:	440b      	add	r3, r1
 800ec1c:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800ec20:	881b      	ldrh	r3, [r3, #0]
 800ec22:	2b00      	cmp	r3, #0
 800ec24:	d104      	bne.n	800ec30 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800ec26:	6839      	ldr	r1, [r7, #0]
 800ec28:	6878      	ldr	r0, [r7, #4]
 800ec2a:	f000 fb83 	bl	800f334 <USBD_CtlError>
                  break;
 800ec2e:	e041      	b.n	800ecb4 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ec30:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ec34:	2b00      	cmp	r3, #0
 800ec36:	da0b      	bge.n	800ec50 <USBD_StdEPReq+0x23e>
 800ec38:	7bbb      	ldrb	r3, [r7, #14]
 800ec3a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ec3e:	4613      	mov	r3, r2
 800ec40:	009b      	lsls	r3, r3, #2
 800ec42:	4413      	add	r3, r2
 800ec44:	009b      	lsls	r3, r3, #2
 800ec46:	3310      	adds	r3, #16
 800ec48:	687a      	ldr	r2, [r7, #4]
 800ec4a:	4413      	add	r3, r2
 800ec4c:	3304      	adds	r3, #4
 800ec4e:	e00b      	b.n	800ec68 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ec50:	7bbb      	ldrb	r3, [r7, #14]
 800ec52:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ec56:	4613      	mov	r3, r2
 800ec58:	009b      	lsls	r3, r3, #2
 800ec5a:	4413      	add	r3, r2
 800ec5c:	009b      	lsls	r3, r3, #2
 800ec5e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800ec62:	687a      	ldr	r2, [r7, #4]
 800ec64:	4413      	add	r3, r2
 800ec66:	3304      	adds	r3, #4
 800ec68:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800ec6a:	7bbb      	ldrb	r3, [r7, #14]
 800ec6c:	2b00      	cmp	r3, #0
 800ec6e:	d002      	beq.n	800ec76 <USBD_StdEPReq+0x264>
 800ec70:	7bbb      	ldrb	r3, [r7, #14]
 800ec72:	2b80      	cmp	r3, #128	; 0x80
 800ec74:	d103      	bne.n	800ec7e <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800ec76:	68bb      	ldr	r3, [r7, #8]
 800ec78:	2200      	movs	r2, #0
 800ec7a:	601a      	str	r2, [r3, #0]
 800ec7c:	e00e      	b.n	800ec9c <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800ec7e:	7bbb      	ldrb	r3, [r7, #14]
 800ec80:	4619      	mov	r1, r3
 800ec82:	6878      	ldr	r0, [r7, #4]
 800ec84:	f008 fb72 	bl	801736c <USBD_LL_IsStallEP>
 800ec88:	4603      	mov	r3, r0
 800ec8a:	2b00      	cmp	r3, #0
 800ec8c:	d003      	beq.n	800ec96 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800ec8e:	68bb      	ldr	r3, [r7, #8]
 800ec90:	2201      	movs	r2, #1
 800ec92:	601a      	str	r2, [r3, #0]
 800ec94:	e002      	b.n	800ec9c <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800ec96:	68bb      	ldr	r3, [r7, #8]
 800ec98:	2200      	movs	r2, #0
 800ec9a:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ec9c:	68bb      	ldr	r3, [r7, #8]
 800ec9e:	2202      	movs	r2, #2
 800eca0:	4619      	mov	r1, r3
 800eca2:	6878      	ldr	r0, [r7, #4]
 800eca4:	f000 fbb7 	bl	800f416 <USBD_CtlSendData>
              break;
 800eca8:	e004      	b.n	800ecb4 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800ecaa:	6839      	ldr	r1, [r7, #0]
 800ecac:	6878      	ldr	r0, [r7, #4]
 800ecae:	f000 fb41 	bl	800f334 <USBD_CtlError>
              break;
 800ecb2:	bf00      	nop
          }
          break;
 800ecb4:	e004      	b.n	800ecc0 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800ecb6:	6839      	ldr	r1, [r7, #0]
 800ecb8:	6878      	ldr	r0, [r7, #4]
 800ecba:	f000 fb3b 	bl	800f334 <USBD_CtlError>
          break;
 800ecbe:	bf00      	nop
      }
      break;
 800ecc0:	e004      	b.n	800eccc <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800ecc2:	6839      	ldr	r1, [r7, #0]
 800ecc4:	6878      	ldr	r0, [r7, #4]
 800ecc6:	f000 fb35 	bl	800f334 <USBD_CtlError>
      break;
 800ecca:	bf00      	nop
  }

  return ret;
 800eccc:	7bfb      	ldrb	r3, [r7, #15]
}
 800ecce:	4618      	mov	r0, r3
 800ecd0:	3710      	adds	r7, #16
 800ecd2:	46bd      	mov	sp, r7
 800ecd4:	bd80      	pop	{r7, pc}
	...

0800ecd8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ecd8:	b580      	push	{r7, lr}
 800ecda:	b084      	sub	sp, #16
 800ecdc:	af00      	add	r7, sp, #0
 800ecde:	6078      	str	r0, [r7, #4]
 800ece0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ece2:	2300      	movs	r3, #0
 800ece4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ece6:	2300      	movs	r3, #0
 800ece8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ecea:	2300      	movs	r3, #0
 800ecec:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ecee:	683b      	ldr	r3, [r7, #0]
 800ecf0:	885b      	ldrh	r3, [r3, #2]
 800ecf2:	0a1b      	lsrs	r3, r3, #8
 800ecf4:	b29b      	uxth	r3, r3
 800ecf6:	3b01      	subs	r3, #1
 800ecf8:	2b06      	cmp	r3, #6
 800ecfa:	f200 8128 	bhi.w	800ef4e <USBD_GetDescriptor+0x276>
 800ecfe:	a201      	add	r2, pc, #4	; (adr r2, 800ed04 <USBD_GetDescriptor+0x2c>)
 800ed00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed04:	0800ed21 	.word	0x0800ed21
 800ed08:	0800ed39 	.word	0x0800ed39
 800ed0c:	0800ed79 	.word	0x0800ed79
 800ed10:	0800ef4f 	.word	0x0800ef4f
 800ed14:	0800ef4f 	.word	0x0800ef4f
 800ed18:	0800eeef 	.word	0x0800eeef
 800ed1c:	0800ef1b 	.word	0x0800ef1b
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ed26:	681b      	ldr	r3, [r3, #0]
 800ed28:	687a      	ldr	r2, [r7, #4]
 800ed2a:	7c12      	ldrb	r2, [r2, #16]
 800ed2c:	f107 0108 	add.w	r1, r7, #8
 800ed30:	4610      	mov	r0, r2
 800ed32:	4798      	blx	r3
 800ed34:	60f8      	str	r0, [r7, #12]
      break;
 800ed36:	e112      	b.n	800ef5e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	7c1b      	ldrb	r3, [r3, #16]
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	d10d      	bne.n	800ed5c <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ed46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ed48:	f107 0208 	add.w	r2, r7, #8
 800ed4c:	4610      	mov	r0, r2
 800ed4e:	4798      	blx	r3
 800ed50:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ed52:	68fb      	ldr	r3, [r7, #12]
 800ed54:	3301      	adds	r3, #1
 800ed56:	2202      	movs	r2, #2
 800ed58:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800ed5a:	e100      	b.n	800ef5e <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ed62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ed64:	f107 0208 	add.w	r2, r7, #8
 800ed68:	4610      	mov	r0, r2
 800ed6a:	4798      	blx	r3
 800ed6c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ed6e:	68fb      	ldr	r3, [r7, #12]
 800ed70:	3301      	adds	r3, #1
 800ed72:	2202      	movs	r2, #2
 800ed74:	701a      	strb	r2, [r3, #0]
      break;
 800ed76:	e0f2      	b.n	800ef5e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800ed78:	683b      	ldr	r3, [r7, #0]
 800ed7a:	885b      	ldrh	r3, [r3, #2]
 800ed7c:	b2db      	uxtb	r3, r3
 800ed7e:	2b05      	cmp	r3, #5
 800ed80:	f200 80ac 	bhi.w	800eedc <USBD_GetDescriptor+0x204>
 800ed84:	a201      	add	r2, pc, #4	; (adr r2, 800ed8c <USBD_GetDescriptor+0xb4>)
 800ed86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed8a:	bf00      	nop
 800ed8c:	0800eda5 	.word	0x0800eda5
 800ed90:	0800edd9 	.word	0x0800edd9
 800ed94:	0800ee0d 	.word	0x0800ee0d
 800ed98:	0800ee41 	.word	0x0800ee41
 800ed9c:	0800ee75 	.word	0x0800ee75
 800eda0:	0800eea9 	.word	0x0800eea9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800eda4:	687b      	ldr	r3, [r7, #4]
 800eda6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800edaa:	685b      	ldr	r3, [r3, #4]
 800edac:	2b00      	cmp	r3, #0
 800edae:	d00b      	beq.n	800edc8 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800edb6:	685b      	ldr	r3, [r3, #4]
 800edb8:	687a      	ldr	r2, [r7, #4]
 800edba:	7c12      	ldrb	r2, [r2, #16]
 800edbc:	f107 0108 	add.w	r1, r7, #8
 800edc0:	4610      	mov	r0, r2
 800edc2:	4798      	blx	r3
 800edc4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800edc6:	e091      	b.n	800eeec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800edc8:	6839      	ldr	r1, [r7, #0]
 800edca:	6878      	ldr	r0, [r7, #4]
 800edcc:	f000 fab2 	bl	800f334 <USBD_CtlError>
            err++;
 800edd0:	7afb      	ldrb	r3, [r7, #11]
 800edd2:	3301      	adds	r3, #1
 800edd4:	72fb      	strb	r3, [r7, #11]
          break;
 800edd6:	e089      	b.n	800eeec <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800edd8:	687b      	ldr	r3, [r7, #4]
 800edda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800edde:	689b      	ldr	r3, [r3, #8]
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	d00b      	beq.n	800edfc <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800edea:	689b      	ldr	r3, [r3, #8]
 800edec:	687a      	ldr	r2, [r7, #4]
 800edee:	7c12      	ldrb	r2, [r2, #16]
 800edf0:	f107 0108 	add.w	r1, r7, #8
 800edf4:	4610      	mov	r0, r2
 800edf6:	4798      	blx	r3
 800edf8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800edfa:	e077      	b.n	800eeec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800edfc:	6839      	ldr	r1, [r7, #0]
 800edfe:	6878      	ldr	r0, [r7, #4]
 800ee00:	f000 fa98 	bl	800f334 <USBD_CtlError>
            err++;
 800ee04:	7afb      	ldrb	r3, [r7, #11]
 800ee06:	3301      	adds	r3, #1
 800ee08:	72fb      	strb	r3, [r7, #11]
          break;
 800ee0a:	e06f      	b.n	800eeec <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ee12:	68db      	ldr	r3, [r3, #12]
 800ee14:	2b00      	cmp	r3, #0
 800ee16:	d00b      	beq.n	800ee30 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ee1e:	68db      	ldr	r3, [r3, #12]
 800ee20:	687a      	ldr	r2, [r7, #4]
 800ee22:	7c12      	ldrb	r2, [r2, #16]
 800ee24:	f107 0108 	add.w	r1, r7, #8
 800ee28:	4610      	mov	r0, r2
 800ee2a:	4798      	blx	r3
 800ee2c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ee2e:	e05d      	b.n	800eeec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ee30:	6839      	ldr	r1, [r7, #0]
 800ee32:	6878      	ldr	r0, [r7, #4]
 800ee34:	f000 fa7e 	bl	800f334 <USBD_CtlError>
            err++;
 800ee38:	7afb      	ldrb	r3, [r7, #11]
 800ee3a:	3301      	adds	r3, #1
 800ee3c:	72fb      	strb	r3, [r7, #11]
          break;
 800ee3e:	e055      	b.n	800eeec <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800ee40:	687b      	ldr	r3, [r7, #4]
 800ee42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ee46:	691b      	ldr	r3, [r3, #16]
 800ee48:	2b00      	cmp	r3, #0
 800ee4a:	d00b      	beq.n	800ee64 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800ee4c:	687b      	ldr	r3, [r7, #4]
 800ee4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ee52:	691b      	ldr	r3, [r3, #16]
 800ee54:	687a      	ldr	r2, [r7, #4]
 800ee56:	7c12      	ldrb	r2, [r2, #16]
 800ee58:	f107 0108 	add.w	r1, r7, #8
 800ee5c:	4610      	mov	r0, r2
 800ee5e:	4798      	blx	r3
 800ee60:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ee62:	e043      	b.n	800eeec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ee64:	6839      	ldr	r1, [r7, #0]
 800ee66:	6878      	ldr	r0, [r7, #4]
 800ee68:	f000 fa64 	bl	800f334 <USBD_CtlError>
            err++;
 800ee6c:	7afb      	ldrb	r3, [r7, #11]
 800ee6e:	3301      	adds	r3, #1
 800ee70:	72fb      	strb	r3, [r7, #11]
          break;
 800ee72:	e03b      	b.n	800eeec <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ee7a:	695b      	ldr	r3, [r3, #20]
 800ee7c:	2b00      	cmp	r3, #0
 800ee7e:	d00b      	beq.n	800ee98 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800ee80:	687b      	ldr	r3, [r7, #4]
 800ee82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ee86:	695b      	ldr	r3, [r3, #20]
 800ee88:	687a      	ldr	r2, [r7, #4]
 800ee8a:	7c12      	ldrb	r2, [r2, #16]
 800ee8c:	f107 0108 	add.w	r1, r7, #8
 800ee90:	4610      	mov	r0, r2
 800ee92:	4798      	blx	r3
 800ee94:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ee96:	e029      	b.n	800eeec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ee98:	6839      	ldr	r1, [r7, #0]
 800ee9a:	6878      	ldr	r0, [r7, #4]
 800ee9c:	f000 fa4a 	bl	800f334 <USBD_CtlError>
            err++;
 800eea0:	7afb      	ldrb	r3, [r7, #11]
 800eea2:	3301      	adds	r3, #1
 800eea4:	72fb      	strb	r3, [r7, #11]
          break;
 800eea6:	e021      	b.n	800eeec <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800eeae:	699b      	ldr	r3, [r3, #24]
 800eeb0:	2b00      	cmp	r3, #0
 800eeb2:	d00b      	beq.n	800eecc <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800eeba:	699b      	ldr	r3, [r3, #24]
 800eebc:	687a      	ldr	r2, [r7, #4]
 800eebe:	7c12      	ldrb	r2, [r2, #16]
 800eec0:	f107 0108 	add.w	r1, r7, #8
 800eec4:	4610      	mov	r0, r2
 800eec6:	4798      	blx	r3
 800eec8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800eeca:	e00f      	b.n	800eeec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800eecc:	6839      	ldr	r1, [r7, #0]
 800eece:	6878      	ldr	r0, [r7, #4]
 800eed0:	f000 fa30 	bl	800f334 <USBD_CtlError>
            err++;
 800eed4:	7afb      	ldrb	r3, [r7, #11]
 800eed6:	3301      	adds	r3, #1
 800eed8:	72fb      	strb	r3, [r7, #11]
          break;
 800eeda:	e007      	b.n	800eeec <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800eedc:	6839      	ldr	r1, [r7, #0]
 800eede:	6878      	ldr	r0, [r7, #4]
 800eee0:	f000 fa28 	bl	800f334 <USBD_CtlError>
          err++;
 800eee4:	7afb      	ldrb	r3, [r7, #11]
 800eee6:	3301      	adds	r3, #1
 800eee8:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800eeea:	bf00      	nop
      }
      break;
 800eeec:	e037      	b.n	800ef5e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800eeee:	687b      	ldr	r3, [r7, #4]
 800eef0:	7c1b      	ldrb	r3, [r3, #16]
 800eef2:	2b00      	cmp	r3, #0
 800eef4:	d109      	bne.n	800ef0a <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eefc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eefe:	f107 0208 	add.w	r2, r7, #8
 800ef02:	4610      	mov	r0, r2
 800ef04:	4798      	blx	r3
 800ef06:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ef08:	e029      	b.n	800ef5e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800ef0a:	6839      	ldr	r1, [r7, #0]
 800ef0c:	6878      	ldr	r0, [r7, #4]
 800ef0e:	f000 fa11 	bl	800f334 <USBD_CtlError>
        err++;
 800ef12:	7afb      	ldrb	r3, [r7, #11]
 800ef14:	3301      	adds	r3, #1
 800ef16:	72fb      	strb	r3, [r7, #11]
      break;
 800ef18:	e021      	b.n	800ef5e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ef1a:	687b      	ldr	r3, [r7, #4]
 800ef1c:	7c1b      	ldrb	r3, [r3, #16]
 800ef1e:	2b00      	cmp	r3, #0
 800ef20:	d10d      	bne.n	800ef3e <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800ef22:	687b      	ldr	r3, [r7, #4]
 800ef24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ef28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ef2a:	f107 0208 	add.w	r2, r7, #8
 800ef2e:	4610      	mov	r0, r2
 800ef30:	4798      	blx	r3
 800ef32:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800ef34:	68fb      	ldr	r3, [r7, #12]
 800ef36:	3301      	adds	r3, #1
 800ef38:	2207      	movs	r2, #7
 800ef3a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ef3c:	e00f      	b.n	800ef5e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800ef3e:	6839      	ldr	r1, [r7, #0]
 800ef40:	6878      	ldr	r0, [r7, #4]
 800ef42:	f000 f9f7 	bl	800f334 <USBD_CtlError>
        err++;
 800ef46:	7afb      	ldrb	r3, [r7, #11]
 800ef48:	3301      	adds	r3, #1
 800ef4a:	72fb      	strb	r3, [r7, #11]
      break;
 800ef4c:	e007      	b.n	800ef5e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800ef4e:	6839      	ldr	r1, [r7, #0]
 800ef50:	6878      	ldr	r0, [r7, #4]
 800ef52:	f000 f9ef 	bl	800f334 <USBD_CtlError>
      err++;
 800ef56:	7afb      	ldrb	r3, [r7, #11]
 800ef58:	3301      	adds	r3, #1
 800ef5a:	72fb      	strb	r3, [r7, #11]
      break;
 800ef5c:	bf00      	nop
  }

  if (err != 0U)
 800ef5e:	7afb      	ldrb	r3, [r7, #11]
 800ef60:	2b00      	cmp	r3, #0
 800ef62:	d11e      	bne.n	800efa2 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800ef64:	683b      	ldr	r3, [r7, #0]
 800ef66:	88db      	ldrh	r3, [r3, #6]
 800ef68:	2b00      	cmp	r3, #0
 800ef6a:	d016      	beq.n	800ef9a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800ef6c:	893b      	ldrh	r3, [r7, #8]
 800ef6e:	2b00      	cmp	r3, #0
 800ef70:	d00e      	beq.n	800ef90 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800ef72:	683b      	ldr	r3, [r7, #0]
 800ef74:	88da      	ldrh	r2, [r3, #6]
 800ef76:	893b      	ldrh	r3, [r7, #8]
 800ef78:	4293      	cmp	r3, r2
 800ef7a:	bf28      	it	cs
 800ef7c:	4613      	movcs	r3, r2
 800ef7e:	b29b      	uxth	r3, r3
 800ef80:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800ef82:	893b      	ldrh	r3, [r7, #8]
 800ef84:	461a      	mov	r2, r3
 800ef86:	68f9      	ldr	r1, [r7, #12]
 800ef88:	6878      	ldr	r0, [r7, #4]
 800ef8a:	f000 fa44 	bl	800f416 <USBD_CtlSendData>
 800ef8e:	e009      	b.n	800efa4 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800ef90:	6839      	ldr	r1, [r7, #0]
 800ef92:	6878      	ldr	r0, [r7, #4]
 800ef94:	f000 f9ce 	bl	800f334 <USBD_CtlError>
 800ef98:	e004      	b.n	800efa4 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800ef9a:	6878      	ldr	r0, [r7, #4]
 800ef9c:	f000 fa95 	bl	800f4ca <USBD_CtlSendStatus>
 800efa0:	e000      	b.n	800efa4 <USBD_GetDescriptor+0x2cc>
    return;
 800efa2:	bf00      	nop
  }
}
 800efa4:	3710      	adds	r7, #16
 800efa6:	46bd      	mov	sp, r7
 800efa8:	bd80      	pop	{r7, pc}
 800efaa:	bf00      	nop

0800efac <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800efac:	b580      	push	{r7, lr}
 800efae:	b084      	sub	sp, #16
 800efb0:	af00      	add	r7, sp, #0
 800efb2:	6078      	str	r0, [r7, #4]
 800efb4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800efb6:	683b      	ldr	r3, [r7, #0]
 800efb8:	889b      	ldrh	r3, [r3, #4]
 800efba:	2b00      	cmp	r3, #0
 800efbc:	d131      	bne.n	800f022 <USBD_SetAddress+0x76>
 800efbe:	683b      	ldr	r3, [r7, #0]
 800efc0:	88db      	ldrh	r3, [r3, #6]
 800efc2:	2b00      	cmp	r3, #0
 800efc4:	d12d      	bne.n	800f022 <USBD_SetAddress+0x76>
 800efc6:	683b      	ldr	r3, [r7, #0]
 800efc8:	885b      	ldrh	r3, [r3, #2]
 800efca:	2b7f      	cmp	r3, #127	; 0x7f
 800efcc:	d829      	bhi.n	800f022 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800efce:	683b      	ldr	r3, [r7, #0]
 800efd0:	885b      	ldrh	r3, [r3, #2]
 800efd2:	b2db      	uxtb	r3, r3
 800efd4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800efd8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800efda:	687b      	ldr	r3, [r7, #4]
 800efdc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800efe0:	b2db      	uxtb	r3, r3
 800efe2:	2b03      	cmp	r3, #3
 800efe4:	d104      	bne.n	800eff0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800efe6:	6839      	ldr	r1, [r7, #0]
 800efe8:	6878      	ldr	r0, [r7, #4]
 800efea:	f000 f9a3 	bl	800f334 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800efee:	e01d      	b.n	800f02c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	7bfa      	ldrb	r2, [r7, #15]
 800eff4:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800eff8:	7bfb      	ldrb	r3, [r7, #15]
 800effa:	4619      	mov	r1, r3
 800effc:	6878      	ldr	r0, [r7, #4]
 800effe:	f008 f9e1 	bl	80173c4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800f002:	6878      	ldr	r0, [r7, #4]
 800f004:	f000 fa61 	bl	800f4ca <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800f008:	7bfb      	ldrb	r3, [r7, #15]
 800f00a:	2b00      	cmp	r3, #0
 800f00c:	d004      	beq.n	800f018 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f00e:	687b      	ldr	r3, [r7, #4]
 800f010:	2202      	movs	r2, #2
 800f012:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f016:	e009      	b.n	800f02c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800f018:	687b      	ldr	r3, [r7, #4]
 800f01a:	2201      	movs	r2, #1
 800f01c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f020:	e004      	b.n	800f02c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800f022:	6839      	ldr	r1, [r7, #0]
 800f024:	6878      	ldr	r0, [r7, #4]
 800f026:	f000 f985 	bl	800f334 <USBD_CtlError>
  }
}
 800f02a:	bf00      	nop
 800f02c:	bf00      	nop
 800f02e:	3710      	adds	r7, #16
 800f030:	46bd      	mov	sp, r7
 800f032:	bd80      	pop	{r7, pc}

0800f034 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f034:	b580      	push	{r7, lr}
 800f036:	b084      	sub	sp, #16
 800f038:	af00      	add	r7, sp, #0
 800f03a:	6078      	str	r0, [r7, #4]
 800f03c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f03e:	2300      	movs	r3, #0
 800f040:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800f042:	683b      	ldr	r3, [r7, #0]
 800f044:	885b      	ldrh	r3, [r3, #2]
 800f046:	b2da      	uxtb	r2, r3
 800f048:	4b4c      	ldr	r3, [pc, #304]	; (800f17c <USBD_SetConfig+0x148>)
 800f04a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800f04c:	4b4b      	ldr	r3, [pc, #300]	; (800f17c <USBD_SetConfig+0x148>)
 800f04e:	781b      	ldrb	r3, [r3, #0]
 800f050:	2b01      	cmp	r3, #1
 800f052:	d905      	bls.n	800f060 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800f054:	6839      	ldr	r1, [r7, #0]
 800f056:	6878      	ldr	r0, [r7, #4]
 800f058:	f000 f96c 	bl	800f334 <USBD_CtlError>
    return USBD_FAIL;
 800f05c:	2303      	movs	r3, #3
 800f05e:	e088      	b.n	800f172 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f066:	b2db      	uxtb	r3, r3
 800f068:	2b02      	cmp	r3, #2
 800f06a:	d002      	beq.n	800f072 <USBD_SetConfig+0x3e>
 800f06c:	2b03      	cmp	r3, #3
 800f06e:	d025      	beq.n	800f0bc <USBD_SetConfig+0x88>
 800f070:	e071      	b.n	800f156 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800f072:	4b42      	ldr	r3, [pc, #264]	; (800f17c <USBD_SetConfig+0x148>)
 800f074:	781b      	ldrb	r3, [r3, #0]
 800f076:	2b00      	cmp	r3, #0
 800f078:	d01c      	beq.n	800f0b4 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800f07a:	4b40      	ldr	r3, [pc, #256]	; (800f17c <USBD_SetConfig+0x148>)
 800f07c:	781b      	ldrb	r3, [r3, #0]
 800f07e:	461a      	mov	r2, r3
 800f080:	687b      	ldr	r3, [r7, #4]
 800f082:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f084:	4b3d      	ldr	r3, [pc, #244]	; (800f17c <USBD_SetConfig+0x148>)
 800f086:	781b      	ldrb	r3, [r3, #0]
 800f088:	4619      	mov	r1, r3
 800f08a:	6878      	ldr	r0, [r7, #4]
 800f08c:	f7ff f948 	bl	800e320 <USBD_SetClassConfig>
 800f090:	4603      	mov	r3, r0
 800f092:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800f094:	7bfb      	ldrb	r3, [r7, #15]
 800f096:	2b00      	cmp	r3, #0
 800f098:	d004      	beq.n	800f0a4 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800f09a:	6839      	ldr	r1, [r7, #0]
 800f09c:	6878      	ldr	r0, [r7, #4]
 800f09e:	f000 f949 	bl	800f334 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800f0a2:	e065      	b.n	800f170 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800f0a4:	6878      	ldr	r0, [r7, #4]
 800f0a6:	f000 fa10 	bl	800f4ca <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800f0aa:	687b      	ldr	r3, [r7, #4]
 800f0ac:	2203      	movs	r2, #3
 800f0ae:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800f0b2:	e05d      	b.n	800f170 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800f0b4:	6878      	ldr	r0, [r7, #4]
 800f0b6:	f000 fa08 	bl	800f4ca <USBD_CtlSendStatus>
      break;
 800f0ba:	e059      	b.n	800f170 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800f0bc:	4b2f      	ldr	r3, [pc, #188]	; (800f17c <USBD_SetConfig+0x148>)
 800f0be:	781b      	ldrb	r3, [r3, #0]
 800f0c0:	2b00      	cmp	r3, #0
 800f0c2:	d112      	bne.n	800f0ea <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f0c4:	687b      	ldr	r3, [r7, #4]
 800f0c6:	2202      	movs	r2, #2
 800f0c8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800f0cc:	4b2b      	ldr	r3, [pc, #172]	; (800f17c <USBD_SetConfig+0x148>)
 800f0ce:	781b      	ldrb	r3, [r3, #0]
 800f0d0:	461a      	mov	r2, r3
 800f0d2:	687b      	ldr	r3, [r7, #4]
 800f0d4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f0d6:	4b29      	ldr	r3, [pc, #164]	; (800f17c <USBD_SetConfig+0x148>)
 800f0d8:	781b      	ldrb	r3, [r3, #0]
 800f0da:	4619      	mov	r1, r3
 800f0dc:	6878      	ldr	r0, [r7, #4]
 800f0de:	f7ff f93b 	bl	800e358 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800f0e2:	6878      	ldr	r0, [r7, #4]
 800f0e4:	f000 f9f1 	bl	800f4ca <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800f0e8:	e042      	b.n	800f170 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800f0ea:	4b24      	ldr	r3, [pc, #144]	; (800f17c <USBD_SetConfig+0x148>)
 800f0ec:	781b      	ldrb	r3, [r3, #0]
 800f0ee:	461a      	mov	r2, r3
 800f0f0:	687b      	ldr	r3, [r7, #4]
 800f0f2:	685b      	ldr	r3, [r3, #4]
 800f0f4:	429a      	cmp	r2, r3
 800f0f6:	d02a      	beq.n	800f14e <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	685b      	ldr	r3, [r3, #4]
 800f0fc:	b2db      	uxtb	r3, r3
 800f0fe:	4619      	mov	r1, r3
 800f100:	6878      	ldr	r0, [r7, #4]
 800f102:	f7ff f929 	bl	800e358 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800f106:	4b1d      	ldr	r3, [pc, #116]	; (800f17c <USBD_SetConfig+0x148>)
 800f108:	781b      	ldrb	r3, [r3, #0]
 800f10a:	461a      	mov	r2, r3
 800f10c:	687b      	ldr	r3, [r7, #4]
 800f10e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f110:	4b1a      	ldr	r3, [pc, #104]	; (800f17c <USBD_SetConfig+0x148>)
 800f112:	781b      	ldrb	r3, [r3, #0]
 800f114:	4619      	mov	r1, r3
 800f116:	6878      	ldr	r0, [r7, #4]
 800f118:	f7ff f902 	bl	800e320 <USBD_SetClassConfig>
 800f11c:	4603      	mov	r3, r0
 800f11e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800f120:	7bfb      	ldrb	r3, [r7, #15]
 800f122:	2b00      	cmp	r3, #0
 800f124:	d00f      	beq.n	800f146 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800f126:	6839      	ldr	r1, [r7, #0]
 800f128:	6878      	ldr	r0, [r7, #4]
 800f12a:	f000 f903 	bl	800f334 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	685b      	ldr	r3, [r3, #4]
 800f132:	b2db      	uxtb	r3, r3
 800f134:	4619      	mov	r1, r3
 800f136:	6878      	ldr	r0, [r7, #4]
 800f138:	f7ff f90e 	bl	800e358 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800f13c:	687b      	ldr	r3, [r7, #4]
 800f13e:	2202      	movs	r2, #2
 800f140:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800f144:	e014      	b.n	800f170 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800f146:	6878      	ldr	r0, [r7, #4]
 800f148:	f000 f9bf 	bl	800f4ca <USBD_CtlSendStatus>
      break;
 800f14c:	e010      	b.n	800f170 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800f14e:	6878      	ldr	r0, [r7, #4]
 800f150:	f000 f9bb 	bl	800f4ca <USBD_CtlSendStatus>
      break;
 800f154:	e00c      	b.n	800f170 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800f156:	6839      	ldr	r1, [r7, #0]
 800f158:	6878      	ldr	r0, [r7, #4]
 800f15a:	f000 f8eb 	bl	800f334 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f15e:	4b07      	ldr	r3, [pc, #28]	; (800f17c <USBD_SetConfig+0x148>)
 800f160:	781b      	ldrb	r3, [r3, #0]
 800f162:	4619      	mov	r1, r3
 800f164:	6878      	ldr	r0, [r7, #4]
 800f166:	f7ff f8f7 	bl	800e358 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800f16a:	2303      	movs	r3, #3
 800f16c:	73fb      	strb	r3, [r7, #15]
      break;
 800f16e:	bf00      	nop
  }

  return ret;
 800f170:	7bfb      	ldrb	r3, [r7, #15]
}
 800f172:	4618      	mov	r0, r3
 800f174:	3710      	adds	r7, #16
 800f176:	46bd      	mov	sp, r7
 800f178:	bd80      	pop	{r7, pc}
 800f17a:	bf00      	nop
 800f17c:	200027b4 	.word	0x200027b4

0800f180 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f180:	b580      	push	{r7, lr}
 800f182:	b082      	sub	sp, #8
 800f184:	af00      	add	r7, sp, #0
 800f186:	6078      	str	r0, [r7, #4]
 800f188:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800f18a:	683b      	ldr	r3, [r7, #0]
 800f18c:	88db      	ldrh	r3, [r3, #6]
 800f18e:	2b01      	cmp	r3, #1
 800f190:	d004      	beq.n	800f19c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800f192:	6839      	ldr	r1, [r7, #0]
 800f194:	6878      	ldr	r0, [r7, #4]
 800f196:	f000 f8cd 	bl	800f334 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800f19a:	e023      	b.n	800f1e4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800f19c:	687b      	ldr	r3, [r7, #4]
 800f19e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f1a2:	b2db      	uxtb	r3, r3
 800f1a4:	2b02      	cmp	r3, #2
 800f1a6:	dc02      	bgt.n	800f1ae <USBD_GetConfig+0x2e>
 800f1a8:	2b00      	cmp	r3, #0
 800f1aa:	dc03      	bgt.n	800f1b4 <USBD_GetConfig+0x34>
 800f1ac:	e015      	b.n	800f1da <USBD_GetConfig+0x5a>
 800f1ae:	2b03      	cmp	r3, #3
 800f1b0:	d00b      	beq.n	800f1ca <USBD_GetConfig+0x4a>
 800f1b2:	e012      	b.n	800f1da <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800f1b4:	687b      	ldr	r3, [r7, #4]
 800f1b6:	2200      	movs	r2, #0
 800f1b8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800f1ba:	687b      	ldr	r3, [r7, #4]
 800f1bc:	3308      	adds	r3, #8
 800f1be:	2201      	movs	r2, #1
 800f1c0:	4619      	mov	r1, r3
 800f1c2:	6878      	ldr	r0, [r7, #4]
 800f1c4:	f000 f927 	bl	800f416 <USBD_CtlSendData>
        break;
 800f1c8:	e00c      	b.n	800f1e4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800f1ca:	687b      	ldr	r3, [r7, #4]
 800f1cc:	3304      	adds	r3, #4
 800f1ce:	2201      	movs	r2, #1
 800f1d0:	4619      	mov	r1, r3
 800f1d2:	6878      	ldr	r0, [r7, #4]
 800f1d4:	f000 f91f 	bl	800f416 <USBD_CtlSendData>
        break;
 800f1d8:	e004      	b.n	800f1e4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800f1da:	6839      	ldr	r1, [r7, #0]
 800f1dc:	6878      	ldr	r0, [r7, #4]
 800f1de:	f000 f8a9 	bl	800f334 <USBD_CtlError>
        break;
 800f1e2:	bf00      	nop
}
 800f1e4:	bf00      	nop
 800f1e6:	3708      	adds	r7, #8
 800f1e8:	46bd      	mov	sp, r7
 800f1ea:	bd80      	pop	{r7, pc}

0800f1ec <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f1ec:	b580      	push	{r7, lr}
 800f1ee:	b082      	sub	sp, #8
 800f1f0:	af00      	add	r7, sp, #0
 800f1f2:	6078      	str	r0, [r7, #4]
 800f1f4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f1fc:	b2db      	uxtb	r3, r3
 800f1fe:	3b01      	subs	r3, #1
 800f200:	2b02      	cmp	r3, #2
 800f202:	d81e      	bhi.n	800f242 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800f204:	683b      	ldr	r3, [r7, #0]
 800f206:	88db      	ldrh	r3, [r3, #6]
 800f208:	2b02      	cmp	r3, #2
 800f20a:	d004      	beq.n	800f216 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800f20c:	6839      	ldr	r1, [r7, #0]
 800f20e:	6878      	ldr	r0, [r7, #4]
 800f210:	f000 f890 	bl	800f334 <USBD_CtlError>
        break;
 800f214:	e01a      	b.n	800f24c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800f216:	687b      	ldr	r3, [r7, #4]
 800f218:	2201      	movs	r2, #1
 800f21a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800f21c:	687b      	ldr	r3, [r7, #4]
 800f21e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800f222:	2b00      	cmp	r3, #0
 800f224:	d005      	beq.n	800f232 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	68db      	ldr	r3, [r3, #12]
 800f22a:	f043 0202 	orr.w	r2, r3, #2
 800f22e:	687b      	ldr	r3, [r7, #4]
 800f230:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800f232:	687b      	ldr	r3, [r7, #4]
 800f234:	330c      	adds	r3, #12
 800f236:	2202      	movs	r2, #2
 800f238:	4619      	mov	r1, r3
 800f23a:	6878      	ldr	r0, [r7, #4]
 800f23c:	f000 f8eb 	bl	800f416 <USBD_CtlSendData>
      break;
 800f240:	e004      	b.n	800f24c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800f242:	6839      	ldr	r1, [r7, #0]
 800f244:	6878      	ldr	r0, [r7, #4]
 800f246:	f000 f875 	bl	800f334 <USBD_CtlError>
      break;
 800f24a:	bf00      	nop
  }
}
 800f24c:	bf00      	nop
 800f24e:	3708      	adds	r7, #8
 800f250:	46bd      	mov	sp, r7
 800f252:	bd80      	pop	{r7, pc}

0800f254 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f254:	b580      	push	{r7, lr}
 800f256:	b082      	sub	sp, #8
 800f258:	af00      	add	r7, sp, #0
 800f25a:	6078      	str	r0, [r7, #4]
 800f25c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800f25e:	683b      	ldr	r3, [r7, #0]
 800f260:	885b      	ldrh	r3, [r3, #2]
 800f262:	2b01      	cmp	r3, #1
 800f264:	d106      	bne.n	800f274 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800f266:	687b      	ldr	r3, [r7, #4]
 800f268:	2201      	movs	r2, #1
 800f26a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800f26e:	6878      	ldr	r0, [r7, #4]
 800f270:	f000 f92b 	bl	800f4ca <USBD_CtlSendStatus>
  }
}
 800f274:	bf00      	nop
 800f276:	3708      	adds	r7, #8
 800f278:	46bd      	mov	sp, r7
 800f27a:	bd80      	pop	{r7, pc}

0800f27c <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f27c:	b580      	push	{r7, lr}
 800f27e:	b082      	sub	sp, #8
 800f280:	af00      	add	r7, sp, #0
 800f282:	6078      	str	r0, [r7, #4]
 800f284:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f286:	687b      	ldr	r3, [r7, #4]
 800f288:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f28c:	b2db      	uxtb	r3, r3
 800f28e:	3b01      	subs	r3, #1
 800f290:	2b02      	cmp	r3, #2
 800f292:	d80b      	bhi.n	800f2ac <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800f294:	683b      	ldr	r3, [r7, #0]
 800f296:	885b      	ldrh	r3, [r3, #2]
 800f298:	2b01      	cmp	r3, #1
 800f29a:	d10c      	bne.n	800f2b6 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	2200      	movs	r2, #0
 800f2a0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800f2a4:	6878      	ldr	r0, [r7, #4]
 800f2a6:	f000 f910 	bl	800f4ca <USBD_CtlSendStatus>
      }
      break;
 800f2aa:	e004      	b.n	800f2b6 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800f2ac:	6839      	ldr	r1, [r7, #0]
 800f2ae:	6878      	ldr	r0, [r7, #4]
 800f2b0:	f000 f840 	bl	800f334 <USBD_CtlError>
      break;
 800f2b4:	e000      	b.n	800f2b8 <USBD_ClrFeature+0x3c>
      break;
 800f2b6:	bf00      	nop
  }
}
 800f2b8:	bf00      	nop
 800f2ba:	3708      	adds	r7, #8
 800f2bc:	46bd      	mov	sp, r7
 800f2be:	bd80      	pop	{r7, pc}

0800f2c0 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800f2c0:	b580      	push	{r7, lr}
 800f2c2:	b084      	sub	sp, #16
 800f2c4:	af00      	add	r7, sp, #0
 800f2c6:	6078      	str	r0, [r7, #4]
 800f2c8:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800f2ca:	683b      	ldr	r3, [r7, #0]
 800f2cc:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800f2ce:	68fb      	ldr	r3, [r7, #12]
 800f2d0:	781a      	ldrb	r2, [r3, #0]
 800f2d2:	687b      	ldr	r3, [r7, #4]
 800f2d4:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800f2d6:	68fb      	ldr	r3, [r7, #12]
 800f2d8:	3301      	adds	r3, #1
 800f2da:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800f2dc:	68fb      	ldr	r3, [r7, #12]
 800f2de:	781a      	ldrb	r2, [r3, #0]
 800f2e0:	687b      	ldr	r3, [r7, #4]
 800f2e2:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800f2e4:	68fb      	ldr	r3, [r7, #12]
 800f2e6:	3301      	adds	r3, #1
 800f2e8:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800f2ea:	68f8      	ldr	r0, [r7, #12]
 800f2ec:	f7ff fabb 	bl	800e866 <SWAPBYTE>
 800f2f0:	4603      	mov	r3, r0
 800f2f2:	461a      	mov	r2, r3
 800f2f4:	687b      	ldr	r3, [r7, #4]
 800f2f6:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800f2f8:	68fb      	ldr	r3, [r7, #12]
 800f2fa:	3301      	adds	r3, #1
 800f2fc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800f2fe:	68fb      	ldr	r3, [r7, #12]
 800f300:	3301      	adds	r3, #1
 800f302:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800f304:	68f8      	ldr	r0, [r7, #12]
 800f306:	f7ff faae 	bl	800e866 <SWAPBYTE>
 800f30a:	4603      	mov	r3, r0
 800f30c:	461a      	mov	r2, r3
 800f30e:	687b      	ldr	r3, [r7, #4]
 800f310:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800f312:	68fb      	ldr	r3, [r7, #12]
 800f314:	3301      	adds	r3, #1
 800f316:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800f318:	68fb      	ldr	r3, [r7, #12]
 800f31a:	3301      	adds	r3, #1
 800f31c:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800f31e:	68f8      	ldr	r0, [r7, #12]
 800f320:	f7ff faa1 	bl	800e866 <SWAPBYTE>
 800f324:	4603      	mov	r3, r0
 800f326:	461a      	mov	r2, r3
 800f328:	687b      	ldr	r3, [r7, #4]
 800f32a:	80da      	strh	r2, [r3, #6]
}
 800f32c:	bf00      	nop
 800f32e:	3710      	adds	r7, #16
 800f330:	46bd      	mov	sp, r7
 800f332:	bd80      	pop	{r7, pc}

0800f334 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f334:	b580      	push	{r7, lr}
 800f336:	b082      	sub	sp, #8
 800f338:	af00      	add	r7, sp, #0
 800f33a:	6078      	str	r0, [r7, #4]
 800f33c:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800f33e:	2180      	movs	r1, #128	; 0x80
 800f340:	6878      	ldr	r0, [r7, #4]
 800f342:	f007 ffd5 	bl	80172f0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800f346:	2100      	movs	r1, #0
 800f348:	6878      	ldr	r0, [r7, #4]
 800f34a:	f007 ffd1 	bl	80172f0 <USBD_LL_StallEP>
}
 800f34e:	bf00      	nop
 800f350:	3708      	adds	r7, #8
 800f352:	46bd      	mov	sp, r7
 800f354:	bd80      	pop	{r7, pc}

0800f356 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800f356:	b580      	push	{r7, lr}
 800f358:	b086      	sub	sp, #24
 800f35a:	af00      	add	r7, sp, #0
 800f35c:	60f8      	str	r0, [r7, #12]
 800f35e:	60b9      	str	r1, [r7, #8]
 800f360:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800f362:	2300      	movs	r3, #0
 800f364:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800f366:	68fb      	ldr	r3, [r7, #12]
 800f368:	2b00      	cmp	r3, #0
 800f36a:	d036      	beq.n	800f3da <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800f36c:	68fb      	ldr	r3, [r7, #12]
 800f36e:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800f370:	6938      	ldr	r0, [r7, #16]
 800f372:	f000 f836 	bl	800f3e2 <USBD_GetLen>
 800f376:	4603      	mov	r3, r0
 800f378:	3301      	adds	r3, #1
 800f37a:	b29b      	uxth	r3, r3
 800f37c:	005b      	lsls	r3, r3, #1
 800f37e:	b29a      	uxth	r2, r3
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800f384:	7dfb      	ldrb	r3, [r7, #23]
 800f386:	68ba      	ldr	r2, [r7, #8]
 800f388:	4413      	add	r3, r2
 800f38a:	687a      	ldr	r2, [r7, #4]
 800f38c:	7812      	ldrb	r2, [r2, #0]
 800f38e:	701a      	strb	r2, [r3, #0]
  idx++;
 800f390:	7dfb      	ldrb	r3, [r7, #23]
 800f392:	3301      	adds	r3, #1
 800f394:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800f396:	7dfb      	ldrb	r3, [r7, #23]
 800f398:	68ba      	ldr	r2, [r7, #8]
 800f39a:	4413      	add	r3, r2
 800f39c:	2203      	movs	r2, #3
 800f39e:	701a      	strb	r2, [r3, #0]
  idx++;
 800f3a0:	7dfb      	ldrb	r3, [r7, #23]
 800f3a2:	3301      	adds	r3, #1
 800f3a4:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800f3a6:	e013      	b.n	800f3d0 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800f3a8:	7dfb      	ldrb	r3, [r7, #23]
 800f3aa:	68ba      	ldr	r2, [r7, #8]
 800f3ac:	4413      	add	r3, r2
 800f3ae:	693a      	ldr	r2, [r7, #16]
 800f3b0:	7812      	ldrb	r2, [r2, #0]
 800f3b2:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800f3b4:	693b      	ldr	r3, [r7, #16]
 800f3b6:	3301      	adds	r3, #1
 800f3b8:	613b      	str	r3, [r7, #16]
    idx++;
 800f3ba:	7dfb      	ldrb	r3, [r7, #23]
 800f3bc:	3301      	adds	r3, #1
 800f3be:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800f3c0:	7dfb      	ldrb	r3, [r7, #23]
 800f3c2:	68ba      	ldr	r2, [r7, #8]
 800f3c4:	4413      	add	r3, r2
 800f3c6:	2200      	movs	r2, #0
 800f3c8:	701a      	strb	r2, [r3, #0]
    idx++;
 800f3ca:	7dfb      	ldrb	r3, [r7, #23]
 800f3cc:	3301      	adds	r3, #1
 800f3ce:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800f3d0:	693b      	ldr	r3, [r7, #16]
 800f3d2:	781b      	ldrb	r3, [r3, #0]
 800f3d4:	2b00      	cmp	r3, #0
 800f3d6:	d1e7      	bne.n	800f3a8 <USBD_GetString+0x52>
 800f3d8:	e000      	b.n	800f3dc <USBD_GetString+0x86>
    return;
 800f3da:	bf00      	nop
  }
}
 800f3dc:	3718      	adds	r7, #24
 800f3de:	46bd      	mov	sp, r7
 800f3e0:	bd80      	pop	{r7, pc}

0800f3e2 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800f3e2:	b480      	push	{r7}
 800f3e4:	b085      	sub	sp, #20
 800f3e6:	af00      	add	r7, sp, #0
 800f3e8:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800f3ea:	2300      	movs	r3, #0
 800f3ec:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800f3f2:	e005      	b.n	800f400 <USBD_GetLen+0x1e>
  {
    len++;
 800f3f4:	7bfb      	ldrb	r3, [r7, #15]
 800f3f6:	3301      	adds	r3, #1
 800f3f8:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800f3fa:	68bb      	ldr	r3, [r7, #8]
 800f3fc:	3301      	adds	r3, #1
 800f3fe:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800f400:	68bb      	ldr	r3, [r7, #8]
 800f402:	781b      	ldrb	r3, [r3, #0]
 800f404:	2b00      	cmp	r3, #0
 800f406:	d1f5      	bne.n	800f3f4 <USBD_GetLen+0x12>
  }

  return len;
 800f408:	7bfb      	ldrb	r3, [r7, #15]
}
 800f40a:	4618      	mov	r0, r3
 800f40c:	3714      	adds	r7, #20
 800f40e:	46bd      	mov	sp, r7
 800f410:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f414:	4770      	bx	lr

0800f416 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800f416:	b580      	push	{r7, lr}
 800f418:	b084      	sub	sp, #16
 800f41a:	af00      	add	r7, sp, #0
 800f41c:	60f8      	str	r0, [r7, #12]
 800f41e:	60b9      	str	r1, [r7, #8]
 800f420:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800f422:	68fb      	ldr	r3, [r7, #12]
 800f424:	2202      	movs	r2, #2
 800f426:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800f42a:	68fb      	ldr	r3, [r7, #12]
 800f42c:	687a      	ldr	r2, [r7, #4]
 800f42e:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800f430:	68fb      	ldr	r3, [r7, #12]
 800f432:	687a      	ldr	r2, [r7, #4]
 800f434:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f436:	687b      	ldr	r3, [r7, #4]
 800f438:	68ba      	ldr	r2, [r7, #8]
 800f43a:	2100      	movs	r1, #0
 800f43c:	68f8      	ldr	r0, [r7, #12]
 800f43e:	f007 ffe0 	bl	8017402 <USBD_LL_Transmit>

  return USBD_OK;
 800f442:	2300      	movs	r3, #0
}
 800f444:	4618      	mov	r0, r3
 800f446:	3710      	adds	r7, #16
 800f448:	46bd      	mov	sp, r7
 800f44a:	bd80      	pop	{r7, pc}

0800f44c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800f44c:	b580      	push	{r7, lr}
 800f44e:	b084      	sub	sp, #16
 800f450:	af00      	add	r7, sp, #0
 800f452:	60f8      	str	r0, [r7, #12]
 800f454:	60b9      	str	r1, [r7, #8]
 800f456:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f458:	687b      	ldr	r3, [r7, #4]
 800f45a:	68ba      	ldr	r2, [r7, #8]
 800f45c:	2100      	movs	r1, #0
 800f45e:	68f8      	ldr	r0, [r7, #12]
 800f460:	f007 ffcf 	bl	8017402 <USBD_LL_Transmit>

  return USBD_OK;
 800f464:	2300      	movs	r3, #0
}
 800f466:	4618      	mov	r0, r3
 800f468:	3710      	adds	r7, #16
 800f46a:	46bd      	mov	sp, r7
 800f46c:	bd80      	pop	{r7, pc}

0800f46e <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800f46e:	b580      	push	{r7, lr}
 800f470:	b084      	sub	sp, #16
 800f472:	af00      	add	r7, sp, #0
 800f474:	60f8      	str	r0, [r7, #12]
 800f476:	60b9      	str	r1, [r7, #8]
 800f478:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800f47a:	68fb      	ldr	r3, [r7, #12]
 800f47c:	2203      	movs	r2, #3
 800f47e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800f482:	68fb      	ldr	r3, [r7, #12]
 800f484:	687a      	ldr	r2, [r7, #4]
 800f486:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800f48a:	68fb      	ldr	r3, [r7, #12]
 800f48c:	687a      	ldr	r2, [r7, #4]
 800f48e:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f492:	687b      	ldr	r3, [r7, #4]
 800f494:	68ba      	ldr	r2, [r7, #8]
 800f496:	2100      	movs	r1, #0
 800f498:	68f8      	ldr	r0, [r7, #12]
 800f49a:	f007 ffd3 	bl	8017444 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f49e:	2300      	movs	r3, #0
}
 800f4a0:	4618      	mov	r0, r3
 800f4a2:	3710      	adds	r7, #16
 800f4a4:	46bd      	mov	sp, r7
 800f4a6:	bd80      	pop	{r7, pc}

0800f4a8 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800f4a8:	b580      	push	{r7, lr}
 800f4aa:	b084      	sub	sp, #16
 800f4ac:	af00      	add	r7, sp, #0
 800f4ae:	60f8      	str	r0, [r7, #12]
 800f4b0:	60b9      	str	r1, [r7, #8]
 800f4b2:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	68ba      	ldr	r2, [r7, #8]
 800f4b8:	2100      	movs	r1, #0
 800f4ba:	68f8      	ldr	r0, [r7, #12]
 800f4bc:	f007 ffc2 	bl	8017444 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f4c0:	2300      	movs	r3, #0
}
 800f4c2:	4618      	mov	r0, r3
 800f4c4:	3710      	adds	r7, #16
 800f4c6:	46bd      	mov	sp, r7
 800f4c8:	bd80      	pop	{r7, pc}

0800f4ca <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800f4ca:	b580      	push	{r7, lr}
 800f4cc:	b082      	sub	sp, #8
 800f4ce:	af00      	add	r7, sp, #0
 800f4d0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	2204      	movs	r2, #4
 800f4d6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800f4da:	2300      	movs	r3, #0
 800f4dc:	2200      	movs	r2, #0
 800f4de:	2100      	movs	r1, #0
 800f4e0:	6878      	ldr	r0, [r7, #4]
 800f4e2:	f007 ff8e 	bl	8017402 <USBD_LL_Transmit>

  return USBD_OK;
 800f4e6:	2300      	movs	r3, #0
}
 800f4e8:	4618      	mov	r0, r3
 800f4ea:	3708      	adds	r7, #8
 800f4ec:	46bd      	mov	sp, r7
 800f4ee:	bd80      	pop	{r7, pc}

0800f4f0 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800f4f0:	b580      	push	{r7, lr}
 800f4f2:	b082      	sub	sp, #8
 800f4f4:	af00      	add	r7, sp, #0
 800f4f6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800f4f8:	687b      	ldr	r3, [r7, #4]
 800f4fa:	2205      	movs	r2, #5
 800f4fc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f500:	2300      	movs	r3, #0
 800f502:	2200      	movs	r2, #0
 800f504:	2100      	movs	r1, #0
 800f506:	6878      	ldr	r0, [r7, #4]
 800f508:	f007 ff9c 	bl	8017444 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f50c:	2300      	movs	r3, #0
}
 800f50e:	4618      	mov	r0, r3
 800f510:	3708      	adds	r7, #8
 800f512:	46bd      	mov	sp, r7
 800f514:	bd80      	pop	{r7, pc}
	...

0800f518 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800f518:	b580      	push	{r7, lr}
 800f51a:	b084      	sub	sp, #16
 800f51c:	af00      	add	r7, sp, #0
 800f51e:	4603      	mov	r3, r0
 800f520:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800f522:	79fb      	ldrb	r3, [r7, #7]
 800f524:	4a08      	ldr	r2, [pc, #32]	; (800f548 <disk_status+0x30>)
 800f526:	009b      	lsls	r3, r3, #2
 800f528:	4413      	add	r3, r2
 800f52a:	685b      	ldr	r3, [r3, #4]
 800f52c:	685b      	ldr	r3, [r3, #4]
 800f52e:	79fa      	ldrb	r2, [r7, #7]
 800f530:	4905      	ldr	r1, [pc, #20]	; (800f548 <disk_status+0x30>)
 800f532:	440a      	add	r2, r1
 800f534:	7a12      	ldrb	r2, [r2, #8]
 800f536:	4610      	mov	r0, r2
 800f538:	4798      	blx	r3
 800f53a:	4603      	mov	r3, r0
 800f53c:	73fb      	strb	r3, [r7, #15]
  return stat;
 800f53e:	7bfb      	ldrb	r3, [r7, #15]
}
 800f540:	4618      	mov	r0, r3
 800f542:	3710      	adds	r7, #16
 800f544:	46bd      	mov	sp, r7
 800f546:	bd80      	pop	{r7, pc}
 800f548:	200027e0 	.word	0x200027e0

0800f54c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800f54c:	b580      	push	{r7, lr}
 800f54e:	b084      	sub	sp, #16
 800f550:	af00      	add	r7, sp, #0
 800f552:	4603      	mov	r3, r0
 800f554:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800f556:	2300      	movs	r3, #0
 800f558:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800f55a:	79fb      	ldrb	r3, [r7, #7]
 800f55c:	4a0d      	ldr	r2, [pc, #52]	; (800f594 <disk_initialize+0x48>)
 800f55e:	5cd3      	ldrb	r3, [r2, r3]
 800f560:	2b00      	cmp	r3, #0
 800f562:	d111      	bne.n	800f588 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800f564:	79fb      	ldrb	r3, [r7, #7]
 800f566:	4a0b      	ldr	r2, [pc, #44]	; (800f594 <disk_initialize+0x48>)
 800f568:	2101      	movs	r1, #1
 800f56a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800f56c:	79fb      	ldrb	r3, [r7, #7]
 800f56e:	4a09      	ldr	r2, [pc, #36]	; (800f594 <disk_initialize+0x48>)
 800f570:	009b      	lsls	r3, r3, #2
 800f572:	4413      	add	r3, r2
 800f574:	685b      	ldr	r3, [r3, #4]
 800f576:	681b      	ldr	r3, [r3, #0]
 800f578:	79fa      	ldrb	r2, [r7, #7]
 800f57a:	4906      	ldr	r1, [pc, #24]	; (800f594 <disk_initialize+0x48>)
 800f57c:	440a      	add	r2, r1
 800f57e:	7a12      	ldrb	r2, [r2, #8]
 800f580:	4610      	mov	r0, r2
 800f582:	4798      	blx	r3
 800f584:	4603      	mov	r3, r0
 800f586:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800f588:	7bfb      	ldrb	r3, [r7, #15]
}
 800f58a:	4618      	mov	r0, r3
 800f58c:	3710      	adds	r7, #16
 800f58e:	46bd      	mov	sp, r7
 800f590:	bd80      	pop	{r7, pc}
 800f592:	bf00      	nop
 800f594:	200027e0 	.word	0x200027e0

0800f598 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800f598:	b590      	push	{r4, r7, lr}
 800f59a:	b087      	sub	sp, #28
 800f59c:	af00      	add	r7, sp, #0
 800f59e:	60b9      	str	r1, [r7, #8]
 800f5a0:	607a      	str	r2, [r7, #4]
 800f5a2:	603b      	str	r3, [r7, #0]
 800f5a4:	4603      	mov	r3, r0
 800f5a6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800f5a8:	7bfb      	ldrb	r3, [r7, #15]
 800f5aa:	4a0a      	ldr	r2, [pc, #40]	; (800f5d4 <disk_read+0x3c>)
 800f5ac:	009b      	lsls	r3, r3, #2
 800f5ae:	4413      	add	r3, r2
 800f5b0:	685b      	ldr	r3, [r3, #4]
 800f5b2:	689c      	ldr	r4, [r3, #8]
 800f5b4:	7bfb      	ldrb	r3, [r7, #15]
 800f5b6:	4a07      	ldr	r2, [pc, #28]	; (800f5d4 <disk_read+0x3c>)
 800f5b8:	4413      	add	r3, r2
 800f5ba:	7a18      	ldrb	r0, [r3, #8]
 800f5bc:	683b      	ldr	r3, [r7, #0]
 800f5be:	687a      	ldr	r2, [r7, #4]
 800f5c0:	68b9      	ldr	r1, [r7, #8]
 800f5c2:	47a0      	blx	r4
 800f5c4:	4603      	mov	r3, r0
 800f5c6:	75fb      	strb	r3, [r7, #23]
  return res;
 800f5c8:	7dfb      	ldrb	r3, [r7, #23]
}
 800f5ca:	4618      	mov	r0, r3
 800f5cc:	371c      	adds	r7, #28
 800f5ce:	46bd      	mov	sp, r7
 800f5d0:	bd90      	pop	{r4, r7, pc}
 800f5d2:	bf00      	nop
 800f5d4:	200027e0 	.word	0x200027e0

0800f5d8 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800f5d8:	b590      	push	{r4, r7, lr}
 800f5da:	b087      	sub	sp, #28
 800f5dc:	af00      	add	r7, sp, #0
 800f5de:	60b9      	str	r1, [r7, #8]
 800f5e0:	607a      	str	r2, [r7, #4]
 800f5e2:	603b      	str	r3, [r7, #0]
 800f5e4:	4603      	mov	r3, r0
 800f5e6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800f5e8:	7bfb      	ldrb	r3, [r7, #15]
 800f5ea:	4a0a      	ldr	r2, [pc, #40]	; (800f614 <disk_write+0x3c>)
 800f5ec:	009b      	lsls	r3, r3, #2
 800f5ee:	4413      	add	r3, r2
 800f5f0:	685b      	ldr	r3, [r3, #4]
 800f5f2:	68dc      	ldr	r4, [r3, #12]
 800f5f4:	7bfb      	ldrb	r3, [r7, #15]
 800f5f6:	4a07      	ldr	r2, [pc, #28]	; (800f614 <disk_write+0x3c>)
 800f5f8:	4413      	add	r3, r2
 800f5fa:	7a18      	ldrb	r0, [r3, #8]
 800f5fc:	683b      	ldr	r3, [r7, #0]
 800f5fe:	687a      	ldr	r2, [r7, #4]
 800f600:	68b9      	ldr	r1, [r7, #8]
 800f602:	47a0      	blx	r4
 800f604:	4603      	mov	r3, r0
 800f606:	75fb      	strb	r3, [r7, #23]
  return res;
 800f608:	7dfb      	ldrb	r3, [r7, #23]
}
 800f60a:	4618      	mov	r0, r3
 800f60c:	371c      	adds	r7, #28
 800f60e:	46bd      	mov	sp, r7
 800f610:	bd90      	pop	{r4, r7, pc}
 800f612:	bf00      	nop
 800f614:	200027e0 	.word	0x200027e0

0800f618 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800f618:	b580      	push	{r7, lr}
 800f61a:	b084      	sub	sp, #16
 800f61c:	af00      	add	r7, sp, #0
 800f61e:	4603      	mov	r3, r0
 800f620:	603a      	str	r2, [r7, #0]
 800f622:	71fb      	strb	r3, [r7, #7]
 800f624:	460b      	mov	r3, r1
 800f626:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800f628:	79fb      	ldrb	r3, [r7, #7]
 800f62a:	4a09      	ldr	r2, [pc, #36]	; (800f650 <disk_ioctl+0x38>)
 800f62c:	009b      	lsls	r3, r3, #2
 800f62e:	4413      	add	r3, r2
 800f630:	685b      	ldr	r3, [r3, #4]
 800f632:	691b      	ldr	r3, [r3, #16]
 800f634:	79fa      	ldrb	r2, [r7, #7]
 800f636:	4906      	ldr	r1, [pc, #24]	; (800f650 <disk_ioctl+0x38>)
 800f638:	440a      	add	r2, r1
 800f63a:	7a10      	ldrb	r0, [r2, #8]
 800f63c:	79b9      	ldrb	r1, [r7, #6]
 800f63e:	683a      	ldr	r2, [r7, #0]
 800f640:	4798      	blx	r3
 800f642:	4603      	mov	r3, r0
 800f644:	73fb      	strb	r3, [r7, #15]
  return res;
 800f646:	7bfb      	ldrb	r3, [r7, #15]
}
 800f648:	4618      	mov	r0, r3
 800f64a:	3710      	adds	r7, #16
 800f64c:	46bd      	mov	sp, r7
 800f64e:	bd80      	pop	{r7, pc}
 800f650:	200027e0 	.word	0x200027e0

0800f654 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800f654:	b480      	push	{r7}
 800f656:	b085      	sub	sp, #20
 800f658:	af00      	add	r7, sp, #0
 800f65a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800f65c:	687b      	ldr	r3, [r7, #4]
 800f65e:	3301      	adds	r3, #1
 800f660:	781b      	ldrb	r3, [r3, #0]
 800f662:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800f664:	89fb      	ldrh	r3, [r7, #14]
 800f666:	021b      	lsls	r3, r3, #8
 800f668:	b21a      	sxth	r2, r3
 800f66a:	687b      	ldr	r3, [r7, #4]
 800f66c:	781b      	ldrb	r3, [r3, #0]
 800f66e:	b21b      	sxth	r3, r3
 800f670:	4313      	orrs	r3, r2
 800f672:	b21b      	sxth	r3, r3
 800f674:	81fb      	strh	r3, [r7, #14]
	return rv;
 800f676:	89fb      	ldrh	r3, [r7, #14]
}
 800f678:	4618      	mov	r0, r3
 800f67a:	3714      	adds	r7, #20
 800f67c:	46bd      	mov	sp, r7
 800f67e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f682:	4770      	bx	lr

0800f684 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800f684:	b480      	push	{r7}
 800f686:	b085      	sub	sp, #20
 800f688:	af00      	add	r7, sp, #0
 800f68a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800f68c:	687b      	ldr	r3, [r7, #4]
 800f68e:	3303      	adds	r3, #3
 800f690:	781b      	ldrb	r3, [r3, #0]
 800f692:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800f694:	68fb      	ldr	r3, [r7, #12]
 800f696:	021b      	lsls	r3, r3, #8
 800f698:	687a      	ldr	r2, [r7, #4]
 800f69a:	3202      	adds	r2, #2
 800f69c:	7812      	ldrb	r2, [r2, #0]
 800f69e:	4313      	orrs	r3, r2
 800f6a0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800f6a2:	68fb      	ldr	r3, [r7, #12]
 800f6a4:	021b      	lsls	r3, r3, #8
 800f6a6:	687a      	ldr	r2, [r7, #4]
 800f6a8:	3201      	adds	r2, #1
 800f6aa:	7812      	ldrb	r2, [r2, #0]
 800f6ac:	4313      	orrs	r3, r2
 800f6ae:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800f6b0:	68fb      	ldr	r3, [r7, #12]
 800f6b2:	021b      	lsls	r3, r3, #8
 800f6b4:	687a      	ldr	r2, [r7, #4]
 800f6b6:	7812      	ldrb	r2, [r2, #0]
 800f6b8:	4313      	orrs	r3, r2
 800f6ba:	60fb      	str	r3, [r7, #12]
	return rv;
 800f6bc:	68fb      	ldr	r3, [r7, #12]
}
 800f6be:	4618      	mov	r0, r3
 800f6c0:	3714      	adds	r7, #20
 800f6c2:	46bd      	mov	sp, r7
 800f6c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6c8:	4770      	bx	lr

0800f6ca <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800f6ca:	b480      	push	{r7}
 800f6cc:	b083      	sub	sp, #12
 800f6ce:	af00      	add	r7, sp, #0
 800f6d0:	6078      	str	r0, [r7, #4]
 800f6d2:	460b      	mov	r3, r1
 800f6d4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800f6d6:	687b      	ldr	r3, [r7, #4]
 800f6d8:	1c5a      	adds	r2, r3, #1
 800f6da:	607a      	str	r2, [r7, #4]
 800f6dc:	887a      	ldrh	r2, [r7, #2]
 800f6de:	b2d2      	uxtb	r2, r2
 800f6e0:	701a      	strb	r2, [r3, #0]
 800f6e2:	887b      	ldrh	r3, [r7, #2]
 800f6e4:	0a1b      	lsrs	r3, r3, #8
 800f6e6:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	1c5a      	adds	r2, r3, #1
 800f6ec:	607a      	str	r2, [r7, #4]
 800f6ee:	887a      	ldrh	r2, [r7, #2]
 800f6f0:	b2d2      	uxtb	r2, r2
 800f6f2:	701a      	strb	r2, [r3, #0]
}
 800f6f4:	bf00      	nop
 800f6f6:	370c      	adds	r7, #12
 800f6f8:	46bd      	mov	sp, r7
 800f6fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6fe:	4770      	bx	lr

0800f700 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800f700:	b480      	push	{r7}
 800f702:	b083      	sub	sp, #12
 800f704:	af00      	add	r7, sp, #0
 800f706:	6078      	str	r0, [r7, #4]
 800f708:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f70a:	687b      	ldr	r3, [r7, #4]
 800f70c:	1c5a      	adds	r2, r3, #1
 800f70e:	607a      	str	r2, [r7, #4]
 800f710:	683a      	ldr	r2, [r7, #0]
 800f712:	b2d2      	uxtb	r2, r2
 800f714:	701a      	strb	r2, [r3, #0]
 800f716:	683b      	ldr	r3, [r7, #0]
 800f718:	0a1b      	lsrs	r3, r3, #8
 800f71a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f71c:	687b      	ldr	r3, [r7, #4]
 800f71e:	1c5a      	adds	r2, r3, #1
 800f720:	607a      	str	r2, [r7, #4]
 800f722:	683a      	ldr	r2, [r7, #0]
 800f724:	b2d2      	uxtb	r2, r2
 800f726:	701a      	strb	r2, [r3, #0]
 800f728:	683b      	ldr	r3, [r7, #0]
 800f72a:	0a1b      	lsrs	r3, r3, #8
 800f72c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	1c5a      	adds	r2, r3, #1
 800f732:	607a      	str	r2, [r7, #4]
 800f734:	683a      	ldr	r2, [r7, #0]
 800f736:	b2d2      	uxtb	r2, r2
 800f738:	701a      	strb	r2, [r3, #0]
 800f73a:	683b      	ldr	r3, [r7, #0]
 800f73c:	0a1b      	lsrs	r3, r3, #8
 800f73e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800f740:	687b      	ldr	r3, [r7, #4]
 800f742:	1c5a      	adds	r2, r3, #1
 800f744:	607a      	str	r2, [r7, #4]
 800f746:	683a      	ldr	r2, [r7, #0]
 800f748:	b2d2      	uxtb	r2, r2
 800f74a:	701a      	strb	r2, [r3, #0]
}
 800f74c:	bf00      	nop
 800f74e:	370c      	adds	r7, #12
 800f750:	46bd      	mov	sp, r7
 800f752:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f756:	4770      	bx	lr

0800f758 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800f758:	b480      	push	{r7}
 800f75a:	b087      	sub	sp, #28
 800f75c:	af00      	add	r7, sp, #0
 800f75e:	60f8      	str	r0, [r7, #12]
 800f760:	60b9      	str	r1, [r7, #8]
 800f762:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800f764:	68fb      	ldr	r3, [r7, #12]
 800f766:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800f768:	68bb      	ldr	r3, [r7, #8]
 800f76a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	2b00      	cmp	r3, #0
 800f770:	d00d      	beq.n	800f78e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800f772:	693a      	ldr	r2, [r7, #16]
 800f774:	1c53      	adds	r3, r2, #1
 800f776:	613b      	str	r3, [r7, #16]
 800f778:	697b      	ldr	r3, [r7, #20]
 800f77a:	1c59      	adds	r1, r3, #1
 800f77c:	6179      	str	r1, [r7, #20]
 800f77e:	7812      	ldrb	r2, [r2, #0]
 800f780:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800f782:	687b      	ldr	r3, [r7, #4]
 800f784:	3b01      	subs	r3, #1
 800f786:	607b      	str	r3, [r7, #4]
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	d1f1      	bne.n	800f772 <mem_cpy+0x1a>
	}
}
 800f78e:	bf00      	nop
 800f790:	371c      	adds	r7, #28
 800f792:	46bd      	mov	sp, r7
 800f794:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f798:	4770      	bx	lr

0800f79a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800f79a:	b480      	push	{r7}
 800f79c:	b087      	sub	sp, #28
 800f79e:	af00      	add	r7, sp, #0
 800f7a0:	60f8      	str	r0, [r7, #12]
 800f7a2:	60b9      	str	r1, [r7, #8]
 800f7a4:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800f7a6:	68fb      	ldr	r3, [r7, #12]
 800f7a8:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800f7aa:	697b      	ldr	r3, [r7, #20]
 800f7ac:	1c5a      	adds	r2, r3, #1
 800f7ae:	617a      	str	r2, [r7, #20]
 800f7b0:	68ba      	ldr	r2, [r7, #8]
 800f7b2:	b2d2      	uxtb	r2, r2
 800f7b4:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800f7b6:	687b      	ldr	r3, [r7, #4]
 800f7b8:	3b01      	subs	r3, #1
 800f7ba:	607b      	str	r3, [r7, #4]
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	2b00      	cmp	r3, #0
 800f7c0:	d1f3      	bne.n	800f7aa <mem_set+0x10>
}
 800f7c2:	bf00      	nop
 800f7c4:	bf00      	nop
 800f7c6:	371c      	adds	r7, #28
 800f7c8:	46bd      	mov	sp, r7
 800f7ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7ce:	4770      	bx	lr

0800f7d0 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800f7d0:	b480      	push	{r7}
 800f7d2:	b089      	sub	sp, #36	; 0x24
 800f7d4:	af00      	add	r7, sp, #0
 800f7d6:	60f8      	str	r0, [r7, #12]
 800f7d8:	60b9      	str	r1, [r7, #8]
 800f7da:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800f7dc:	68fb      	ldr	r3, [r7, #12]
 800f7de:	61fb      	str	r3, [r7, #28]
 800f7e0:	68bb      	ldr	r3, [r7, #8]
 800f7e2:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800f7e4:	2300      	movs	r3, #0
 800f7e6:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800f7e8:	69fb      	ldr	r3, [r7, #28]
 800f7ea:	1c5a      	adds	r2, r3, #1
 800f7ec:	61fa      	str	r2, [r7, #28]
 800f7ee:	781b      	ldrb	r3, [r3, #0]
 800f7f0:	4619      	mov	r1, r3
 800f7f2:	69bb      	ldr	r3, [r7, #24]
 800f7f4:	1c5a      	adds	r2, r3, #1
 800f7f6:	61ba      	str	r2, [r7, #24]
 800f7f8:	781b      	ldrb	r3, [r3, #0]
 800f7fa:	1acb      	subs	r3, r1, r3
 800f7fc:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800f7fe:	687b      	ldr	r3, [r7, #4]
 800f800:	3b01      	subs	r3, #1
 800f802:	607b      	str	r3, [r7, #4]
 800f804:	687b      	ldr	r3, [r7, #4]
 800f806:	2b00      	cmp	r3, #0
 800f808:	d002      	beq.n	800f810 <mem_cmp+0x40>
 800f80a:	697b      	ldr	r3, [r7, #20]
 800f80c:	2b00      	cmp	r3, #0
 800f80e:	d0eb      	beq.n	800f7e8 <mem_cmp+0x18>

	return r;
 800f810:	697b      	ldr	r3, [r7, #20]
}
 800f812:	4618      	mov	r0, r3
 800f814:	3724      	adds	r7, #36	; 0x24
 800f816:	46bd      	mov	sp, r7
 800f818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f81c:	4770      	bx	lr

0800f81e <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800f81e:	b480      	push	{r7}
 800f820:	b083      	sub	sp, #12
 800f822:	af00      	add	r7, sp, #0
 800f824:	6078      	str	r0, [r7, #4]
 800f826:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800f828:	e002      	b.n	800f830 <chk_chr+0x12>
 800f82a:	687b      	ldr	r3, [r7, #4]
 800f82c:	3301      	adds	r3, #1
 800f82e:	607b      	str	r3, [r7, #4]
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	781b      	ldrb	r3, [r3, #0]
 800f834:	2b00      	cmp	r3, #0
 800f836:	d005      	beq.n	800f844 <chk_chr+0x26>
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	781b      	ldrb	r3, [r3, #0]
 800f83c:	461a      	mov	r2, r3
 800f83e:	683b      	ldr	r3, [r7, #0]
 800f840:	4293      	cmp	r3, r2
 800f842:	d1f2      	bne.n	800f82a <chk_chr+0xc>
	return *str;
 800f844:	687b      	ldr	r3, [r7, #4]
 800f846:	781b      	ldrb	r3, [r3, #0]
}
 800f848:	4618      	mov	r0, r3
 800f84a:	370c      	adds	r7, #12
 800f84c:	46bd      	mov	sp, r7
 800f84e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f852:	4770      	bx	lr

0800f854 <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800f854:	b580      	push	{r7, lr}
 800f856:	b082      	sub	sp, #8
 800f858:	af00      	add	r7, sp, #0
 800f85a:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 800f85c:	687b      	ldr	r3, [r7, #4]
 800f85e:	2b00      	cmp	r3, #0
 800f860:	d009      	beq.n	800f876 <lock_fs+0x22>
 800f862:	687b      	ldr	r3, [r7, #4]
 800f864:	695b      	ldr	r3, [r3, #20]
 800f866:	4618      	mov	r0, r3
 800f868:	f003 f98d 	bl	8012b86 <ff_req_grant>
 800f86c:	4603      	mov	r3, r0
 800f86e:	2b00      	cmp	r3, #0
 800f870:	d001      	beq.n	800f876 <lock_fs+0x22>
 800f872:	2301      	movs	r3, #1
 800f874:	e000      	b.n	800f878 <lock_fs+0x24>
 800f876:	2300      	movs	r3, #0
}
 800f878:	4618      	mov	r0, r3
 800f87a:	3708      	adds	r7, #8
 800f87c:	46bd      	mov	sp, r7
 800f87e:	bd80      	pop	{r7, pc}

0800f880 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 800f880:	b580      	push	{r7, lr}
 800f882:	b082      	sub	sp, #8
 800f884:	af00      	add	r7, sp, #0
 800f886:	6078      	str	r0, [r7, #4]
 800f888:	460b      	mov	r3, r1
 800f88a:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800f88c:	687b      	ldr	r3, [r7, #4]
 800f88e:	2b00      	cmp	r3, #0
 800f890:	d00d      	beq.n	800f8ae <unlock_fs+0x2e>
 800f892:	78fb      	ldrb	r3, [r7, #3]
 800f894:	2b0c      	cmp	r3, #12
 800f896:	d00a      	beq.n	800f8ae <unlock_fs+0x2e>
 800f898:	78fb      	ldrb	r3, [r7, #3]
 800f89a:	2b0b      	cmp	r3, #11
 800f89c:	d007      	beq.n	800f8ae <unlock_fs+0x2e>
 800f89e:	78fb      	ldrb	r3, [r7, #3]
 800f8a0:	2b0f      	cmp	r3, #15
 800f8a2:	d004      	beq.n	800f8ae <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 800f8a4:	687b      	ldr	r3, [r7, #4]
 800f8a6:	695b      	ldr	r3, [r3, #20]
 800f8a8:	4618      	mov	r0, r3
 800f8aa:	f003 f981 	bl	8012bb0 <ff_rel_grant>
	}
}
 800f8ae:	bf00      	nop
 800f8b0:	3708      	adds	r7, #8
 800f8b2:	46bd      	mov	sp, r7
 800f8b4:	bd80      	pop	{r7, pc}
	...

0800f8b8 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800f8b8:	b480      	push	{r7}
 800f8ba:	b085      	sub	sp, #20
 800f8bc:	af00      	add	r7, sp, #0
 800f8be:	6078      	str	r0, [r7, #4]
 800f8c0:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800f8c2:	2300      	movs	r3, #0
 800f8c4:	60bb      	str	r3, [r7, #8]
 800f8c6:	68bb      	ldr	r3, [r7, #8]
 800f8c8:	60fb      	str	r3, [r7, #12]
 800f8ca:	e029      	b.n	800f920 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800f8cc:	4a27      	ldr	r2, [pc, #156]	; (800f96c <chk_lock+0xb4>)
 800f8ce:	68fb      	ldr	r3, [r7, #12]
 800f8d0:	011b      	lsls	r3, r3, #4
 800f8d2:	4413      	add	r3, r2
 800f8d4:	681b      	ldr	r3, [r3, #0]
 800f8d6:	2b00      	cmp	r3, #0
 800f8d8:	d01d      	beq.n	800f916 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800f8da:	4a24      	ldr	r2, [pc, #144]	; (800f96c <chk_lock+0xb4>)
 800f8dc:	68fb      	ldr	r3, [r7, #12]
 800f8de:	011b      	lsls	r3, r3, #4
 800f8e0:	4413      	add	r3, r2
 800f8e2:	681a      	ldr	r2, [r3, #0]
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	681b      	ldr	r3, [r3, #0]
 800f8e8:	429a      	cmp	r2, r3
 800f8ea:	d116      	bne.n	800f91a <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800f8ec:	4a1f      	ldr	r2, [pc, #124]	; (800f96c <chk_lock+0xb4>)
 800f8ee:	68fb      	ldr	r3, [r7, #12]
 800f8f0:	011b      	lsls	r3, r3, #4
 800f8f2:	4413      	add	r3, r2
 800f8f4:	3304      	adds	r3, #4
 800f8f6:	681a      	ldr	r2, [r3, #0]
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800f8fc:	429a      	cmp	r2, r3
 800f8fe:	d10c      	bne.n	800f91a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800f900:	4a1a      	ldr	r2, [pc, #104]	; (800f96c <chk_lock+0xb4>)
 800f902:	68fb      	ldr	r3, [r7, #12]
 800f904:	011b      	lsls	r3, r3, #4
 800f906:	4413      	add	r3, r2
 800f908:	3308      	adds	r3, #8
 800f90a:	681a      	ldr	r2, [r3, #0]
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800f910:	429a      	cmp	r2, r3
 800f912:	d102      	bne.n	800f91a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800f914:	e007      	b.n	800f926 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800f916:	2301      	movs	r3, #1
 800f918:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800f91a:	68fb      	ldr	r3, [r7, #12]
 800f91c:	3301      	adds	r3, #1
 800f91e:	60fb      	str	r3, [r7, #12]
 800f920:	68fb      	ldr	r3, [r7, #12]
 800f922:	2b01      	cmp	r3, #1
 800f924:	d9d2      	bls.n	800f8cc <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800f926:	68fb      	ldr	r3, [r7, #12]
 800f928:	2b02      	cmp	r3, #2
 800f92a:	d109      	bne.n	800f940 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800f92c:	68bb      	ldr	r3, [r7, #8]
 800f92e:	2b00      	cmp	r3, #0
 800f930:	d102      	bne.n	800f938 <chk_lock+0x80>
 800f932:	683b      	ldr	r3, [r7, #0]
 800f934:	2b02      	cmp	r3, #2
 800f936:	d101      	bne.n	800f93c <chk_lock+0x84>
 800f938:	2300      	movs	r3, #0
 800f93a:	e010      	b.n	800f95e <chk_lock+0xa6>
 800f93c:	2312      	movs	r3, #18
 800f93e:	e00e      	b.n	800f95e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800f940:	683b      	ldr	r3, [r7, #0]
 800f942:	2b00      	cmp	r3, #0
 800f944:	d108      	bne.n	800f958 <chk_lock+0xa0>
 800f946:	4a09      	ldr	r2, [pc, #36]	; (800f96c <chk_lock+0xb4>)
 800f948:	68fb      	ldr	r3, [r7, #12]
 800f94a:	011b      	lsls	r3, r3, #4
 800f94c:	4413      	add	r3, r2
 800f94e:	330c      	adds	r3, #12
 800f950:	881b      	ldrh	r3, [r3, #0]
 800f952:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f956:	d101      	bne.n	800f95c <chk_lock+0xa4>
 800f958:	2310      	movs	r3, #16
 800f95a:	e000      	b.n	800f95e <chk_lock+0xa6>
 800f95c:	2300      	movs	r3, #0
}
 800f95e:	4618      	mov	r0, r3
 800f960:	3714      	adds	r7, #20
 800f962:	46bd      	mov	sp, r7
 800f964:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f968:	4770      	bx	lr
 800f96a:	bf00      	nop
 800f96c:	200027c0 	.word	0x200027c0

0800f970 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800f970:	b480      	push	{r7}
 800f972:	b083      	sub	sp, #12
 800f974:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800f976:	2300      	movs	r3, #0
 800f978:	607b      	str	r3, [r7, #4]
 800f97a:	e002      	b.n	800f982 <enq_lock+0x12>
 800f97c:	687b      	ldr	r3, [r7, #4]
 800f97e:	3301      	adds	r3, #1
 800f980:	607b      	str	r3, [r7, #4]
 800f982:	687b      	ldr	r3, [r7, #4]
 800f984:	2b01      	cmp	r3, #1
 800f986:	d806      	bhi.n	800f996 <enq_lock+0x26>
 800f988:	4a09      	ldr	r2, [pc, #36]	; (800f9b0 <enq_lock+0x40>)
 800f98a:	687b      	ldr	r3, [r7, #4]
 800f98c:	011b      	lsls	r3, r3, #4
 800f98e:	4413      	add	r3, r2
 800f990:	681b      	ldr	r3, [r3, #0]
 800f992:	2b00      	cmp	r3, #0
 800f994:	d1f2      	bne.n	800f97c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800f996:	687b      	ldr	r3, [r7, #4]
 800f998:	2b02      	cmp	r3, #2
 800f99a:	bf14      	ite	ne
 800f99c:	2301      	movne	r3, #1
 800f99e:	2300      	moveq	r3, #0
 800f9a0:	b2db      	uxtb	r3, r3
}
 800f9a2:	4618      	mov	r0, r3
 800f9a4:	370c      	adds	r7, #12
 800f9a6:	46bd      	mov	sp, r7
 800f9a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9ac:	4770      	bx	lr
 800f9ae:	bf00      	nop
 800f9b0:	200027c0 	.word	0x200027c0

0800f9b4 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800f9b4:	b480      	push	{r7}
 800f9b6:	b085      	sub	sp, #20
 800f9b8:	af00      	add	r7, sp, #0
 800f9ba:	6078      	str	r0, [r7, #4]
 800f9bc:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800f9be:	2300      	movs	r3, #0
 800f9c0:	60fb      	str	r3, [r7, #12]
 800f9c2:	e01f      	b.n	800fa04 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800f9c4:	4a41      	ldr	r2, [pc, #260]	; (800facc <inc_lock+0x118>)
 800f9c6:	68fb      	ldr	r3, [r7, #12]
 800f9c8:	011b      	lsls	r3, r3, #4
 800f9ca:	4413      	add	r3, r2
 800f9cc:	681a      	ldr	r2, [r3, #0]
 800f9ce:	687b      	ldr	r3, [r7, #4]
 800f9d0:	681b      	ldr	r3, [r3, #0]
 800f9d2:	429a      	cmp	r2, r3
 800f9d4:	d113      	bne.n	800f9fe <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800f9d6:	4a3d      	ldr	r2, [pc, #244]	; (800facc <inc_lock+0x118>)
 800f9d8:	68fb      	ldr	r3, [r7, #12]
 800f9da:	011b      	lsls	r3, r3, #4
 800f9dc:	4413      	add	r3, r2
 800f9de:	3304      	adds	r3, #4
 800f9e0:	681a      	ldr	r2, [r3, #0]
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800f9e6:	429a      	cmp	r2, r3
 800f9e8:	d109      	bne.n	800f9fe <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800f9ea:	4a38      	ldr	r2, [pc, #224]	; (800facc <inc_lock+0x118>)
 800f9ec:	68fb      	ldr	r3, [r7, #12]
 800f9ee:	011b      	lsls	r3, r3, #4
 800f9f0:	4413      	add	r3, r2
 800f9f2:	3308      	adds	r3, #8
 800f9f4:	681a      	ldr	r2, [r3, #0]
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800f9fa:	429a      	cmp	r2, r3
 800f9fc:	d006      	beq.n	800fa0c <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800f9fe:	68fb      	ldr	r3, [r7, #12]
 800fa00:	3301      	adds	r3, #1
 800fa02:	60fb      	str	r3, [r7, #12]
 800fa04:	68fb      	ldr	r3, [r7, #12]
 800fa06:	2b01      	cmp	r3, #1
 800fa08:	d9dc      	bls.n	800f9c4 <inc_lock+0x10>
 800fa0a:	e000      	b.n	800fa0e <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800fa0c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800fa0e:	68fb      	ldr	r3, [r7, #12]
 800fa10:	2b02      	cmp	r3, #2
 800fa12:	d132      	bne.n	800fa7a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800fa14:	2300      	movs	r3, #0
 800fa16:	60fb      	str	r3, [r7, #12]
 800fa18:	e002      	b.n	800fa20 <inc_lock+0x6c>
 800fa1a:	68fb      	ldr	r3, [r7, #12]
 800fa1c:	3301      	adds	r3, #1
 800fa1e:	60fb      	str	r3, [r7, #12]
 800fa20:	68fb      	ldr	r3, [r7, #12]
 800fa22:	2b01      	cmp	r3, #1
 800fa24:	d806      	bhi.n	800fa34 <inc_lock+0x80>
 800fa26:	4a29      	ldr	r2, [pc, #164]	; (800facc <inc_lock+0x118>)
 800fa28:	68fb      	ldr	r3, [r7, #12]
 800fa2a:	011b      	lsls	r3, r3, #4
 800fa2c:	4413      	add	r3, r2
 800fa2e:	681b      	ldr	r3, [r3, #0]
 800fa30:	2b00      	cmp	r3, #0
 800fa32:	d1f2      	bne.n	800fa1a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800fa34:	68fb      	ldr	r3, [r7, #12]
 800fa36:	2b02      	cmp	r3, #2
 800fa38:	d101      	bne.n	800fa3e <inc_lock+0x8a>
 800fa3a:	2300      	movs	r3, #0
 800fa3c:	e040      	b.n	800fac0 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800fa3e:	687b      	ldr	r3, [r7, #4]
 800fa40:	681a      	ldr	r2, [r3, #0]
 800fa42:	4922      	ldr	r1, [pc, #136]	; (800facc <inc_lock+0x118>)
 800fa44:	68fb      	ldr	r3, [r7, #12]
 800fa46:	011b      	lsls	r3, r3, #4
 800fa48:	440b      	add	r3, r1
 800fa4a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800fa4c:	687b      	ldr	r3, [r7, #4]
 800fa4e:	689a      	ldr	r2, [r3, #8]
 800fa50:	491e      	ldr	r1, [pc, #120]	; (800facc <inc_lock+0x118>)
 800fa52:	68fb      	ldr	r3, [r7, #12]
 800fa54:	011b      	lsls	r3, r3, #4
 800fa56:	440b      	add	r3, r1
 800fa58:	3304      	adds	r3, #4
 800fa5a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800fa5c:	687b      	ldr	r3, [r7, #4]
 800fa5e:	695a      	ldr	r2, [r3, #20]
 800fa60:	491a      	ldr	r1, [pc, #104]	; (800facc <inc_lock+0x118>)
 800fa62:	68fb      	ldr	r3, [r7, #12]
 800fa64:	011b      	lsls	r3, r3, #4
 800fa66:	440b      	add	r3, r1
 800fa68:	3308      	adds	r3, #8
 800fa6a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800fa6c:	4a17      	ldr	r2, [pc, #92]	; (800facc <inc_lock+0x118>)
 800fa6e:	68fb      	ldr	r3, [r7, #12]
 800fa70:	011b      	lsls	r3, r3, #4
 800fa72:	4413      	add	r3, r2
 800fa74:	330c      	adds	r3, #12
 800fa76:	2200      	movs	r2, #0
 800fa78:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800fa7a:	683b      	ldr	r3, [r7, #0]
 800fa7c:	2b00      	cmp	r3, #0
 800fa7e:	d009      	beq.n	800fa94 <inc_lock+0xe0>
 800fa80:	4a12      	ldr	r2, [pc, #72]	; (800facc <inc_lock+0x118>)
 800fa82:	68fb      	ldr	r3, [r7, #12]
 800fa84:	011b      	lsls	r3, r3, #4
 800fa86:	4413      	add	r3, r2
 800fa88:	330c      	adds	r3, #12
 800fa8a:	881b      	ldrh	r3, [r3, #0]
 800fa8c:	2b00      	cmp	r3, #0
 800fa8e:	d001      	beq.n	800fa94 <inc_lock+0xe0>
 800fa90:	2300      	movs	r3, #0
 800fa92:	e015      	b.n	800fac0 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800fa94:	683b      	ldr	r3, [r7, #0]
 800fa96:	2b00      	cmp	r3, #0
 800fa98:	d108      	bne.n	800faac <inc_lock+0xf8>
 800fa9a:	4a0c      	ldr	r2, [pc, #48]	; (800facc <inc_lock+0x118>)
 800fa9c:	68fb      	ldr	r3, [r7, #12]
 800fa9e:	011b      	lsls	r3, r3, #4
 800faa0:	4413      	add	r3, r2
 800faa2:	330c      	adds	r3, #12
 800faa4:	881b      	ldrh	r3, [r3, #0]
 800faa6:	3301      	adds	r3, #1
 800faa8:	b29a      	uxth	r2, r3
 800faaa:	e001      	b.n	800fab0 <inc_lock+0xfc>
 800faac:	f44f 7280 	mov.w	r2, #256	; 0x100
 800fab0:	4906      	ldr	r1, [pc, #24]	; (800facc <inc_lock+0x118>)
 800fab2:	68fb      	ldr	r3, [r7, #12]
 800fab4:	011b      	lsls	r3, r3, #4
 800fab6:	440b      	add	r3, r1
 800fab8:	330c      	adds	r3, #12
 800faba:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800fabc:	68fb      	ldr	r3, [r7, #12]
 800fabe:	3301      	adds	r3, #1
}
 800fac0:	4618      	mov	r0, r3
 800fac2:	3714      	adds	r7, #20
 800fac4:	46bd      	mov	sp, r7
 800fac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faca:	4770      	bx	lr
 800facc:	200027c0 	.word	0x200027c0

0800fad0 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800fad0:	b480      	push	{r7}
 800fad2:	b085      	sub	sp, #20
 800fad4:	af00      	add	r7, sp, #0
 800fad6:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	3b01      	subs	r3, #1
 800fadc:	607b      	str	r3, [r7, #4]
 800fade:	687b      	ldr	r3, [r7, #4]
 800fae0:	2b01      	cmp	r3, #1
 800fae2:	d825      	bhi.n	800fb30 <dec_lock+0x60>
		n = Files[i].ctr;
 800fae4:	4a17      	ldr	r2, [pc, #92]	; (800fb44 <dec_lock+0x74>)
 800fae6:	687b      	ldr	r3, [r7, #4]
 800fae8:	011b      	lsls	r3, r3, #4
 800faea:	4413      	add	r3, r2
 800faec:	330c      	adds	r3, #12
 800faee:	881b      	ldrh	r3, [r3, #0]
 800faf0:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800faf2:	89fb      	ldrh	r3, [r7, #14]
 800faf4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800faf8:	d101      	bne.n	800fafe <dec_lock+0x2e>
 800fafa:	2300      	movs	r3, #0
 800fafc:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800fafe:	89fb      	ldrh	r3, [r7, #14]
 800fb00:	2b00      	cmp	r3, #0
 800fb02:	d002      	beq.n	800fb0a <dec_lock+0x3a>
 800fb04:	89fb      	ldrh	r3, [r7, #14]
 800fb06:	3b01      	subs	r3, #1
 800fb08:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800fb0a:	4a0e      	ldr	r2, [pc, #56]	; (800fb44 <dec_lock+0x74>)
 800fb0c:	687b      	ldr	r3, [r7, #4]
 800fb0e:	011b      	lsls	r3, r3, #4
 800fb10:	4413      	add	r3, r2
 800fb12:	330c      	adds	r3, #12
 800fb14:	89fa      	ldrh	r2, [r7, #14]
 800fb16:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800fb18:	89fb      	ldrh	r3, [r7, #14]
 800fb1a:	2b00      	cmp	r3, #0
 800fb1c:	d105      	bne.n	800fb2a <dec_lock+0x5a>
 800fb1e:	4a09      	ldr	r2, [pc, #36]	; (800fb44 <dec_lock+0x74>)
 800fb20:	687b      	ldr	r3, [r7, #4]
 800fb22:	011b      	lsls	r3, r3, #4
 800fb24:	4413      	add	r3, r2
 800fb26:	2200      	movs	r2, #0
 800fb28:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800fb2a:	2300      	movs	r3, #0
 800fb2c:	737b      	strb	r3, [r7, #13]
 800fb2e:	e001      	b.n	800fb34 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800fb30:	2302      	movs	r3, #2
 800fb32:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800fb34:	7b7b      	ldrb	r3, [r7, #13]
}
 800fb36:	4618      	mov	r0, r3
 800fb38:	3714      	adds	r7, #20
 800fb3a:	46bd      	mov	sp, r7
 800fb3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb40:	4770      	bx	lr
 800fb42:	bf00      	nop
 800fb44:	200027c0 	.word	0x200027c0

0800fb48 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800fb48:	b480      	push	{r7}
 800fb4a:	b085      	sub	sp, #20
 800fb4c:	af00      	add	r7, sp, #0
 800fb4e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800fb50:	2300      	movs	r3, #0
 800fb52:	60fb      	str	r3, [r7, #12]
 800fb54:	e010      	b.n	800fb78 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800fb56:	4a0d      	ldr	r2, [pc, #52]	; (800fb8c <clear_lock+0x44>)
 800fb58:	68fb      	ldr	r3, [r7, #12]
 800fb5a:	011b      	lsls	r3, r3, #4
 800fb5c:	4413      	add	r3, r2
 800fb5e:	681b      	ldr	r3, [r3, #0]
 800fb60:	687a      	ldr	r2, [r7, #4]
 800fb62:	429a      	cmp	r2, r3
 800fb64:	d105      	bne.n	800fb72 <clear_lock+0x2a>
 800fb66:	4a09      	ldr	r2, [pc, #36]	; (800fb8c <clear_lock+0x44>)
 800fb68:	68fb      	ldr	r3, [r7, #12]
 800fb6a:	011b      	lsls	r3, r3, #4
 800fb6c:	4413      	add	r3, r2
 800fb6e:	2200      	movs	r2, #0
 800fb70:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800fb72:	68fb      	ldr	r3, [r7, #12]
 800fb74:	3301      	adds	r3, #1
 800fb76:	60fb      	str	r3, [r7, #12]
 800fb78:	68fb      	ldr	r3, [r7, #12]
 800fb7a:	2b01      	cmp	r3, #1
 800fb7c:	d9eb      	bls.n	800fb56 <clear_lock+0xe>
	}
}
 800fb7e:	bf00      	nop
 800fb80:	bf00      	nop
 800fb82:	3714      	adds	r7, #20
 800fb84:	46bd      	mov	sp, r7
 800fb86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb8a:	4770      	bx	lr
 800fb8c:	200027c0 	.word	0x200027c0

0800fb90 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800fb90:	b580      	push	{r7, lr}
 800fb92:	b086      	sub	sp, #24
 800fb94:	af00      	add	r7, sp, #0
 800fb96:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800fb98:	2300      	movs	r3, #0
 800fb9a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800fb9c:	687b      	ldr	r3, [r7, #4]
 800fb9e:	78db      	ldrb	r3, [r3, #3]
 800fba0:	2b00      	cmp	r3, #0
 800fba2:	d034      	beq.n	800fc0e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800fba4:	687b      	ldr	r3, [r7, #4]
 800fba6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fba8:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	7858      	ldrb	r0, [r3, #1]
 800fbae:	687b      	ldr	r3, [r7, #4]
 800fbb0:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800fbb4:	2301      	movs	r3, #1
 800fbb6:	697a      	ldr	r2, [r7, #20]
 800fbb8:	f7ff fd0e 	bl	800f5d8 <disk_write>
 800fbbc:	4603      	mov	r3, r0
 800fbbe:	2b00      	cmp	r3, #0
 800fbc0:	d002      	beq.n	800fbc8 <sync_window+0x38>
			res = FR_DISK_ERR;
 800fbc2:	2301      	movs	r3, #1
 800fbc4:	73fb      	strb	r3, [r7, #15]
 800fbc6:	e022      	b.n	800fc0e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800fbc8:	687b      	ldr	r3, [r7, #4]
 800fbca:	2200      	movs	r2, #0
 800fbcc:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800fbce:	687b      	ldr	r3, [r7, #4]
 800fbd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fbd2:	697a      	ldr	r2, [r7, #20]
 800fbd4:	1ad2      	subs	r2, r2, r3
 800fbd6:	687b      	ldr	r3, [r7, #4]
 800fbd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fbda:	429a      	cmp	r2, r3
 800fbdc:	d217      	bcs.n	800fc0e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800fbde:	687b      	ldr	r3, [r7, #4]
 800fbe0:	789b      	ldrb	r3, [r3, #2]
 800fbe2:	613b      	str	r3, [r7, #16]
 800fbe4:	e010      	b.n	800fc08 <sync_window+0x78>
					wsect += fs->fsize;
 800fbe6:	687b      	ldr	r3, [r7, #4]
 800fbe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fbea:	697a      	ldr	r2, [r7, #20]
 800fbec:	4413      	add	r3, r2
 800fbee:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800fbf0:	687b      	ldr	r3, [r7, #4]
 800fbf2:	7858      	ldrb	r0, [r3, #1]
 800fbf4:	687b      	ldr	r3, [r7, #4]
 800fbf6:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800fbfa:	2301      	movs	r3, #1
 800fbfc:	697a      	ldr	r2, [r7, #20]
 800fbfe:	f7ff fceb 	bl	800f5d8 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800fc02:	693b      	ldr	r3, [r7, #16]
 800fc04:	3b01      	subs	r3, #1
 800fc06:	613b      	str	r3, [r7, #16]
 800fc08:	693b      	ldr	r3, [r7, #16]
 800fc0a:	2b01      	cmp	r3, #1
 800fc0c:	d8eb      	bhi.n	800fbe6 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800fc0e:	7bfb      	ldrb	r3, [r7, #15]
}
 800fc10:	4618      	mov	r0, r3
 800fc12:	3718      	adds	r7, #24
 800fc14:	46bd      	mov	sp, r7
 800fc16:	bd80      	pop	{r7, pc}

0800fc18 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800fc18:	b580      	push	{r7, lr}
 800fc1a:	b084      	sub	sp, #16
 800fc1c:	af00      	add	r7, sp, #0
 800fc1e:	6078      	str	r0, [r7, #4]
 800fc20:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800fc22:	2300      	movs	r3, #0
 800fc24:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800fc26:	687b      	ldr	r3, [r7, #4]
 800fc28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fc2a:	683a      	ldr	r2, [r7, #0]
 800fc2c:	429a      	cmp	r2, r3
 800fc2e:	d01b      	beq.n	800fc68 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800fc30:	6878      	ldr	r0, [r7, #4]
 800fc32:	f7ff ffad 	bl	800fb90 <sync_window>
 800fc36:	4603      	mov	r3, r0
 800fc38:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800fc3a:	7bfb      	ldrb	r3, [r7, #15]
 800fc3c:	2b00      	cmp	r3, #0
 800fc3e:	d113      	bne.n	800fc68 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800fc40:	687b      	ldr	r3, [r7, #4]
 800fc42:	7858      	ldrb	r0, [r3, #1]
 800fc44:	687b      	ldr	r3, [r7, #4]
 800fc46:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800fc4a:	2301      	movs	r3, #1
 800fc4c:	683a      	ldr	r2, [r7, #0]
 800fc4e:	f7ff fca3 	bl	800f598 <disk_read>
 800fc52:	4603      	mov	r3, r0
 800fc54:	2b00      	cmp	r3, #0
 800fc56:	d004      	beq.n	800fc62 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800fc58:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800fc5c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800fc5e:	2301      	movs	r3, #1
 800fc60:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800fc62:	687b      	ldr	r3, [r7, #4]
 800fc64:	683a      	ldr	r2, [r7, #0]
 800fc66:	639a      	str	r2, [r3, #56]	; 0x38
		}
	}
	return res;
 800fc68:	7bfb      	ldrb	r3, [r7, #15]
}
 800fc6a:	4618      	mov	r0, r3
 800fc6c:	3710      	adds	r7, #16
 800fc6e:	46bd      	mov	sp, r7
 800fc70:	bd80      	pop	{r7, pc}
	...

0800fc74 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800fc74:	b580      	push	{r7, lr}
 800fc76:	b084      	sub	sp, #16
 800fc78:	af00      	add	r7, sp, #0
 800fc7a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800fc7c:	6878      	ldr	r0, [r7, #4]
 800fc7e:	f7ff ff87 	bl	800fb90 <sync_window>
 800fc82:	4603      	mov	r3, r0
 800fc84:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800fc86:	7bfb      	ldrb	r3, [r7, #15]
 800fc88:	2b00      	cmp	r3, #0
 800fc8a:	d159      	bne.n	800fd40 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800fc8c:	687b      	ldr	r3, [r7, #4]
 800fc8e:	781b      	ldrb	r3, [r3, #0]
 800fc90:	2b03      	cmp	r3, #3
 800fc92:	d149      	bne.n	800fd28 <sync_fs+0xb4>
 800fc94:	687b      	ldr	r3, [r7, #4]
 800fc96:	791b      	ldrb	r3, [r3, #4]
 800fc98:	2b01      	cmp	r3, #1
 800fc9a:	d145      	bne.n	800fd28 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800fc9c:	687b      	ldr	r3, [r7, #4]
 800fc9e:	f103 003c 	add.w	r0, r3, #60	; 0x3c
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	899b      	ldrh	r3, [r3, #12]
 800fca6:	461a      	mov	r2, r3
 800fca8:	2100      	movs	r1, #0
 800fcaa:	f7ff fd76 	bl	800f79a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800fcae:	687b      	ldr	r3, [r7, #4]
 800fcb0:	333c      	adds	r3, #60	; 0x3c
 800fcb2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800fcb6:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800fcba:	4618      	mov	r0, r3
 800fcbc:	f7ff fd05 	bl	800f6ca <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	333c      	adds	r3, #60	; 0x3c
 800fcc4:	4921      	ldr	r1, [pc, #132]	; (800fd4c <sync_fs+0xd8>)
 800fcc6:	4618      	mov	r0, r3
 800fcc8:	f7ff fd1a 	bl	800f700 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800fccc:	687b      	ldr	r3, [r7, #4]
 800fcce:	333c      	adds	r3, #60	; 0x3c
 800fcd0:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800fcd4:	491e      	ldr	r1, [pc, #120]	; (800fd50 <sync_fs+0xdc>)
 800fcd6:	4618      	mov	r0, r3
 800fcd8:	f7ff fd12 	bl	800f700 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800fcdc:	687b      	ldr	r3, [r7, #4]
 800fcde:	333c      	adds	r3, #60	; 0x3c
 800fce0:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800fce4:	687b      	ldr	r3, [r7, #4]
 800fce6:	69db      	ldr	r3, [r3, #28]
 800fce8:	4619      	mov	r1, r3
 800fcea:	4610      	mov	r0, r2
 800fcec:	f7ff fd08 	bl	800f700 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800fcf0:	687b      	ldr	r3, [r7, #4]
 800fcf2:	333c      	adds	r3, #60	; 0x3c
 800fcf4:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800fcf8:	687b      	ldr	r3, [r7, #4]
 800fcfa:	699b      	ldr	r3, [r3, #24]
 800fcfc:	4619      	mov	r1, r3
 800fcfe:	4610      	mov	r0, r2
 800fd00:	f7ff fcfe 	bl	800f700 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fd08:	1c5a      	adds	r2, r3, #1
 800fd0a:	687b      	ldr	r3, [r7, #4]
 800fd0c:	639a      	str	r2, [r3, #56]	; 0x38
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	7858      	ldrb	r0, [r3, #1]
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800fd18:	687b      	ldr	r3, [r7, #4]
 800fd1a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800fd1c:	2301      	movs	r3, #1
 800fd1e:	f7ff fc5b 	bl	800f5d8 <disk_write>
			fs->fsi_flag = 0;
 800fd22:	687b      	ldr	r3, [r7, #4]
 800fd24:	2200      	movs	r2, #0
 800fd26:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	785b      	ldrb	r3, [r3, #1]
 800fd2c:	2200      	movs	r2, #0
 800fd2e:	2100      	movs	r1, #0
 800fd30:	4618      	mov	r0, r3
 800fd32:	f7ff fc71 	bl	800f618 <disk_ioctl>
 800fd36:	4603      	mov	r3, r0
 800fd38:	2b00      	cmp	r3, #0
 800fd3a:	d001      	beq.n	800fd40 <sync_fs+0xcc>
 800fd3c:	2301      	movs	r3, #1
 800fd3e:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800fd40:	7bfb      	ldrb	r3, [r7, #15]
}
 800fd42:	4618      	mov	r0, r3
 800fd44:	3710      	adds	r7, #16
 800fd46:	46bd      	mov	sp, r7
 800fd48:	bd80      	pop	{r7, pc}
 800fd4a:	bf00      	nop
 800fd4c:	41615252 	.word	0x41615252
 800fd50:	61417272 	.word	0x61417272

0800fd54 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800fd54:	b480      	push	{r7}
 800fd56:	b083      	sub	sp, #12
 800fd58:	af00      	add	r7, sp, #0
 800fd5a:	6078      	str	r0, [r7, #4]
 800fd5c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800fd5e:	683b      	ldr	r3, [r7, #0]
 800fd60:	3b02      	subs	r3, #2
 800fd62:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800fd64:	687b      	ldr	r3, [r7, #4]
 800fd66:	6a1b      	ldr	r3, [r3, #32]
 800fd68:	3b02      	subs	r3, #2
 800fd6a:	683a      	ldr	r2, [r7, #0]
 800fd6c:	429a      	cmp	r2, r3
 800fd6e:	d301      	bcc.n	800fd74 <clust2sect+0x20>
 800fd70:	2300      	movs	r3, #0
 800fd72:	e008      	b.n	800fd86 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800fd74:	687b      	ldr	r3, [r7, #4]
 800fd76:	895b      	ldrh	r3, [r3, #10]
 800fd78:	461a      	mov	r2, r3
 800fd7a:	683b      	ldr	r3, [r7, #0]
 800fd7c:	fb03 f202 	mul.w	r2, r3, r2
 800fd80:	687b      	ldr	r3, [r7, #4]
 800fd82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800fd84:	4413      	add	r3, r2
}
 800fd86:	4618      	mov	r0, r3
 800fd88:	370c      	adds	r7, #12
 800fd8a:	46bd      	mov	sp, r7
 800fd8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd90:	4770      	bx	lr

0800fd92 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800fd92:	b580      	push	{r7, lr}
 800fd94:	b086      	sub	sp, #24
 800fd96:	af00      	add	r7, sp, #0
 800fd98:	6078      	str	r0, [r7, #4]
 800fd9a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800fd9c:	687b      	ldr	r3, [r7, #4]
 800fd9e:	681b      	ldr	r3, [r3, #0]
 800fda0:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800fda2:	683b      	ldr	r3, [r7, #0]
 800fda4:	2b01      	cmp	r3, #1
 800fda6:	d904      	bls.n	800fdb2 <get_fat+0x20>
 800fda8:	693b      	ldr	r3, [r7, #16]
 800fdaa:	6a1b      	ldr	r3, [r3, #32]
 800fdac:	683a      	ldr	r2, [r7, #0]
 800fdae:	429a      	cmp	r2, r3
 800fdb0:	d302      	bcc.n	800fdb8 <get_fat+0x26>
		val = 1;	/* Internal error */
 800fdb2:	2301      	movs	r3, #1
 800fdb4:	617b      	str	r3, [r7, #20]
 800fdb6:	e0bb      	b.n	800ff30 <get_fat+0x19e>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800fdb8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800fdbc:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800fdbe:	693b      	ldr	r3, [r7, #16]
 800fdc0:	781b      	ldrb	r3, [r3, #0]
 800fdc2:	2b03      	cmp	r3, #3
 800fdc4:	f000 8083 	beq.w	800fece <get_fat+0x13c>
 800fdc8:	2b03      	cmp	r3, #3
 800fdca:	f300 80a7 	bgt.w	800ff1c <get_fat+0x18a>
 800fdce:	2b01      	cmp	r3, #1
 800fdd0:	d002      	beq.n	800fdd8 <get_fat+0x46>
 800fdd2:	2b02      	cmp	r3, #2
 800fdd4:	d056      	beq.n	800fe84 <get_fat+0xf2>
 800fdd6:	e0a1      	b.n	800ff1c <get_fat+0x18a>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800fdd8:	683b      	ldr	r3, [r7, #0]
 800fdda:	60fb      	str	r3, [r7, #12]
 800fddc:	68fb      	ldr	r3, [r7, #12]
 800fdde:	085b      	lsrs	r3, r3, #1
 800fde0:	68fa      	ldr	r2, [r7, #12]
 800fde2:	4413      	add	r3, r2
 800fde4:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800fde6:	693b      	ldr	r3, [r7, #16]
 800fde8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fdea:	693b      	ldr	r3, [r7, #16]
 800fdec:	899b      	ldrh	r3, [r3, #12]
 800fdee:	4619      	mov	r1, r3
 800fdf0:	68fb      	ldr	r3, [r7, #12]
 800fdf2:	fbb3 f3f1 	udiv	r3, r3, r1
 800fdf6:	4413      	add	r3, r2
 800fdf8:	4619      	mov	r1, r3
 800fdfa:	6938      	ldr	r0, [r7, #16]
 800fdfc:	f7ff ff0c 	bl	800fc18 <move_window>
 800fe00:	4603      	mov	r3, r0
 800fe02:	2b00      	cmp	r3, #0
 800fe04:	f040 808d 	bne.w	800ff22 <get_fat+0x190>
			wc = fs->win[bc++ % SS(fs)];
 800fe08:	68fb      	ldr	r3, [r7, #12]
 800fe0a:	1c5a      	adds	r2, r3, #1
 800fe0c:	60fa      	str	r2, [r7, #12]
 800fe0e:	693a      	ldr	r2, [r7, #16]
 800fe10:	8992      	ldrh	r2, [r2, #12]
 800fe12:	fbb3 f1f2 	udiv	r1, r3, r2
 800fe16:	fb02 f201 	mul.w	r2, r2, r1
 800fe1a:	1a9b      	subs	r3, r3, r2
 800fe1c:	693a      	ldr	r2, [r7, #16]
 800fe1e:	4413      	add	r3, r2
 800fe20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800fe24:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800fe26:	693b      	ldr	r3, [r7, #16]
 800fe28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fe2a:	693b      	ldr	r3, [r7, #16]
 800fe2c:	899b      	ldrh	r3, [r3, #12]
 800fe2e:	4619      	mov	r1, r3
 800fe30:	68fb      	ldr	r3, [r7, #12]
 800fe32:	fbb3 f3f1 	udiv	r3, r3, r1
 800fe36:	4413      	add	r3, r2
 800fe38:	4619      	mov	r1, r3
 800fe3a:	6938      	ldr	r0, [r7, #16]
 800fe3c:	f7ff feec 	bl	800fc18 <move_window>
 800fe40:	4603      	mov	r3, r0
 800fe42:	2b00      	cmp	r3, #0
 800fe44:	d16f      	bne.n	800ff26 <get_fat+0x194>
			wc |= fs->win[bc % SS(fs)] << 8;
 800fe46:	693b      	ldr	r3, [r7, #16]
 800fe48:	899b      	ldrh	r3, [r3, #12]
 800fe4a:	461a      	mov	r2, r3
 800fe4c:	68fb      	ldr	r3, [r7, #12]
 800fe4e:	fbb3 f1f2 	udiv	r1, r3, r2
 800fe52:	fb02 f201 	mul.w	r2, r2, r1
 800fe56:	1a9b      	subs	r3, r3, r2
 800fe58:	693a      	ldr	r2, [r7, #16]
 800fe5a:	4413      	add	r3, r2
 800fe5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800fe60:	021b      	lsls	r3, r3, #8
 800fe62:	461a      	mov	r2, r3
 800fe64:	68bb      	ldr	r3, [r7, #8]
 800fe66:	4313      	orrs	r3, r2
 800fe68:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800fe6a:	683b      	ldr	r3, [r7, #0]
 800fe6c:	f003 0301 	and.w	r3, r3, #1
 800fe70:	2b00      	cmp	r3, #0
 800fe72:	d002      	beq.n	800fe7a <get_fat+0xe8>
 800fe74:	68bb      	ldr	r3, [r7, #8]
 800fe76:	091b      	lsrs	r3, r3, #4
 800fe78:	e002      	b.n	800fe80 <get_fat+0xee>
 800fe7a:	68bb      	ldr	r3, [r7, #8]
 800fe7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800fe80:	617b      	str	r3, [r7, #20]
			break;
 800fe82:	e055      	b.n	800ff30 <get_fat+0x19e>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800fe84:	693b      	ldr	r3, [r7, #16]
 800fe86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fe88:	693b      	ldr	r3, [r7, #16]
 800fe8a:	899b      	ldrh	r3, [r3, #12]
 800fe8c:	085b      	lsrs	r3, r3, #1
 800fe8e:	b29b      	uxth	r3, r3
 800fe90:	4619      	mov	r1, r3
 800fe92:	683b      	ldr	r3, [r7, #0]
 800fe94:	fbb3 f3f1 	udiv	r3, r3, r1
 800fe98:	4413      	add	r3, r2
 800fe9a:	4619      	mov	r1, r3
 800fe9c:	6938      	ldr	r0, [r7, #16]
 800fe9e:	f7ff febb 	bl	800fc18 <move_window>
 800fea2:	4603      	mov	r3, r0
 800fea4:	2b00      	cmp	r3, #0
 800fea6:	d140      	bne.n	800ff2a <get_fat+0x198>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800fea8:	693b      	ldr	r3, [r7, #16]
 800feaa:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800feae:	683b      	ldr	r3, [r7, #0]
 800feb0:	005b      	lsls	r3, r3, #1
 800feb2:	693a      	ldr	r2, [r7, #16]
 800feb4:	8992      	ldrh	r2, [r2, #12]
 800feb6:	fbb3 f0f2 	udiv	r0, r3, r2
 800feba:	fb02 f200 	mul.w	r2, r2, r0
 800febe:	1a9b      	subs	r3, r3, r2
 800fec0:	440b      	add	r3, r1
 800fec2:	4618      	mov	r0, r3
 800fec4:	f7ff fbc6 	bl	800f654 <ld_word>
 800fec8:	4603      	mov	r3, r0
 800feca:	617b      	str	r3, [r7, #20]
			break;
 800fecc:	e030      	b.n	800ff30 <get_fat+0x19e>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800fece:	693b      	ldr	r3, [r7, #16]
 800fed0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fed2:	693b      	ldr	r3, [r7, #16]
 800fed4:	899b      	ldrh	r3, [r3, #12]
 800fed6:	089b      	lsrs	r3, r3, #2
 800fed8:	b29b      	uxth	r3, r3
 800feda:	4619      	mov	r1, r3
 800fedc:	683b      	ldr	r3, [r7, #0]
 800fede:	fbb3 f3f1 	udiv	r3, r3, r1
 800fee2:	4413      	add	r3, r2
 800fee4:	4619      	mov	r1, r3
 800fee6:	6938      	ldr	r0, [r7, #16]
 800fee8:	f7ff fe96 	bl	800fc18 <move_window>
 800feec:	4603      	mov	r3, r0
 800feee:	2b00      	cmp	r3, #0
 800fef0:	d11d      	bne.n	800ff2e <get_fat+0x19c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800fef2:	693b      	ldr	r3, [r7, #16]
 800fef4:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800fef8:	683b      	ldr	r3, [r7, #0]
 800fefa:	009b      	lsls	r3, r3, #2
 800fefc:	693a      	ldr	r2, [r7, #16]
 800fefe:	8992      	ldrh	r2, [r2, #12]
 800ff00:	fbb3 f0f2 	udiv	r0, r3, r2
 800ff04:	fb02 f200 	mul.w	r2, r2, r0
 800ff08:	1a9b      	subs	r3, r3, r2
 800ff0a:	440b      	add	r3, r1
 800ff0c:	4618      	mov	r0, r3
 800ff0e:	f7ff fbb9 	bl	800f684 <ld_dword>
 800ff12:	4603      	mov	r3, r0
 800ff14:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800ff18:	617b      	str	r3, [r7, #20]
			break;
 800ff1a:	e009      	b.n	800ff30 <get_fat+0x19e>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800ff1c:	2301      	movs	r3, #1
 800ff1e:	617b      	str	r3, [r7, #20]
 800ff20:	e006      	b.n	800ff30 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ff22:	bf00      	nop
 800ff24:	e004      	b.n	800ff30 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ff26:	bf00      	nop
 800ff28:	e002      	b.n	800ff30 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800ff2a:	bf00      	nop
 800ff2c:	e000      	b.n	800ff30 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800ff2e:	bf00      	nop
		}
	}

	return val;
 800ff30:	697b      	ldr	r3, [r7, #20]
}
 800ff32:	4618      	mov	r0, r3
 800ff34:	3718      	adds	r7, #24
 800ff36:	46bd      	mov	sp, r7
 800ff38:	bd80      	pop	{r7, pc}

0800ff3a <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800ff3a:	b590      	push	{r4, r7, lr}
 800ff3c:	b089      	sub	sp, #36	; 0x24
 800ff3e:	af00      	add	r7, sp, #0
 800ff40:	60f8      	str	r0, [r7, #12]
 800ff42:	60b9      	str	r1, [r7, #8]
 800ff44:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800ff46:	2302      	movs	r3, #2
 800ff48:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800ff4a:	68bb      	ldr	r3, [r7, #8]
 800ff4c:	2b01      	cmp	r3, #1
 800ff4e:	f240 8102 	bls.w	8010156 <put_fat+0x21c>
 800ff52:	68fb      	ldr	r3, [r7, #12]
 800ff54:	6a1b      	ldr	r3, [r3, #32]
 800ff56:	68ba      	ldr	r2, [r7, #8]
 800ff58:	429a      	cmp	r2, r3
 800ff5a:	f080 80fc 	bcs.w	8010156 <put_fat+0x21c>
		switch (fs->fs_type) {
 800ff5e:	68fb      	ldr	r3, [r7, #12]
 800ff60:	781b      	ldrb	r3, [r3, #0]
 800ff62:	2b03      	cmp	r3, #3
 800ff64:	f000 80b6 	beq.w	80100d4 <put_fat+0x19a>
 800ff68:	2b03      	cmp	r3, #3
 800ff6a:	f300 80fd 	bgt.w	8010168 <put_fat+0x22e>
 800ff6e:	2b01      	cmp	r3, #1
 800ff70:	d003      	beq.n	800ff7a <put_fat+0x40>
 800ff72:	2b02      	cmp	r3, #2
 800ff74:	f000 8083 	beq.w	801007e <put_fat+0x144>
 800ff78:	e0f6      	b.n	8010168 <put_fat+0x22e>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800ff7a:	68bb      	ldr	r3, [r7, #8]
 800ff7c:	61bb      	str	r3, [r7, #24]
 800ff7e:	69bb      	ldr	r3, [r7, #24]
 800ff80:	085b      	lsrs	r3, r3, #1
 800ff82:	69ba      	ldr	r2, [r7, #24]
 800ff84:	4413      	add	r3, r2
 800ff86:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800ff88:	68fb      	ldr	r3, [r7, #12]
 800ff8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ff8c:	68fb      	ldr	r3, [r7, #12]
 800ff8e:	899b      	ldrh	r3, [r3, #12]
 800ff90:	4619      	mov	r1, r3
 800ff92:	69bb      	ldr	r3, [r7, #24]
 800ff94:	fbb3 f3f1 	udiv	r3, r3, r1
 800ff98:	4413      	add	r3, r2
 800ff9a:	4619      	mov	r1, r3
 800ff9c:	68f8      	ldr	r0, [r7, #12]
 800ff9e:	f7ff fe3b 	bl	800fc18 <move_window>
 800ffa2:	4603      	mov	r3, r0
 800ffa4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ffa6:	7ffb      	ldrb	r3, [r7, #31]
 800ffa8:	2b00      	cmp	r3, #0
 800ffaa:	f040 80d6 	bne.w	801015a <put_fat+0x220>
			p = fs->win + bc++ % SS(fs);
 800ffae:	68fb      	ldr	r3, [r7, #12]
 800ffb0:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800ffb4:	69bb      	ldr	r3, [r7, #24]
 800ffb6:	1c5a      	adds	r2, r3, #1
 800ffb8:	61ba      	str	r2, [r7, #24]
 800ffba:	68fa      	ldr	r2, [r7, #12]
 800ffbc:	8992      	ldrh	r2, [r2, #12]
 800ffbe:	fbb3 f0f2 	udiv	r0, r3, r2
 800ffc2:	fb02 f200 	mul.w	r2, r2, r0
 800ffc6:	1a9b      	subs	r3, r3, r2
 800ffc8:	440b      	add	r3, r1
 800ffca:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800ffcc:	68bb      	ldr	r3, [r7, #8]
 800ffce:	f003 0301 	and.w	r3, r3, #1
 800ffd2:	2b00      	cmp	r3, #0
 800ffd4:	d00d      	beq.n	800fff2 <put_fat+0xb8>
 800ffd6:	697b      	ldr	r3, [r7, #20]
 800ffd8:	781b      	ldrb	r3, [r3, #0]
 800ffda:	b25b      	sxtb	r3, r3
 800ffdc:	f003 030f 	and.w	r3, r3, #15
 800ffe0:	b25a      	sxtb	r2, r3
 800ffe2:	687b      	ldr	r3, [r7, #4]
 800ffe4:	b2db      	uxtb	r3, r3
 800ffe6:	011b      	lsls	r3, r3, #4
 800ffe8:	b25b      	sxtb	r3, r3
 800ffea:	4313      	orrs	r3, r2
 800ffec:	b25b      	sxtb	r3, r3
 800ffee:	b2db      	uxtb	r3, r3
 800fff0:	e001      	b.n	800fff6 <put_fat+0xbc>
 800fff2:	687b      	ldr	r3, [r7, #4]
 800fff4:	b2db      	uxtb	r3, r3
 800fff6:	697a      	ldr	r2, [r7, #20]
 800fff8:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800fffa:	68fb      	ldr	r3, [r7, #12]
 800fffc:	2201      	movs	r2, #1
 800fffe:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8010000:	68fb      	ldr	r3, [r7, #12]
 8010002:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010004:	68fb      	ldr	r3, [r7, #12]
 8010006:	899b      	ldrh	r3, [r3, #12]
 8010008:	4619      	mov	r1, r3
 801000a:	69bb      	ldr	r3, [r7, #24]
 801000c:	fbb3 f3f1 	udiv	r3, r3, r1
 8010010:	4413      	add	r3, r2
 8010012:	4619      	mov	r1, r3
 8010014:	68f8      	ldr	r0, [r7, #12]
 8010016:	f7ff fdff 	bl	800fc18 <move_window>
 801001a:	4603      	mov	r3, r0
 801001c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801001e:	7ffb      	ldrb	r3, [r7, #31]
 8010020:	2b00      	cmp	r3, #0
 8010022:	f040 809c 	bne.w	801015e <put_fat+0x224>
			p = fs->win + bc % SS(fs);
 8010026:	68fb      	ldr	r3, [r7, #12]
 8010028:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 801002c:	68fb      	ldr	r3, [r7, #12]
 801002e:	899b      	ldrh	r3, [r3, #12]
 8010030:	461a      	mov	r2, r3
 8010032:	69bb      	ldr	r3, [r7, #24]
 8010034:	fbb3 f0f2 	udiv	r0, r3, r2
 8010038:	fb02 f200 	mul.w	r2, r2, r0
 801003c:	1a9b      	subs	r3, r3, r2
 801003e:	440b      	add	r3, r1
 8010040:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8010042:	68bb      	ldr	r3, [r7, #8]
 8010044:	f003 0301 	and.w	r3, r3, #1
 8010048:	2b00      	cmp	r3, #0
 801004a:	d003      	beq.n	8010054 <put_fat+0x11a>
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	091b      	lsrs	r3, r3, #4
 8010050:	b2db      	uxtb	r3, r3
 8010052:	e00e      	b.n	8010072 <put_fat+0x138>
 8010054:	697b      	ldr	r3, [r7, #20]
 8010056:	781b      	ldrb	r3, [r3, #0]
 8010058:	b25b      	sxtb	r3, r3
 801005a:	f023 030f 	bic.w	r3, r3, #15
 801005e:	b25a      	sxtb	r2, r3
 8010060:	687b      	ldr	r3, [r7, #4]
 8010062:	0a1b      	lsrs	r3, r3, #8
 8010064:	b25b      	sxtb	r3, r3
 8010066:	f003 030f 	and.w	r3, r3, #15
 801006a:	b25b      	sxtb	r3, r3
 801006c:	4313      	orrs	r3, r2
 801006e:	b25b      	sxtb	r3, r3
 8010070:	b2db      	uxtb	r3, r3
 8010072:	697a      	ldr	r2, [r7, #20]
 8010074:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8010076:	68fb      	ldr	r3, [r7, #12]
 8010078:	2201      	movs	r2, #1
 801007a:	70da      	strb	r2, [r3, #3]
			break;
 801007c:	e074      	b.n	8010168 <put_fat+0x22e>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 801007e:	68fb      	ldr	r3, [r7, #12]
 8010080:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010082:	68fb      	ldr	r3, [r7, #12]
 8010084:	899b      	ldrh	r3, [r3, #12]
 8010086:	085b      	lsrs	r3, r3, #1
 8010088:	b29b      	uxth	r3, r3
 801008a:	4619      	mov	r1, r3
 801008c:	68bb      	ldr	r3, [r7, #8]
 801008e:	fbb3 f3f1 	udiv	r3, r3, r1
 8010092:	4413      	add	r3, r2
 8010094:	4619      	mov	r1, r3
 8010096:	68f8      	ldr	r0, [r7, #12]
 8010098:	f7ff fdbe 	bl	800fc18 <move_window>
 801009c:	4603      	mov	r3, r0
 801009e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80100a0:	7ffb      	ldrb	r3, [r7, #31]
 80100a2:	2b00      	cmp	r3, #0
 80100a4:	d15d      	bne.n	8010162 <put_fat+0x228>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80100a6:	68fb      	ldr	r3, [r7, #12]
 80100a8:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 80100ac:	68bb      	ldr	r3, [r7, #8]
 80100ae:	005b      	lsls	r3, r3, #1
 80100b0:	68fa      	ldr	r2, [r7, #12]
 80100b2:	8992      	ldrh	r2, [r2, #12]
 80100b4:	fbb3 f0f2 	udiv	r0, r3, r2
 80100b8:	fb02 f200 	mul.w	r2, r2, r0
 80100bc:	1a9b      	subs	r3, r3, r2
 80100be:	440b      	add	r3, r1
 80100c0:	687a      	ldr	r2, [r7, #4]
 80100c2:	b292      	uxth	r2, r2
 80100c4:	4611      	mov	r1, r2
 80100c6:	4618      	mov	r0, r3
 80100c8:	f7ff faff 	bl	800f6ca <st_word>
			fs->wflag = 1;
 80100cc:	68fb      	ldr	r3, [r7, #12]
 80100ce:	2201      	movs	r2, #1
 80100d0:	70da      	strb	r2, [r3, #3]
			break;
 80100d2:	e049      	b.n	8010168 <put_fat+0x22e>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80100d4:	68fb      	ldr	r3, [r7, #12]
 80100d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80100d8:	68fb      	ldr	r3, [r7, #12]
 80100da:	899b      	ldrh	r3, [r3, #12]
 80100dc:	089b      	lsrs	r3, r3, #2
 80100de:	b29b      	uxth	r3, r3
 80100e0:	4619      	mov	r1, r3
 80100e2:	68bb      	ldr	r3, [r7, #8]
 80100e4:	fbb3 f3f1 	udiv	r3, r3, r1
 80100e8:	4413      	add	r3, r2
 80100ea:	4619      	mov	r1, r3
 80100ec:	68f8      	ldr	r0, [r7, #12]
 80100ee:	f7ff fd93 	bl	800fc18 <move_window>
 80100f2:	4603      	mov	r3, r0
 80100f4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80100f6:	7ffb      	ldrb	r3, [r7, #31]
 80100f8:	2b00      	cmp	r3, #0
 80100fa:	d134      	bne.n	8010166 <put_fat+0x22c>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80100fc:	687b      	ldr	r3, [r7, #4]
 80100fe:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8010102:	68fb      	ldr	r3, [r7, #12]
 8010104:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8010108:	68bb      	ldr	r3, [r7, #8]
 801010a:	009b      	lsls	r3, r3, #2
 801010c:	68fa      	ldr	r2, [r7, #12]
 801010e:	8992      	ldrh	r2, [r2, #12]
 8010110:	fbb3 f0f2 	udiv	r0, r3, r2
 8010114:	fb02 f200 	mul.w	r2, r2, r0
 8010118:	1a9b      	subs	r3, r3, r2
 801011a:	440b      	add	r3, r1
 801011c:	4618      	mov	r0, r3
 801011e:	f7ff fab1 	bl	800f684 <ld_dword>
 8010122:	4603      	mov	r3, r0
 8010124:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8010128:	4323      	orrs	r3, r4
 801012a:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 801012c:	68fb      	ldr	r3, [r7, #12]
 801012e:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8010132:	68bb      	ldr	r3, [r7, #8]
 8010134:	009b      	lsls	r3, r3, #2
 8010136:	68fa      	ldr	r2, [r7, #12]
 8010138:	8992      	ldrh	r2, [r2, #12]
 801013a:	fbb3 f0f2 	udiv	r0, r3, r2
 801013e:	fb02 f200 	mul.w	r2, r2, r0
 8010142:	1a9b      	subs	r3, r3, r2
 8010144:	440b      	add	r3, r1
 8010146:	6879      	ldr	r1, [r7, #4]
 8010148:	4618      	mov	r0, r3
 801014a:	f7ff fad9 	bl	800f700 <st_dword>
			fs->wflag = 1;
 801014e:	68fb      	ldr	r3, [r7, #12]
 8010150:	2201      	movs	r2, #1
 8010152:	70da      	strb	r2, [r3, #3]
			break;
 8010154:	e008      	b.n	8010168 <put_fat+0x22e>
		}
	}
 8010156:	bf00      	nop
 8010158:	e006      	b.n	8010168 <put_fat+0x22e>
			if (res != FR_OK) break;
 801015a:	bf00      	nop
 801015c:	e004      	b.n	8010168 <put_fat+0x22e>
			if (res != FR_OK) break;
 801015e:	bf00      	nop
 8010160:	e002      	b.n	8010168 <put_fat+0x22e>
			if (res != FR_OK) break;
 8010162:	bf00      	nop
 8010164:	e000      	b.n	8010168 <put_fat+0x22e>
			if (res != FR_OK) break;
 8010166:	bf00      	nop
	return res;
 8010168:	7ffb      	ldrb	r3, [r7, #31]
}
 801016a:	4618      	mov	r0, r3
 801016c:	3724      	adds	r7, #36	; 0x24
 801016e:	46bd      	mov	sp, r7
 8010170:	bd90      	pop	{r4, r7, pc}

08010172 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8010172:	b580      	push	{r7, lr}
 8010174:	b088      	sub	sp, #32
 8010176:	af00      	add	r7, sp, #0
 8010178:	60f8      	str	r0, [r7, #12]
 801017a:	60b9      	str	r1, [r7, #8]
 801017c:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 801017e:	2300      	movs	r3, #0
 8010180:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8010182:	68fb      	ldr	r3, [r7, #12]
 8010184:	681b      	ldr	r3, [r3, #0]
 8010186:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8010188:	68bb      	ldr	r3, [r7, #8]
 801018a:	2b01      	cmp	r3, #1
 801018c:	d904      	bls.n	8010198 <remove_chain+0x26>
 801018e:	69bb      	ldr	r3, [r7, #24]
 8010190:	6a1b      	ldr	r3, [r3, #32]
 8010192:	68ba      	ldr	r2, [r7, #8]
 8010194:	429a      	cmp	r2, r3
 8010196:	d301      	bcc.n	801019c <remove_chain+0x2a>
 8010198:	2302      	movs	r3, #2
 801019a:	e04b      	b.n	8010234 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 801019c:	687b      	ldr	r3, [r7, #4]
 801019e:	2b00      	cmp	r3, #0
 80101a0:	d00c      	beq.n	80101bc <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80101a2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80101a6:	6879      	ldr	r1, [r7, #4]
 80101a8:	69b8      	ldr	r0, [r7, #24]
 80101aa:	f7ff fec6 	bl	800ff3a <put_fat>
 80101ae:	4603      	mov	r3, r0
 80101b0:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80101b2:	7ffb      	ldrb	r3, [r7, #31]
 80101b4:	2b00      	cmp	r3, #0
 80101b6:	d001      	beq.n	80101bc <remove_chain+0x4a>
 80101b8:	7ffb      	ldrb	r3, [r7, #31]
 80101ba:	e03b      	b.n	8010234 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80101bc:	68b9      	ldr	r1, [r7, #8]
 80101be:	68f8      	ldr	r0, [r7, #12]
 80101c0:	f7ff fde7 	bl	800fd92 <get_fat>
 80101c4:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80101c6:	697b      	ldr	r3, [r7, #20]
 80101c8:	2b00      	cmp	r3, #0
 80101ca:	d031      	beq.n	8010230 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80101cc:	697b      	ldr	r3, [r7, #20]
 80101ce:	2b01      	cmp	r3, #1
 80101d0:	d101      	bne.n	80101d6 <remove_chain+0x64>
 80101d2:	2302      	movs	r3, #2
 80101d4:	e02e      	b.n	8010234 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80101d6:	697b      	ldr	r3, [r7, #20]
 80101d8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80101dc:	d101      	bne.n	80101e2 <remove_chain+0x70>
 80101de:	2301      	movs	r3, #1
 80101e0:	e028      	b.n	8010234 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80101e2:	2200      	movs	r2, #0
 80101e4:	68b9      	ldr	r1, [r7, #8]
 80101e6:	69b8      	ldr	r0, [r7, #24]
 80101e8:	f7ff fea7 	bl	800ff3a <put_fat>
 80101ec:	4603      	mov	r3, r0
 80101ee:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80101f0:	7ffb      	ldrb	r3, [r7, #31]
 80101f2:	2b00      	cmp	r3, #0
 80101f4:	d001      	beq.n	80101fa <remove_chain+0x88>
 80101f6:	7ffb      	ldrb	r3, [r7, #31]
 80101f8:	e01c      	b.n	8010234 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80101fa:	69bb      	ldr	r3, [r7, #24]
 80101fc:	69da      	ldr	r2, [r3, #28]
 80101fe:	69bb      	ldr	r3, [r7, #24]
 8010200:	6a1b      	ldr	r3, [r3, #32]
 8010202:	3b02      	subs	r3, #2
 8010204:	429a      	cmp	r2, r3
 8010206:	d20b      	bcs.n	8010220 <remove_chain+0xae>
			fs->free_clst++;
 8010208:	69bb      	ldr	r3, [r7, #24]
 801020a:	69db      	ldr	r3, [r3, #28]
 801020c:	1c5a      	adds	r2, r3, #1
 801020e:	69bb      	ldr	r3, [r7, #24]
 8010210:	61da      	str	r2, [r3, #28]
			fs->fsi_flag |= 1;
 8010212:	69bb      	ldr	r3, [r7, #24]
 8010214:	791b      	ldrb	r3, [r3, #4]
 8010216:	f043 0301 	orr.w	r3, r3, #1
 801021a:	b2da      	uxtb	r2, r3
 801021c:	69bb      	ldr	r3, [r7, #24]
 801021e:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8010220:	697b      	ldr	r3, [r7, #20]
 8010222:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8010224:	69bb      	ldr	r3, [r7, #24]
 8010226:	6a1b      	ldr	r3, [r3, #32]
 8010228:	68ba      	ldr	r2, [r7, #8]
 801022a:	429a      	cmp	r2, r3
 801022c:	d3c6      	bcc.n	80101bc <remove_chain+0x4a>
 801022e:	e000      	b.n	8010232 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8010230:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8010232:	2300      	movs	r3, #0
}
 8010234:	4618      	mov	r0, r3
 8010236:	3720      	adds	r7, #32
 8010238:	46bd      	mov	sp, r7
 801023a:	bd80      	pop	{r7, pc}

0801023c <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 801023c:	b580      	push	{r7, lr}
 801023e:	b088      	sub	sp, #32
 8010240:	af00      	add	r7, sp, #0
 8010242:	6078      	str	r0, [r7, #4]
 8010244:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8010246:	687b      	ldr	r3, [r7, #4]
 8010248:	681b      	ldr	r3, [r3, #0]
 801024a:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 801024c:	683b      	ldr	r3, [r7, #0]
 801024e:	2b00      	cmp	r3, #0
 8010250:	d10d      	bne.n	801026e <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8010252:	693b      	ldr	r3, [r7, #16]
 8010254:	699b      	ldr	r3, [r3, #24]
 8010256:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8010258:	69bb      	ldr	r3, [r7, #24]
 801025a:	2b00      	cmp	r3, #0
 801025c:	d004      	beq.n	8010268 <create_chain+0x2c>
 801025e:	693b      	ldr	r3, [r7, #16]
 8010260:	6a1b      	ldr	r3, [r3, #32]
 8010262:	69ba      	ldr	r2, [r7, #24]
 8010264:	429a      	cmp	r2, r3
 8010266:	d31b      	bcc.n	80102a0 <create_chain+0x64>
 8010268:	2301      	movs	r3, #1
 801026a:	61bb      	str	r3, [r7, #24]
 801026c:	e018      	b.n	80102a0 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 801026e:	6839      	ldr	r1, [r7, #0]
 8010270:	6878      	ldr	r0, [r7, #4]
 8010272:	f7ff fd8e 	bl	800fd92 <get_fat>
 8010276:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8010278:	68fb      	ldr	r3, [r7, #12]
 801027a:	2b01      	cmp	r3, #1
 801027c:	d801      	bhi.n	8010282 <create_chain+0x46>
 801027e:	2301      	movs	r3, #1
 8010280:	e070      	b.n	8010364 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8010282:	68fb      	ldr	r3, [r7, #12]
 8010284:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010288:	d101      	bne.n	801028e <create_chain+0x52>
 801028a:	68fb      	ldr	r3, [r7, #12]
 801028c:	e06a      	b.n	8010364 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 801028e:	693b      	ldr	r3, [r7, #16]
 8010290:	6a1b      	ldr	r3, [r3, #32]
 8010292:	68fa      	ldr	r2, [r7, #12]
 8010294:	429a      	cmp	r2, r3
 8010296:	d201      	bcs.n	801029c <create_chain+0x60>
 8010298:	68fb      	ldr	r3, [r7, #12]
 801029a:	e063      	b.n	8010364 <create_chain+0x128>
		scl = clst;
 801029c:	683b      	ldr	r3, [r7, #0]
 801029e:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80102a0:	69bb      	ldr	r3, [r7, #24]
 80102a2:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80102a4:	69fb      	ldr	r3, [r7, #28]
 80102a6:	3301      	adds	r3, #1
 80102a8:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80102aa:	693b      	ldr	r3, [r7, #16]
 80102ac:	6a1b      	ldr	r3, [r3, #32]
 80102ae:	69fa      	ldr	r2, [r7, #28]
 80102b0:	429a      	cmp	r2, r3
 80102b2:	d307      	bcc.n	80102c4 <create_chain+0x88>
				ncl = 2;
 80102b4:	2302      	movs	r3, #2
 80102b6:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80102b8:	69fa      	ldr	r2, [r7, #28]
 80102ba:	69bb      	ldr	r3, [r7, #24]
 80102bc:	429a      	cmp	r2, r3
 80102be:	d901      	bls.n	80102c4 <create_chain+0x88>
 80102c0:	2300      	movs	r3, #0
 80102c2:	e04f      	b.n	8010364 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80102c4:	69f9      	ldr	r1, [r7, #28]
 80102c6:	6878      	ldr	r0, [r7, #4]
 80102c8:	f7ff fd63 	bl	800fd92 <get_fat>
 80102cc:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80102ce:	68fb      	ldr	r3, [r7, #12]
 80102d0:	2b00      	cmp	r3, #0
 80102d2:	d00e      	beq.n	80102f2 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80102d4:	68fb      	ldr	r3, [r7, #12]
 80102d6:	2b01      	cmp	r3, #1
 80102d8:	d003      	beq.n	80102e2 <create_chain+0xa6>
 80102da:	68fb      	ldr	r3, [r7, #12]
 80102dc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80102e0:	d101      	bne.n	80102e6 <create_chain+0xaa>
 80102e2:	68fb      	ldr	r3, [r7, #12]
 80102e4:	e03e      	b.n	8010364 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80102e6:	69fa      	ldr	r2, [r7, #28]
 80102e8:	69bb      	ldr	r3, [r7, #24]
 80102ea:	429a      	cmp	r2, r3
 80102ec:	d1da      	bne.n	80102a4 <create_chain+0x68>
 80102ee:	2300      	movs	r3, #0
 80102f0:	e038      	b.n	8010364 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80102f2:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80102f4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80102f8:	69f9      	ldr	r1, [r7, #28]
 80102fa:	6938      	ldr	r0, [r7, #16]
 80102fc:	f7ff fe1d 	bl	800ff3a <put_fat>
 8010300:	4603      	mov	r3, r0
 8010302:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8010304:	7dfb      	ldrb	r3, [r7, #23]
 8010306:	2b00      	cmp	r3, #0
 8010308:	d109      	bne.n	801031e <create_chain+0xe2>
 801030a:	683b      	ldr	r3, [r7, #0]
 801030c:	2b00      	cmp	r3, #0
 801030e:	d006      	beq.n	801031e <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8010310:	69fa      	ldr	r2, [r7, #28]
 8010312:	6839      	ldr	r1, [r7, #0]
 8010314:	6938      	ldr	r0, [r7, #16]
 8010316:	f7ff fe10 	bl	800ff3a <put_fat>
 801031a:	4603      	mov	r3, r0
 801031c:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 801031e:	7dfb      	ldrb	r3, [r7, #23]
 8010320:	2b00      	cmp	r3, #0
 8010322:	d116      	bne.n	8010352 <create_chain+0x116>
		fs->last_clst = ncl;
 8010324:	693b      	ldr	r3, [r7, #16]
 8010326:	69fa      	ldr	r2, [r7, #28]
 8010328:	619a      	str	r2, [r3, #24]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 801032a:	693b      	ldr	r3, [r7, #16]
 801032c:	69da      	ldr	r2, [r3, #28]
 801032e:	693b      	ldr	r3, [r7, #16]
 8010330:	6a1b      	ldr	r3, [r3, #32]
 8010332:	3b02      	subs	r3, #2
 8010334:	429a      	cmp	r2, r3
 8010336:	d804      	bhi.n	8010342 <create_chain+0x106>
 8010338:	693b      	ldr	r3, [r7, #16]
 801033a:	69db      	ldr	r3, [r3, #28]
 801033c:	1e5a      	subs	r2, r3, #1
 801033e:	693b      	ldr	r3, [r7, #16]
 8010340:	61da      	str	r2, [r3, #28]
		fs->fsi_flag |= 1;
 8010342:	693b      	ldr	r3, [r7, #16]
 8010344:	791b      	ldrb	r3, [r3, #4]
 8010346:	f043 0301 	orr.w	r3, r3, #1
 801034a:	b2da      	uxtb	r2, r3
 801034c:	693b      	ldr	r3, [r7, #16]
 801034e:	711a      	strb	r2, [r3, #4]
 8010350:	e007      	b.n	8010362 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8010352:	7dfb      	ldrb	r3, [r7, #23]
 8010354:	2b01      	cmp	r3, #1
 8010356:	d102      	bne.n	801035e <create_chain+0x122>
 8010358:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801035c:	e000      	b.n	8010360 <create_chain+0x124>
 801035e:	2301      	movs	r3, #1
 8010360:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8010362:	69fb      	ldr	r3, [r7, #28]
}
 8010364:	4618      	mov	r0, r3
 8010366:	3720      	adds	r7, #32
 8010368:	46bd      	mov	sp, r7
 801036a:	bd80      	pop	{r7, pc}

0801036c <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 801036c:	b480      	push	{r7}
 801036e:	b087      	sub	sp, #28
 8010370:	af00      	add	r7, sp, #0
 8010372:	6078      	str	r0, [r7, #4]
 8010374:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8010376:	687b      	ldr	r3, [r7, #4]
 8010378:	681b      	ldr	r3, [r3, #0]
 801037a:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 801037c:	687b      	ldr	r3, [r7, #4]
 801037e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010380:	3304      	adds	r3, #4
 8010382:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8010384:	68fb      	ldr	r3, [r7, #12]
 8010386:	899b      	ldrh	r3, [r3, #12]
 8010388:	461a      	mov	r2, r3
 801038a:	683b      	ldr	r3, [r7, #0]
 801038c:	fbb3 f3f2 	udiv	r3, r3, r2
 8010390:	68fa      	ldr	r2, [r7, #12]
 8010392:	8952      	ldrh	r2, [r2, #10]
 8010394:	fbb3 f3f2 	udiv	r3, r3, r2
 8010398:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 801039a:	693b      	ldr	r3, [r7, #16]
 801039c:	1d1a      	adds	r2, r3, #4
 801039e:	613a      	str	r2, [r7, #16]
 80103a0:	681b      	ldr	r3, [r3, #0]
 80103a2:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80103a4:	68bb      	ldr	r3, [r7, #8]
 80103a6:	2b00      	cmp	r3, #0
 80103a8:	d101      	bne.n	80103ae <clmt_clust+0x42>
 80103aa:	2300      	movs	r3, #0
 80103ac:	e010      	b.n	80103d0 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 80103ae:	697a      	ldr	r2, [r7, #20]
 80103b0:	68bb      	ldr	r3, [r7, #8]
 80103b2:	429a      	cmp	r2, r3
 80103b4:	d307      	bcc.n	80103c6 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 80103b6:	697a      	ldr	r2, [r7, #20]
 80103b8:	68bb      	ldr	r3, [r7, #8]
 80103ba:	1ad3      	subs	r3, r2, r3
 80103bc:	617b      	str	r3, [r7, #20]
 80103be:	693b      	ldr	r3, [r7, #16]
 80103c0:	3304      	adds	r3, #4
 80103c2:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80103c4:	e7e9      	b.n	801039a <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 80103c6:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80103c8:	693b      	ldr	r3, [r7, #16]
 80103ca:	681a      	ldr	r2, [r3, #0]
 80103cc:	697b      	ldr	r3, [r7, #20]
 80103ce:	4413      	add	r3, r2
}
 80103d0:	4618      	mov	r0, r3
 80103d2:	371c      	adds	r7, #28
 80103d4:	46bd      	mov	sp, r7
 80103d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103da:	4770      	bx	lr

080103dc <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80103dc:	b580      	push	{r7, lr}
 80103de:	b086      	sub	sp, #24
 80103e0:	af00      	add	r7, sp, #0
 80103e2:	6078      	str	r0, [r7, #4]
 80103e4:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80103e6:	687b      	ldr	r3, [r7, #4]
 80103e8:	681b      	ldr	r3, [r3, #0]
 80103ea:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80103ec:	683b      	ldr	r3, [r7, #0]
 80103ee:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80103f2:	d204      	bcs.n	80103fe <dir_sdi+0x22>
 80103f4:	683b      	ldr	r3, [r7, #0]
 80103f6:	f003 031f 	and.w	r3, r3, #31
 80103fa:	2b00      	cmp	r3, #0
 80103fc:	d001      	beq.n	8010402 <dir_sdi+0x26>
		return FR_INT_ERR;
 80103fe:	2302      	movs	r3, #2
 8010400:	e071      	b.n	80104e6 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8010402:	687b      	ldr	r3, [r7, #4]
 8010404:	683a      	ldr	r2, [r7, #0]
 8010406:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8010408:	687b      	ldr	r3, [r7, #4]
 801040a:	689b      	ldr	r3, [r3, #8]
 801040c:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 801040e:	697b      	ldr	r3, [r7, #20]
 8010410:	2b00      	cmp	r3, #0
 8010412:	d106      	bne.n	8010422 <dir_sdi+0x46>
 8010414:	693b      	ldr	r3, [r7, #16]
 8010416:	781b      	ldrb	r3, [r3, #0]
 8010418:	2b02      	cmp	r3, #2
 801041a:	d902      	bls.n	8010422 <dir_sdi+0x46>
		clst = fs->dirbase;
 801041c:	693b      	ldr	r3, [r7, #16]
 801041e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010420:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8010422:	697b      	ldr	r3, [r7, #20]
 8010424:	2b00      	cmp	r3, #0
 8010426:	d10c      	bne.n	8010442 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8010428:	683b      	ldr	r3, [r7, #0]
 801042a:	095b      	lsrs	r3, r3, #5
 801042c:	693a      	ldr	r2, [r7, #16]
 801042e:	8912      	ldrh	r2, [r2, #8]
 8010430:	4293      	cmp	r3, r2
 8010432:	d301      	bcc.n	8010438 <dir_sdi+0x5c>
 8010434:	2302      	movs	r3, #2
 8010436:	e056      	b.n	80104e6 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8010438:	693b      	ldr	r3, [r7, #16]
 801043a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801043c:	687b      	ldr	r3, [r7, #4]
 801043e:	61da      	str	r2, [r3, #28]
 8010440:	e02d      	b.n	801049e <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8010442:	693b      	ldr	r3, [r7, #16]
 8010444:	895b      	ldrh	r3, [r3, #10]
 8010446:	461a      	mov	r2, r3
 8010448:	693b      	ldr	r3, [r7, #16]
 801044a:	899b      	ldrh	r3, [r3, #12]
 801044c:	fb03 f302 	mul.w	r3, r3, r2
 8010450:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8010452:	e019      	b.n	8010488 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8010454:	687b      	ldr	r3, [r7, #4]
 8010456:	6979      	ldr	r1, [r7, #20]
 8010458:	4618      	mov	r0, r3
 801045a:	f7ff fc9a 	bl	800fd92 <get_fat>
 801045e:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8010460:	697b      	ldr	r3, [r7, #20]
 8010462:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010466:	d101      	bne.n	801046c <dir_sdi+0x90>
 8010468:	2301      	movs	r3, #1
 801046a:	e03c      	b.n	80104e6 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 801046c:	697b      	ldr	r3, [r7, #20]
 801046e:	2b01      	cmp	r3, #1
 8010470:	d904      	bls.n	801047c <dir_sdi+0xa0>
 8010472:	693b      	ldr	r3, [r7, #16]
 8010474:	6a1b      	ldr	r3, [r3, #32]
 8010476:	697a      	ldr	r2, [r7, #20]
 8010478:	429a      	cmp	r2, r3
 801047a:	d301      	bcc.n	8010480 <dir_sdi+0xa4>
 801047c:	2302      	movs	r3, #2
 801047e:	e032      	b.n	80104e6 <dir_sdi+0x10a>
			ofs -= csz;
 8010480:	683a      	ldr	r2, [r7, #0]
 8010482:	68fb      	ldr	r3, [r7, #12]
 8010484:	1ad3      	subs	r3, r2, r3
 8010486:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8010488:	683a      	ldr	r2, [r7, #0]
 801048a:	68fb      	ldr	r3, [r7, #12]
 801048c:	429a      	cmp	r2, r3
 801048e:	d2e1      	bcs.n	8010454 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8010490:	6979      	ldr	r1, [r7, #20]
 8010492:	6938      	ldr	r0, [r7, #16]
 8010494:	f7ff fc5e 	bl	800fd54 <clust2sect>
 8010498:	4602      	mov	r2, r0
 801049a:	687b      	ldr	r3, [r7, #4]
 801049c:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 801049e:	687b      	ldr	r3, [r7, #4]
 80104a0:	697a      	ldr	r2, [r7, #20]
 80104a2:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80104a4:	687b      	ldr	r3, [r7, #4]
 80104a6:	69db      	ldr	r3, [r3, #28]
 80104a8:	2b00      	cmp	r3, #0
 80104aa:	d101      	bne.n	80104b0 <dir_sdi+0xd4>
 80104ac:	2302      	movs	r3, #2
 80104ae:	e01a      	b.n	80104e6 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80104b0:	687b      	ldr	r3, [r7, #4]
 80104b2:	69da      	ldr	r2, [r3, #28]
 80104b4:	693b      	ldr	r3, [r7, #16]
 80104b6:	899b      	ldrh	r3, [r3, #12]
 80104b8:	4619      	mov	r1, r3
 80104ba:	683b      	ldr	r3, [r7, #0]
 80104bc:	fbb3 f3f1 	udiv	r3, r3, r1
 80104c0:	441a      	add	r2, r3
 80104c2:	687b      	ldr	r3, [r7, #4]
 80104c4:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80104c6:	693b      	ldr	r3, [r7, #16]
 80104c8:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 80104cc:	693b      	ldr	r3, [r7, #16]
 80104ce:	899b      	ldrh	r3, [r3, #12]
 80104d0:	461a      	mov	r2, r3
 80104d2:	683b      	ldr	r3, [r7, #0]
 80104d4:	fbb3 f0f2 	udiv	r0, r3, r2
 80104d8:	fb02 f200 	mul.w	r2, r2, r0
 80104dc:	1a9b      	subs	r3, r3, r2
 80104de:	18ca      	adds	r2, r1, r3
 80104e0:	687b      	ldr	r3, [r7, #4]
 80104e2:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80104e4:	2300      	movs	r3, #0
}
 80104e6:	4618      	mov	r0, r3
 80104e8:	3718      	adds	r7, #24
 80104ea:	46bd      	mov	sp, r7
 80104ec:	bd80      	pop	{r7, pc}

080104ee <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80104ee:	b580      	push	{r7, lr}
 80104f0:	b086      	sub	sp, #24
 80104f2:	af00      	add	r7, sp, #0
 80104f4:	6078      	str	r0, [r7, #4]
 80104f6:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80104f8:	687b      	ldr	r3, [r7, #4]
 80104fa:	681b      	ldr	r3, [r3, #0]
 80104fc:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80104fe:	687b      	ldr	r3, [r7, #4]
 8010500:	695b      	ldr	r3, [r3, #20]
 8010502:	3320      	adds	r3, #32
 8010504:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8010506:	687b      	ldr	r3, [r7, #4]
 8010508:	69db      	ldr	r3, [r3, #28]
 801050a:	2b00      	cmp	r3, #0
 801050c:	d003      	beq.n	8010516 <dir_next+0x28>
 801050e:	68bb      	ldr	r3, [r7, #8]
 8010510:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8010514:	d301      	bcc.n	801051a <dir_next+0x2c>
 8010516:	2304      	movs	r3, #4
 8010518:	e0bb      	b.n	8010692 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 801051a:	68fb      	ldr	r3, [r7, #12]
 801051c:	899b      	ldrh	r3, [r3, #12]
 801051e:	461a      	mov	r2, r3
 8010520:	68bb      	ldr	r3, [r7, #8]
 8010522:	fbb3 f1f2 	udiv	r1, r3, r2
 8010526:	fb02 f201 	mul.w	r2, r2, r1
 801052a:	1a9b      	subs	r3, r3, r2
 801052c:	2b00      	cmp	r3, #0
 801052e:	f040 809d 	bne.w	801066c <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8010532:	687b      	ldr	r3, [r7, #4]
 8010534:	69db      	ldr	r3, [r3, #28]
 8010536:	1c5a      	adds	r2, r3, #1
 8010538:	687b      	ldr	r3, [r7, #4]
 801053a:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 801053c:	687b      	ldr	r3, [r7, #4]
 801053e:	699b      	ldr	r3, [r3, #24]
 8010540:	2b00      	cmp	r3, #0
 8010542:	d10b      	bne.n	801055c <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8010544:	68bb      	ldr	r3, [r7, #8]
 8010546:	095b      	lsrs	r3, r3, #5
 8010548:	68fa      	ldr	r2, [r7, #12]
 801054a:	8912      	ldrh	r2, [r2, #8]
 801054c:	4293      	cmp	r3, r2
 801054e:	f0c0 808d 	bcc.w	801066c <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8010552:	687b      	ldr	r3, [r7, #4]
 8010554:	2200      	movs	r2, #0
 8010556:	61da      	str	r2, [r3, #28]
 8010558:	2304      	movs	r3, #4
 801055a:	e09a      	b.n	8010692 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 801055c:	68fb      	ldr	r3, [r7, #12]
 801055e:	899b      	ldrh	r3, [r3, #12]
 8010560:	461a      	mov	r2, r3
 8010562:	68bb      	ldr	r3, [r7, #8]
 8010564:	fbb3 f3f2 	udiv	r3, r3, r2
 8010568:	68fa      	ldr	r2, [r7, #12]
 801056a:	8952      	ldrh	r2, [r2, #10]
 801056c:	3a01      	subs	r2, #1
 801056e:	4013      	ands	r3, r2
 8010570:	2b00      	cmp	r3, #0
 8010572:	d17b      	bne.n	801066c <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8010574:	687a      	ldr	r2, [r7, #4]
 8010576:	687b      	ldr	r3, [r7, #4]
 8010578:	699b      	ldr	r3, [r3, #24]
 801057a:	4619      	mov	r1, r3
 801057c:	4610      	mov	r0, r2
 801057e:	f7ff fc08 	bl	800fd92 <get_fat>
 8010582:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8010584:	697b      	ldr	r3, [r7, #20]
 8010586:	2b01      	cmp	r3, #1
 8010588:	d801      	bhi.n	801058e <dir_next+0xa0>
 801058a:	2302      	movs	r3, #2
 801058c:	e081      	b.n	8010692 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 801058e:	697b      	ldr	r3, [r7, #20]
 8010590:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010594:	d101      	bne.n	801059a <dir_next+0xac>
 8010596:	2301      	movs	r3, #1
 8010598:	e07b      	b.n	8010692 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 801059a:	68fb      	ldr	r3, [r7, #12]
 801059c:	6a1b      	ldr	r3, [r3, #32]
 801059e:	697a      	ldr	r2, [r7, #20]
 80105a0:	429a      	cmp	r2, r3
 80105a2:	d359      	bcc.n	8010658 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80105a4:	683b      	ldr	r3, [r7, #0]
 80105a6:	2b00      	cmp	r3, #0
 80105a8:	d104      	bne.n	80105b4 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 80105aa:	687b      	ldr	r3, [r7, #4]
 80105ac:	2200      	movs	r2, #0
 80105ae:	61da      	str	r2, [r3, #28]
 80105b0:	2304      	movs	r3, #4
 80105b2:	e06e      	b.n	8010692 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80105b4:	687a      	ldr	r2, [r7, #4]
 80105b6:	687b      	ldr	r3, [r7, #4]
 80105b8:	699b      	ldr	r3, [r3, #24]
 80105ba:	4619      	mov	r1, r3
 80105bc:	4610      	mov	r0, r2
 80105be:	f7ff fe3d 	bl	801023c <create_chain>
 80105c2:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80105c4:	697b      	ldr	r3, [r7, #20]
 80105c6:	2b00      	cmp	r3, #0
 80105c8:	d101      	bne.n	80105ce <dir_next+0xe0>
 80105ca:	2307      	movs	r3, #7
 80105cc:	e061      	b.n	8010692 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80105ce:	697b      	ldr	r3, [r7, #20]
 80105d0:	2b01      	cmp	r3, #1
 80105d2:	d101      	bne.n	80105d8 <dir_next+0xea>
 80105d4:	2302      	movs	r3, #2
 80105d6:	e05c      	b.n	8010692 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80105d8:	697b      	ldr	r3, [r7, #20]
 80105da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80105de:	d101      	bne.n	80105e4 <dir_next+0xf6>
 80105e0:	2301      	movs	r3, #1
 80105e2:	e056      	b.n	8010692 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80105e4:	68f8      	ldr	r0, [r7, #12]
 80105e6:	f7ff fad3 	bl	800fb90 <sync_window>
 80105ea:	4603      	mov	r3, r0
 80105ec:	2b00      	cmp	r3, #0
 80105ee:	d001      	beq.n	80105f4 <dir_next+0x106>
 80105f0:	2301      	movs	r3, #1
 80105f2:	e04e      	b.n	8010692 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80105f4:	68fb      	ldr	r3, [r7, #12]
 80105f6:	f103 003c 	add.w	r0, r3, #60	; 0x3c
 80105fa:	68fb      	ldr	r3, [r7, #12]
 80105fc:	899b      	ldrh	r3, [r3, #12]
 80105fe:	461a      	mov	r2, r3
 8010600:	2100      	movs	r1, #0
 8010602:	f7ff f8ca 	bl	800f79a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8010606:	2300      	movs	r3, #0
 8010608:	613b      	str	r3, [r7, #16]
 801060a:	6979      	ldr	r1, [r7, #20]
 801060c:	68f8      	ldr	r0, [r7, #12]
 801060e:	f7ff fba1 	bl	800fd54 <clust2sect>
 8010612:	4602      	mov	r2, r0
 8010614:	68fb      	ldr	r3, [r7, #12]
 8010616:	639a      	str	r2, [r3, #56]	; 0x38
 8010618:	e012      	b.n	8010640 <dir_next+0x152>
						fs->wflag = 1;
 801061a:	68fb      	ldr	r3, [r7, #12]
 801061c:	2201      	movs	r2, #1
 801061e:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8010620:	68f8      	ldr	r0, [r7, #12]
 8010622:	f7ff fab5 	bl	800fb90 <sync_window>
 8010626:	4603      	mov	r3, r0
 8010628:	2b00      	cmp	r3, #0
 801062a:	d001      	beq.n	8010630 <dir_next+0x142>
 801062c:	2301      	movs	r3, #1
 801062e:	e030      	b.n	8010692 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8010630:	693b      	ldr	r3, [r7, #16]
 8010632:	3301      	adds	r3, #1
 8010634:	613b      	str	r3, [r7, #16]
 8010636:	68fb      	ldr	r3, [r7, #12]
 8010638:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801063a:	1c5a      	adds	r2, r3, #1
 801063c:	68fb      	ldr	r3, [r7, #12]
 801063e:	639a      	str	r2, [r3, #56]	; 0x38
 8010640:	68fb      	ldr	r3, [r7, #12]
 8010642:	895b      	ldrh	r3, [r3, #10]
 8010644:	461a      	mov	r2, r3
 8010646:	693b      	ldr	r3, [r7, #16]
 8010648:	4293      	cmp	r3, r2
 801064a:	d3e6      	bcc.n	801061a <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 801064c:	68fb      	ldr	r3, [r7, #12]
 801064e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010650:	693b      	ldr	r3, [r7, #16]
 8010652:	1ad2      	subs	r2, r2, r3
 8010654:	68fb      	ldr	r3, [r7, #12]
 8010656:	639a      	str	r2, [r3, #56]	; 0x38
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8010658:	687b      	ldr	r3, [r7, #4]
 801065a:	697a      	ldr	r2, [r7, #20]
 801065c:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 801065e:	6979      	ldr	r1, [r7, #20]
 8010660:	68f8      	ldr	r0, [r7, #12]
 8010662:	f7ff fb77 	bl	800fd54 <clust2sect>
 8010666:	4602      	mov	r2, r0
 8010668:	687b      	ldr	r3, [r7, #4]
 801066a:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 801066c:	687b      	ldr	r3, [r7, #4]
 801066e:	68ba      	ldr	r2, [r7, #8]
 8010670:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8010672:	68fb      	ldr	r3, [r7, #12]
 8010674:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8010678:	68fb      	ldr	r3, [r7, #12]
 801067a:	899b      	ldrh	r3, [r3, #12]
 801067c:	461a      	mov	r2, r3
 801067e:	68bb      	ldr	r3, [r7, #8]
 8010680:	fbb3 f0f2 	udiv	r0, r3, r2
 8010684:	fb02 f200 	mul.w	r2, r2, r0
 8010688:	1a9b      	subs	r3, r3, r2
 801068a:	18ca      	adds	r2, r1, r3
 801068c:	687b      	ldr	r3, [r7, #4]
 801068e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8010690:	2300      	movs	r3, #0
}
 8010692:	4618      	mov	r0, r3
 8010694:	3718      	adds	r7, #24
 8010696:	46bd      	mov	sp, r7
 8010698:	bd80      	pop	{r7, pc}

0801069a <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 801069a:	b580      	push	{r7, lr}
 801069c:	b086      	sub	sp, #24
 801069e:	af00      	add	r7, sp, #0
 80106a0:	6078      	str	r0, [r7, #4]
 80106a2:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80106a4:	687b      	ldr	r3, [r7, #4]
 80106a6:	681b      	ldr	r3, [r3, #0]
 80106a8:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80106aa:	2100      	movs	r1, #0
 80106ac:	6878      	ldr	r0, [r7, #4]
 80106ae:	f7ff fe95 	bl	80103dc <dir_sdi>
 80106b2:	4603      	mov	r3, r0
 80106b4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80106b6:	7dfb      	ldrb	r3, [r7, #23]
 80106b8:	2b00      	cmp	r3, #0
 80106ba:	d12b      	bne.n	8010714 <dir_alloc+0x7a>
		n = 0;
 80106bc:	2300      	movs	r3, #0
 80106be:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80106c0:	687b      	ldr	r3, [r7, #4]
 80106c2:	69db      	ldr	r3, [r3, #28]
 80106c4:	4619      	mov	r1, r3
 80106c6:	68f8      	ldr	r0, [r7, #12]
 80106c8:	f7ff faa6 	bl	800fc18 <move_window>
 80106cc:	4603      	mov	r3, r0
 80106ce:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80106d0:	7dfb      	ldrb	r3, [r7, #23]
 80106d2:	2b00      	cmp	r3, #0
 80106d4:	d11d      	bne.n	8010712 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80106d6:	687b      	ldr	r3, [r7, #4]
 80106d8:	6a1b      	ldr	r3, [r3, #32]
 80106da:	781b      	ldrb	r3, [r3, #0]
 80106dc:	2be5      	cmp	r3, #229	; 0xe5
 80106de:	d004      	beq.n	80106ea <dir_alloc+0x50>
 80106e0:	687b      	ldr	r3, [r7, #4]
 80106e2:	6a1b      	ldr	r3, [r3, #32]
 80106e4:	781b      	ldrb	r3, [r3, #0]
 80106e6:	2b00      	cmp	r3, #0
 80106e8:	d107      	bne.n	80106fa <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80106ea:	693b      	ldr	r3, [r7, #16]
 80106ec:	3301      	adds	r3, #1
 80106ee:	613b      	str	r3, [r7, #16]
 80106f0:	693a      	ldr	r2, [r7, #16]
 80106f2:	683b      	ldr	r3, [r7, #0]
 80106f4:	429a      	cmp	r2, r3
 80106f6:	d102      	bne.n	80106fe <dir_alloc+0x64>
 80106f8:	e00c      	b.n	8010714 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80106fa:	2300      	movs	r3, #0
 80106fc:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80106fe:	2101      	movs	r1, #1
 8010700:	6878      	ldr	r0, [r7, #4]
 8010702:	f7ff fef4 	bl	80104ee <dir_next>
 8010706:	4603      	mov	r3, r0
 8010708:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 801070a:	7dfb      	ldrb	r3, [r7, #23]
 801070c:	2b00      	cmp	r3, #0
 801070e:	d0d7      	beq.n	80106c0 <dir_alloc+0x26>
 8010710:	e000      	b.n	8010714 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8010712:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8010714:	7dfb      	ldrb	r3, [r7, #23]
 8010716:	2b04      	cmp	r3, #4
 8010718:	d101      	bne.n	801071e <dir_alloc+0x84>
 801071a:	2307      	movs	r3, #7
 801071c:	75fb      	strb	r3, [r7, #23]
	return res;
 801071e:	7dfb      	ldrb	r3, [r7, #23]
}
 8010720:	4618      	mov	r0, r3
 8010722:	3718      	adds	r7, #24
 8010724:	46bd      	mov	sp, r7
 8010726:	bd80      	pop	{r7, pc}

08010728 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8010728:	b580      	push	{r7, lr}
 801072a:	b084      	sub	sp, #16
 801072c:	af00      	add	r7, sp, #0
 801072e:	6078      	str	r0, [r7, #4]
 8010730:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8010732:	683b      	ldr	r3, [r7, #0]
 8010734:	331a      	adds	r3, #26
 8010736:	4618      	mov	r0, r3
 8010738:	f7fe ff8c 	bl	800f654 <ld_word>
 801073c:	4603      	mov	r3, r0
 801073e:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8010740:	687b      	ldr	r3, [r7, #4]
 8010742:	781b      	ldrb	r3, [r3, #0]
 8010744:	2b03      	cmp	r3, #3
 8010746:	d109      	bne.n	801075c <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8010748:	683b      	ldr	r3, [r7, #0]
 801074a:	3314      	adds	r3, #20
 801074c:	4618      	mov	r0, r3
 801074e:	f7fe ff81 	bl	800f654 <ld_word>
 8010752:	4603      	mov	r3, r0
 8010754:	041b      	lsls	r3, r3, #16
 8010756:	68fa      	ldr	r2, [r7, #12]
 8010758:	4313      	orrs	r3, r2
 801075a:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 801075c:	68fb      	ldr	r3, [r7, #12]
}
 801075e:	4618      	mov	r0, r3
 8010760:	3710      	adds	r7, #16
 8010762:	46bd      	mov	sp, r7
 8010764:	bd80      	pop	{r7, pc}

08010766 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8010766:	b580      	push	{r7, lr}
 8010768:	b084      	sub	sp, #16
 801076a:	af00      	add	r7, sp, #0
 801076c:	60f8      	str	r0, [r7, #12]
 801076e:	60b9      	str	r1, [r7, #8]
 8010770:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8010772:	68bb      	ldr	r3, [r7, #8]
 8010774:	331a      	adds	r3, #26
 8010776:	687a      	ldr	r2, [r7, #4]
 8010778:	b292      	uxth	r2, r2
 801077a:	4611      	mov	r1, r2
 801077c:	4618      	mov	r0, r3
 801077e:	f7fe ffa4 	bl	800f6ca <st_word>
	if (fs->fs_type == FS_FAT32) {
 8010782:	68fb      	ldr	r3, [r7, #12]
 8010784:	781b      	ldrb	r3, [r3, #0]
 8010786:	2b03      	cmp	r3, #3
 8010788:	d109      	bne.n	801079e <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 801078a:	68bb      	ldr	r3, [r7, #8]
 801078c:	f103 0214 	add.w	r2, r3, #20
 8010790:	687b      	ldr	r3, [r7, #4]
 8010792:	0c1b      	lsrs	r3, r3, #16
 8010794:	b29b      	uxth	r3, r3
 8010796:	4619      	mov	r1, r3
 8010798:	4610      	mov	r0, r2
 801079a:	f7fe ff96 	bl	800f6ca <st_word>
	}
}
 801079e:	bf00      	nop
 80107a0:	3710      	adds	r7, #16
 80107a2:	46bd      	mov	sp, r7
 80107a4:	bd80      	pop	{r7, pc}
	...

080107a8 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 80107a8:	b590      	push	{r4, r7, lr}
 80107aa:	b087      	sub	sp, #28
 80107ac:	af00      	add	r7, sp, #0
 80107ae:	6078      	str	r0, [r7, #4]
 80107b0:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 80107b2:	683b      	ldr	r3, [r7, #0]
 80107b4:	331a      	adds	r3, #26
 80107b6:	4618      	mov	r0, r3
 80107b8:	f7fe ff4c 	bl	800f654 <ld_word>
 80107bc:	4603      	mov	r3, r0
 80107be:	2b00      	cmp	r3, #0
 80107c0:	d001      	beq.n	80107c6 <cmp_lfn+0x1e>
 80107c2:	2300      	movs	r3, #0
 80107c4:	e059      	b.n	801087a <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 80107c6:	683b      	ldr	r3, [r7, #0]
 80107c8:	781b      	ldrb	r3, [r3, #0]
 80107ca:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80107ce:	1e5a      	subs	r2, r3, #1
 80107d0:	4613      	mov	r3, r2
 80107d2:	005b      	lsls	r3, r3, #1
 80107d4:	4413      	add	r3, r2
 80107d6:	009b      	lsls	r3, r3, #2
 80107d8:	4413      	add	r3, r2
 80107da:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80107dc:	2301      	movs	r3, #1
 80107de:	81fb      	strh	r3, [r7, #14]
 80107e0:	2300      	movs	r3, #0
 80107e2:	613b      	str	r3, [r7, #16]
 80107e4:	e033      	b.n	801084e <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 80107e6:	4a27      	ldr	r2, [pc, #156]	; (8010884 <cmp_lfn+0xdc>)
 80107e8:	693b      	ldr	r3, [r7, #16]
 80107ea:	4413      	add	r3, r2
 80107ec:	781b      	ldrb	r3, [r3, #0]
 80107ee:	461a      	mov	r2, r3
 80107f0:	683b      	ldr	r3, [r7, #0]
 80107f2:	4413      	add	r3, r2
 80107f4:	4618      	mov	r0, r3
 80107f6:	f7fe ff2d 	bl	800f654 <ld_word>
 80107fa:	4603      	mov	r3, r0
 80107fc:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 80107fe:	89fb      	ldrh	r3, [r7, #14]
 8010800:	2b00      	cmp	r3, #0
 8010802:	d01a      	beq.n	801083a <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8010804:	697b      	ldr	r3, [r7, #20]
 8010806:	2bfe      	cmp	r3, #254	; 0xfe
 8010808:	d812      	bhi.n	8010830 <cmp_lfn+0x88>
 801080a:	89bb      	ldrh	r3, [r7, #12]
 801080c:	4618      	mov	r0, r3
 801080e:	f002 f909 	bl	8012a24 <ff_wtoupper>
 8010812:	4603      	mov	r3, r0
 8010814:	461c      	mov	r4, r3
 8010816:	697b      	ldr	r3, [r7, #20]
 8010818:	1c5a      	adds	r2, r3, #1
 801081a:	617a      	str	r2, [r7, #20]
 801081c:	005b      	lsls	r3, r3, #1
 801081e:	687a      	ldr	r2, [r7, #4]
 8010820:	4413      	add	r3, r2
 8010822:	881b      	ldrh	r3, [r3, #0]
 8010824:	4618      	mov	r0, r3
 8010826:	f002 f8fd 	bl	8012a24 <ff_wtoupper>
 801082a:	4603      	mov	r3, r0
 801082c:	429c      	cmp	r4, r3
 801082e:	d001      	beq.n	8010834 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8010830:	2300      	movs	r3, #0
 8010832:	e022      	b.n	801087a <cmp_lfn+0xd2>
			}
			wc = uc;
 8010834:	89bb      	ldrh	r3, [r7, #12]
 8010836:	81fb      	strh	r3, [r7, #14]
 8010838:	e006      	b.n	8010848 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 801083a:	89bb      	ldrh	r3, [r7, #12]
 801083c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8010840:	4293      	cmp	r3, r2
 8010842:	d001      	beq.n	8010848 <cmp_lfn+0xa0>
 8010844:	2300      	movs	r3, #0
 8010846:	e018      	b.n	801087a <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8010848:	693b      	ldr	r3, [r7, #16]
 801084a:	3301      	adds	r3, #1
 801084c:	613b      	str	r3, [r7, #16]
 801084e:	693b      	ldr	r3, [r7, #16]
 8010850:	2b0c      	cmp	r3, #12
 8010852:	d9c8      	bls.n	80107e6 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8010854:	683b      	ldr	r3, [r7, #0]
 8010856:	781b      	ldrb	r3, [r3, #0]
 8010858:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801085c:	2b00      	cmp	r3, #0
 801085e:	d00b      	beq.n	8010878 <cmp_lfn+0xd0>
 8010860:	89fb      	ldrh	r3, [r7, #14]
 8010862:	2b00      	cmp	r3, #0
 8010864:	d008      	beq.n	8010878 <cmp_lfn+0xd0>
 8010866:	697b      	ldr	r3, [r7, #20]
 8010868:	005b      	lsls	r3, r3, #1
 801086a:	687a      	ldr	r2, [r7, #4]
 801086c:	4413      	add	r3, r2
 801086e:	881b      	ldrh	r3, [r3, #0]
 8010870:	2b00      	cmp	r3, #0
 8010872:	d001      	beq.n	8010878 <cmp_lfn+0xd0>
 8010874:	2300      	movs	r3, #0
 8010876:	e000      	b.n	801087a <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8010878:	2301      	movs	r3, #1
}
 801087a:	4618      	mov	r0, r3
 801087c:	371c      	adds	r7, #28
 801087e:	46bd      	mov	sp, r7
 8010880:	bd90      	pop	{r4, r7, pc}
 8010882:	bf00      	nop
 8010884:	0801ead8 	.word	0x0801ead8

08010888 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8010888:	b580      	push	{r7, lr}
 801088a:	b088      	sub	sp, #32
 801088c:	af00      	add	r7, sp, #0
 801088e:	60f8      	str	r0, [r7, #12]
 8010890:	60b9      	str	r1, [r7, #8]
 8010892:	4611      	mov	r1, r2
 8010894:	461a      	mov	r2, r3
 8010896:	460b      	mov	r3, r1
 8010898:	71fb      	strb	r3, [r7, #7]
 801089a:	4613      	mov	r3, r2
 801089c:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 801089e:	68bb      	ldr	r3, [r7, #8]
 80108a0:	330d      	adds	r3, #13
 80108a2:	79ba      	ldrb	r2, [r7, #6]
 80108a4:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 80108a6:	68bb      	ldr	r3, [r7, #8]
 80108a8:	330b      	adds	r3, #11
 80108aa:	220f      	movs	r2, #15
 80108ac:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 80108ae:	68bb      	ldr	r3, [r7, #8]
 80108b0:	330c      	adds	r3, #12
 80108b2:	2200      	movs	r2, #0
 80108b4:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 80108b6:	68bb      	ldr	r3, [r7, #8]
 80108b8:	331a      	adds	r3, #26
 80108ba:	2100      	movs	r1, #0
 80108bc:	4618      	mov	r0, r3
 80108be:	f7fe ff04 	bl	800f6ca <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 80108c2:	79fb      	ldrb	r3, [r7, #7]
 80108c4:	1e5a      	subs	r2, r3, #1
 80108c6:	4613      	mov	r3, r2
 80108c8:	005b      	lsls	r3, r3, #1
 80108ca:	4413      	add	r3, r2
 80108cc:	009b      	lsls	r3, r3, #2
 80108ce:	4413      	add	r3, r2
 80108d0:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 80108d2:	2300      	movs	r3, #0
 80108d4:	82fb      	strh	r3, [r7, #22]
 80108d6:	2300      	movs	r3, #0
 80108d8:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 80108da:	8afb      	ldrh	r3, [r7, #22]
 80108dc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80108e0:	4293      	cmp	r3, r2
 80108e2:	d007      	beq.n	80108f4 <put_lfn+0x6c>
 80108e4:	69fb      	ldr	r3, [r7, #28]
 80108e6:	1c5a      	adds	r2, r3, #1
 80108e8:	61fa      	str	r2, [r7, #28]
 80108ea:	005b      	lsls	r3, r3, #1
 80108ec:	68fa      	ldr	r2, [r7, #12]
 80108ee:	4413      	add	r3, r2
 80108f0:	881b      	ldrh	r3, [r3, #0]
 80108f2:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 80108f4:	4a17      	ldr	r2, [pc, #92]	; (8010954 <put_lfn+0xcc>)
 80108f6:	69bb      	ldr	r3, [r7, #24]
 80108f8:	4413      	add	r3, r2
 80108fa:	781b      	ldrb	r3, [r3, #0]
 80108fc:	461a      	mov	r2, r3
 80108fe:	68bb      	ldr	r3, [r7, #8]
 8010900:	4413      	add	r3, r2
 8010902:	8afa      	ldrh	r2, [r7, #22]
 8010904:	4611      	mov	r1, r2
 8010906:	4618      	mov	r0, r3
 8010908:	f7fe fedf 	bl	800f6ca <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 801090c:	8afb      	ldrh	r3, [r7, #22]
 801090e:	2b00      	cmp	r3, #0
 8010910:	d102      	bne.n	8010918 <put_lfn+0x90>
 8010912:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8010916:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8010918:	69bb      	ldr	r3, [r7, #24]
 801091a:	3301      	adds	r3, #1
 801091c:	61bb      	str	r3, [r7, #24]
 801091e:	69bb      	ldr	r3, [r7, #24]
 8010920:	2b0c      	cmp	r3, #12
 8010922:	d9da      	bls.n	80108da <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8010924:	8afb      	ldrh	r3, [r7, #22]
 8010926:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801092a:	4293      	cmp	r3, r2
 801092c:	d006      	beq.n	801093c <put_lfn+0xb4>
 801092e:	69fb      	ldr	r3, [r7, #28]
 8010930:	005b      	lsls	r3, r3, #1
 8010932:	68fa      	ldr	r2, [r7, #12]
 8010934:	4413      	add	r3, r2
 8010936:	881b      	ldrh	r3, [r3, #0]
 8010938:	2b00      	cmp	r3, #0
 801093a:	d103      	bne.n	8010944 <put_lfn+0xbc>
 801093c:	79fb      	ldrb	r3, [r7, #7]
 801093e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010942:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8010944:	68bb      	ldr	r3, [r7, #8]
 8010946:	79fa      	ldrb	r2, [r7, #7]
 8010948:	701a      	strb	r2, [r3, #0]
}
 801094a:	bf00      	nop
 801094c:	3720      	adds	r7, #32
 801094e:	46bd      	mov	sp, r7
 8010950:	bd80      	pop	{r7, pc}
 8010952:	bf00      	nop
 8010954:	0801ead8 	.word	0x0801ead8

08010958 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8010958:	b580      	push	{r7, lr}
 801095a:	b08c      	sub	sp, #48	; 0x30
 801095c:	af00      	add	r7, sp, #0
 801095e:	60f8      	str	r0, [r7, #12]
 8010960:	60b9      	str	r1, [r7, #8]
 8010962:	607a      	str	r2, [r7, #4]
 8010964:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8010966:	220b      	movs	r2, #11
 8010968:	68b9      	ldr	r1, [r7, #8]
 801096a:	68f8      	ldr	r0, [r7, #12]
 801096c:	f7fe fef4 	bl	800f758 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8010970:	683b      	ldr	r3, [r7, #0]
 8010972:	2b05      	cmp	r3, #5
 8010974:	d92b      	bls.n	80109ce <gen_numname+0x76>
		sr = seq;
 8010976:	683b      	ldr	r3, [r7, #0]
 8010978:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 801097a:	e022      	b.n	80109c2 <gen_numname+0x6a>
			wc = *lfn++;
 801097c:	687b      	ldr	r3, [r7, #4]
 801097e:	1c9a      	adds	r2, r3, #2
 8010980:	607a      	str	r2, [r7, #4]
 8010982:	881b      	ldrh	r3, [r3, #0]
 8010984:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 8010986:	2300      	movs	r3, #0
 8010988:	62bb      	str	r3, [r7, #40]	; 0x28
 801098a:	e017      	b.n	80109bc <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 801098c:	69fb      	ldr	r3, [r7, #28]
 801098e:	005a      	lsls	r2, r3, #1
 8010990:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010992:	f003 0301 	and.w	r3, r3, #1
 8010996:	4413      	add	r3, r2
 8010998:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 801099a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801099c:	085b      	lsrs	r3, r3, #1
 801099e:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 80109a0:	69fb      	ldr	r3, [r7, #28]
 80109a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80109a6:	2b00      	cmp	r3, #0
 80109a8:	d005      	beq.n	80109b6 <gen_numname+0x5e>
 80109aa:	69fb      	ldr	r3, [r7, #28]
 80109ac:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 80109b0:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 80109b4:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 80109b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80109b8:	3301      	adds	r3, #1
 80109ba:	62bb      	str	r3, [r7, #40]	; 0x28
 80109bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80109be:	2b0f      	cmp	r3, #15
 80109c0:	d9e4      	bls.n	801098c <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 80109c2:	687b      	ldr	r3, [r7, #4]
 80109c4:	881b      	ldrh	r3, [r3, #0]
 80109c6:	2b00      	cmp	r3, #0
 80109c8:	d1d8      	bne.n	801097c <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 80109ca:	69fb      	ldr	r3, [r7, #28]
 80109cc:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 80109ce:	2307      	movs	r3, #7
 80109d0:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 80109d2:	683b      	ldr	r3, [r7, #0]
 80109d4:	b2db      	uxtb	r3, r3
 80109d6:	f003 030f 	and.w	r3, r3, #15
 80109da:	b2db      	uxtb	r3, r3
 80109dc:	3330      	adds	r3, #48	; 0x30
 80109de:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 80109e2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80109e6:	2b39      	cmp	r3, #57	; 0x39
 80109e8:	d904      	bls.n	80109f4 <gen_numname+0x9c>
 80109ea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80109ee:	3307      	adds	r3, #7
 80109f0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 80109f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80109f6:	1e5a      	subs	r2, r3, #1
 80109f8:	62ba      	str	r2, [r7, #40]	; 0x28
 80109fa:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80109fe:	4413      	add	r3, r2
 8010a00:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8010a04:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8010a08:	683b      	ldr	r3, [r7, #0]
 8010a0a:	091b      	lsrs	r3, r3, #4
 8010a0c:	603b      	str	r3, [r7, #0]
	} while (seq);
 8010a0e:	683b      	ldr	r3, [r7, #0]
 8010a10:	2b00      	cmp	r3, #0
 8010a12:	d1de      	bne.n	80109d2 <gen_numname+0x7a>
	ns[i] = '~';
 8010a14:	f107 0214 	add.w	r2, r7, #20
 8010a18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010a1a:	4413      	add	r3, r2
 8010a1c:	227e      	movs	r2, #126	; 0x7e
 8010a1e:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8010a20:	2300      	movs	r3, #0
 8010a22:	627b      	str	r3, [r7, #36]	; 0x24
 8010a24:	e002      	b.n	8010a2c <gen_numname+0xd4>
 8010a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010a28:	3301      	adds	r3, #1
 8010a2a:	627b      	str	r3, [r7, #36]	; 0x24
 8010a2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010a2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010a30:	429a      	cmp	r2, r3
 8010a32:	d205      	bcs.n	8010a40 <gen_numname+0xe8>
 8010a34:	68fa      	ldr	r2, [r7, #12]
 8010a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010a38:	4413      	add	r3, r2
 8010a3a:	781b      	ldrb	r3, [r3, #0]
 8010a3c:	2b20      	cmp	r3, #32
 8010a3e:	d1f2      	bne.n	8010a26 <gen_numname+0xce>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8010a40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010a42:	2b07      	cmp	r3, #7
 8010a44:	d808      	bhi.n	8010a58 <gen_numname+0x100>
 8010a46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010a48:	1c5a      	adds	r2, r3, #1
 8010a4a:	62ba      	str	r2, [r7, #40]	; 0x28
 8010a4c:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8010a50:	4413      	add	r3, r2
 8010a52:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8010a56:	e000      	b.n	8010a5a <gen_numname+0x102>
 8010a58:	2120      	movs	r1, #32
 8010a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010a5c:	1c5a      	adds	r2, r3, #1
 8010a5e:	627a      	str	r2, [r7, #36]	; 0x24
 8010a60:	68fa      	ldr	r2, [r7, #12]
 8010a62:	4413      	add	r3, r2
 8010a64:	460a      	mov	r2, r1
 8010a66:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8010a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010a6a:	2b07      	cmp	r3, #7
 8010a6c:	d9e8      	bls.n	8010a40 <gen_numname+0xe8>
}
 8010a6e:	bf00      	nop
 8010a70:	bf00      	nop
 8010a72:	3730      	adds	r7, #48	; 0x30
 8010a74:	46bd      	mov	sp, r7
 8010a76:	bd80      	pop	{r7, pc}

08010a78 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8010a78:	b480      	push	{r7}
 8010a7a:	b085      	sub	sp, #20
 8010a7c:	af00      	add	r7, sp, #0
 8010a7e:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8010a80:	2300      	movs	r3, #0
 8010a82:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8010a84:	230b      	movs	r3, #11
 8010a86:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8010a88:	7bfb      	ldrb	r3, [r7, #15]
 8010a8a:	b2da      	uxtb	r2, r3
 8010a8c:	0852      	lsrs	r2, r2, #1
 8010a8e:	01db      	lsls	r3, r3, #7
 8010a90:	4313      	orrs	r3, r2
 8010a92:	b2da      	uxtb	r2, r3
 8010a94:	687b      	ldr	r3, [r7, #4]
 8010a96:	1c59      	adds	r1, r3, #1
 8010a98:	6079      	str	r1, [r7, #4]
 8010a9a:	781b      	ldrb	r3, [r3, #0]
 8010a9c:	4413      	add	r3, r2
 8010a9e:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8010aa0:	68bb      	ldr	r3, [r7, #8]
 8010aa2:	3b01      	subs	r3, #1
 8010aa4:	60bb      	str	r3, [r7, #8]
 8010aa6:	68bb      	ldr	r3, [r7, #8]
 8010aa8:	2b00      	cmp	r3, #0
 8010aaa:	d1ed      	bne.n	8010a88 <sum_sfn+0x10>
	return sum;
 8010aac:	7bfb      	ldrb	r3, [r7, #15]
}
 8010aae:	4618      	mov	r0, r3
 8010ab0:	3714      	adds	r7, #20
 8010ab2:	46bd      	mov	sp, r7
 8010ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ab8:	4770      	bx	lr

08010aba <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8010aba:	b580      	push	{r7, lr}
 8010abc:	b086      	sub	sp, #24
 8010abe:	af00      	add	r7, sp, #0
 8010ac0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8010ac2:	687b      	ldr	r3, [r7, #4]
 8010ac4:	681b      	ldr	r3, [r3, #0]
 8010ac6:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8010ac8:	2100      	movs	r1, #0
 8010aca:	6878      	ldr	r0, [r7, #4]
 8010acc:	f7ff fc86 	bl	80103dc <dir_sdi>
 8010ad0:	4603      	mov	r3, r0
 8010ad2:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8010ad4:	7dfb      	ldrb	r3, [r7, #23]
 8010ad6:	2b00      	cmp	r3, #0
 8010ad8:	d001      	beq.n	8010ade <dir_find+0x24>
 8010ada:	7dfb      	ldrb	r3, [r7, #23]
 8010adc:	e0a9      	b.n	8010c32 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8010ade:	23ff      	movs	r3, #255	; 0xff
 8010ae0:	753b      	strb	r3, [r7, #20]
 8010ae2:	7d3b      	ldrb	r3, [r7, #20]
 8010ae4:	757b      	strb	r3, [r7, #21]
 8010ae6:	687b      	ldr	r3, [r7, #4]
 8010ae8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8010aec:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8010aee:	687b      	ldr	r3, [r7, #4]
 8010af0:	69db      	ldr	r3, [r3, #28]
 8010af2:	4619      	mov	r1, r3
 8010af4:	6938      	ldr	r0, [r7, #16]
 8010af6:	f7ff f88f 	bl	800fc18 <move_window>
 8010afa:	4603      	mov	r3, r0
 8010afc:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8010afe:	7dfb      	ldrb	r3, [r7, #23]
 8010b00:	2b00      	cmp	r3, #0
 8010b02:	f040 8090 	bne.w	8010c26 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8010b06:	687b      	ldr	r3, [r7, #4]
 8010b08:	6a1b      	ldr	r3, [r3, #32]
 8010b0a:	781b      	ldrb	r3, [r3, #0]
 8010b0c:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8010b0e:	7dbb      	ldrb	r3, [r7, #22]
 8010b10:	2b00      	cmp	r3, #0
 8010b12:	d102      	bne.n	8010b1a <dir_find+0x60>
 8010b14:	2304      	movs	r3, #4
 8010b16:	75fb      	strb	r3, [r7, #23]
 8010b18:	e08a      	b.n	8010c30 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8010b1a:	687b      	ldr	r3, [r7, #4]
 8010b1c:	6a1b      	ldr	r3, [r3, #32]
 8010b1e:	330b      	adds	r3, #11
 8010b20:	781b      	ldrb	r3, [r3, #0]
 8010b22:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8010b26:	73fb      	strb	r3, [r7, #15]
 8010b28:	687b      	ldr	r3, [r7, #4]
 8010b2a:	7bfa      	ldrb	r2, [r7, #15]
 8010b2c:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8010b2e:	7dbb      	ldrb	r3, [r7, #22]
 8010b30:	2be5      	cmp	r3, #229	; 0xe5
 8010b32:	d007      	beq.n	8010b44 <dir_find+0x8a>
 8010b34:	7bfb      	ldrb	r3, [r7, #15]
 8010b36:	f003 0308 	and.w	r3, r3, #8
 8010b3a:	2b00      	cmp	r3, #0
 8010b3c:	d009      	beq.n	8010b52 <dir_find+0x98>
 8010b3e:	7bfb      	ldrb	r3, [r7, #15]
 8010b40:	2b0f      	cmp	r3, #15
 8010b42:	d006      	beq.n	8010b52 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8010b44:	23ff      	movs	r3, #255	; 0xff
 8010b46:	757b      	strb	r3, [r7, #21]
 8010b48:	687b      	ldr	r3, [r7, #4]
 8010b4a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8010b4e:	631a      	str	r2, [r3, #48]	; 0x30
 8010b50:	e05e      	b.n	8010c10 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8010b52:	7bfb      	ldrb	r3, [r7, #15]
 8010b54:	2b0f      	cmp	r3, #15
 8010b56:	d136      	bne.n	8010bc6 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8010b58:	687b      	ldr	r3, [r7, #4]
 8010b5a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010b5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010b62:	2b00      	cmp	r3, #0
 8010b64:	d154      	bne.n	8010c10 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8010b66:	7dbb      	ldrb	r3, [r7, #22]
 8010b68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010b6c:	2b00      	cmp	r3, #0
 8010b6e:	d00d      	beq.n	8010b8c <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8010b70:	687b      	ldr	r3, [r7, #4]
 8010b72:	6a1b      	ldr	r3, [r3, #32]
 8010b74:	7b5b      	ldrb	r3, [r3, #13]
 8010b76:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8010b78:	7dbb      	ldrb	r3, [r7, #22]
 8010b7a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010b7e:	75bb      	strb	r3, [r7, #22]
 8010b80:	7dbb      	ldrb	r3, [r7, #22]
 8010b82:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8010b84:	687b      	ldr	r3, [r7, #4]
 8010b86:	695a      	ldr	r2, [r3, #20]
 8010b88:	687b      	ldr	r3, [r7, #4]
 8010b8a:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8010b8c:	7dba      	ldrb	r2, [r7, #22]
 8010b8e:	7d7b      	ldrb	r3, [r7, #21]
 8010b90:	429a      	cmp	r2, r3
 8010b92:	d115      	bne.n	8010bc0 <dir_find+0x106>
 8010b94:	687b      	ldr	r3, [r7, #4]
 8010b96:	6a1b      	ldr	r3, [r3, #32]
 8010b98:	330d      	adds	r3, #13
 8010b9a:	781b      	ldrb	r3, [r3, #0]
 8010b9c:	7d3a      	ldrb	r2, [r7, #20]
 8010b9e:	429a      	cmp	r2, r3
 8010ba0:	d10e      	bne.n	8010bc0 <dir_find+0x106>
 8010ba2:	693b      	ldr	r3, [r7, #16]
 8010ba4:	691a      	ldr	r2, [r3, #16]
 8010ba6:	687b      	ldr	r3, [r7, #4]
 8010ba8:	6a1b      	ldr	r3, [r3, #32]
 8010baa:	4619      	mov	r1, r3
 8010bac:	4610      	mov	r0, r2
 8010bae:	f7ff fdfb 	bl	80107a8 <cmp_lfn>
 8010bb2:	4603      	mov	r3, r0
 8010bb4:	2b00      	cmp	r3, #0
 8010bb6:	d003      	beq.n	8010bc0 <dir_find+0x106>
 8010bb8:	7d7b      	ldrb	r3, [r7, #21]
 8010bba:	3b01      	subs	r3, #1
 8010bbc:	b2db      	uxtb	r3, r3
 8010bbe:	e000      	b.n	8010bc2 <dir_find+0x108>
 8010bc0:	23ff      	movs	r3, #255	; 0xff
 8010bc2:	757b      	strb	r3, [r7, #21]
 8010bc4:	e024      	b.n	8010c10 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8010bc6:	7d7b      	ldrb	r3, [r7, #21]
 8010bc8:	2b00      	cmp	r3, #0
 8010bca:	d109      	bne.n	8010be0 <dir_find+0x126>
 8010bcc:	687b      	ldr	r3, [r7, #4]
 8010bce:	6a1b      	ldr	r3, [r3, #32]
 8010bd0:	4618      	mov	r0, r3
 8010bd2:	f7ff ff51 	bl	8010a78 <sum_sfn>
 8010bd6:	4603      	mov	r3, r0
 8010bd8:	461a      	mov	r2, r3
 8010bda:	7d3b      	ldrb	r3, [r7, #20]
 8010bdc:	4293      	cmp	r3, r2
 8010bde:	d024      	beq.n	8010c2a <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8010be0:	687b      	ldr	r3, [r7, #4]
 8010be2:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010be6:	f003 0301 	and.w	r3, r3, #1
 8010bea:	2b00      	cmp	r3, #0
 8010bec:	d10a      	bne.n	8010c04 <dir_find+0x14a>
 8010bee:	687b      	ldr	r3, [r7, #4]
 8010bf0:	6a18      	ldr	r0, [r3, #32]
 8010bf2:	687b      	ldr	r3, [r7, #4]
 8010bf4:	3324      	adds	r3, #36	; 0x24
 8010bf6:	220b      	movs	r2, #11
 8010bf8:	4619      	mov	r1, r3
 8010bfa:	f7fe fde9 	bl	800f7d0 <mem_cmp>
 8010bfe:	4603      	mov	r3, r0
 8010c00:	2b00      	cmp	r3, #0
 8010c02:	d014      	beq.n	8010c2e <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8010c04:	23ff      	movs	r3, #255	; 0xff
 8010c06:	757b      	strb	r3, [r7, #21]
 8010c08:	687b      	ldr	r3, [r7, #4]
 8010c0a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8010c0e:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8010c10:	2100      	movs	r1, #0
 8010c12:	6878      	ldr	r0, [r7, #4]
 8010c14:	f7ff fc6b 	bl	80104ee <dir_next>
 8010c18:	4603      	mov	r3, r0
 8010c1a:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8010c1c:	7dfb      	ldrb	r3, [r7, #23]
 8010c1e:	2b00      	cmp	r3, #0
 8010c20:	f43f af65 	beq.w	8010aee <dir_find+0x34>
 8010c24:	e004      	b.n	8010c30 <dir_find+0x176>
		if (res != FR_OK) break;
 8010c26:	bf00      	nop
 8010c28:	e002      	b.n	8010c30 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8010c2a:	bf00      	nop
 8010c2c:	e000      	b.n	8010c30 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8010c2e:	bf00      	nop

	return res;
 8010c30:	7dfb      	ldrb	r3, [r7, #23]
}
 8010c32:	4618      	mov	r0, r3
 8010c34:	3718      	adds	r7, #24
 8010c36:	46bd      	mov	sp, r7
 8010c38:	bd80      	pop	{r7, pc}
	...

08010c3c <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8010c3c:	b580      	push	{r7, lr}
 8010c3e:	b08c      	sub	sp, #48	; 0x30
 8010c40:	af00      	add	r7, sp, #0
 8010c42:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8010c44:	687b      	ldr	r3, [r7, #4]
 8010c46:	681b      	ldr	r3, [r3, #0]
 8010c48:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8010c4a:	687b      	ldr	r3, [r7, #4]
 8010c4c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010c50:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8010c54:	2b00      	cmp	r3, #0
 8010c56:	d001      	beq.n	8010c5c <dir_register+0x20>
 8010c58:	2306      	movs	r3, #6
 8010c5a:	e0e0      	b.n	8010e1e <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8010c5c:	2300      	movs	r3, #0
 8010c5e:	627b      	str	r3, [r7, #36]	; 0x24
 8010c60:	e002      	b.n	8010c68 <dir_register+0x2c>
 8010c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c64:	3301      	adds	r3, #1
 8010c66:	627b      	str	r3, [r7, #36]	; 0x24
 8010c68:	69fb      	ldr	r3, [r7, #28]
 8010c6a:	691a      	ldr	r2, [r3, #16]
 8010c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c6e:	005b      	lsls	r3, r3, #1
 8010c70:	4413      	add	r3, r2
 8010c72:	881b      	ldrh	r3, [r3, #0]
 8010c74:	2b00      	cmp	r3, #0
 8010c76:	d1f4      	bne.n	8010c62 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8010c78:	687b      	ldr	r3, [r7, #4]
 8010c7a:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8010c7e:	f107 030c 	add.w	r3, r7, #12
 8010c82:	220c      	movs	r2, #12
 8010c84:	4618      	mov	r0, r3
 8010c86:	f7fe fd67 	bl	800f758 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8010c8a:	7dfb      	ldrb	r3, [r7, #23]
 8010c8c:	f003 0301 	and.w	r3, r3, #1
 8010c90:	2b00      	cmp	r3, #0
 8010c92:	d032      	beq.n	8010cfa <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8010c94:	687b      	ldr	r3, [r7, #4]
 8010c96:	2240      	movs	r2, #64	; 0x40
 8010c98:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 8010c9c:	2301      	movs	r3, #1
 8010c9e:	62bb      	str	r3, [r7, #40]	; 0x28
 8010ca0:	e016      	b.n	8010cd0 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8010ca2:	687b      	ldr	r3, [r7, #4]
 8010ca4:	f103 0024 	add.w	r0, r3, #36	; 0x24
 8010ca8:	69fb      	ldr	r3, [r7, #28]
 8010caa:	691a      	ldr	r2, [r3, #16]
 8010cac:	f107 010c 	add.w	r1, r7, #12
 8010cb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010cb2:	f7ff fe51 	bl	8010958 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8010cb6:	6878      	ldr	r0, [r7, #4]
 8010cb8:	f7ff feff 	bl	8010aba <dir_find>
 8010cbc:	4603      	mov	r3, r0
 8010cbe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 8010cc2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010cc6:	2b00      	cmp	r3, #0
 8010cc8:	d106      	bne.n	8010cd8 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8010cca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ccc:	3301      	adds	r3, #1
 8010cce:	62bb      	str	r3, [r7, #40]	; 0x28
 8010cd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010cd2:	2b63      	cmp	r3, #99	; 0x63
 8010cd4:	d9e5      	bls.n	8010ca2 <dir_register+0x66>
 8010cd6:	e000      	b.n	8010cda <dir_register+0x9e>
			if (res != FR_OK) break;
 8010cd8:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8010cda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010cdc:	2b64      	cmp	r3, #100	; 0x64
 8010cde:	d101      	bne.n	8010ce4 <dir_register+0xa8>
 8010ce0:	2307      	movs	r3, #7
 8010ce2:	e09c      	b.n	8010e1e <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8010ce4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010ce8:	2b04      	cmp	r3, #4
 8010cea:	d002      	beq.n	8010cf2 <dir_register+0xb6>
 8010cec:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010cf0:	e095      	b.n	8010e1e <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8010cf2:	7dfa      	ldrb	r2, [r7, #23]
 8010cf4:	687b      	ldr	r3, [r7, #4]
 8010cf6:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8010cfa:	7dfb      	ldrb	r3, [r7, #23]
 8010cfc:	f003 0302 	and.w	r3, r3, #2
 8010d00:	2b00      	cmp	r3, #0
 8010d02:	d007      	beq.n	8010d14 <dir_register+0xd8>
 8010d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d06:	330c      	adds	r3, #12
 8010d08:	4a47      	ldr	r2, [pc, #284]	; (8010e28 <dir_register+0x1ec>)
 8010d0a:	fba2 2303 	umull	r2, r3, r2, r3
 8010d0e:	089b      	lsrs	r3, r3, #2
 8010d10:	3301      	adds	r3, #1
 8010d12:	e000      	b.n	8010d16 <dir_register+0xda>
 8010d14:	2301      	movs	r3, #1
 8010d16:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8010d18:	6a39      	ldr	r1, [r7, #32]
 8010d1a:	6878      	ldr	r0, [r7, #4]
 8010d1c:	f7ff fcbd 	bl	801069a <dir_alloc>
 8010d20:	4603      	mov	r3, r0
 8010d22:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8010d26:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010d2a:	2b00      	cmp	r3, #0
 8010d2c:	d148      	bne.n	8010dc0 <dir_register+0x184>
 8010d2e:	6a3b      	ldr	r3, [r7, #32]
 8010d30:	3b01      	subs	r3, #1
 8010d32:	623b      	str	r3, [r7, #32]
 8010d34:	6a3b      	ldr	r3, [r7, #32]
 8010d36:	2b00      	cmp	r3, #0
 8010d38:	d042      	beq.n	8010dc0 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8010d3a:	687b      	ldr	r3, [r7, #4]
 8010d3c:	695a      	ldr	r2, [r3, #20]
 8010d3e:	6a3b      	ldr	r3, [r7, #32]
 8010d40:	015b      	lsls	r3, r3, #5
 8010d42:	1ad3      	subs	r3, r2, r3
 8010d44:	4619      	mov	r1, r3
 8010d46:	6878      	ldr	r0, [r7, #4]
 8010d48:	f7ff fb48 	bl	80103dc <dir_sdi>
 8010d4c:	4603      	mov	r3, r0
 8010d4e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8010d52:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010d56:	2b00      	cmp	r3, #0
 8010d58:	d132      	bne.n	8010dc0 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8010d5a:	687b      	ldr	r3, [r7, #4]
 8010d5c:	3324      	adds	r3, #36	; 0x24
 8010d5e:	4618      	mov	r0, r3
 8010d60:	f7ff fe8a 	bl	8010a78 <sum_sfn>
 8010d64:	4603      	mov	r3, r0
 8010d66:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8010d68:	687b      	ldr	r3, [r7, #4]
 8010d6a:	69db      	ldr	r3, [r3, #28]
 8010d6c:	4619      	mov	r1, r3
 8010d6e:	69f8      	ldr	r0, [r7, #28]
 8010d70:	f7fe ff52 	bl	800fc18 <move_window>
 8010d74:	4603      	mov	r3, r0
 8010d76:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 8010d7a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010d7e:	2b00      	cmp	r3, #0
 8010d80:	d11d      	bne.n	8010dbe <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8010d82:	69fb      	ldr	r3, [r7, #28]
 8010d84:	6918      	ldr	r0, [r3, #16]
 8010d86:	687b      	ldr	r3, [r7, #4]
 8010d88:	6a19      	ldr	r1, [r3, #32]
 8010d8a:	6a3b      	ldr	r3, [r7, #32]
 8010d8c:	b2da      	uxtb	r2, r3
 8010d8e:	7efb      	ldrb	r3, [r7, #27]
 8010d90:	f7ff fd7a 	bl	8010888 <put_lfn>
				fs->wflag = 1;
 8010d94:	69fb      	ldr	r3, [r7, #28]
 8010d96:	2201      	movs	r2, #1
 8010d98:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8010d9a:	2100      	movs	r1, #0
 8010d9c:	6878      	ldr	r0, [r7, #4]
 8010d9e:	f7ff fba6 	bl	80104ee <dir_next>
 8010da2:	4603      	mov	r3, r0
 8010da4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 8010da8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010dac:	2b00      	cmp	r3, #0
 8010dae:	d107      	bne.n	8010dc0 <dir_register+0x184>
 8010db0:	6a3b      	ldr	r3, [r7, #32]
 8010db2:	3b01      	subs	r3, #1
 8010db4:	623b      	str	r3, [r7, #32]
 8010db6:	6a3b      	ldr	r3, [r7, #32]
 8010db8:	2b00      	cmp	r3, #0
 8010dba:	d1d5      	bne.n	8010d68 <dir_register+0x12c>
 8010dbc:	e000      	b.n	8010dc0 <dir_register+0x184>
				if (res != FR_OK) break;
 8010dbe:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8010dc0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010dc4:	2b00      	cmp	r3, #0
 8010dc6:	d128      	bne.n	8010e1a <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8010dc8:	687b      	ldr	r3, [r7, #4]
 8010dca:	69db      	ldr	r3, [r3, #28]
 8010dcc:	4619      	mov	r1, r3
 8010dce:	69f8      	ldr	r0, [r7, #28]
 8010dd0:	f7fe ff22 	bl	800fc18 <move_window>
 8010dd4:	4603      	mov	r3, r0
 8010dd6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8010dda:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010dde:	2b00      	cmp	r3, #0
 8010de0:	d11b      	bne.n	8010e1a <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8010de2:	687b      	ldr	r3, [r7, #4]
 8010de4:	6a1b      	ldr	r3, [r3, #32]
 8010de6:	2220      	movs	r2, #32
 8010de8:	2100      	movs	r1, #0
 8010dea:	4618      	mov	r0, r3
 8010dec:	f7fe fcd5 	bl	800f79a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8010df0:	687b      	ldr	r3, [r7, #4]
 8010df2:	6a18      	ldr	r0, [r3, #32]
 8010df4:	687b      	ldr	r3, [r7, #4]
 8010df6:	3324      	adds	r3, #36	; 0x24
 8010df8:	220b      	movs	r2, #11
 8010dfa:	4619      	mov	r1, r3
 8010dfc:	f7fe fcac 	bl	800f758 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8010e00:	687b      	ldr	r3, [r7, #4]
 8010e02:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 8010e06:	687b      	ldr	r3, [r7, #4]
 8010e08:	6a1b      	ldr	r3, [r3, #32]
 8010e0a:	330c      	adds	r3, #12
 8010e0c:	f002 0218 	and.w	r2, r2, #24
 8010e10:	b2d2      	uxtb	r2, r2
 8010e12:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8010e14:	69fb      	ldr	r3, [r7, #28]
 8010e16:	2201      	movs	r2, #1
 8010e18:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8010e1a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8010e1e:	4618      	mov	r0, r3
 8010e20:	3730      	adds	r7, #48	; 0x30
 8010e22:	46bd      	mov	sp, r7
 8010e24:	bd80      	pop	{r7, pc}
 8010e26:	bf00      	nop
 8010e28:	4ec4ec4f 	.word	0x4ec4ec4f

08010e2c <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 8010e2c:	b580      	push	{r7, lr}
 8010e2e:	b088      	sub	sp, #32
 8010e30:	af00      	add	r7, sp, #0
 8010e32:	6078      	str	r0, [r7, #4]
 8010e34:	6039      	str	r1, [r7, #0]
	UINT i, j;
	TCHAR c;
	DWORD tm;
#if _USE_LFN != 0
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
 8010e36:	687b      	ldr	r3, [r7, #4]
 8010e38:	681b      	ldr	r3, [r3, #0]
 8010e3a:	613b      	str	r3, [r7, #16]
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 8010e3c:	683b      	ldr	r3, [r7, #0]
 8010e3e:	2200      	movs	r2, #0
 8010e40:	759a      	strb	r2, [r3, #22]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8010e42:	687b      	ldr	r3, [r7, #4]
 8010e44:	69db      	ldr	r3, [r3, #28]
 8010e46:	2b00      	cmp	r3, #0
 8010e48:	f000 80c9 	beq.w	8010fde <get_fileinfo+0x1b2>
		get_xdir_info(fs->dirbuf, fno);
		return;
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 8010e4c:	687b      	ldr	r3, [r7, #4]
 8010e4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010e50:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010e54:	d032      	beq.n	8010ebc <get_fileinfo+0x90>
			i = j = 0;
 8010e56:	2300      	movs	r3, #0
 8010e58:	61bb      	str	r3, [r7, #24]
 8010e5a:	69bb      	ldr	r3, [r7, #24]
 8010e5c:	61fb      	str	r3, [r7, #28]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 8010e5e:	e01b      	b.n	8010e98 <get_fileinfo+0x6c>
#if !_LFN_UNICODE
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 8010e60:	89fb      	ldrh	r3, [r7, #14]
 8010e62:	2100      	movs	r1, #0
 8010e64:	4618      	mov	r0, r3
 8010e66:	f001 fda1 	bl	80129ac <ff_convert>
 8010e6a:	4603      	mov	r3, r0
 8010e6c:	81fb      	strh	r3, [r7, #14]
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 8010e6e:	89fb      	ldrh	r3, [r7, #14]
 8010e70:	2b00      	cmp	r3, #0
 8010e72:	d102      	bne.n	8010e7a <get_fileinfo+0x4e>
 8010e74:	2300      	movs	r3, #0
 8010e76:	61fb      	str	r3, [r7, #28]
 8010e78:	e01a      	b.n	8010eb0 <get_fileinfo+0x84>
				if (_DF1S && w >= 0x100) {	/* Put 1st byte if it is a DBC (always false at SBCS cfg) */
					fno->fname[i++] = (char)(w >> 8);
				}
#endif
				if (i >= _MAX_LFN) { i = 0; break; }	/* No LFN if buffer overflow */
 8010e7a:	69fb      	ldr	r3, [r7, #28]
 8010e7c:	2bfe      	cmp	r3, #254	; 0xfe
 8010e7e:	d902      	bls.n	8010e86 <get_fileinfo+0x5a>
 8010e80:	2300      	movs	r3, #0
 8010e82:	61fb      	str	r3, [r7, #28]
 8010e84:	e014      	b.n	8010eb0 <get_fileinfo+0x84>
				fno->fname[i++] = (TCHAR)w;
 8010e86:	69fb      	ldr	r3, [r7, #28]
 8010e88:	1c5a      	adds	r2, r3, #1
 8010e8a:	61fa      	str	r2, [r7, #28]
 8010e8c:	89fa      	ldrh	r2, [r7, #14]
 8010e8e:	b2d1      	uxtb	r1, r2
 8010e90:	683a      	ldr	r2, [r7, #0]
 8010e92:	4413      	add	r3, r2
 8010e94:	460a      	mov	r2, r1
 8010e96:	759a      	strb	r2, [r3, #22]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 8010e98:	693b      	ldr	r3, [r7, #16]
 8010e9a:	691a      	ldr	r2, [r3, #16]
 8010e9c:	69bb      	ldr	r3, [r7, #24]
 8010e9e:	1c59      	adds	r1, r3, #1
 8010ea0:	61b9      	str	r1, [r7, #24]
 8010ea2:	005b      	lsls	r3, r3, #1
 8010ea4:	4413      	add	r3, r2
 8010ea6:	881b      	ldrh	r3, [r3, #0]
 8010ea8:	81fb      	strh	r3, [r7, #14]
 8010eaa:	89fb      	ldrh	r3, [r7, #14]
 8010eac:	2b00      	cmp	r3, #0
 8010eae:	d1d7      	bne.n	8010e60 <get_fileinfo+0x34>
			}
			fno->fname[i] = 0;	/* Terminate the LFN */
 8010eb0:	683a      	ldr	r2, [r7, #0]
 8010eb2:	69fb      	ldr	r3, [r7, #28]
 8010eb4:	4413      	add	r3, r2
 8010eb6:	3316      	adds	r3, #22
 8010eb8:	2200      	movs	r2, #0
 8010eba:	701a      	strb	r2, [r3, #0]
		}
	}

	i = j = 0;
 8010ebc:	2300      	movs	r3, #0
 8010ebe:	61bb      	str	r3, [r7, #24]
 8010ec0:	69bb      	ldr	r3, [r7, #24]
 8010ec2:	61fb      	str	r3, [r7, #28]
	lfv = fno->fname[i];	/* LFN is exist if non-zero */
 8010ec4:	683a      	ldr	r2, [r7, #0]
 8010ec6:	69fb      	ldr	r3, [r7, #28]
 8010ec8:	4413      	add	r3, r2
 8010eca:	3316      	adds	r3, #22
 8010ecc:	781b      	ldrb	r3, [r3, #0]
 8010ece:	81bb      	strh	r3, [r7, #12]
	while (i < 11) {		/* Copy name body and extension */
 8010ed0:	e04c      	b.n	8010f6c <get_fileinfo+0x140>
		c = (TCHAR)dp->dir[i++];
 8010ed2:	687b      	ldr	r3, [r7, #4]
 8010ed4:	6a1a      	ldr	r2, [r3, #32]
 8010ed6:	69fb      	ldr	r3, [r7, #28]
 8010ed8:	1c59      	adds	r1, r3, #1
 8010eda:	61f9      	str	r1, [r7, #28]
 8010edc:	4413      	add	r3, r2
 8010ede:	781b      	ldrb	r3, [r3, #0]
 8010ee0:	75fb      	strb	r3, [r7, #23]
		if (c == ' ') continue;				/* Skip padding spaces */
 8010ee2:	7dfb      	ldrb	r3, [r7, #23]
 8010ee4:	2b20      	cmp	r3, #32
 8010ee6:	d100      	bne.n	8010eea <get_fileinfo+0xbe>
 8010ee8:	e040      	b.n	8010f6c <get_fileinfo+0x140>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 8010eea:	7dfb      	ldrb	r3, [r7, #23]
 8010eec:	2b05      	cmp	r3, #5
 8010eee:	d101      	bne.n	8010ef4 <get_fileinfo+0xc8>
 8010ef0:	23e5      	movs	r3, #229	; 0xe5
 8010ef2:	75fb      	strb	r3, [r7, #23]
		if (i == 9) {						/* Insert a . if extension is exist */
 8010ef4:	69fb      	ldr	r3, [r7, #28]
 8010ef6:	2b09      	cmp	r3, #9
 8010ef8:	d10f      	bne.n	8010f1a <get_fileinfo+0xee>
			if (!lfv) fno->fname[j] = '.';
 8010efa:	89bb      	ldrh	r3, [r7, #12]
 8010efc:	2b00      	cmp	r3, #0
 8010efe:	d105      	bne.n	8010f0c <get_fileinfo+0xe0>
 8010f00:	683a      	ldr	r2, [r7, #0]
 8010f02:	69bb      	ldr	r3, [r7, #24]
 8010f04:	4413      	add	r3, r2
 8010f06:	3316      	adds	r3, #22
 8010f08:	222e      	movs	r2, #46	; 0x2e
 8010f0a:	701a      	strb	r2, [r3, #0]
			fno->altname[j++] = '.';
 8010f0c:	69bb      	ldr	r3, [r7, #24]
 8010f0e:	1c5a      	adds	r2, r3, #1
 8010f10:	61ba      	str	r2, [r7, #24]
 8010f12:	683a      	ldr	r2, [r7, #0]
 8010f14:	4413      	add	r3, r2
 8010f16:	222e      	movs	r2, #46	; 0x2e
 8010f18:	725a      	strb	r2, [r3, #9]
			c = c << 8 | dp->dir[i++];
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
		fno->altname[j] = c;
 8010f1a:	683a      	ldr	r2, [r7, #0]
 8010f1c:	69bb      	ldr	r3, [r7, #24]
 8010f1e:	4413      	add	r3, r2
 8010f20:	3309      	adds	r3, #9
 8010f22:	7dfa      	ldrb	r2, [r7, #23]
 8010f24:	701a      	strb	r2, [r3, #0]
		if (!lfv) {
 8010f26:	89bb      	ldrh	r3, [r7, #12]
 8010f28:	2b00      	cmp	r3, #0
 8010f2a:	d11c      	bne.n	8010f66 <get_fileinfo+0x13a>
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 8010f2c:	7dfb      	ldrb	r3, [r7, #23]
 8010f2e:	2b40      	cmp	r3, #64	; 0x40
 8010f30:	d913      	bls.n	8010f5a <get_fileinfo+0x12e>
 8010f32:	7dfb      	ldrb	r3, [r7, #23]
 8010f34:	2b5a      	cmp	r3, #90	; 0x5a
 8010f36:	d810      	bhi.n	8010f5a <get_fileinfo+0x12e>
 8010f38:	687b      	ldr	r3, [r7, #4]
 8010f3a:	6a1b      	ldr	r3, [r3, #32]
 8010f3c:	330c      	adds	r3, #12
 8010f3e:	781b      	ldrb	r3, [r3, #0]
 8010f40:	461a      	mov	r2, r3
 8010f42:	69fb      	ldr	r3, [r7, #28]
 8010f44:	2b08      	cmp	r3, #8
 8010f46:	d901      	bls.n	8010f4c <get_fileinfo+0x120>
 8010f48:	2310      	movs	r3, #16
 8010f4a:	e000      	b.n	8010f4e <get_fileinfo+0x122>
 8010f4c:	2308      	movs	r3, #8
 8010f4e:	4013      	ands	r3, r2
 8010f50:	2b00      	cmp	r3, #0
 8010f52:	d002      	beq.n	8010f5a <get_fileinfo+0x12e>
				c += 0x20;			/* To lower */
 8010f54:	7dfb      	ldrb	r3, [r7, #23]
 8010f56:	3320      	adds	r3, #32
 8010f58:	75fb      	strb	r3, [r7, #23]
			}
			fno->fname[j] = c;
 8010f5a:	683a      	ldr	r2, [r7, #0]
 8010f5c:	69bb      	ldr	r3, [r7, #24]
 8010f5e:	4413      	add	r3, r2
 8010f60:	3316      	adds	r3, #22
 8010f62:	7dfa      	ldrb	r2, [r7, #23]
 8010f64:	701a      	strb	r2, [r3, #0]
		}
		j++;
 8010f66:	69bb      	ldr	r3, [r7, #24]
 8010f68:	3301      	adds	r3, #1
 8010f6a:	61bb      	str	r3, [r7, #24]
	while (i < 11) {		/* Copy name body and extension */
 8010f6c:	69fb      	ldr	r3, [r7, #28]
 8010f6e:	2b0a      	cmp	r3, #10
 8010f70:	d9af      	bls.n	8010ed2 <get_fileinfo+0xa6>
	}
	if (!lfv) {
 8010f72:	89bb      	ldrh	r3, [r7, #12]
 8010f74:	2b00      	cmp	r3, #0
 8010f76:	d10d      	bne.n	8010f94 <get_fileinfo+0x168>
		fno->fname[j] = 0;
 8010f78:	683a      	ldr	r2, [r7, #0]
 8010f7a:	69bb      	ldr	r3, [r7, #24]
 8010f7c:	4413      	add	r3, r2
 8010f7e:	3316      	adds	r3, #22
 8010f80:	2200      	movs	r2, #0
 8010f82:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
 8010f84:	687b      	ldr	r3, [r7, #4]
 8010f86:	6a1b      	ldr	r3, [r3, #32]
 8010f88:	330c      	adds	r3, #12
 8010f8a:	781b      	ldrb	r3, [r3, #0]
 8010f8c:	2b00      	cmp	r3, #0
 8010f8e:	d101      	bne.n	8010f94 <get_fileinfo+0x168>
 8010f90:	2300      	movs	r3, #0
 8010f92:	61bb      	str	r3, [r7, #24]
	}
	fno->altname[j] = 0;	/* Terminate the SFN */
 8010f94:	683a      	ldr	r2, [r7, #0]
 8010f96:	69bb      	ldr	r3, [r7, #24]
 8010f98:	4413      	add	r3, r2
 8010f9a:	3309      	adds	r3, #9
 8010f9c:	2200      	movs	r2, #0
 8010f9e:	701a      	strb	r2, [r3, #0]
		fno->fname[j++] = c;
	}
	fno->fname[j] = 0;
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 8010fa0:	687b      	ldr	r3, [r7, #4]
 8010fa2:	6a1b      	ldr	r3, [r3, #32]
 8010fa4:	7ada      	ldrb	r2, [r3, #11]
 8010fa6:	683b      	ldr	r3, [r7, #0]
 8010fa8:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 8010faa:	687b      	ldr	r3, [r7, #4]
 8010fac:	6a1b      	ldr	r3, [r3, #32]
 8010fae:	331c      	adds	r3, #28
 8010fb0:	4618      	mov	r0, r3
 8010fb2:	f7fe fb67 	bl	800f684 <ld_dword>
 8010fb6:	4602      	mov	r2, r0
 8010fb8:	683b      	ldr	r3, [r7, #0]
 8010fba:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 8010fbc:	687b      	ldr	r3, [r7, #4]
 8010fbe:	6a1b      	ldr	r3, [r3, #32]
 8010fc0:	3316      	adds	r3, #22
 8010fc2:	4618      	mov	r0, r3
 8010fc4:	f7fe fb5e 	bl	800f684 <ld_dword>
 8010fc8:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 8010fca:	68bb      	ldr	r3, [r7, #8]
 8010fcc:	b29a      	uxth	r2, r3
 8010fce:	683b      	ldr	r3, [r7, #0]
 8010fd0:	80da      	strh	r2, [r3, #6]
 8010fd2:	68bb      	ldr	r3, [r7, #8]
 8010fd4:	0c1b      	lsrs	r3, r3, #16
 8010fd6:	b29a      	uxth	r2, r3
 8010fd8:	683b      	ldr	r3, [r7, #0]
 8010fda:	809a      	strh	r2, [r3, #4]
 8010fdc:	e000      	b.n	8010fe0 <get_fileinfo+0x1b4>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8010fde:	bf00      	nop
}
 8010fe0:	3720      	adds	r7, #32
 8010fe2:	46bd      	mov	sp, r7
 8010fe4:	bd80      	pop	{r7, pc}
	...

08010fe8 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8010fe8:	b580      	push	{r7, lr}
 8010fea:	b08a      	sub	sp, #40	; 0x28
 8010fec:	af00      	add	r7, sp, #0
 8010fee:	6078      	str	r0, [r7, #4]
 8010ff0:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8010ff2:	683b      	ldr	r3, [r7, #0]
 8010ff4:	681b      	ldr	r3, [r3, #0]
 8010ff6:	613b      	str	r3, [r7, #16]
 8010ff8:	687b      	ldr	r3, [r7, #4]
 8010ffa:	681b      	ldr	r3, [r3, #0]
 8010ffc:	691b      	ldr	r3, [r3, #16]
 8010ffe:	60fb      	str	r3, [r7, #12]
 8011000:	2300      	movs	r3, #0
 8011002:	617b      	str	r3, [r7, #20]
 8011004:	697b      	ldr	r3, [r7, #20]
 8011006:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8011008:	69bb      	ldr	r3, [r7, #24]
 801100a:	1c5a      	adds	r2, r3, #1
 801100c:	61ba      	str	r2, [r7, #24]
 801100e:	693a      	ldr	r2, [r7, #16]
 8011010:	4413      	add	r3, r2
 8011012:	781b      	ldrb	r3, [r3, #0]
 8011014:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8011016:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011018:	2b1f      	cmp	r3, #31
 801101a:	d940      	bls.n	801109e <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 801101c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801101e:	2b2f      	cmp	r3, #47	; 0x2f
 8011020:	d006      	beq.n	8011030 <create_name+0x48>
 8011022:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011024:	2b5c      	cmp	r3, #92	; 0x5c
 8011026:	d110      	bne.n	801104a <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8011028:	e002      	b.n	8011030 <create_name+0x48>
 801102a:	69bb      	ldr	r3, [r7, #24]
 801102c:	3301      	adds	r3, #1
 801102e:	61bb      	str	r3, [r7, #24]
 8011030:	693a      	ldr	r2, [r7, #16]
 8011032:	69bb      	ldr	r3, [r7, #24]
 8011034:	4413      	add	r3, r2
 8011036:	781b      	ldrb	r3, [r3, #0]
 8011038:	2b2f      	cmp	r3, #47	; 0x2f
 801103a:	d0f6      	beq.n	801102a <create_name+0x42>
 801103c:	693a      	ldr	r2, [r7, #16]
 801103e:	69bb      	ldr	r3, [r7, #24]
 8011040:	4413      	add	r3, r2
 8011042:	781b      	ldrb	r3, [r3, #0]
 8011044:	2b5c      	cmp	r3, #92	; 0x5c
 8011046:	d0f0      	beq.n	801102a <create_name+0x42>
			break;
 8011048:	e02a      	b.n	80110a0 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 801104a:	697b      	ldr	r3, [r7, #20]
 801104c:	2bfe      	cmp	r3, #254	; 0xfe
 801104e:	d901      	bls.n	8011054 <create_name+0x6c>
 8011050:	2306      	movs	r3, #6
 8011052:	e177      	b.n	8011344 <create_name+0x35c>
#if !_LFN_UNICODE
		w &= 0xFF;
 8011054:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011056:	b2db      	uxtb	r3, r3
 8011058:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 801105a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801105c:	2101      	movs	r1, #1
 801105e:	4618      	mov	r0, r3
 8011060:	f001 fca4 	bl	80129ac <ff_convert>
 8011064:	4603      	mov	r3, r0
 8011066:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8011068:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801106a:	2b00      	cmp	r3, #0
 801106c:	d101      	bne.n	8011072 <create_name+0x8a>
 801106e:	2306      	movs	r3, #6
 8011070:	e168      	b.n	8011344 <create_name+0x35c>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8011072:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011074:	2b7f      	cmp	r3, #127	; 0x7f
 8011076:	d809      	bhi.n	801108c <create_name+0xa4>
 8011078:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801107a:	4619      	mov	r1, r3
 801107c:	48b3      	ldr	r0, [pc, #716]	; (801134c <create_name+0x364>)
 801107e:	f7fe fbce 	bl	800f81e <chk_chr>
 8011082:	4603      	mov	r3, r0
 8011084:	2b00      	cmp	r3, #0
 8011086:	d001      	beq.n	801108c <create_name+0xa4>
 8011088:	2306      	movs	r3, #6
 801108a:	e15b      	b.n	8011344 <create_name+0x35c>
		lfn[di++] = w;					/* Store the Unicode character */
 801108c:	697b      	ldr	r3, [r7, #20]
 801108e:	1c5a      	adds	r2, r3, #1
 8011090:	617a      	str	r2, [r7, #20]
 8011092:	005b      	lsls	r3, r3, #1
 8011094:	68fa      	ldr	r2, [r7, #12]
 8011096:	4413      	add	r3, r2
 8011098:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801109a:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 801109c:	e7b4      	b.n	8011008 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 801109e:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 80110a0:	693a      	ldr	r2, [r7, #16]
 80110a2:	69bb      	ldr	r3, [r7, #24]
 80110a4:	441a      	add	r2, r3
 80110a6:	683b      	ldr	r3, [r7, #0]
 80110a8:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80110aa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80110ac:	2b1f      	cmp	r3, #31
 80110ae:	d801      	bhi.n	80110b4 <create_name+0xcc>
 80110b0:	2304      	movs	r3, #4
 80110b2:	e000      	b.n	80110b6 <create_name+0xce>
 80110b4:	2300      	movs	r3, #0
 80110b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 80110ba:	e011      	b.n	80110e0 <create_name+0xf8>
		w = lfn[di - 1];
 80110bc:	697b      	ldr	r3, [r7, #20]
 80110be:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80110c2:	3b01      	subs	r3, #1
 80110c4:	005b      	lsls	r3, r3, #1
 80110c6:	68fa      	ldr	r2, [r7, #12]
 80110c8:	4413      	add	r3, r2
 80110ca:	881b      	ldrh	r3, [r3, #0]
 80110cc:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 80110ce:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80110d0:	2b20      	cmp	r3, #32
 80110d2:	d002      	beq.n	80110da <create_name+0xf2>
 80110d4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80110d6:	2b2e      	cmp	r3, #46	; 0x2e
 80110d8:	d106      	bne.n	80110e8 <create_name+0x100>
		di--;
 80110da:	697b      	ldr	r3, [r7, #20]
 80110dc:	3b01      	subs	r3, #1
 80110de:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 80110e0:	697b      	ldr	r3, [r7, #20]
 80110e2:	2b00      	cmp	r3, #0
 80110e4:	d1ea      	bne.n	80110bc <create_name+0xd4>
 80110e6:	e000      	b.n	80110ea <create_name+0x102>
		if (w != ' ' && w != '.') break;
 80110e8:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 80110ea:	697b      	ldr	r3, [r7, #20]
 80110ec:	005b      	lsls	r3, r3, #1
 80110ee:	68fa      	ldr	r2, [r7, #12]
 80110f0:	4413      	add	r3, r2
 80110f2:	2200      	movs	r2, #0
 80110f4:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 80110f6:	697b      	ldr	r3, [r7, #20]
 80110f8:	2b00      	cmp	r3, #0
 80110fa:	d101      	bne.n	8011100 <create_name+0x118>
 80110fc:	2306      	movs	r3, #6
 80110fe:	e121      	b.n	8011344 <create_name+0x35c>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8011100:	687b      	ldr	r3, [r7, #4]
 8011102:	3324      	adds	r3, #36	; 0x24
 8011104:	220b      	movs	r2, #11
 8011106:	2120      	movs	r1, #32
 8011108:	4618      	mov	r0, r3
 801110a:	f7fe fb46 	bl	800f79a <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 801110e:	2300      	movs	r3, #0
 8011110:	61bb      	str	r3, [r7, #24]
 8011112:	e002      	b.n	801111a <create_name+0x132>
 8011114:	69bb      	ldr	r3, [r7, #24]
 8011116:	3301      	adds	r3, #1
 8011118:	61bb      	str	r3, [r7, #24]
 801111a:	69bb      	ldr	r3, [r7, #24]
 801111c:	005b      	lsls	r3, r3, #1
 801111e:	68fa      	ldr	r2, [r7, #12]
 8011120:	4413      	add	r3, r2
 8011122:	881b      	ldrh	r3, [r3, #0]
 8011124:	2b20      	cmp	r3, #32
 8011126:	d0f5      	beq.n	8011114 <create_name+0x12c>
 8011128:	69bb      	ldr	r3, [r7, #24]
 801112a:	005b      	lsls	r3, r3, #1
 801112c:	68fa      	ldr	r2, [r7, #12]
 801112e:	4413      	add	r3, r2
 8011130:	881b      	ldrh	r3, [r3, #0]
 8011132:	2b2e      	cmp	r3, #46	; 0x2e
 8011134:	d0ee      	beq.n	8011114 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8011136:	69bb      	ldr	r3, [r7, #24]
 8011138:	2b00      	cmp	r3, #0
 801113a:	d009      	beq.n	8011150 <create_name+0x168>
 801113c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011140:	f043 0303 	orr.w	r3, r3, #3
 8011144:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8011148:	e002      	b.n	8011150 <create_name+0x168>
 801114a:	697b      	ldr	r3, [r7, #20]
 801114c:	3b01      	subs	r3, #1
 801114e:	617b      	str	r3, [r7, #20]
 8011150:	697b      	ldr	r3, [r7, #20]
 8011152:	2b00      	cmp	r3, #0
 8011154:	d009      	beq.n	801116a <create_name+0x182>
 8011156:	697b      	ldr	r3, [r7, #20]
 8011158:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801115c:	3b01      	subs	r3, #1
 801115e:	005b      	lsls	r3, r3, #1
 8011160:	68fa      	ldr	r2, [r7, #12]
 8011162:	4413      	add	r3, r2
 8011164:	881b      	ldrh	r3, [r3, #0]
 8011166:	2b2e      	cmp	r3, #46	; 0x2e
 8011168:	d1ef      	bne.n	801114a <create_name+0x162>

	i = b = 0; ni = 8;
 801116a:	2300      	movs	r3, #0
 801116c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8011170:	2300      	movs	r3, #0
 8011172:	623b      	str	r3, [r7, #32]
 8011174:	2308      	movs	r3, #8
 8011176:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8011178:	69bb      	ldr	r3, [r7, #24]
 801117a:	1c5a      	adds	r2, r3, #1
 801117c:	61ba      	str	r2, [r7, #24]
 801117e:	005b      	lsls	r3, r3, #1
 8011180:	68fa      	ldr	r2, [r7, #12]
 8011182:	4413      	add	r3, r2
 8011184:	881b      	ldrh	r3, [r3, #0]
 8011186:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 8011188:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801118a:	2b00      	cmp	r3, #0
 801118c:	f000 8090 	beq.w	80112b0 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8011190:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011192:	2b20      	cmp	r3, #32
 8011194:	d006      	beq.n	80111a4 <create_name+0x1bc>
 8011196:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011198:	2b2e      	cmp	r3, #46	; 0x2e
 801119a:	d10a      	bne.n	80111b2 <create_name+0x1ca>
 801119c:	69ba      	ldr	r2, [r7, #24]
 801119e:	697b      	ldr	r3, [r7, #20]
 80111a0:	429a      	cmp	r2, r3
 80111a2:	d006      	beq.n	80111b2 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 80111a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80111a8:	f043 0303 	orr.w	r3, r3, #3
 80111ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80111b0:	e07d      	b.n	80112ae <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 80111b2:	6a3a      	ldr	r2, [r7, #32]
 80111b4:	69fb      	ldr	r3, [r7, #28]
 80111b6:	429a      	cmp	r2, r3
 80111b8:	d203      	bcs.n	80111c2 <create_name+0x1da>
 80111ba:	69ba      	ldr	r2, [r7, #24]
 80111bc:	697b      	ldr	r3, [r7, #20]
 80111be:	429a      	cmp	r2, r3
 80111c0:	d123      	bne.n	801120a <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 80111c2:	69fb      	ldr	r3, [r7, #28]
 80111c4:	2b0b      	cmp	r3, #11
 80111c6:	d106      	bne.n	80111d6 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 80111c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80111cc:	f043 0303 	orr.w	r3, r3, #3
 80111d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80111d4:	e06f      	b.n	80112b6 <create_name+0x2ce>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 80111d6:	69ba      	ldr	r2, [r7, #24]
 80111d8:	697b      	ldr	r3, [r7, #20]
 80111da:	429a      	cmp	r2, r3
 80111dc:	d005      	beq.n	80111ea <create_name+0x202>
 80111de:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80111e2:	f043 0303 	orr.w	r3, r3, #3
 80111e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 80111ea:	69ba      	ldr	r2, [r7, #24]
 80111ec:	697b      	ldr	r3, [r7, #20]
 80111ee:	429a      	cmp	r2, r3
 80111f0:	d860      	bhi.n	80112b4 <create_name+0x2cc>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 80111f2:	697b      	ldr	r3, [r7, #20]
 80111f4:	61bb      	str	r3, [r7, #24]
 80111f6:	2308      	movs	r3, #8
 80111f8:	623b      	str	r3, [r7, #32]
 80111fa:	230b      	movs	r3, #11
 80111fc:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 80111fe:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011202:	009b      	lsls	r3, r3, #2
 8011204:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8011208:	e051      	b.n	80112ae <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 801120a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801120c:	2b7f      	cmp	r3, #127	; 0x7f
 801120e:	d914      	bls.n	801123a <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8011210:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011212:	2100      	movs	r1, #0
 8011214:	4618      	mov	r0, r3
 8011216:	f001 fbc9 	bl	80129ac <ff_convert>
 801121a:	4603      	mov	r3, r0
 801121c:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 801121e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011220:	2b00      	cmp	r3, #0
 8011222:	d004      	beq.n	801122e <create_name+0x246>
 8011224:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011226:	3b80      	subs	r3, #128	; 0x80
 8011228:	4a49      	ldr	r2, [pc, #292]	; (8011350 <create_name+0x368>)
 801122a:	5cd3      	ldrb	r3, [r2, r3]
 801122c:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 801122e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011232:	f043 0302 	orr.w	r3, r3, #2
 8011236:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 801123a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801123c:	2b00      	cmp	r3, #0
 801123e:	d007      	beq.n	8011250 <create_name+0x268>
 8011240:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011242:	4619      	mov	r1, r3
 8011244:	4843      	ldr	r0, [pc, #268]	; (8011354 <create_name+0x36c>)
 8011246:	f7fe faea 	bl	800f81e <chk_chr>
 801124a:	4603      	mov	r3, r0
 801124c:	2b00      	cmp	r3, #0
 801124e:	d008      	beq.n	8011262 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8011250:	235f      	movs	r3, #95	; 0x5f
 8011252:	84bb      	strh	r3, [r7, #36]	; 0x24
 8011254:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011258:	f043 0303 	orr.w	r3, r3, #3
 801125c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8011260:	e01b      	b.n	801129a <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8011262:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011264:	2b40      	cmp	r3, #64	; 0x40
 8011266:	d909      	bls.n	801127c <create_name+0x294>
 8011268:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801126a:	2b5a      	cmp	r3, #90	; 0x5a
 801126c:	d806      	bhi.n	801127c <create_name+0x294>
					b |= 2;
 801126e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011272:	f043 0302 	orr.w	r3, r3, #2
 8011276:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 801127a:	e00e      	b.n	801129a <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 801127c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801127e:	2b60      	cmp	r3, #96	; 0x60
 8011280:	d90b      	bls.n	801129a <create_name+0x2b2>
 8011282:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011284:	2b7a      	cmp	r3, #122	; 0x7a
 8011286:	d808      	bhi.n	801129a <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8011288:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801128c:	f043 0301 	orr.w	r3, r3, #1
 8011290:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8011294:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011296:	3b20      	subs	r3, #32
 8011298:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 801129a:	6a3b      	ldr	r3, [r7, #32]
 801129c:	1c5a      	adds	r2, r3, #1
 801129e:	623a      	str	r2, [r7, #32]
 80112a0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80112a2:	b2d1      	uxtb	r1, r2
 80112a4:	687a      	ldr	r2, [r7, #4]
 80112a6:	4413      	add	r3, r2
 80112a8:	460a      	mov	r2, r1
 80112aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 80112ae:	e763      	b.n	8011178 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 80112b0:	bf00      	nop
 80112b2:	e000      	b.n	80112b6 <create_name+0x2ce>
			if (si > di) break;			/* No extension */
 80112b4:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80112b6:	687b      	ldr	r3, [r7, #4]
 80112b8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80112bc:	2be5      	cmp	r3, #229	; 0xe5
 80112be:	d103      	bne.n	80112c8 <create_name+0x2e0>
 80112c0:	687b      	ldr	r3, [r7, #4]
 80112c2:	2205      	movs	r2, #5
 80112c4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 80112c8:	69fb      	ldr	r3, [r7, #28]
 80112ca:	2b08      	cmp	r3, #8
 80112cc:	d104      	bne.n	80112d8 <create_name+0x2f0>
 80112ce:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80112d2:	009b      	lsls	r3, r3, #2
 80112d4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 80112d8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80112dc:	f003 030c 	and.w	r3, r3, #12
 80112e0:	2b0c      	cmp	r3, #12
 80112e2:	d005      	beq.n	80112f0 <create_name+0x308>
 80112e4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80112e8:	f003 0303 	and.w	r3, r3, #3
 80112ec:	2b03      	cmp	r3, #3
 80112ee:	d105      	bne.n	80112fc <create_name+0x314>
 80112f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80112f4:	f043 0302 	orr.w	r3, r3, #2
 80112f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 80112fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011300:	f003 0302 	and.w	r3, r3, #2
 8011304:	2b00      	cmp	r3, #0
 8011306:	d117      	bne.n	8011338 <create_name+0x350>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8011308:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801130c:	f003 0303 	and.w	r3, r3, #3
 8011310:	2b01      	cmp	r3, #1
 8011312:	d105      	bne.n	8011320 <create_name+0x338>
 8011314:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011318:	f043 0310 	orr.w	r3, r3, #16
 801131c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8011320:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011324:	f003 030c 	and.w	r3, r3, #12
 8011328:	2b04      	cmp	r3, #4
 801132a:	d105      	bne.n	8011338 <create_name+0x350>
 801132c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011330:	f043 0308 	orr.w	r3, r3, #8
 8011334:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8011338:	687b      	ldr	r3, [r7, #4]
 801133a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 801133e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 8011342:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8011344:	4618      	mov	r0, r3
 8011346:	3728      	adds	r7, #40	; 0x28
 8011348:	46bd      	mov	sp, r7
 801134a:	bd80      	pop	{r7, pc}
 801134c:	0801ab18 	.word	0x0801ab18
 8011350:	0801ea58 	.word	0x0801ea58
 8011354:	0801ab24 	.word	0x0801ab24

08011358 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8011358:	b580      	push	{r7, lr}
 801135a:	b086      	sub	sp, #24
 801135c:	af00      	add	r7, sp, #0
 801135e:	6078      	str	r0, [r7, #4]
 8011360:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8011362:	687b      	ldr	r3, [r7, #4]
 8011364:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8011366:	693b      	ldr	r3, [r7, #16]
 8011368:	681b      	ldr	r3, [r3, #0]
 801136a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 801136c:	e002      	b.n	8011374 <follow_path+0x1c>
 801136e:	683b      	ldr	r3, [r7, #0]
 8011370:	3301      	adds	r3, #1
 8011372:	603b      	str	r3, [r7, #0]
 8011374:	683b      	ldr	r3, [r7, #0]
 8011376:	781b      	ldrb	r3, [r3, #0]
 8011378:	2b2f      	cmp	r3, #47	; 0x2f
 801137a:	d0f8      	beq.n	801136e <follow_path+0x16>
 801137c:	683b      	ldr	r3, [r7, #0]
 801137e:	781b      	ldrb	r3, [r3, #0]
 8011380:	2b5c      	cmp	r3, #92	; 0x5c
 8011382:	d0f4      	beq.n	801136e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8011384:	693b      	ldr	r3, [r7, #16]
 8011386:	2200      	movs	r2, #0
 8011388:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 801138a:	683b      	ldr	r3, [r7, #0]
 801138c:	781b      	ldrb	r3, [r3, #0]
 801138e:	2b1f      	cmp	r3, #31
 8011390:	d80a      	bhi.n	80113a8 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8011392:	687b      	ldr	r3, [r7, #4]
 8011394:	2280      	movs	r2, #128	; 0x80
 8011396:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 801139a:	2100      	movs	r1, #0
 801139c:	6878      	ldr	r0, [r7, #4]
 801139e:	f7ff f81d 	bl	80103dc <dir_sdi>
 80113a2:	4603      	mov	r3, r0
 80113a4:	75fb      	strb	r3, [r7, #23]
 80113a6:	e048      	b.n	801143a <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80113a8:	463b      	mov	r3, r7
 80113aa:	4619      	mov	r1, r3
 80113ac:	6878      	ldr	r0, [r7, #4]
 80113ae:	f7ff fe1b 	bl	8010fe8 <create_name>
 80113b2:	4603      	mov	r3, r0
 80113b4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80113b6:	7dfb      	ldrb	r3, [r7, #23]
 80113b8:	2b00      	cmp	r3, #0
 80113ba:	d139      	bne.n	8011430 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 80113bc:	6878      	ldr	r0, [r7, #4]
 80113be:	f7ff fb7c 	bl	8010aba <dir_find>
 80113c2:	4603      	mov	r3, r0
 80113c4:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80113c6:	687b      	ldr	r3, [r7, #4]
 80113c8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80113cc:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80113ce:	7dfb      	ldrb	r3, [r7, #23]
 80113d0:	2b00      	cmp	r3, #0
 80113d2:	d00a      	beq.n	80113ea <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80113d4:	7dfb      	ldrb	r3, [r7, #23]
 80113d6:	2b04      	cmp	r3, #4
 80113d8:	d12c      	bne.n	8011434 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80113da:	7afb      	ldrb	r3, [r7, #11]
 80113dc:	f003 0304 	and.w	r3, r3, #4
 80113e0:	2b00      	cmp	r3, #0
 80113e2:	d127      	bne.n	8011434 <follow_path+0xdc>
 80113e4:	2305      	movs	r3, #5
 80113e6:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80113e8:	e024      	b.n	8011434 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80113ea:	7afb      	ldrb	r3, [r7, #11]
 80113ec:	f003 0304 	and.w	r3, r3, #4
 80113f0:	2b00      	cmp	r3, #0
 80113f2:	d121      	bne.n	8011438 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80113f4:	693b      	ldr	r3, [r7, #16]
 80113f6:	799b      	ldrb	r3, [r3, #6]
 80113f8:	f003 0310 	and.w	r3, r3, #16
 80113fc:	2b00      	cmp	r3, #0
 80113fe:	d102      	bne.n	8011406 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8011400:	2305      	movs	r3, #5
 8011402:	75fb      	strb	r3, [r7, #23]
 8011404:	e019      	b.n	801143a <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8011406:	68fb      	ldr	r3, [r7, #12]
 8011408:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 801140c:	687b      	ldr	r3, [r7, #4]
 801140e:	695b      	ldr	r3, [r3, #20]
 8011410:	68fa      	ldr	r2, [r7, #12]
 8011412:	8992      	ldrh	r2, [r2, #12]
 8011414:	fbb3 f0f2 	udiv	r0, r3, r2
 8011418:	fb02 f200 	mul.w	r2, r2, r0
 801141c:	1a9b      	subs	r3, r3, r2
 801141e:	440b      	add	r3, r1
 8011420:	4619      	mov	r1, r3
 8011422:	68f8      	ldr	r0, [r7, #12]
 8011424:	f7ff f980 	bl	8010728 <ld_clust>
 8011428:	4602      	mov	r2, r0
 801142a:	693b      	ldr	r3, [r7, #16]
 801142c:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 801142e:	e7bb      	b.n	80113a8 <follow_path+0x50>
			if (res != FR_OK) break;
 8011430:	bf00      	nop
 8011432:	e002      	b.n	801143a <follow_path+0xe2>
				break;
 8011434:	bf00      	nop
 8011436:	e000      	b.n	801143a <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8011438:	bf00      	nop
			}
		}
	}

	return res;
 801143a:	7dfb      	ldrb	r3, [r7, #23]
}
 801143c:	4618      	mov	r0, r3
 801143e:	3718      	adds	r7, #24
 8011440:	46bd      	mov	sp, r7
 8011442:	bd80      	pop	{r7, pc}

08011444 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8011444:	b480      	push	{r7}
 8011446:	b087      	sub	sp, #28
 8011448:	af00      	add	r7, sp, #0
 801144a:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 801144c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011450:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8011452:	687b      	ldr	r3, [r7, #4]
 8011454:	681b      	ldr	r3, [r3, #0]
 8011456:	2b00      	cmp	r3, #0
 8011458:	d031      	beq.n	80114be <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 801145a:	687b      	ldr	r3, [r7, #4]
 801145c:	681b      	ldr	r3, [r3, #0]
 801145e:	617b      	str	r3, [r7, #20]
 8011460:	e002      	b.n	8011468 <get_ldnumber+0x24>
 8011462:	697b      	ldr	r3, [r7, #20]
 8011464:	3301      	adds	r3, #1
 8011466:	617b      	str	r3, [r7, #20]
 8011468:	697b      	ldr	r3, [r7, #20]
 801146a:	781b      	ldrb	r3, [r3, #0]
 801146c:	2b1f      	cmp	r3, #31
 801146e:	d903      	bls.n	8011478 <get_ldnumber+0x34>
 8011470:	697b      	ldr	r3, [r7, #20]
 8011472:	781b      	ldrb	r3, [r3, #0]
 8011474:	2b3a      	cmp	r3, #58	; 0x3a
 8011476:	d1f4      	bne.n	8011462 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8011478:	697b      	ldr	r3, [r7, #20]
 801147a:	781b      	ldrb	r3, [r3, #0]
 801147c:	2b3a      	cmp	r3, #58	; 0x3a
 801147e:	d11c      	bne.n	80114ba <get_ldnumber+0x76>
			tp = *path;
 8011480:	687b      	ldr	r3, [r7, #4]
 8011482:	681b      	ldr	r3, [r3, #0]
 8011484:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8011486:	68fb      	ldr	r3, [r7, #12]
 8011488:	1c5a      	adds	r2, r3, #1
 801148a:	60fa      	str	r2, [r7, #12]
 801148c:	781b      	ldrb	r3, [r3, #0]
 801148e:	3b30      	subs	r3, #48	; 0x30
 8011490:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8011492:	68bb      	ldr	r3, [r7, #8]
 8011494:	2b09      	cmp	r3, #9
 8011496:	d80e      	bhi.n	80114b6 <get_ldnumber+0x72>
 8011498:	68fa      	ldr	r2, [r7, #12]
 801149a:	697b      	ldr	r3, [r7, #20]
 801149c:	429a      	cmp	r2, r3
 801149e:	d10a      	bne.n	80114b6 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80114a0:	68bb      	ldr	r3, [r7, #8]
 80114a2:	2b00      	cmp	r3, #0
 80114a4:	d107      	bne.n	80114b6 <get_ldnumber+0x72>
					vol = (int)i;
 80114a6:	68bb      	ldr	r3, [r7, #8]
 80114a8:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80114aa:	697b      	ldr	r3, [r7, #20]
 80114ac:	3301      	adds	r3, #1
 80114ae:	617b      	str	r3, [r7, #20]
 80114b0:	687b      	ldr	r3, [r7, #4]
 80114b2:	697a      	ldr	r2, [r7, #20]
 80114b4:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80114b6:	693b      	ldr	r3, [r7, #16]
 80114b8:	e002      	b.n	80114c0 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80114ba:	2300      	movs	r3, #0
 80114bc:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80114be:	693b      	ldr	r3, [r7, #16]
}
 80114c0:	4618      	mov	r0, r3
 80114c2:	371c      	adds	r7, #28
 80114c4:	46bd      	mov	sp, r7
 80114c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114ca:	4770      	bx	lr

080114cc <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80114cc:	b580      	push	{r7, lr}
 80114ce:	b082      	sub	sp, #8
 80114d0:	af00      	add	r7, sp, #0
 80114d2:	6078      	str	r0, [r7, #4]
 80114d4:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80114d6:	687b      	ldr	r3, [r7, #4]
 80114d8:	2200      	movs	r2, #0
 80114da:	70da      	strb	r2, [r3, #3]
 80114dc:	687b      	ldr	r3, [r7, #4]
 80114de:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80114e2:	639a      	str	r2, [r3, #56]	; 0x38
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80114e4:	6839      	ldr	r1, [r7, #0]
 80114e6:	6878      	ldr	r0, [r7, #4]
 80114e8:	f7fe fb96 	bl	800fc18 <move_window>
 80114ec:	4603      	mov	r3, r0
 80114ee:	2b00      	cmp	r3, #0
 80114f0:	d001      	beq.n	80114f6 <check_fs+0x2a>
 80114f2:	2304      	movs	r3, #4
 80114f4:	e038      	b.n	8011568 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80114f6:	687b      	ldr	r3, [r7, #4]
 80114f8:	333c      	adds	r3, #60	; 0x3c
 80114fa:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80114fe:	4618      	mov	r0, r3
 8011500:	f7fe f8a8 	bl	800f654 <ld_word>
 8011504:	4603      	mov	r3, r0
 8011506:	461a      	mov	r2, r3
 8011508:	f64a 2355 	movw	r3, #43605	; 0xaa55
 801150c:	429a      	cmp	r2, r3
 801150e:	d001      	beq.n	8011514 <check_fs+0x48>
 8011510:	2303      	movs	r3, #3
 8011512:	e029      	b.n	8011568 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8011514:	687b      	ldr	r3, [r7, #4]
 8011516:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 801151a:	2be9      	cmp	r3, #233	; 0xe9
 801151c:	d009      	beq.n	8011532 <check_fs+0x66>
 801151e:	687b      	ldr	r3, [r7, #4]
 8011520:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8011524:	2beb      	cmp	r3, #235	; 0xeb
 8011526:	d11e      	bne.n	8011566 <check_fs+0x9a>
 8011528:	687b      	ldr	r3, [r7, #4]
 801152a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 801152e:	2b90      	cmp	r3, #144	; 0x90
 8011530:	d119      	bne.n	8011566 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8011532:	687b      	ldr	r3, [r7, #4]
 8011534:	333c      	adds	r3, #60	; 0x3c
 8011536:	3336      	adds	r3, #54	; 0x36
 8011538:	4618      	mov	r0, r3
 801153a:	f7fe f8a3 	bl	800f684 <ld_dword>
 801153e:	4603      	mov	r3, r0
 8011540:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8011544:	4a0a      	ldr	r2, [pc, #40]	; (8011570 <check_fs+0xa4>)
 8011546:	4293      	cmp	r3, r2
 8011548:	d101      	bne.n	801154e <check_fs+0x82>
 801154a:	2300      	movs	r3, #0
 801154c:	e00c      	b.n	8011568 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 801154e:	687b      	ldr	r3, [r7, #4]
 8011550:	333c      	adds	r3, #60	; 0x3c
 8011552:	3352      	adds	r3, #82	; 0x52
 8011554:	4618      	mov	r0, r3
 8011556:	f7fe f895 	bl	800f684 <ld_dword>
 801155a:	4603      	mov	r3, r0
 801155c:	4a05      	ldr	r2, [pc, #20]	; (8011574 <check_fs+0xa8>)
 801155e:	4293      	cmp	r3, r2
 8011560:	d101      	bne.n	8011566 <check_fs+0x9a>
 8011562:	2300      	movs	r3, #0
 8011564:	e000      	b.n	8011568 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8011566:	2302      	movs	r3, #2
}
 8011568:	4618      	mov	r0, r3
 801156a:	3708      	adds	r7, #8
 801156c:	46bd      	mov	sp, r7
 801156e:	bd80      	pop	{r7, pc}
 8011570:	00544146 	.word	0x00544146
 8011574:	33544146 	.word	0x33544146

08011578 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8011578:	b580      	push	{r7, lr}
 801157a:	b096      	sub	sp, #88	; 0x58
 801157c:	af00      	add	r7, sp, #0
 801157e:	60f8      	str	r0, [r7, #12]
 8011580:	60b9      	str	r1, [r7, #8]
 8011582:	4613      	mov	r3, r2
 8011584:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8011586:	68bb      	ldr	r3, [r7, #8]
 8011588:	2200      	movs	r2, #0
 801158a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 801158c:	68f8      	ldr	r0, [r7, #12]
 801158e:	f7ff ff59 	bl	8011444 <get_ldnumber>
 8011592:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8011594:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011596:	2b00      	cmp	r3, #0
 8011598:	da01      	bge.n	801159e <find_volume+0x26>
 801159a:	230b      	movs	r3, #11
 801159c:	e26c      	b.n	8011a78 <find_volume+0x500>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 801159e:	4aa4      	ldr	r2, [pc, #656]	; (8011830 <find_volume+0x2b8>)
 80115a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80115a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80115a6:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80115a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80115aa:	2b00      	cmp	r3, #0
 80115ac:	d101      	bne.n	80115b2 <find_volume+0x3a>
 80115ae:	230c      	movs	r3, #12
 80115b0:	e262      	b.n	8011a78 <find_volume+0x500>

	ENTER_FF(fs);						/* Lock the volume */
 80115b2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80115b4:	f7fe f94e 	bl	800f854 <lock_fs>
 80115b8:	4603      	mov	r3, r0
 80115ba:	2b00      	cmp	r3, #0
 80115bc:	d101      	bne.n	80115c2 <find_volume+0x4a>
 80115be:	230f      	movs	r3, #15
 80115c0:	e25a      	b.n	8011a78 <find_volume+0x500>
	*rfs = fs;							/* Return pointer to the file system object */
 80115c2:	68bb      	ldr	r3, [r7, #8]
 80115c4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80115c6:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80115c8:	79fb      	ldrb	r3, [r7, #7]
 80115ca:	f023 0301 	bic.w	r3, r3, #1
 80115ce:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80115d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80115d2:	781b      	ldrb	r3, [r3, #0]
 80115d4:	2b00      	cmp	r3, #0
 80115d6:	d01a      	beq.n	801160e <find_volume+0x96>
		stat = disk_status(fs->drv);
 80115d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80115da:	785b      	ldrb	r3, [r3, #1]
 80115dc:	4618      	mov	r0, r3
 80115de:	f7fd ff9b 	bl	800f518 <disk_status>
 80115e2:	4603      	mov	r3, r0
 80115e4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80115e8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80115ec:	f003 0301 	and.w	r3, r3, #1
 80115f0:	2b00      	cmp	r3, #0
 80115f2:	d10c      	bne.n	801160e <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80115f4:	79fb      	ldrb	r3, [r7, #7]
 80115f6:	2b00      	cmp	r3, #0
 80115f8:	d007      	beq.n	801160a <find_volume+0x92>
 80115fa:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80115fe:	f003 0304 	and.w	r3, r3, #4
 8011602:	2b00      	cmp	r3, #0
 8011604:	d001      	beq.n	801160a <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 8011606:	230a      	movs	r3, #10
 8011608:	e236      	b.n	8011a78 <find_volume+0x500>
			}
			return FR_OK;				/* The file system object is valid */
 801160a:	2300      	movs	r3, #0
 801160c:	e234      	b.n	8011a78 <find_volume+0x500>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 801160e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011610:	2200      	movs	r2, #0
 8011612:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8011614:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011616:	b2da      	uxtb	r2, r3
 8011618:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801161a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 801161c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801161e:	785b      	ldrb	r3, [r3, #1]
 8011620:	4618      	mov	r0, r3
 8011622:	f7fd ff93 	bl	800f54c <disk_initialize>
 8011626:	4603      	mov	r3, r0
 8011628:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 801162c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011630:	f003 0301 	and.w	r3, r3, #1
 8011634:	2b00      	cmp	r3, #0
 8011636:	d001      	beq.n	801163c <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8011638:	2303      	movs	r3, #3
 801163a:	e21d      	b.n	8011a78 <find_volume+0x500>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 801163c:	79fb      	ldrb	r3, [r7, #7]
 801163e:	2b00      	cmp	r3, #0
 8011640:	d007      	beq.n	8011652 <find_volume+0xda>
 8011642:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011646:	f003 0304 	and.w	r3, r3, #4
 801164a:	2b00      	cmp	r3, #0
 801164c:	d001      	beq.n	8011652 <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 801164e:	230a      	movs	r3, #10
 8011650:	e212      	b.n	8011a78 <find_volume+0x500>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8011652:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011654:	7858      	ldrb	r0, [r3, #1]
 8011656:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011658:	330c      	adds	r3, #12
 801165a:	461a      	mov	r2, r3
 801165c:	2102      	movs	r1, #2
 801165e:	f7fd ffdb 	bl	800f618 <disk_ioctl>
 8011662:	4603      	mov	r3, r0
 8011664:	2b00      	cmp	r3, #0
 8011666:	d001      	beq.n	801166c <find_volume+0xf4>
 8011668:	2301      	movs	r3, #1
 801166a:	e205      	b.n	8011a78 <find_volume+0x500>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 801166c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801166e:	899b      	ldrh	r3, [r3, #12]
 8011670:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8011674:	d80d      	bhi.n	8011692 <find_volume+0x11a>
 8011676:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011678:	899b      	ldrh	r3, [r3, #12]
 801167a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801167e:	d308      	bcc.n	8011692 <find_volume+0x11a>
 8011680:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011682:	899b      	ldrh	r3, [r3, #12]
 8011684:	461a      	mov	r2, r3
 8011686:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011688:	899b      	ldrh	r3, [r3, #12]
 801168a:	3b01      	subs	r3, #1
 801168c:	4013      	ands	r3, r2
 801168e:	2b00      	cmp	r3, #0
 8011690:	d001      	beq.n	8011696 <find_volume+0x11e>
 8011692:	2301      	movs	r3, #1
 8011694:	e1f0      	b.n	8011a78 <find_volume+0x500>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8011696:	2300      	movs	r3, #0
 8011698:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 801169a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801169c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801169e:	f7ff ff15 	bl	80114cc <check_fs>
 80116a2:	4603      	mov	r3, r0
 80116a4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80116a8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80116ac:	2b02      	cmp	r3, #2
 80116ae:	d14b      	bne.n	8011748 <find_volume+0x1d0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80116b0:	2300      	movs	r3, #0
 80116b2:	643b      	str	r3, [r7, #64]	; 0x40
 80116b4:	e01f      	b.n	80116f6 <find_volume+0x17e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80116b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80116b8:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 80116bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80116be:	011b      	lsls	r3, r3, #4
 80116c0:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 80116c4:	4413      	add	r3, r2
 80116c6:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80116c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80116ca:	3304      	adds	r3, #4
 80116cc:	781b      	ldrb	r3, [r3, #0]
 80116ce:	2b00      	cmp	r3, #0
 80116d0:	d006      	beq.n	80116e0 <find_volume+0x168>
 80116d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80116d4:	3308      	adds	r3, #8
 80116d6:	4618      	mov	r0, r3
 80116d8:	f7fd ffd4 	bl	800f684 <ld_dword>
 80116dc:	4602      	mov	r2, r0
 80116de:	e000      	b.n	80116e2 <find_volume+0x16a>
 80116e0:	2200      	movs	r2, #0
 80116e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80116e4:	009b      	lsls	r3, r3, #2
 80116e6:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80116ea:	440b      	add	r3, r1
 80116ec:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80116f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80116f2:	3301      	adds	r3, #1
 80116f4:	643b      	str	r3, [r7, #64]	; 0x40
 80116f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80116f8:	2b03      	cmp	r3, #3
 80116fa:	d9dc      	bls.n	80116b6 <find_volume+0x13e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80116fc:	2300      	movs	r3, #0
 80116fe:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8011700:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011702:	2b00      	cmp	r3, #0
 8011704:	d002      	beq.n	801170c <find_volume+0x194>
 8011706:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011708:	3b01      	subs	r3, #1
 801170a:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 801170c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801170e:	009b      	lsls	r3, r3, #2
 8011710:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8011714:	4413      	add	r3, r2
 8011716:	f853 3c44 	ldr.w	r3, [r3, #-68]
 801171a:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 801171c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801171e:	2b00      	cmp	r3, #0
 8011720:	d005      	beq.n	801172e <find_volume+0x1b6>
 8011722:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8011724:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8011726:	f7ff fed1 	bl	80114cc <check_fs>
 801172a:	4603      	mov	r3, r0
 801172c:	e000      	b.n	8011730 <find_volume+0x1b8>
 801172e:	2303      	movs	r3, #3
 8011730:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8011734:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011738:	2b01      	cmp	r3, #1
 801173a:	d905      	bls.n	8011748 <find_volume+0x1d0>
 801173c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801173e:	3301      	adds	r3, #1
 8011740:	643b      	str	r3, [r7, #64]	; 0x40
 8011742:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011744:	2b03      	cmp	r3, #3
 8011746:	d9e1      	bls.n	801170c <find_volume+0x194>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8011748:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801174c:	2b04      	cmp	r3, #4
 801174e:	d101      	bne.n	8011754 <find_volume+0x1dc>
 8011750:	2301      	movs	r3, #1
 8011752:	e191      	b.n	8011a78 <find_volume+0x500>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8011754:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011758:	2b01      	cmp	r3, #1
 801175a:	d901      	bls.n	8011760 <find_volume+0x1e8>
 801175c:	230d      	movs	r3, #13
 801175e:	e18b      	b.n	8011a78 <find_volume+0x500>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8011760:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011762:	333c      	adds	r3, #60	; 0x3c
 8011764:	330b      	adds	r3, #11
 8011766:	4618      	mov	r0, r3
 8011768:	f7fd ff74 	bl	800f654 <ld_word>
 801176c:	4603      	mov	r3, r0
 801176e:	461a      	mov	r2, r3
 8011770:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011772:	899b      	ldrh	r3, [r3, #12]
 8011774:	429a      	cmp	r2, r3
 8011776:	d001      	beq.n	801177c <find_volume+0x204>
 8011778:	230d      	movs	r3, #13
 801177a:	e17d      	b.n	8011a78 <find_volume+0x500>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 801177c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801177e:	333c      	adds	r3, #60	; 0x3c
 8011780:	3316      	adds	r3, #22
 8011782:	4618      	mov	r0, r3
 8011784:	f7fd ff66 	bl	800f654 <ld_word>
 8011788:	4603      	mov	r3, r0
 801178a:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 801178c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801178e:	2b00      	cmp	r3, #0
 8011790:	d106      	bne.n	80117a0 <find_volume+0x228>
 8011792:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011794:	333c      	adds	r3, #60	; 0x3c
 8011796:	3324      	adds	r3, #36	; 0x24
 8011798:	4618      	mov	r0, r3
 801179a:	f7fd ff73 	bl	800f684 <ld_dword>
 801179e:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 80117a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80117a2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80117a4:	625a      	str	r2, [r3, #36]	; 0x24

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80117a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80117a8:	f893 204c 	ldrb.w	r2, [r3, #76]	; 0x4c
 80117ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80117ae:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80117b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80117b2:	789b      	ldrb	r3, [r3, #2]
 80117b4:	2b01      	cmp	r3, #1
 80117b6:	d005      	beq.n	80117c4 <find_volume+0x24c>
 80117b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80117ba:	789b      	ldrb	r3, [r3, #2]
 80117bc:	2b02      	cmp	r3, #2
 80117be:	d001      	beq.n	80117c4 <find_volume+0x24c>
 80117c0:	230d      	movs	r3, #13
 80117c2:	e159      	b.n	8011a78 <find_volume+0x500>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80117c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80117c6:	789b      	ldrb	r3, [r3, #2]
 80117c8:	461a      	mov	r2, r3
 80117ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80117cc:	fb02 f303 	mul.w	r3, r2, r3
 80117d0:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80117d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80117d4:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 80117d8:	b29a      	uxth	r2, r3
 80117da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80117dc:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80117de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80117e0:	895b      	ldrh	r3, [r3, #10]
 80117e2:	2b00      	cmp	r3, #0
 80117e4:	d008      	beq.n	80117f8 <find_volume+0x280>
 80117e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80117e8:	895b      	ldrh	r3, [r3, #10]
 80117ea:	461a      	mov	r2, r3
 80117ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80117ee:	895b      	ldrh	r3, [r3, #10]
 80117f0:	3b01      	subs	r3, #1
 80117f2:	4013      	ands	r3, r2
 80117f4:	2b00      	cmp	r3, #0
 80117f6:	d001      	beq.n	80117fc <find_volume+0x284>
 80117f8:	230d      	movs	r3, #13
 80117fa:	e13d      	b.n	8011a78 <find_volume+0x500>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80117fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80117fe:	333c      	adds	r3, #60	; 0x3c
 8011800:	3311      	adds	r3, #17
 8011802:	4618      	mov	r0, r3
 8011804:	f7fd ff26 	bl	800f654 <ld_word>
 8011808:	4603      	mov	r3, r0
 801180a:	461a      	mov	r2, r3
 801180c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801180e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8011810:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011812:	891b      	ldrh	r3, [r3, #8]
 8011814:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011816:	8992      	ldrh	r2, [r2, #12]
 8011818:	0952      	lsrs	r2, r2, #5
 801181a:	b292      	uxth	r2, r2
 801181c:	fbb3 f1f2 	udiv	r1, r3, r2
 8011820:	fb02 f201 	mul.w	r2, r2, r1
 8011824:	1a9b      	subs	r3, r3, r2
 8011826:	b29b      	uxth	r3, r3
 8011828:	2b00      	cmp	r3, #0
 801182a:	d003      	beq.n	8011834 <find_volume+0x2bc>
 801182c:	230d      	movs	r3, #13
 801182e:	e123      	b.n	8011a78 <find_volume+0x500>
 8011830:	200027b8 	.word	0x200027b8

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8011834:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011836:	333c      	adds	r3, #60	; 0x3c
 8011838:	3313      	adds	r3, #19
 801183a:	4618      	mov	r0, r3
 801183c:	f7fd ff0a 	bl	800f654 <ld_word>
 8011840:	4603      	mov	r3, r0
 8011842:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8011844:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011846:	2b00      	cmp	r3, #0
 8011848:	d106      	bne.n	8011858 <find_volume+0x2e0>
 801184a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801184c:	333c      	adds	r3, #60	; 0x3c
 801184e:	3320      	adds	r3, #32
 8011850:	4618      	mov	r0, r3
 8011852:	f7fd ff17 	bl	800f684 <ld_dword>
 8011856:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8011858:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801185a:	333c      	adds	r3, #60	; 0x3c
 801185c:	330e      	adds	r3, #14
 801185e:	4618      	mov	r0, r3
 8011860:	f7fd fef8 	bl	800f654 <ld_word>
 8011864:	4603      	mov	r3, r0
 8011866:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8011868:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801186a:	2b00      	cmp	r3, #0
 801186c:	d101      	bne.n	8011872 <find_volume+0x2fa>
 801186e:	230d      	movs	r3, #13
 8011870:	e102      	b.n	8011a78 <find_volume+0x500>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8011872:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8011874:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011876:	4413      	add	r3, r2
 8011878:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801187a:	8911      	ldrh	r1, [r2, #8]
 801187c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801187e:	8992      	ldrh	r2, [r2, #12]
 8011880:	0952      	lsrs	r2, r2, #5
 8011882:	b292      	uxth	r2, r2
 8011884:	fbb1 f2f2 	udiv	r2, r1, r2
 8011888:	b292      	uxth	r2, r2
 801188a:	4413      	add	r3, r2
 801188c:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 801188e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8011890:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011892:	429a      	cmp	r2, r3
 8011894:	d201      	bcs.n	801189a <find_volume+0x322>
 8011896:	230d      	movs	r3, #13
 8011898:	e0ee      	b.n	8011a78 <find_volume+0x500>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 801189a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801189c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801189e:	1ad3      	subs	r3, r2, r3
 80118a0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80118a2:	8952      	ldrh	r2, [r2, #10]
 80118a4:	fbb3 f3f2 	udiv	r3, r3, r2
 80118a8:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80118aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118ac:	2b00      	cmp	r3, #0
 80118ae:	d101      	bne.n	80118b4 <find_volume+0x33c>
 80118b0:	230d      	movs	r3, #13
 80118b2:	e0e1      	b.n	8011a78 <find_volume+0x500>
		fmt = FS_FAT32;
 80118b4:	2303      	movs	r3, #3
 80118b6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80118ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118bc:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80118c0:	4293      	cmp	r3, r2
 80118c2:	d802      	bhi.n	80118ca <find_volume+0x352>
 80118c4:	2302      	movs	r3, #2
 80118c6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80118ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118cc:	f640 72f5 	movw	r2, #4085	; 0xff5
 80118d0:	4293      	cmp	r3, r2
 80118d2:	d802      	bhi.n	80118da <find_volume+0x362>
 80118d4:	2301      	movs	r3, #1
 80118d6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80118da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118dc:	1c9a      	adds	r2, r3, #2
 80118de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80118e0:	621a      	str	r2, [r3, #32]
		fs->volbase = bsect;							/* Volume start sector */
 80118e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80118e4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80118e6:	629a      	str	r2, [r3, #40]	; 0x28
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80118e8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80118ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80118ec:	441a      	add	r2, r3
 80118ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80118f0:	62da      	str	r2, [r3, #44]	; 0x2c
		fs->database = bsect + sysect;					/* Data start sector */
 80118f2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80118f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80118f6:	441a      	add	r2, r3
 80118f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80118fa:	635a      	str	r2, [r3, #52]	; 0x34
		if (fmt == FS_FAT32) {
 80118fc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011900:	2b03      	cmp	r3, #3
 8011902:	d11e      	bne.n	8011942 <find_volume+0x3ca>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8011904:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011906:	333c      	adds	r3, #60	; 0x3c
 8011908:	332a      	adds	r3, #42	; 0x2a
 801190a:	4618      	mov	r0, r3
 801190c:	f7fd fea2 	bl	800f654 <ld_word>
 8011910:	4603      	mov	r3, r0
 8011912:	2b00      	cmp	r3, #0
 8011914:	d001      	beq.n	801191a <find_volume+0x3a2>
 8011916:	230d      	movs	r3, #13
 8011918:	e0ae      	b.n	8011a78 <find_volume+0x500>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 801191a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801191c:	891b      	ldrh	r3, [r3, #8]
 801191e:	2b00      	cmp	r3, #0
 8011920:	d001      	beq.n	8011926 <find_volume+0x3ae>
 8011922:	230d      	movs	r3, #13
 8011924:	e0a8      	b.n	8011a78 <find_volume+0x500>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8011926:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011928:	333c      	adds	r3, #60	; 0x3c
 801192a:	332c      	adds	r3, #44	; 0x2c
 801192c:	4618      	mov	r0, r3
 801192e:	f7fd fea9 	bl	800f684 <ld_dword>
 8011932:	4602      	mov	r2, r0
 8011934:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011936:	631a      	str	r2, [r3, #48]	; 0x30
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8011938:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801193a:	6a1b      	ldr	r3, [r3, #32]
 801193c:	009b      	lsls	r3, r3, #2
 801193e:	647b      	str	r3, [r7, #68]	; 0x44
 8011940:	e01f      	b.n	8011982 <find_volume+0x40a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8011942:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011944:	891b      	ldrh	r3, [r3, #8]
 8011946:	2b00      	cmp	r3, #0
 8011948:	d101      	bne.n	801194e <find_volume+0x3d6>
 801194a:	230d      	movs	r3, #13
 801194c:	e094      	b.n	8011a78 <find_volume+0x500>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 801194e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011950:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011952:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011954:	441a      	add	r2, r3
 8011956:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011958:	631a      	str	r2, [r3, #48]	; 0x30
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 801195a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801195e:	2b02      	cmp	r3, #2
 8011960:	d103      	bne.n	801196a <find_volume+0x3f2>
 8011962:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011964:	6a1b      	ldr	r3, [r3, #32]
 8011966:	005b      	lsls	r3, r3, #1
 8011968:	e00a      	b.n	8011980 <find_volume+0x408>
 801196a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801196c:	6a1a      	ldr	r2, [r3, #32]
 801196e:	4613      	mov	r3, r2
 8011970:	005b      	lsls	r3, r3, #1
 8011972:	4413      	add	r3, r2
 8011974:	085a      	lsrs	r2, r3, #1
 8011976:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011978:	6a1b      	ldr	r3, [r3, #32]
 801197a:	f003 0301 	and.w	r3, r3, #1
 801197e:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8011980:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8011982:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011984:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011986:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011988:	899b      	ldrh	r3, [r3, #12]
 801198a:	4619      	mov	r1, r3
 801198c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801198e:	440b      	add	r3, r1
 8011990:	3b01      	subs	r3, #1
 8011992:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8011994:	8989      	ldrh	r1, [r1, #12]
 8011996:	fbb3 f3f1 	udiv	r3, r3, r1
 801199a:	429a      	cmp	r2, r3
 801199c:	d201      	bcs.n	80119a2 <find_volume+0x42a>
 801199e:	230d      	movs	r3, #13
 80119a0:	e06a      	b.n	8011a78 <find_volume+0x500>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80119a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80119a4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80119a8:	61da      	str	r2, [r3, #28]
 80119aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80119ac:	69da      	ldr	r2, [r3, #28]
 80119ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80119b0:	619a      	str	r2, [r3, #24]
		fs->fsi_flag = 0x80;
 80119b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80119b4:	2280      	movs	r2, #128	; 0x80
 80119b6:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80119b8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80119bc:	2b03      	cmp	r3, #3
 80119be:	d149      	bne.n	8011a54 <find_volume+0x4dc>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80119c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80119c2:	333c      	adds	r3, #60	; 0x3c
 80119c4:	3330      	adds	r3, #48	; 0x30
 80119c6:	4618      	mov	r0, r3
 80119c8:	f7fd fe44 	bl	800f654 <ld_word>
 80119cc:	4603      	mov	r3, r0
 80119ce:	2b01      	cmp	r3, #1
 80119d0:	d140      	bne.n	8011a54 <find_volume+0x4dc>
			&& move_window(fs, bsect + 1) == FR_OK)
 80119d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80119d4:	3301      	adds	r3, #1
 80119d6:	4619      	mov	r1, r3
 80119d8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80119da:	f7fe f91d 	bl	800fc18 <move_window>
 80119de:	4603      	mov	r3, r0
 80119e0:	2b00      	cmp	r3, #0
 80119e2:	d137      	bne.n	8011a54 <find_volume+0x4dc>
		{
			fs->fsi_flag = 0;
 80119e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80119e6:	2200      	movs	r2, #0
 80119e8:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80119ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80119ec:	333c      	adds	r3, #60	; 0x3c
 80119ee:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80119f2:	4618      	mov	r0, r3
 80119f4:	f7fd fe2e 	bl	800f654 <ld_word>
 80119f8:	4603      	mov	r3, r0
 80119fa:	461a      	mov	r2, r3
 80119fc:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8011a00:	429a      	cmp	r2, r3
 8011a02:	d127      	bne.n	8011a54 <find_volume+0x4dc>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8011a04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011a06:	333c      	adds	r3, #60	; 0x3c
 8011a08:	4618      	mov	r0, r3
 8011a0a:	f7fd fe3b 	bl	800f684 <ld_dword>
 8011a0e:	4603      	mov	r3, r0
 8011a10:	4a1b      	ldr	r2, [pc, #108]	; (8011a80 <find_volume+0x508>)
 8011a12:	4293      	cmp	r3, r2
 8011a14:	d11e      	bne.n	8011a54 <find_volume+0x4dc>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8011a16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011a18:	333c      	adds	r3, #60	; 0x3c
 8011a1a:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8011a1e:	4618      	mov	r0, r3
 8011a20:	f7fd fe30 	bl	800f684 <ld_dword>
 8011a24:	4603      	mov	r3, r0
 8011a26:	4a17      	ldr	r2, [pc, #92]	; (8011a84 <find_volume+0x50c>)
 8011a28:	4293      	cmp	r3, r2
 8011a2a:	d113      	bne.n	8011a54 <find_volume+0x4dc>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8011a2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011a2e:	333c      	adds	r3, #60	; 0x3c
 8011a30:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8011a34:	4618      	mov	r0, r3
 8011a36:	f7fd fe25 	bl	800f684 <ld_dword>
 8011a3a:	4602      	mov	r2, r0
 8011a3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011a3e:	61da      	str	r2, [r3, #28]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8011a40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011a42:	333c      	adds	r3, #60	; 0x3c
 8011a44:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8011a48:	4618      	mov	r0, r3
 8011a4a:	f7fd fe1b 	bl	800f684 <ld_dword>
 8011a4e:	4602      	mov	r2, r0
 8011a50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011a52:	619a      	str	r2, [r3, #24]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8011a54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011a56:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8011a5a:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8011a5c:	4b0a      	ldr	r3, [pc, #40]	; (8011a88 <find_volume+0x510>)
 8011a5e:	881b      	ldrh	r3, [r3, #0]
 8011a60:	3301      	adds	r3, #1
 8011a62:	b29a      	uxth	r2, r3
 8011a64:	4b08      	ldr	r3, [pc, #32]	; (8011a88 <find_volume+0x510>)
 8011a66:	801a      	strh	r2, [r3, #0]
 8011a68:	4b07      	ldr	r3, [pc, #28]	; (8011a88 <find_volume+0x510>)
 8011a6a:	881a      	ldrh	r2, [r3, #0]
 8011a6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011a6e:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8011a70:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8011a72:	f7fe f869 	bl	800fb48 <clear_lock>
#endif
	return FR_OK;
 8011a76:	2300      	movs	r3, #0
}
 8011a78:	4618      	mov	r0, r3
 8011a7a:	3758      	adds	r7, #88	; 0x58
 8011a7c:	46bd      	mov	sp, r7
 8011a7e:	bd80      	pop	{r7, pc}
 8011a80:	41615252 	.word	0x41615252
 8011a84:	61417272 	.word	0x61417272
 8011a88:	200027bc 	.word	0x200027bc

08011a8c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8011a8c:	b580      	push	{r7, lr}
 8011a8e:	b084      	sub	sp, #16
 8011a90:	af00      	add	r7, sp, #0
 8011a92:	6078      	str	r0, [r7, #4]
 8011a94:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8011a96:	2309      	movs	r3, #9
 8011a98:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8011a9a:	687b      	ldr	r3, [r7, #4]
 8011a9c:	2b00      	cmp	r3, #0
 8011a9e:	d02e      	beq.n	8011afe <validate+0x72>
 8011aa0:	687b      	ldr	r3, [r7, #4]
 8011aa2:	681b      	ldr	r3, [r3, #0]
 8011aa4:	2b00      	cmp	r3, #0
 8011aa6:	d02a      	beq.n	8011afe <validate+0x72>
 8011aa8:	687b      	ldr	r3, [r7, #4]
 8011aaa:	681b      	ldr	r3, [r3, #0]
 8011aac:	781b      	ldrb	r3, [r3, #0]
 8011aae:	2b00      	cmp	r3, #0
 8011ab0:	d025      	beq.n	8011afe <validate+0x72>
 8011ab2:	687b      	ldr	r3, [r7, #4]
 8011ab4:	889a      	ldrh	r2, [r3, #4]
 8011ab6:	687b      	ldr	r3, [r7, #4]
 8011ab8:	681b      	ldr	r3, [r3, #0]
 8011aba:	88db      	ldrh	r3, [r3, #6]
 8011abc:	429a      	cmp	r2, r3
 8011abe:	d11e      	bne.n	8011afe <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 8011ac0:	687b      	ldr	r3, [r7, #4]
 8011ac2:	681b      	ldr	r3, [r3, #0]
 8011ac4:	4618      	mov	r0, r3
 8011ac6:	f7fd fec5 	bl	800f854 <lock_fs>
 8011aca:	4603      	mov	r3, r0
 8011acc:	2b00      	cmp	r3, #0
 8011ace:	d014      	beq.n	8011afa <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8011ad0:	687b      	ldr	r3, [r7, #4]
 8011ad2:	681b      	ldr	r3, [r3, #0]
 8011ad4:	785b      	ldrb	r3, [r3, #1]
 8011ad6:	4618      	mov	r0, r3
 8011ad8:	f7fd fd1e 	bl	800f518 <disk_status>
 8011adc:	4603      	mov	r3, r0
 8011ade:	f003 0301 	and.w	r3, r3, #1
 8011ae2:	2b00      	cmp	r3, #0
 8011ae4:	d102      	bne.n	8011aec <validate+0x60>
				res = FR_OK;
 8011ae6:	2300      	movs	r3, #0
 8011ae8:	73fb      	strb	r3, [r7, #15]
 8011aea:	e008      	b.n	8011afe <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 8011aec:	687b      	ldr	r3, [r7, #4]
 8011aee:	681b      	ldr	r3, [r3, #0]
 8011af0:	2100      	movs	r1, #0
 8011af2:	4618      	mov	r0, r3
 8011af4:	f7fd fec4 	bl	800f880 <unlock_fs>
 8011af8:	e001      	b.n	8011afe <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 8011afa:	230f      	movs	r3, #15
 8011afc:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8011afe:	7bfb      	ldrb	r3, [r7, #15]
 8011b00:	2b00      	cmp	r3, #0
 8011b02:	d102      	bne.n	8011b0a <validate+0x7e>
 8011b04:	687b      	ldr	r3, [r7, #4]
 8011b06:	681b      	ldr	r3, [r3, #0]
 8011b08:	e000      	b.n	8011b0c <validate+0x80>
 8011b0a:	2300      	movs	r3, #0
 8011b0c:	683a      	ldr	r2, [r7, #0]
 8011b0e:	6013      	str	r3, [r2, #0]
	return res;
 8011b10:	7bfb      	ldrb	r3, [r7, #15]
}
 8011b12:	4618      	mov	r0, r3
 8011b14:	3710      	adds	r7, #16
 8011b16:	46bd      	mov	sp, r7
 8011b18:	bd80      	pop	{r7, pc}
	...

08011b1c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8011b1c:	b580      	push	{r7, lr}
 8011b1e:	b088      	sub	sp, #32
 8011b20:	af00      	add	r7, sp, #0
 8011b22:	60f8      	str	r0, [r7, #12]
 8011b24:	60b9      	str	r1, [r7, #8]
 8011b26:	4613      	mov	r3, r2
 8011b28:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8011b2a:	68bb      	ldr	r3, [r7, #8]
 8011b2c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8011b2e:	f107 0310 	add.w	r3, r7, #16
 8011b32:	4618      	mov	r0, r3
 8011b34:	f7ff fc86 	bl	8011444 <get_ldnumber>
 8011b38:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8011b3a:	69fb      	ldr	r3, [r7, #28]
 8011b3c:	2b00      	cmp	r3, #0
 8011b3e:	da01      	bge.n	8011b44 <f_mount+0x28>
 8011b40:	230b      	movs	r3, #11
 8011b42:	e048      	b.n	8011bd6 <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8011b44:	4a26      	ldr	r2, [pc, #152]	; (8011be0 <f_mount+0xc4>)
 8011b46:	69fb      	ldr	r3, [r7, #28]
 8011b48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011b4c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8011b4e:	69bb      	ldr	r3, [r7, #24]
 8011b50:	2b00      	cmp	r3, #0
 8011b52:	d00f      	beq.n	8011b74 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8011b54:	69b8      	ldr	r0, [r7, #24]
 8011b56:	f7fd fff7 	bl	800fb48 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 8011b5a:	69bb      	ldr	r3, [r7, #24]
 8011b5c:	695b      	ldr	r3, [r3, #20]
 8011b5e:	4618      	mov	r0, r3
 8011b60:	f001 f805 	bl	8012b6e <ff_del_syncobj>
 8011b64:	4603      	mov	r3, r0
 8011b66:	2b00      	cmp	r3, #0
 8011b68:	d101      	bne.n	8011b6e <f_mount+0x52>
 8011b6a:	2302      	movs	r3, #2
 8011b6c:	e033      	b.n	8011bd6 <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8011b6e:	69bb      	ldr	r3, [r7, #24]
 8011b70:	2200      	movs	r2, #0
 8011b72:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8011b74:	68fb      	ldr	r3, [r7, #12]
 8011b76:	2b00      	cmp	r3, #0
 8011b78:	d00f      	beq.n	8011b9a <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 8011b7a:	68fb      	ldr	r3, [r7, #12]
 8011b7c:	2200      	movs	r2, #0
 8011b7e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 8011b80:	69fb      	ldr	r3, [r7, #28]
 8011b82:	b2da      	uxtb	r2, r3
 8011b84:	68fb      	ldr	r3, [r7, #12]
 8011b86:	3314      	adds	r3, #20
 8011b88:	4619      	mov	r1, r3
 8011b8a:	4610      	mov	r0, r2
 8011b8c:	f000 ffd4 	bl	8012b38 <ff_cre_syncobj>
 8011b90:	4603      	mov	r3, r0
 8011b92:	2b00      	cmp	r3, #0
 8011b94:	d101      	bne.n	8011b9a <f_mount+0x7e>
 8011b96:	2302      	movs	r3, #2
 8011b98:	e01d      	b.n	8011bd6 <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8011b9a:	68fa      	ldr	r2, [r7, #12]
 8011b9c:	4910      	ldr	r1, [pc, #64]	; (8011be0 <f_mount+0xc4>)
 8011b9e:	69fb      	ldr	r3, [r7, #28]
 8011ba0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8011ba4:	68fb      	ldr	r3, [r7, #12]
 8011ba6:	2b00      	cmp	r3, #0
 8011ba8:	d002      	beq.n	8011bb0 <f_mount+0x94>
 8011baa:	79fb      	ldrb	r3, [r7, #7]
 8011bac:	2b01      	cmp	r3, #1
 8011bae:	d001      	beq.n	8011bb4 <f_mount+0x98>
 8011bb0:	2300      	movs	r3, #0
 8011bb2:	e010      	b.n	8011bd6 <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8011bb4:	f107 010c 	add.w	r1, r7, #12
 8011bb8:	f107 0308 	add.w	r3, r7, #8
 8011bbc:	2200      	movs	r2, #0
 8011bbe:	4618      	mov	r0, r3
 8011bc0:	f7ff fcda 	bl	8011578 <find_volume>
 8011bc4:	4603      	mov	r3, r0
 8011bc6:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8011bc8:	68fb      	ldr	r3, [r7, #12]
 8011bca:	7dfa      	ldrb	r2, [r7, #23]
 8011bcc:	4611      	mov	r1, r2
 8011bce:	4618      	mov	r0, r3
 8011bd0:	f7fd fe56 	bl	800f880 <unlock_fs>
 8011bd4:	7dfb      	ldrb	r3, [r7, #23]
}
 8011bd6:	4618      	mov	r0, r3
 8011bd8:	3720      	adds	r7, #32
 8011bda:	46bd      	mov	sp, r7
 8011bdc:	bd80      	pop	{r7, pc}
 8011bde:	bf00      	nop
 8011be0:	200027b8 	.word	0x200027b8

08011be4 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8011be4:	b580      	push	{r7, lr}
 8011be6:	f5ad 7d1a 	sub.w	sp, sp, #616	; 0x268
 8011bea:	af00      	add	r7, sp, #0
 8011bec:	f107 030c 	add.w	r3, r7, #12
 8011bf0:	6018      	str	r0, [r3, #0]
 8011bf2:	f107 0308 	add.w	r3, r7, #8
 8011bf6:	6019      	str	r1, [r3, #0]
 8011bf8:	1dfb      	adds	r3, r7, #7
 8011bfa:	701a      	strb	r2, [r3, #0]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8011bfc:	f107 030c 	add.w	r3, r7, #12
 8011c00:	681b      	ldr	r3, [r3, #0]
 8011c02:	2b00      	cmp	r3, #0
 8011c04:	d101      	bne.n	8011c0a <f_open+0x26>
 8011c06:	2309      	movs	r3, #9
 8011c08:	e24a      	b.n	80120a0 <f_open+0x4bc>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8011c0a:	1dfb      	adds	r3, r7, #7
 8011c0c:	1dfa      	adds	r2, r7, #7
 8011c0e:	7812      	ldrb	r2, [r2, #0]
 8011c10:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8011c14:	701a      	strb	r2, [r3, #0]
	res = find_volume(&path, &fs, mode);
 8011c16:	1dfb      	adds	r3, r7, #7
 8011c18:	781a      	ldrb	r2, [r3, #0]
 8011c1a:	f507 7105 	add.w	r1, r7, #532	; 0x214
 8011c1e:	f107 0308 	add.w	r3, r7, #8
 8011c22:	4618      	mov	r0, r3
 8011c24:	f7ff fca8 	bl	8011578 <find_volume>
 8011c28:	4603      	mov	r3, r0
 8011c2a:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
	if (res == FR_OK) {
 8011c2e:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 8011c32:	2b00      	cmp	r3, #0
 8011c34:	f040 8221 	bne.w	801207a <f_open+0x496>
		dj.obj.fs = fs;
 8011c38:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8011c3c:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
		INIT_NAMBUF(fs);
 8011c40:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8011c44:	f107 0214 	add.w	r2, r7, #20
 8011c48:	611a      	str	r2, [r3, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 8011c4a:	f107 0308 	add.w	r3, r7, #8
 8011c4e:	681a      	ldr	r2, [r3, #0]
 8011c50:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8011c54:	4611      	mov	r1, r2
 8011c56:	4618      	mov	r0, r3
 8011c58:	f7ff fb7e 	bl	8011358 <follow_path>
 8011c5c:	4603      	mov	r3, r0
 8011c5e:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8011c62:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 8011c66:	2b00      	cmp	r3, #0
 8011c68:	d11b      	bne.n	8011ca2 <f_open+0xbe>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8011c6a:	f897 3247 	ldrb.w	r3, [r7, #583]	; 0x247
 8011c6e:	b25b      	sxtb	r3, r3
 8011c70:	2b00      	cmp	r3, #0
 8011c72:	da03      	bge.n	8011c7c <f_open+0x98>
				res = FR_INVALID_NAME;
 8011c74:	2306      	movs	r3, #6
 8011c76:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
 8011c7a:	e012      	b.n	8011ca2 <f_open+0xbe>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8011c7c:	1dfb      	adds	r3, r7, #7
 8011c7e:	781b      	ldrb	r3, [r3, #0]
 8011c80:	f023 0301 	bic.w	r3, r3, #1
 8011c84:	2b00      	cmp	r3, #0
 8011c86:	bf14      	ite	ne
 8011c88:	2301      	movne	r3, #1
 8011c8a:	2300      	moveq	r3, #0
 8011c8c:	b2db      	uxtb	r3, r3
 8011c8e:	461a      	mov	r2, r3
 8011c90:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8011c94:	4611      	mov	r1, r2
 8011c96:	4618      	mov	r0, r3
 8011c98:	f7fd fe0e 	bl	800f8b8 <chk_lock>
 8011c9c:	4603      	mov	r3, r0
 8011c9e:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8011ca2:	1dfb      	adds	r3, r7, #7
 8011ca4:	781b      	ldrb	r3, [r3, #0]
 8011ca6:	f003 031c 	and.w	r3, r3, #28
 8011caa:	2b00      	cmp	r3, #0
 8011cac:	f000 809b 	beq.w	8011de6 <f_open+0x202>
			if (res != FR_OK) {					/* No file, create new */
 8011cb0:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 8011cb4:	2b00      	cmp	r3, #0
 8011cb6:	d019      	beq.n	8011cec <f_open+0x108>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8011cb8:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 8011cbc:	2b04      	cmp	r3, #4
 8011cbe:	d10e      	bne.n	8011cde <f_open+0xfa>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8011cc0:	f7fd fe56 	bl	800f970 <enq_lock>
 8011cc4:	4603      	mov	r3, r0
 8011cc6:	2b00      	cmp	r3, #0
 8011cc8:	d006      	beq.n	8011cd8 <f_open+0xf4>
 8011cca:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8011cce:	4618      	mov	r0, r3
 8011cd0:	f7fe ffb4 	bl	8010c3c <dir_register>
 8011cd4:	4603      	mov	r3, r0
 8011cd6:	e000      	b.n	8011cda <f_open+0xf6>
 8011cd8:	2312      	movs	r3, #18
 8011cda:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8011cde:	1dfb      	adds	r3, r7, #7
 8011ce0:	1dfa      	adds	r2, r7, #7
 8011ce2:	7812      	ldrb	r2, [r2, #0]
 8011ce4:	f042 0208 	orr.w	r2, r2, #8
 8011ce8:	701a      	strb	r2, [r3, #0]
 8011cea:	e012      	b.n	8011d12 <f_open+0x12e>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8011cec:	f897 321e 	ldrb.w	r3, [r7, #542]	; 0x21e
 8011cf0:	f003 0311 	and.w	r3, r3, #17
 8011cf4:	2b00      	cmp	r3, #0
 8011cf6:	d003      	beq.n	8011d00 <f_open+0x11c>
					res = FR_DENIED;
 8011cf8:	2307      	movs	r3, #7
 8011cfa:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
 8011cfe:	e008      	b.n	8011d12 <f_open+0x12e>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8011d00:	1dfb      	adds	r3, r7, #7
 8011d02:	781b      	ldrb	r3, [r3, #0]
 8011d04:	f003 0304 	and.w	r3, r3, #4
 8011d08:	2b00      	cmp	r3, #0
 8011d0a:	d002      	beq.n	8011d12 <f_open+0x12e>
 8011d0c:	2308      	movs	r3, #8
 8011d0e:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8011d12:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 8011d16:	2b00      	cmp	r3, #0
 8011d18:	f040 8082 	bne.w	8011e20 <f_open+0x23c>
 8011d1c:	1dfb      	adds	r3, r7, #7
 8011d1e:	781b      	ldrb	r3, [r3, #0]
 8011d20:	f003 0308 	and.w	r3, r3, #8
 8011d24:	2b00      	cmp	r3, #0
 8011d26:	d07b      	beq.n	8011e20 <f_open+0x23c>
				dw = GET_FATTIME();
 8011d28:	f7fb ff04 	bl	800db34 <get_fattime>
 8011d2c:	f8c7 0258 	str.w	r0, [r7, #600]	; 0x258
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8011d30:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 8011d34:	330e      	adds	r3, #14
 8011d36:	f8d7 1258 	ldr.w	r1, [r7, #600]	; 0x258
 8011d3a:	4618      	mov	r0, r3
 8011d3c:	f7fd fce0 	bl	800f700 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8011d40:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 8011d44:	3316      	adds	r3, #22
 8011d46:	f8d7 1258 	ldr.w	r1, [r7, #600]	; 0x258
 8011d4a:	4618      	mov	r0, r3
 8011d4c:	f7fd fcd8 	bl	800f700 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8011d50:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 8011d54:	330b      	adds	r3, #11
 8011d56:	2220      	movs	r2, #32
 8011d58:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8011d5a:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8011d5e:	f8d7 2238 	ldr.w	r2, [r7, #568]	; 0x238
 8011d62:	4611      	mov	r1, r2
 8011d64:	4618      	mov	r0, r3
 8011d66:	f7fe fcdf 	bl	8010728 <ld_clust>
 8011d6a:	f8c7 0254 	str.w	r0, [r7, #596]	; 0x254
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8011d6e:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8011d72:	f8d7 1238 	ldr.w	r1, [r7, #568]	; 0x238
 8011d76:	2200      	movs	r2, #0
 8011d78:	4618      	mov	r0, r3
 8011d7a:	f7fe fcf4 	bl	8010766 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8011d7e:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 8011d82:	331c      	adds	r3, #28
 8011d84:	2100      	movs	r1, #0
 8011d86:	4618      	mov	r0, r3
 8011d88:	f7fd fcba 	bl	800f700 <st_dword>
					fs->wflag = 1;
 8011d8c:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8011d90:	2201      	movs	r2, #1
 8011d92:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8011d94:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 8011d98:	2b00      	cmp	r3, #0
 8011d9a:	d041      	beq.n	8011e20 <f_open+0x23c>
						dw = fs->winsect;
 8011d9c:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8011da0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011da2:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
						res = remove_chain(&dj.obj, cl, 0);
 8011da6:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8011daa:	2200      	movs	r2, #0
 8011dac:	f8d7 1254 	ldr.w	r1, [r7, #596]	; 0x254
 8011db0:	4618      	mov	r0, r3
 8011db2:	f7fe f9de 	bl	8010172 <remove_chain>
 8011db6:	4603      	mov	r3, r0
 8011db8:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
						if (res == FR_OK) {
 8011dbc:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 8011dc0:	2b00      	cmp	r3, #0
 8011dc2:	d12d      	bne.n	8011e20 <f_open+0x23c>
							res = move_window(fs, dw);
 8011dc4:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8011dc8:	f8d7 1258 	ldr.w	r1, [r7, #600]	; 0x258
 8011dcc:	4618      	mov	r0, r3
 8011dce:	f7fd ff23 	bl	800fc18 <move_window>
 8011dd2:	4603      	mov	r3, r0
 8011dd4:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8011dd8:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8011ddc:	f8d7 2254 	ldr.w	r2, [r7, #596]	; 0x254
 8011de0:	3a01      	subs	r2, #1
 8011de2:	619a      	str	r2, [r3, #24]
 8011de4:	e01c      	b.n	8011e20 <f_open+0x23c>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8011de6:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 8011dea:	2b00      	cmp	r3, #0
 8011dec:	d118      	bne.n	8011e20 <f_open+0x23c>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8011dee:	f897 321e 	ldrb.w	r3, [r7, #542]	; 0x21e
 8011df2:	f003 0310 	and.w	r3, r3, #16
 8011df6:	2b00      	cmp	r3, #0
 8011df8:	d003      	beq.n	8011e02 <f_open+0x21e>
					res = FR_NO_FILE;
 8011dfa:	2304      	movs	r3, #4
 8011dfc:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
 8011e00:	e00e      	b.n	8011e20 <f_open+0x23c>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8011e02:	1dfb      	adds	r3, r7, #7
 8011e04:	781b      	ldrb	r3, [r3, #0]
 8011e06:	f003 0302 	and.w	r3, r3, #2
 8011e0a:	2b00      	cmp	r3, #0
 8011e0c:	d008      	beq.n	8011e20 <f_open+0x23c>
 8011e0e:	f897 321e 	ldrb.w	r3, [r7, #542]	; 0x21e
 8011e12:	f003 0301 	and.w	r3, r3, #1
 8011e16:	2b00      	cmp	r3, #0
 8011e18:	d002      	beq.n	8011e20 <f_open+0x23c>
						res = FR_DENIED;
 8011e1a:	2307      	movs	r3, #7
 8011e1c:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
					}
				}
			}
		}
		if (res == FR_OK) {
 8011e20:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 8011e24:	2b00      	cmp	r3, #0
 8011e26:	d136      	bne.n	8011e96 <f_open+0x2b2>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8011e28:	1dfb      	adds	r3, r7, #7
 8011e2a:	781b      	ldrb	r3, [r3, #0]
 8011e2c:	f003 0308 	and.w	r3, r3, #8
 8011e30:	2b00      	cmp	r3, #0
 8011e32:	d005      	beq.n	8011e40 <f_open+0x25c>
				mode |= FA_MODIFIED;
 8011e34:	1dfb      	adds	r3, r7, #7
 8011e36:	1dfa      	adds	r2, r7, #7
 8011e38:	7812      	ldrb	r2, [r2, #0]
 8011e3a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8011e3e:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8011e40:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8011e44:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011e46:	f107 030c 	add.w	r3, r7, #12
 8011e4a:	681b      	ldr	r3, [r3, #0]
 8011e4c:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8011e4e:	f8d7 2238 	ldr.w	r2, [r7, #568]	; 0x238
 8011e52:	f107 030c 	add.w	r3, r7, #12
 8011e56:	681b      	ldr	r3, [r3, #0]
 8011e58:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8011e5a:	1dfb      	adds	r3, r7, #7
 8011e5c:	781b      	ldrb	r3, [r3, #0]
 8011e5e:	f023 0301 	bic.w	r3, r3, #1
 8011e62:	2b00      	cmp	r3, #0
 8011e64:	bf14      	ite	ne
 8011e66:	2301      	movne	r3, #1
 8011e68:	2300      	moveq	r3, #0
 8011e6a:	b2db      	uxtb	r3, r3
 8011e6c:	461a      	mov	r2, r3
 8011e6e:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8011e72:	4611      	mov	r1, r2
 8011e74:	4618      	mov	r0, r3
 8011e76:	f7fd fd9d 	bl	800f9b4 <inc_lock>
 8011e7a:	4602      	mov	r2, r0
 8011e7c:	f107 030c 	add.w	r3, r7, #12
 8011e80:	681b      	ldr	r3, [r3, #0]
 8011e82:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8011e84:	f107 030c 	add.w	r3, r7, #12
 8011e88:	681b      	ldr	r3, [r3, #0]
 8011e8a:	691b      	ldr	r3, [r3, #16]
 8011e8c:	2b00      	cmp	r3, #0
 8011e8e:	d102      	bne.n	8011e96 <f_open+0x2b2>
 8011e90:	2302      	movs	r3, #2
 8011e92:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
				}
			}
		}
#endif

		if (res == FR_OK) {
 8011e96:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 8011e9a:	2b00      	cmp	r3, #0
 8011e9c:	f040 80ed 	bne.w	801207a <f_open+0x496>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8011ea0:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8011ea4:	f8d7 2238 	ldr.w	r2, [r7, #568]	; 0x238
 8011ea8:	4611      	mov	r1, r2
 8011eaa:	4618      	mov	r0, r3
 8011eac:	f7fe fc3c 	bl	8010728 <ld_clust>
 8011eb0:	4602      	mov	r2, r0
 8011eb2:	f107 030c 	add.w	r3, r7, #12
 8011eb6:	681b      	ldr	r3, [r3, #0]
 8011eb8:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8011eba:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 8011ebe:	331c      	adds	r3, #28
 8011ec0:	4618      	mov	r0, r3
 8011ec2:	f7fd fbdf 	bl	800f684 <ld_dword>
 8011ec6:	4602      	mov	r2, r0
 8011ec8:	f107 030c 	add.w	r3, r7, #12
 8011ecc:	681b      	ldr	r3, [r3, #0]
 8011ece:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8011ed0:	f107 030c 	add.w	r3, r7, #12
 8011ed4:	681b      	ldr	r3, [r3, #0]
 8011ed6:	2200      	movs	r2, #0
 8011ed8:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8011eda:	f8d7 2214 	ldr.w	r2, [r7, #532]	; 0x214
 8011ede:	f107 030c 	add.w	r3, r7, #12
 8011ee2:	681b      	ldr	r3, [r3, #0]
 8011ee4:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8011ee6:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8011eea:	88da      	ldrh	r2, [r3, #6]
 8011eec:	f107 030c 	add.w	r3, r7, #12
 8011ef0:	681b      	ldr	r3, [r3, #0]
 8011ef2:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8011ef4:	f107 030c 	add.w	r3, r7, #12
 8011ef8:	681b      	ldr	r3, [r3, #0]
 8011efa:	1dfa      	adds	r2, r7, #7
 8011efc:	7812      	ldrb	r2, [r2, #0]
 8011efe:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8011f00:	f107 030c 	add.w	r3, r7, #12
 8011f04:	681b      	ldr	r3, [r3, #0]
 8011f06:	2200      	movs	r2, #0
 8011f08:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8011f0a:	f107 030c 	add.w	r3, r7, #12
 8011f0e:	681b      	ldr	r3, [r3, #0]
 8011f10:	2200      	movs	r2, #0
 8011f12:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8011f14:	f107 030c 	add.w	r3, r7, #12
 8011f18:	681b      	ldr	r3, [r3, #0]
 8011f1a:	2200      	movs	r2, #0
 8011f1c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8011f1e:	f107 030c 	add.w	r3, r7, #12
 8011f22:	681b      	ldr	r3, [r3, #0]
 8011f24:	3330      	adds	r3, #48	; 0x30
 8011f26:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8011f2a:	2100      	movs	r1, #0
 8011f2c:	4618      	mov	r0, r3
 8011f2e:	f7fd fc34 	bl	800f79a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8011f32:	1dfb      	adds	r3, r7, #7
 8011f34:	781b      	ldrb	r3, [r3, #0]
 8011f36:	f003 0320 	and.w	r3, r3, #32
 8011f3a:	2b00      	cmp	r3, #0
 8011f3c:	f000 809d 	beq.w	801207a <f_open+0x496>
 8011f40:	f107 030c 	add.w	r3, r7, #12
 8011f44:	681b      	ldr	r3, [r3, #0]
 8011f46:	68db      	ldr	r3, [r3, #12]
 8011f48:	2b00      	cmp	r3, #0
 8011f4a:	f000 8096 	beq.w	801207a <f_open+0x496>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8011f4e:	f107 030c 	add.w	r3, r7, #12
 8011f52:	681b      	ldr	r3, [r3, #0]
 8011f54:	68da      	ldr	r2, [r3, #12]
 8011f56:	f107 030c 	add.w	r3, r7, #12
 8011f5a:	681b      	ldr	r3, [r3, #0]
 8011f5c:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8011f5e:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8011f62:	895b      	ldrh	r3, [r3, #10]
 8011f64:	461a      	mov	r2, r3
 8011f66:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8011f6a:	899b      	ldrh	r3, [r3, #12]
 8011f6c:	fb03 f302 	mul.w	r3, r3, r2
 8011f70:	f8c7 3250 	str.w	r3, [r7, #592]	; 0x250
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8011f74:	f107 030c 	add.w	r3, r7, #12
 8011f78:	681b      	ldr	r3, [r3, #0]
 8011f7a:	689b      	ldr	r3, [r3, #8]
 8011f7c:	f8c7 3260 	str.w	r3, [r7, #608]	; 0x260
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8011f80:	f107 030c 	add.w	r3, r7, #12
 8011f84:	681b      	ldr	r3, [r3, #0]
 8011f86:	68db      	ldr	r3, [r3, #12]
 8011f88:	f8c7 325c 	str.w	r3, [r7, #604]	; 0x25c
 8011f8c:	e01f      	b.n	8011fce <f_open+0x3ea>
					clst = get_fat(&fp->obj, clst);
 8011f8e:	f107 030c 	add.w	r3, r7, #12
 8011f92:	681b      	ldr	r3, [r3, #0]
 8011f94:	f8d7 1260 	ldr.w	r1, [r7, #608]	; 0x260
 8011f98:	4618      	mov	r0, r3
 8011f9a:	f7fd fefa 	bl	800fd92 <get_fat>
 8011f9e:	f8c7 0260 	str.w	r0, [r7, #608]	; 0x260
					if (clst <= 1) res = FR_INT_ERR;
 8011fa2:	f8d7 3260 	ldr.w	r3, [r7, #608]	; 0x260
 8011fa6:	2b01      	cmp	r3, #1
 8011fa8:	d802      	bhi.n	8011fb0 <f_open+0x3cc>
 8011faa:	2302      	movs	r3, #2
 8011fac:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8011fb0:	f8d7 3260 	ldr.w	r3, [r7, #608]	; 0x260
 8011fb4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011fb8:	d102      	bne.n	8011fc0 <f_open+0x3dc>
 8011fba:	2301      	movs	r3, #1
 8011fbc:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8011fc0:	f8d7 225c 	ldr.w	r2, [r7, #604]	; 0x25c
 8011fc4:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 8011fc8:	1ad3      	subs	r3, r2, r3
 8011fca:	f8c7 325c 	str.w	r3, [r7, #604]	; 0x25c
 8011fce:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 8011fd2:	2b00      	cmp	r3, #0
 8011fd4:	d105      	bne.n	8011fe2 <f_open+0x3fe>
 8011fd6:	f8d7 225c 	ldr.w	r2, [r7, #604]	; 0x25c
 8011fda:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 8011fde:	429a      	cmp	r2, r3
 8011fe0:	d8d5      	bhi.n	8011f8e <f_open+0x3aa>
				}
				fp->clust = clst;
 8011fe2:	f107 030c 	add.w	r3, r7, #12
 8011fe6:	681b      	ldr	r3, [r3, #0]
 8011fe8:	f8d7 2260 	ldr.w	r2, [r7, #608]	; 0x260
 8011fec:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8011fee:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 8011ff2:	2b00      	cmp	r3, #0
 8011ff4:	d141      	bne.n	801207a <f_open+0x496>
 8011ff6:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8011ffa:	899b      	ldrh	r3, [r3, #12]
 8011ffc:	461a      	mov	r2, r3
 8011ffe:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
 8012002:	fbb3 f1f2 	udiv	r1, r3, r2
 8012006:	fb02 f201 	mul.w	r2, r2, r1
 801200a:	1a9b      	subs	r3, r3, r2
 801200c:	2b00      	cmp	r3, #0
 801200e:	d034      	beq.n	801207a <f_open+0x496>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8012010:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8012014:	f8d7 1260 	ldr.w	r1, [r7, #608]	; 0x260
 8012018:	4618      	mov	r0, r3
 801201a:	f7fd fe9b 	bl	800fd54 <clust2sect>
 801201e:	f8c7 024c 	str.w	r0, [r7, #588]	; 0x24c
 8012022:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 8012026:	2b00      	cmp	r3, #0
 8012028:	d103      	bne.n	8012032 <f_open+0x44e>
						res = FR_INT_ERR;
 801202a:	2302      	movs	r3, #2
 801202c:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
 8012030:	e023      	b.n	801207a <f_open+0x496>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8012032:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8012036:	899b      	ldrh	r3, [r3, #12]
 8012038:	461a      	mov	r2, r3
 801203a:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
 801203e:	fbb3 f2f2 	udiv	r2, r3, r2
 8012042:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 8012046:	441a      	add	r2, r3
 8012048:	f107 030c 	add.w	r3, r7, #12
 801204c:	681b      	ldr	r3, [r3, #0]
 801204e:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8012050:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8012054:	7858      	ldrb	r0, [r3, #1]
 8012056:	f107 030c 	add.w	r3, r7, #12
 801205a:	681b      	ldr	r3, [r3, #0]
 801205c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8012060:	f107 030c 	add.w	r3, r7, #12
 8012064:	681b      	ldr	r3, [r3, #0]
 8012066:	6a1a      	ldr	r2, [r3, #32]
 8012068:	2301      	movs	r3, #1
 801206a:	f7fd fa95 	bl	800f598 <disk_read>
 801206e:	4603      	mov	r3, r0
 8012070:	2b00      	cmp	r3, #0
 8012072:	d002      	beq.n	801207a <f_open+0x496>
 8012074:	2301      	movs	r3, #1
 8012076:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 801207a:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 801207e:	2b00      	cmp	r3, #0
 8012080:	d004      	beq.n	801208c <f_open+0x4a8>
 8012082:	f107 030c 	add.w	r3, r7, #12
 8012086:	681b      	ldr	r3, [r3, #0]
 8012088:	2200      	movs	r2, #0
 801208a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 801208c:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8012090:	f897 2267 	ldrb.w	r2, [r7, #615]	; 0x267
 8012094:	4611      	mov	r1, r2
 8012096:	4618      	mov	r0, r3
 8012098:	f7fd fbf2 	bl	800f880 <unlock_fs>
 801209c:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
}
 80120a0:	4618      	mov	r0, r3
 80120a2:	f507 771a 	add.w	r7, r7, #616	; 0x268
 80120a6:	46bd      	mov	sp, r7
 80120a8:	bd80      	pop	{r7, pc}

080120aa <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80120aa:	b580      	push	{r7, lr}
 80120ac:	b08c      	sub	sp, #48	; 0x30
 80120ae:	af00      	add	r7, sp, #0
 80120b0:	60f8      	str	r0, [r7, #12]
 80120b2:	60b9      	str	r1, [r7, #8]
 80120b4:	607a      	str	r2, [r7, #4]
 80120b6:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 80120b8:	68bb      	ldr	r3, [r7, #8]
 80120ba:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 80120bc:	683b      	ldr	r3, [r7, #0]
 80120be:	2200      	movs	r2, #0
 80120c0:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80120c2:	68fb      	ldr	r3, [r7, #12]
 80120c4:	f107 0210 	add.w	r2, r7, #16
 80120c8:	4611      	mov	r1, r2
 80120ca:	4618      	mov	r0, r3
 80120cc:	f7ff fcde 	bl	8011a8c <validate>
 80120d0:	4603      	mov	r3, r0
 80120d2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80120d6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80120da:	2b00      	cmp	r3, #0
 80120dc:	d107      	bne.n	80120ee <f_write+0x44>
 80120de:	68fb      	ldr	r3, [r7, #12]
 80120e0:	7d5b      	ldrb	r3, [r3, #21]
 80120e2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80120e6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80120ea:	2b00      	cmp	r3, #0
 80120ec:	d009      	beq.n	8012102 <f_write+0x58>
 80120ee:	693b      	ldr	r3, [r7, #16]
 80120f0:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80120f4:	4611      	mov	r1, r2
 80120f6:	4618      	mov	r0, r3
 80120f8:	f7fd fbc2 	bl	800f880 <unlock_fs>
 80120fc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8012100:	e192      	b.n	8012428 <f_write+0x37e>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8012102:	68fb      	ldr	r3, [r7, #12]
 8012104:	7d1b      	ldrb	r3, [r3, #20]
 8012106:	f003 0302 	and.w	r3, r3, #2
 801210a:	2b00      	cmp	r3, #0
 801210c:	d106      	bne.n	801211c <f_write+0x72>
 801210e:	693b      	ldr	r3, [r7, #16]
 8012110:	2107      	movs	r1, #7
 8012112:	4618      	mov	r0, r3
 8012114:	f7fd fbb4 	bl	800f880 <unlock_fs>
 8012118:	2307      	movs	r3, #7
 801211a:	e185      	b.n	8012428 <f_write+0x37e>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 801211c:	68fb      	ldr	r3, [r7, #12]
 801211e:	699a      	ldr	r2, [r3, #24]
 8012120:	687b      	ldr	r3, [r7, #4]
 8012122:	441a      	add	r2, r3
 8012124:	68fb      	ldr	r3, [r7, #12]
 8012126:	699b      	ldr	r3, [r3, #24]
 8012128:	429a      	cmp	r2, r3
 801212a:	f080 816a 	bcs.w	8012402 <f_write+0x358>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 801212e:	68fb      	ldr	r3, [r7, #12]
 8012130:	699b      	ldr	r3, [r3, #24]
 8012132:	43db      	mvns	r3, r3
 8012134:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8012136:	e164      	b.n	8012402 <f_write+0x358>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8012138:	68fb      	ldr	r3, [r7, #12]
 801213a:	699b      	ldr	r3, [r3, #24]
 801213c:	693a      	ldr	r2, [r7, #16]
 801213e:	8992      	ldrh	r2, [r2, #12]
 8012140:	fbb3 f1f2 	udiv	r1, r3, r2
 8012144:	fb02 f201 	mul.w	r2, r2, r1
 8012148:	1a9b      	subs	r3, r3, r2
 801214a:	2b00      	cmp	r3, #0
 801214c:	f040 810f 	bne.w	801236e <f_write+0x2c4>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8012150:	68fb      	ldr	r3, [r7, #12]
 8012152:	699b      	ldr	r3, [r3, #24]
 8012154:	693a      	ldr	r2, [r7, #16]
 8012156:	8992      	ldrh	r2, [r2, #12]
 8012158:	fbb3 f3f2 	udiv	r3, r3, r2
 801215c:	693a      	ldr	r2, [r7, #16]
 801215e:	8952      	ldrh	r2, [r2, #10]
 8012160:	3a01      	subs	r2, #1
 8012162:	4013      	ands	r3, r2
 8012164:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8012166:	69bb      	ldr	r3, [r7, #24]
 8012168:	2b00      	cmp	r3, #0
 801216a:	d14d      	bne.n	8012208 <f_write+0x15e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 801216c:	68fb      	ldr	r3, [r7, #12]
 801216e:	699b      	ldr	r3, [r3, #24]
 8012170:	2b00      	cmp	r3, #0
 8012172:	d10c      	bne.n	801218e <f_write+0xe4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8012174:	68fb      	ldr	r3, [r7, #12]
 8012176:	689b      	ldr	r3, [r3, #8]
 8012178:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 801217a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801217c:	2b00      	cmp	r3, #0
 801217e:	d11a      	bne.n	80121b6 <f_write+0x10c>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8012180:	68fb      	ldr	r3, [r7, #12]
 8012182:	2100      	movs	r1, #0
 8012184:	4618      	mov	r0, r3
 8012186:	f7fe f859 	bl	801023c <create_chain>
 801218a:	62b8      	str	r0, [r7, #40]	; 0x28
 801218c:	e013      	b.n	80121b6 <f_write+0x10c>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 801218e:	68fb      	ldr	r3, [r7, #12]
 8012190:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012192:	2b00      	cmp	r3, #0
 8012194:	d007      	beq.n	80121a6 <f_write+0xfc>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8012196:	68fb      	ldr	r3, [r7, #12]
 8012198:	699b      	ldr	r3, [r3, #24]
 801219a:	4619      	mov	r1, r3
 801219c:	68f8      	ldr	r0, [r7, #12]
 801219e:	f7fe f8e5 	bl	801036c <clmt_clust>
 80121a2:	62b8      	str	r0, [r7, #40]	; 0x28
 80121a4:	e007      	b.n	80121b6 <f_write+0x10c>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80121a6:	68fa      	ldr	r2, [r7, #12]
 80121a8:	68fb      	ldr	r3, [r7, #12]
 80121aa:	69db      	ldr	r3, [r3, #28]
 80121ac:	4619      	mov	r1, r3
 80121ae:	4610      	mov	r0, r2
 80121b0:	f7fe f844 	bl	801023c <create_chain>
 80121b4:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80121b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80121b8:	2b00      	cmp	r3, #0
 80121ba:	f000 8127 	beq.w	801240c <f_write+0x362>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80121be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80121c0:	2b01      	cmp	r3, #1
 80121c2:	d109      	bne.n	80121d8 <f_write+0x12e>
 80121c4:	68fb      	ldr	r3, [r7, #12]
 80121c6:	2202      	movs	r2, #2
 80121c8:	755a      	strb	r2, [r3, #21]
 80121ca:	693b      	ldr	r3, [r7, #16]
 80121cc:	2102      	movs	r1, #2
 80121ce:	4618      	mov	r0, r3
 80121d0:	f7fd fb56 	bl	800f880 <unlock_fs>
 80121d4:	2302      	movs	r3, #2
 80121d6:	e127      	b.n	8012428 <f_write+0x37e>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80121d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80121da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80121de:	d109      	bne.n	80121f4 <f_write+0x14a>
 80121e0:	68fb      	ldr	r3, [r7, #12]
 80121e2:	2201      	movs	r2, #1
 80121e4:	755a      	strb	r2, [r3, #21]
 80121e6:	693b      	ldr	r3, [r7, #16]
 80121e8:	2101      	movs	r1, #1
 80121ea:	4618      	mov	r0, r3
 80121ec:	f7fd fb48 	bl	800f880 <unlock_fs>
 80121f0:	2301      	movs	r3, #1
 80121f2:	e119      	b.n	8012428 <f_write+0x37e>
				fp->clust = clst;			/* Update current cluster */
 80121f4:	68fb      	ldr	r3, [r7, #12]
 80121f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80121f8:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 80121fa:	68fb      	ldr	r3, [r7, #12]
 80121fc:	689b      	ldr	r3, [r3, #8]
 80121fe:	2b00      	cmp	r3, #0
 8012200:	d102      	bne.n	8012208 <f_write+0x15e>
 8012202:	68fb      	ldr	r3, [r7, #12]
 8012204:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012206:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8012208:	68fb      	ldr	r3, [r7, #12]
 801220a:	7d1b      	ldrb	r3, [r3, #20]
 801220c:	b25b      	sxtb	r3, r3
 801220e:	2b00      	cmp	r3, #0
 8012210:	da1d      	bge.n	801224e <f_write+0x1a4>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8012212:	693b      	ldr	r3, [r7, #16]
 8012214:	7858      	ldrb	r0, [r3, #1]
 8012216:	68fb      	ldr	r3, [r7, #12]
 8012218:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801221c:	68fb      	ldr	r3, [r7, #12]
 801221e:	6a1a      	ldr	r2, [r3, #32]
 8012220:	2301      	movs	r3, #1
 8012222:	f7fd f9d9 	bl	800f5d8 <disk_write>
 8012226:	4603      	mov	r3, r0
 8012228:	2b00      	cmp	r3, #0
 801222a:	d009      	beq.n	8012240 <f_write+0x196>
 801222c:	68fb      	ldr	r3, [r7, #12]
 801222e:	2201      	movs	r2, #1
 8012230:	755a      	strb	r2, [r3, #21]
 8012232:	693b      	ldr	r3, [r7, #16]
 8012234:	2101      	movs	r1, #1
 8012236:	4618      	mov	r0, r3
 8012238:	f7fd fb22 	bl	800f880 <unlock_fs>
 801223c:	2301      	movs	r3, #1
 801223e:	e0f3      	b.n	8012428 <f_write+0x37e>
				fp->flag &= (BYTE)~FA_DIRTY;
 8012240:	68fb      	ldr	r3, [r7, #12]
 8012242:	7d1b      	ldrb	r3, [r3, #20]
 8012244:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012248:	b2da      	uxtb	r2, r3
 801224a:	68fb      	ldr	r3, [r7, #12]
 801224c:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 801224e:	693a      	ldr	r2, [r7, #16]
 8012250:	68fb      	ldr	r3, [r7, #12]
 8012252:	69db      	ldr	r3, [r3, #28]
 8012254:	4619      	mov	r1, r3
 8012256:	4610      	mov	r0, r2
 8012258:	f7fd fd7c 	bl	800fd54 <clust2sect>
 801225c:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 801225e:	697b      	ldr	r3, [r7, #20]
 8012260:	2b00      	cmp	r3, #0
 8012262:	d109      	bne.n	8012278 <f_write+0x1ce>
 8012264:	68fb      	ldr	r3, [r7, #12]
 8012266:	2202      	movs	r2, #2
 8012268:	755a      	strb	r2, [r3, #21]
 801226a:	693b      	ldr	r3, [r7, #16]
 801226c:	2102      	movs	r1, #2
 801226e:	4618      	mov	r0, r3
 8012270:	f7fd fb06 	bl	800f880 <unlock_fs>
 8012274:	2302      	movs	r3, #2
 8012276:	e0d7      	b.n	8012428 <f_write+0x37e>
			sect += csect;
 8012278:	697a      	ldr	r2, [r7, #20]
 801227a:	69bb      	ldr	r3, [r7, #24]
 801227c:	4413      	add	r3, r2
 801227e:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8012280:	693b      	ldr	r3, [r7, #16]
 8012282:	899b      	ldrh	r3, [r3, #12]
 8012284:	461a      	mov	r2, r3
 8012286:	687b      	ldr	r3, [r7, #4]
 8012288:	fbb3 f3f2 	udiv	r3, r3, r2
 801228c:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 801228e:	6a3b      	ldr	r3, [r7, #32]
 8012290:	2b00      	cmp	r3, #0
 8012292:	d048      	beq.n	8012326 <f_write+0x27c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8012294:	69ba      	ldr	r2, [r7, #24]
 8012296:	6a3b      	ldr	r3, [r7, #32]
 8012298:	4413      	add	r3, r2
 801229a:	693a      	ldr	r2, [r7, #16]
 801229c:	8952      	ldrh	r2, [r2, #10]
 801229e:	4293      	cmp	r3, r2
 80122a0:	d905      	bls.n	80122ae <f_write+0x204>
					cc = fs->csize - csect;
 80122a2:	693b      	ldr	r3, [r7, #16]
 80122a4:	895b      	ldrh	r3, [r3, #10]
 80122a6:	461a      	mov	r2, r3
 80122a8:	69bb      	ldr	r3, [r7, #24]
 80122aa:	1ad3      	subs	r3, r2, r3
 80122ac:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80122ae:	693b      	ldr	r3, [r7, #16]
 80122b0:	7858      	ldrb	r0, [r3, #1]
 80122b2:	6a3b      	ldr	r3, [r7, #32]
 80122b4:	697a      	ldr	r2, [r7, #20]
 80122b6:	69f9      	ldr	r1, [r7, #28]
 80122b8:	f7fd f98e 	bl	800f5d8 <disk_write>
 80122bc:	4603      	mov	r3, r0
 80122be:	2b00      	cmp	r3, #0
 80122c0:	d009      	beq.n	80122d6 <f_write+0x22c>
 80122c2:	68fb      	ldr	r3, [r7, #12]
 80122c4:	2201      	movs	r2, #1
 80122c6:	755a      	strb	r2, [r3, #21]
 80122c8:	693b      	ldr	r3, [r7, #16]
 80122ca:	2101      	movs	r1, #1
 80122cc:	4618      	mov	r0, r3
 80122ce:	f7fd fad7 	bl	800f880 <unlock_fs>
 80122d2:	2301      	movs	r3, #1
 80122d4:	e0a8      	b.n	8012428 <f_write+0x37e>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80122d6:	68fb      	ldr	r3, [r7, #12]
 80122d8:	6a1a      	ldr	r2, [r3, #32]
 80122da:	697b      	ldr	r3, [r7, #20]
 80122dc:	1ad3      	subs	r3, r2, r3
 80122de:	6a3a      	ldr	r2, [r7, #32]
 80122e0:	429a      	cmp	r2, r3
 80122e2:	d918      	bls.n	8012316 <f_write+0x26c>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 80122e4:	68fb      	ldr	r3, [r7, #12]
 80122e6:	f103 0030 	add.w	r0, r3, #48	; 0x30
 80122ea:	68fb      	ldr	r3, [r7, #12]
 80122ec:	6a1a      	ldr	r2, [r3, #32]
 80122ee:	697b      	ldr	r3, [r7, #20]
 80122f0:	1ad3      	subs	r3, r2, r3
 80122f2:	693a      	ldr	r2, [r7, #16]
 80122f4:	8992      	ldrh	r2, [r2, #12]
 80122f6:	fb02 f303 	mul.w	r3, r2, r3
 80122fa:	69fa      	ldr	r2, [r7, #28]
 80122fc:	18d1      	adds	r1, r2, r3
 80122fe:	693b      	ldr	r3, [r7, #16]
 8012300:	899b      	ldrh	r3, [r3, #12]
 8012302:	461a      	mov	r2, r3
 8012304:	f7fd fa28 	bl	800f758 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8012308:	68fb      	ldr	r3, [r7, #12]
 801230a:	7d1b      	ldrb	r3, [r3, #20]
 801230c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012310:	b2da      	uxtb	r2, r3
 8012312:	68fb      	ldr	r3, [r7, #12]
 8012314:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8012316:	693b      	ldr	r3, [r7, #16]
 8012318:	899b      	ldrh	r3, [r3, #12]
 801231a:	461a      	mov	r2, r3
 801231c:	6a3b      	ldr	r3, [r7, #32]
 801231e:	fb02 f303 	mul.w	r3, r2, r3
 8012322:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8012324:	e050      	b.n	80123c8 <f_write+0x31e>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8012326:	68fb      	ldr	r3, [r7, #12]
 8012328:	6a1b      	ldr	r3, [r3, #32]
 801232a:	697a      	ldr	r2, [r7, #20]
 801232c:	429a      	cmp	r2, r3
 801232e:	d01b      	beq.n	8012368 <f_write+0x2be>
				fp->fptr < fp->obj.objsize &&
 8012330:	68fb      	ldr	r3, [r7, #12]
 8012332:	699a      	ldr	r2, [r3, #24]
 8012334:	68fb      	ldr	r3, [r7, #12]
 8012336:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8012338:	429a      	cmp	r2, r3
 801233a:	d215      	bcs.n	8012368 <f_write+0x2be>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 801233c:	693b      	ldr	r3, [r7, #16]
 801233e:	7858      	ldrb	r0, [r3, #1]
 8012340:	68fb      	ldr	r3, [r7, #12]
 8012342:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8012346:	2301      	movs	r3, #1
 8012348:	697a      	ldr	r2, [r7, #20]
 801234a:	f7fd f925 	bl	800f598 <disk_read>
 801234e:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8012350:	2b00      	cmp	r3, #0
 8012352:	d009      	beq.n	8012368 <f_write+0x2be>
					ABORT(fs, FR_DISK_ERR);
 8012354:	68fb      	ldr	r3, [r7, #12]
 8012356:	2201      	movs	r2, #1
 8012358:	755a      	strb	r2, [r3, #21]
 801235a:	693b      	ldr	r3, [r7, #16]
 801235c:	2101      	movs	r1, #1
 801235e:	4618      	mov	r0, r3
 8012360:	f7fd fa8e 	bl	800f880 <unlock_fs>
 8012364:	2301      	movs	r3, #1
 8012366:	e05f      	b.n	8012428 <f_write+0x37e>
			}
#endif
			fp->sect = sect;
 8012368:	68fb      	ldr	r3, [r7, #12]
 801236a:	697a      	ldr	r2, [r7, #20]
 801236c:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 801236e:	693b      	ldr	r3, [r7, #16]
 8012370:	899b      	ldrh	r3, [r3, #12]
 8012372:	4618      	mov	r0, r3
 8012374:	68fb      	ldr	r3, [r7, #12]
 8012376:	699b      	ldr	r3, [r3, #24]
 8012378:	693a      	ldr	r2, [r7, #16]
 801237a:	8992      	ldrh	r2, [r2, #12]
 801237c:	fbb3 f1f2 	udiv	r1, r3, r2
 8012380:	fb02 f201 	mul.w	r2, r2, r1
 8012384:	1a9b      	subs	r3, r3, r2
 8012386:	1ac3      	subs	r3, r0, r3
 8012388:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 801238a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801238c:	687b      	ldr	r3, [r7, #4]
 801238e:	429a      	cmp	r2, r3
 8012390:	d901      	bls.n	8012396 <f_write+0x2ec>
 8012392:	687b      	ldr	r3, [r7, #4]
 8012394:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8012396:	68fb      	ldr	r3, [r7, #12]
 8012398:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801239c:	68fb      	ldr	r3, [r7, #12]
 801239e:	699b      	ldr	r3, [r3, #24]
 80123a0:	693a      	ldr	r2, [r7, #16]
 80123a2:	8992      	ldrh	r2, [r2, #12]
 80123a4:	fbb3 f0f2 	udiv	r0, r3, r2
 80123a8:	fb02 f200 	mul.w	r2, r2, r0
 80123ac:	1a9b      	subs	r3, r3, r2
 80123ae:	440b      	add	r3, r1
 80123b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80123b2:	69f9      	ldr	r1, [r7, #28]
 80123b4:	4618      	mov	r0, r3
 80123b6:	f7fd f9cf 	bl	800f758 <mem_cpy>
		fp->flag |= FA_DIRTY;
 80123ba:	68fb      	ldr	r3, [r7, #12]
 80123bc:	7d1b      	ldrb	r3, [r3, #20]
 80123be:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80123c2:	b2da      	uxtb	r2, r3
 80123c4:	68fb      	ldr	r3, [r7, #12]
 80123c6:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 80123c8:	69fa      	ldr	r2, [r7, #28]
 80123ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80123cc:	4413      	add	r3, r2
 80123ce:	61fb      	str	r3, [r7, #28]
 80123d0:	68fb      	ldr	r3, [r7, #12]
 80123d2:	699a      	ldr	r2, [r3, #24]
 80123d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80123d6:	441a      	add	r2, r3
 80123d8:	68fb      	ldr	r3, [r7, #12]
 80123da:	619a      	str	r2, [r3, #24]
 80123dc:	68fb      	ldr	r3, [r7, #12]
 80123de:	68da      	ldr	r2, [r3, #12]
 80123e0:	68fb      	ldr	r3, [r7, #12]
 80123e2:	699b      	ldr	r3, [r3, #24]
 80123e4:	429a      	cmp	r2, r3
 80123e6:	bf38      	it	cc
 80123e8:	461a      	movcc	r2, r3
 80123ea:	68fb      	ldr	r3, [r7, #12]
 80123ec:	60da      	str	r2, [r3, #12]
 80123ee:	683b      	ldr	r3, [r7, #0]
 80123f0:	681a      	ldr	r2, [r3, #0]
 80123f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80123f4:	441a      	add	r2, r3
 80123f6:	683b      	ldr	r3, [r7, #0]
 80123f8:	601a      	str	r2, [r3, #0]
 80123fa:	687a      	ldr	r2, [r7, #4]
 80123fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80123fe:	1ad3      	subs	r3, r2, r3
 8012400:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8012402:	687b      	ldr	r3, [r7, #4]
 8012404:	2b00      	cmp	r3, #0
 8012406:	f47f ae97 	bne.w	8012138 <f_write+0x8e>
 801240a:	e000      	b.n	801240e <f_write+0x364>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 801240c:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 801240e:	68fb      	ldr	r3, [r7, #12]
 8012410:	7d1b      	ldrb	r3, [r3, #20]
 8012412:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012416:	b2da      	uxtb	r2, r3
 8012418:	68fb      	ldr	r3, [r7, #12]
 801241a:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 801241c:	693b      	ldr	r3, [r7, #16]
 801241e:	2100      	movs	r1, #0
 8012420:	4618      	mov	r0, r3
 8012422:	f7fd fa2d 	bl	800f880 <unlock_fs>
 8012426:	2300      	movs	r3, #0
}
 8012428:	4618      	mov	r0, r3
 801242a:	3730      	adds	r7, #48	; 0x30
 801242c:	46bd      	mov	sp, r7
 801242e:	bd80      	pop	{r7, pc}

08012430 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8012430:	b580      	push	{r7, lr}
 8012432:	b086      	sub	sp, #24
 8012434:	af00      	add	r7, sp, #0
 8012436:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8012438:	687b      	ldr	r3, [r7, #4]
 801243a:	f107 0208 	add.w	r2, r7, #8
 801243e:	4611      	mov	r1, r2
 8012440:	4618      	mov	r0, r3
 8012442:	f7ff fb23 	bl	8011a8c <validate>
 8012446:	4603      	mov	r3, r0
 8012448:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801244a:	7dfb      	ldrb	r3, [r7, #23]
 801244c:	2b00      	cmp	r3, #0
 801244e:	d16d      	bne.n	801252c <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8012450:	687b      	ldr	r3, [r7, #4]
 8012452:	7d1b      	ldrb	r3, [r3, #20]
 8012454:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012458:	2b00      	cmp	r3, #0
 801245a:	d067      	beq.n	801252c <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 801245c:	687b      	ldr	r3, [r7, #4]
 801245e:	7d1b      	ldrb	r3, [r3, #20]
 8012460:	b25b      	sxtb	r3, r3
 8012462:	2b00      	cmp	r3, #0
 8012464:	da1a      	bge.n	801249c <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8012466:	68bb      	ldr	r3, [r7, #8]
 8012468:	7858      	ldrb	r0, [r3, #1]
 801246a:	687b      	ldr	r3, [r7, #4]
 801246c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8012470:	687b      	ldr	r3, [r7, #4]
 8012472:	6a1a      	ldr	r2, [r3, #32]
 8012474:	2301      	movs	r3, #1
 8012476:	f7fd f8af 	bl	800f5d8 <disk_write>
 801247a:	4603      	mov	r3, r0
 801247c:	2b00      	cmp	r3, #0
 801247e:	d006      	beq.n	801248e <f_sync+0x5e>
 8012480:	68bb      	ldr	r3, [r7, #8]
 8012482:	2101      	movs	r1, #1
 8012484:	4618      	mov	r0, r3
 8012486:	f7fd f9fb 	bl	800f880 <unlock_fs>
 801248a:	2301      	movs	r3, #1
 801248c:	e055      	b.n	801253a <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 801248e:	687b      	ldr	r3, [r7, #4]
 8012490:	7d1b      	ldrb	r3, [r3, #20]
 8012492:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012496:	b2da      	uxtb	r2, r3
 8012498:	687b      	ldr	r3, [r7, #4]
 801249a:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 801249c:	f7fb fb4a 	bl	800db34 <get_fattime>
 80124a0:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80124a2:	68ba      	ldr	r2, [r7, #8]
 80124a4:	687b      	ldr	r3, [r7, #4]
 80124a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80124a8:	4619      	mov	r1, r3
 80124aa:	4610      	mov	r0, r2
 80124ac:	f7fd fbb4 	bl	800fc18 <move_window>
 80124b0:	4603      	mov	r3, r0
 80124b2:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80124b4:	7dfb      	ldrb	r3, [r7, #23]
 80124b6:	2b00      	cmp	r3, #0
 80124b8:	d138      	bne.n	801252c <f_sync+0xfc>
					dir = fp->dir_ptr;
 80124ba:	687b      	ldr	r3, [r7, #4]
 80124bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80124be:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80124c0:	68fb      	ldr	r3, [r7, #12]
 80124c2:	330b      	adds	r3, #11
 80124c4:	781a      	ldrb	r2, [r3, #0]
 80124c6:	68fb      	ldr	r3, [r7, #12]
 80124c8:	330b      	adds	r3, #11
 80124ca:	f042 0220 	orr.w	r2, r2, #32
 80124ce:	b2d2      	uxtb	r2, r2
 80124d0:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80124d2:	687b      	ldr	r3, [r7, #4]
 80124d4:	6818      	ldr	r0, [r3, #0]
 80124d6:	687b      	ldr	r3, [r7, #4]
 80124d8:	689b      	ldr	r3, [r3, #8]
 80124da:	461a      	mov	r2, r3
 80124dc:	68f9      	ldr	r1, [r7, #12]
 80124de:	f7fe f942 	bl	8010766 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80124e2:	68fb      	ldr	r3, [r7, #12]
 80124e4:	f103 021c 	add.w	r2, r3, #28
 80124e8:	687b      	ldr	r3, [r7, #4]
 80124ea:	68db      	ldr	r3, [r3, #12]
 80124ec:	4619      	mov	r1, r3
 80124ee:	4610      	mov	r0, r2
 80124f0:	f7fd f906 	bl	800f700 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80124f4:	68fb      	ldr	r3, [r7, #12]
 80124f6:	3316      	adds	r3, #22
 80124f8:	6939      	ldr	r1, [r7, #16]
 80124fa:	4618      	mov	r0, r3
 80124fc:	f7fd f900 	bl	800f700 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8012500:	68fb      	ldr	r3, [r7, #12]
 8012502:	3312      	adds	r3, #18
 8012504:	2100      	movs	r1, #0
 8012506:	4618      	mov	r0, r3
 8012508:	f7fd f8df 	bl	800f6ca <st_word>
					fs->wflag = 1;
 801250c:	68bb      	ldr	r3, [r7, #8]
 801250e:	2201      	movs	r2, #1
 8012510:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8012512:	68bb      	ldr	r3, [r7, #8]
 8012514:	4618      	mov	r0, r3
 8012516:	f7fd fbad 	bl	800fc74 <sync_fs>
 801251a:	4603      	mov	r3, r0
 801251c:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 801251e:	687b      	ldr	r3, [r7, #4]
 8012520:	7d1b      	ldrb	r3, [r3, #20]
 8012522:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8012526:	b2da      	uxtb	r2, r3
 8012528:	687b      	ldr	r3, [r7, #4]
 801252a:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 801252c:	68bb      	ldr	r3, [r7, #8]
 801252e:	7dfa      	ldrb	r2, [r7, #23]
 8012530:	4611      	mov	r1, r2
 8012532:	4618      	mov	r0, r3
 8012534:	f7fd f9a4 	bl	800f880 <unlock_fs>
 8012538:	7dfb      	ldrb	r3, [r7, #23]
}
 801253a:	4618      	mov	r0, r3
 801253c:	3718      	adds	r7, #24
 801253e:	46bd      	mov	sp, r7
 8012540:	bd80      	pop	{r7, pc}

08012542 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8012542:	b580      	push	{r7, lr}
 8012544:	b084      	sub	sp, #16
 8012546:	af00      	add	r7, sp, #0
 8012548:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 801254a:	6878      	ldr	r0, [r7, #4]
 801254c:	f7ff ff70 	bl	8012430 <f_sync>
 8012550:	4603      	mov	r3, r0
 8012552:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8012554:	7bfb      	ldrb	r3, [r7, #15]
 8012556:	2b00      	cmp	r3, #0
 8012558:	d11d      	bne.n	8012596 <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 801255a:	687b      	ldr	r3, [r7, #4]
 801255c:	f107 0208 	add.w	r2, r7, #8
 8012560:	4611      	mov	r1, r2
 8012562:	4618      	mov	r0, r3
 8012564:	f7ff fa92 	bl	8011a8c <validate>
 8012568:	4603      	mov	r3, r0
 801256a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 801256c:	7bfb      	ldrb	r3, [r7, #15]
 801256e:	2b00      	cmp	r3, #0
 8012570:	d111      	bne.n	8012596 <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8012572:	687b      	ldr	r3, [r7, #4]
 8012574:	691b      	ldr	r3, [r3, #16]
 8012576:	4618      	mov	r0, r3
 8012578:	f7fd faaa 	bl	800fad0 <dec_lock>
 801257c:	4603      	mov	r3, r0
 801257e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8012580:	7bfb      	ldrb	r3, [r7, #15]
 8012582:	2b00      	cmp	r3, #0
 8012584:	d102      	bne.n	801258c <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8012586:	687b      	ldr	r3, [r7, #4]
 8012588:	2200      	movs	r2, #0
 801258a:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 801258c:	68bb      	ldr	r3, [r7, #8]
 801258e:	2100      	movs	r1, #0
 8012590:	4618      	mov	r0, r3
 8012592:	f7fd f975 	bl	800f880 <unlock_fs>
#endif
		}
	}
	return res;
 8012596:	7bfb      	ldrb	r3, [r7, #15]
}
 8012598:	4618      	mov	r0, r3
 801259a:	3710      	adds	r7, #16
 801259c:	46bd      	mov	sp, r7
 801259e:	bd80      	pop	{r7, pc}

080125a0 <f_stat>:

FRESULT f_stat (
	const TCHAR* path,	/* Pointer to the file path */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 80125a0:	b580      	push	{r7, lr}
 80125a2:	f5ad 7d10 	sub.w	sp, sp, #576	; 0x240
 80125a6:	af00      	add	r7, sp, #0
 80125a8:	1d3b      	adds	r3, r7, #4
 80125aa:	6018      	str	r0, [r3, #0]
 80125ac:	463b      	mov	r3, r7
 80125ae:	6019      	str	r1, [r3, #0]
	DIR dj;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &dj.obj.fs, 0);
 80125b0:	f507 7102 	add.w	r1, r7, #520	; 0x208
 80125b4:	1d3b      	adds	r3, r7, #4
 80125b6:	2200      	movs	r2, #0
 80125b8:	4618      	mov	r0, r3
 80125ba:	f7fe ffdd 	bl	8011578 <find_volume>
 80125be:	4603      	mov	r3, r0
 80125c0:	f887 323f 	strb.w	r3, [r7, #575]	; 0x23f
	if (res == FR_OK) {
 80125c4:	f897 323f 	ldrb.w	r3, [r7, #575]	; 0x23f
 80125c8:	2b00      	cmp	r3, #0
 80125ca:	d127      	bne.n	801261c <f_stat+0x7c>
		INIT_NAMBUF(dj.obj.fs);
 80125cc:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 80125d0:	f107 0208 	add.w	r2, r7, #8
 80125d4:	611a      	str	r2, [r3, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 80125d6:	1d3b      	adds	r3, r7, #4
 80125d8:	681a      	ldr	r2, [r3, #0]
 80125da:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80125de:	4611      	mov	r1, r2
 80125e0:	4618      	mov	r0, r3
 80125e2:	f7fe feb9 	bl	8011358 <follow_path>
 80125e6:	4603      	mov	r3, r0
 80125e8:	f887 323f 	strb.w	r3, [r7, #575]	; 0x23f
		if (res == FR_OK) {				/* Follow completed */
 80125ec:	f897 323f 	ldrb.w	r3, [r7, #575]	; 0x23f
 80125f0:	2b00      	cmp	r3, #0
 80125f2:	d113      	bne.n	801261c <f_stat+0x7c>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* It is origin directory */
 80125f4:	f897 3237 	ldrb.w	r3, [r7, #567]	; 0x237
 80125f8:	b25b      	sxtb	r3, r3
 80125fa:	2b00      	cmp	r3, #0
 80125fc:	da03      	bge.n	8012606 <f_stat+0x66>
				res = FR_INVALID_NAME;
 80125fe:	2306      	movs	r3, #6
 8012600:	f887 323f 	strb.w	r3, [r7, #575]	; 0x23f
 8012604:	e00a      	b.n	801261c <f_stat+0x7c>
			} else {							/* Found an object */
				if (fno) get_fileinfo(&dj, fno);
 8012606:	463b      	mov	r3, r7
 8012608:	681b      	ldr	r3, [r3, #0]
 801260a:	2b00      	cmp	r3, #0
 801260c:	d006      	beq.n	801261c <f_stat+0x7c>
 801260e:	463b      	mov	r3, r7
 8012610:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8012614:	6819      	ldr	r1, [r3, #0]
 8012616:	4610      	mov	r0, r2
 8012618:	f7fe fc08 	bl	8010e2c <get_fileinfo>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(dj.obj.fs, res);
 801261c:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8012620:	f897 223f 	ldrb.w	r2, [r7, #575]	; 0x23f
 8012624:	4611      	mov	r1, r2
 8012626:	4618      	mov	r0, r3
 8012628:	f7fd f92a 	bl	800f880 <unlock_fs>
 801262c:	f897 323f 	ldrb.w	r3, [r7, #575]	; 0x23f
}
 8012630:	4618      	mov	r0, r3
 8012632:	f507 7710 	add.w	r7, r7, #576	; 0x240
 8012636:	46bd      	mov	sp, r7
 8012638:	bd80      	pop	{r7, pc}

0801263a <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 801263a:	b580      	push	{r7, lr}
 801263c:	f5ad 7d18 	sub.w	sp, sp, #608	; 0x260
 8012640:	af00      	add	r7, sp, #0
 8012642:	1d3b      	adds	r3, r7, #4
 8012644:	6018      	str	r0, [r3, #0]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8012646:	f507 7103 	add.w	r1, r7, #524	; 0x20c
 801264a:	1d3b      	adds	r3, r7, #4
 801264c:	2202      	movs	r2, #2
 801264e:	4618      	mov	r0, r3
 8012650:	f7fe ff92 	bl	8011578 <find_volume>
 8012654:	4603      	mov	r3, r0
 8012656:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
	dj.obj.fs = fs;
 801265a:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 801265e:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
	if (res == FR_OK) {
 8012662:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 8012666:	2b00      	cmp	r3, #0
 8012668:	f040 8134 	bne.w	80128d4 <f_mkdir+0x29a>
		INIT_NAMBUF(fs);
 801266c:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8012670:	f107 020c 	add.w	r2, r7, #12
 8012674:	611a      	str	r2, [r3, #16]
		res = follow_path(&dj, path);			/* Follow the file path */
 8012676:	1d3b      	adds	r3, r7, #4
 8012678:	681a      	ldr	r2, [r3, #0]
 801267a:	f507 7304 	add.w	r3, r7, #528	; 0x210
 801267e:	4611      	mov	r1, r2
 8012680:	4618      	mov	r0, r3
 8012682:	f7fe fe69 	bl	8011358 <follow_path>
 8012686:	4603      	mov	r3, r0
 8012688:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 801268c:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 8012690:	2b00      	cmp	r3, #0
 8012692:	d102      	bne.n	801269a <f_mkdir+0x60>
 8012694:	2308      	movs	r3, #8
 8012696:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 801269a:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 801269e:	2b04      	cmp	r3, #4
 80126a0:	f040 8118 	bne.w	80128d4 <f_mkdir+0x29a>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 80126a4:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80126a8:	2100      	movs	r1, #0
 80126aa:	4618      	mov	r0, r3
 80126ac:	f7fd fdc6 	bl	801023c <create_chain>
 80126b0:	f8c7 024c 	str.w	r0, [r7, #588]	; 0x24c
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 80126b4:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 80126b8:	895b      	ldrh	r3, [r3, #10]
 80126ba:	461a      	mov	r2, r3
 80126bc:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 80126c0:	899b      	ldrh	r3, [r3, #12]
 80126c2:	fb03 f302 	mul.w	r3, r3, r2
 80126c6:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
			res = FR_OK;
 80126ca:	2300      	movs	r3, #0
 80126cc:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 80126d0:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 80126d4:	2b00      	cmp	r3, #0
 80126d6:	d102      	bne.n	80126de <f_mkdir+0xa4>
 80126d8:	2307      	movs	r3, #7
 80126da:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
			if (dcl == 1) res = FR_INT_ERR;
 80126de:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 80126e2:	2b01      	cmp	r3, #1
 80126e4:	d102      	bne.n	80126ec <f_mkdir+0xb2>
 80126e6:	2302      	movs	r3, #2
 80126e8:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 80126ec:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 80126f0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80126f4:	d102      	bne.n	80126fc <f_mkdir+0xc2>
 80126f6:	2301      	movs	r3, #1
 80126f8:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 80126fc:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 8012700:	2b00      	cmp	r3, #0
 8012702:	d107      	bne.n	8012714 <f_mkdir+0xda>
 8012704:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8012708:	4618      	mov	r0, r3
 801270a:	f7fd fa41 	bl	800fb90 <sync_window>
 801270e:	4603      	mov	r3, r0
 8012710:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
			tm = GET_FATTIME();
 8012714:	f7fb fa0e 	bl	800db34 <get_fattime>
 8012718:	f8c7 0248 	str.w	r0, [r7, #584]	; 0x248
			if (res == FR_OK) {					/* Initialize the new directory table */
 801271c:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 8012720:	2b00      	cmp	r3, #0
 8012722:	f040 8094 	bne.w	801284e <f_mkdir+0x214>
				dsc = clust2sect(fs, dcl);
 8012726:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 801272a:	f8d7 124c 	ldr.w	r1, [r7, #588]	; 0x24c
 801272e:	4618      	mov	r0, r3
 8012730:	f7fd fb10 	bl	800fd54 <clust2sect>
 8012734:	f8c7 0254 	str.w	r0, [r7, #596]	; 0x254
				dir = fs->win;
 8012738:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 801273c:	333c      	adds	r3, #60	; 0x3c
 801273e:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
				mem_set(dir, 0, SS(fs));
 8012742:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8012746:	899b      	ldrh	r3, [r3, #12]
 8012748:	461a      	mov	r2, r3
 801274a:	2100      	movs	r1, #0
 801274c:	f8d7 0244 	ldr.w	r0, [r7, #580]	; 0x244
 8012750:	f7fd f823 	bl	800f79a <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 8012754:	220b      	movs	r2, #11
 8012756:	2120      	movs	r1, #32
 8012758:	f8d7 0244 	ldr.w	r0, [r7, #580]	; 0x244
 801275c:	f7fd f81d 	bl	800f79a <mem_set>
					dir[DIR_Name] = '.';
 8012760:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8012764:	222e      	movs	r2, #46	; 0x2e
 8012766:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 8012768:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 801276c:	330b      	adds	r3, #11
 801276e:	2210      	movs	r2, #16
 8012770:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 8012772:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8012776:	3316      	adds	r3, #22
 8012778:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 801277c:	4618      	mov	r0, r3
 801277e:	f7fc ffbf 	bl	800f700 <st_dword>
					st_clust(fs, dir, dcl);
 8012782:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8012786:	f8d7 224c 	ldr.w	r2, [r7, #588]	; 0x24c
 801278a:	f8d7 1244 	ldr.w	r1, [r7, #580]	; 0x244
 801278e:	4618      	mov	r0, r3
 8012790:	f7fd ffe9 	bl	8010766 <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 8012794:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8012798:	3320      	adds	r3, #32
 801279a:	2220      	movs	r2, #32
 801279c:	f8d7 1244 	ldr.w	r1, [r7, #580]	; 0x244
 80127a0:	4618      	mov	r0, r3
 80127a2:	f7fc ffd9 	bl	800f758 <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 80127a6:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 80127aa:	3321      	adds	r3, #33	; 0x21
 80127ac:	222e      	movs	r2, #46	; 0x2e
 80127ae:	701a      	strb	r2, [r3, #0]
 80127b0:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 80127b4:	f8c7 3250 	str.w	r3, [r7, #592]	; 0x250
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 80127b8:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 80127bc:	781b      	ldrb	r3, [r3, #0]
 80127be:	2b03      	cmp	r3, #3
 80127c0:	d109      	bne.n	80127d6 <f_mkdir+0x19c>
 80127c2:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 80127c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80127c8:	f8d7 2250 	ldr.w	r2, [r7, #592]	; 0x250
 80127cc:	429a      	cmp	r2, r3
 80127ce:	d102      	bne.n	80127d6 <f_mkdir+0x19c>
 80127d0:	2300      	movs	r3, #0
 80127d2:	f8c7 3250 	str.w	r3, [r7, #592]	; 0x250
					st_clust(fs, dir + SZDIRE, pcl);
 80127d6:	f8d7 020c 	ldr.w	r0, [r7, #524]	; 0x20c
 80127da:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 80127de:	3320      	adds	r3, #32
 80127e0:	f8d7 2250 	ldr.w	r2, [r7, #592]	; 0x250
 80127e4:	4619      	mov	r1, r3
 80127e6:	f7fd ffbe 	bl	8010766 <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 80127ea:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 80127ee:	895b      	ldrh	r3, [r3, #10]
 80127f0:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
 80127f4:	e025      	b.n	8012842 <f_mkdir+0x208>
					fs->winsect = dsc++;
 80127f6:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 80127fa:	1c5a      	adds	r2, r3, #1
 80127fc:	f8c7 2254 	str.w	r2, [r7, #596]	; 0x254
 8012800:	f8d7 220c 	ldr.w	r2, [r7, #524]	; 0x20c
 8012804:	6393      	str	r3, [r2, #56]	; 0x38
					fs->wflag = 1;
 8012806:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 801280a:	2201      	movs	r2, #1
 801280c:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 801280e:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8012812:	4618      	mov	r0, r3
 8012814:	f7fd f9bc 	bl	800fb90 <sync_window>
 8012818:	4603      	mov	r3, r0
 801281a:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
					if (res != FR_OK) break;
 801281e:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 8012822:	2b00      	cmp	r3, #0
 8012824:	d112      	bne.n	801284c <f_mkdir+0x212>
					mem_set(dir, 0, SS(fs));
 8012826:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 801282a:	899b      	ldrh	r3, [r3, #12]
 801282c:	461a      	mov	r2, r3
 801282e:	2100      	movs	r1, #0
 8012830:	f8d7 0244 	ldr.w	r0, [r7, #580]	; 0x244
 8012834:	f7fc ffb1 	bl	800f79a <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 8012838:	f8d7 3258 	ldr.w	r3, [r7, #600]	; 0x258
 801283c:	3b01      	subs	r3, #1
 801283e:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
 8012842:	f8d7 3258 	ldr.w	r3, [r7, #600]	; 0x258
 8012846:	2b00      	cmp	r3, #0
 8012848:	d1d5      	bne.n	80127f6 <f_mkdir+0x1bc>
 801284a:	e000      	b.n	801284e <f_mkdir+0x214>
					if (res != FR_OK) break;
 801284c:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 801284e:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 8012852:	2b00      	cmp	r3, #0
 8012854:	d107      	bne.n	8012866 <f_mkdir+0x22c>
				res = dir_register(&dj);	/* Register the object to the directoy */
 8012856:	f507 7304 	add.w	r3, r7, #528	; 0x210
 801285a:	4618      	mov	r0, r3
 801285c:	f7fe f9ee 	bl	8010c3c <dir_register>
 8012860:	4603      	mov	r3, r0
 8012862:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
			}
			if (res == FR_OK) {
 8012866:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 801286a:	2b00      	cmp	r3, #0
 801286c:	d12a      	bne.n	80128c4 <f_mkdir+0x28a>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 801286e:	f8d7 3230 	ldr.w	r3, [r7, #560]	; 0x230
 8012872:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 8012876:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 801287a:	3316      	adds	r3, #22
 801287c:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 8012880:	4618      	mov	r0, r3
 8012882:	f7fc ff3d 	bl	800f700 <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 8012886:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 801288a:	f8d7 224c 	ldr.w	r2, [r7, #588]	; 0x24c
 801288e:	f8d7 1244 	ldr.w	r1, [r7, #580]	; 0x244
 8012892:	4618      	mov	r0, r3
 8012894:	f7fd ff67 	bl	8010766 <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 8012898:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 801289c:	330b      	adds	r3, #11
 801289e:	2210      	movs	r2, #16
 80128a0:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 80128a2:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 80128a6:	2201      	movs	r2, #1
 80128a8:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 80128aa:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 80128ae:	2b00      	cmp	r3, #0
 80128b0:	d110      	bne.n	80128d4 <f_mkdir+0x29a>
					res = sync_fs(fs);
 80128b2:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 80128b6:	4618      	mov	r0, r3
 80128b8:	f7fd f9dc 	bl	800fc74 <sync_fs>
 80128bc:	4603      	mov	r3, r0
 80128be:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
 80128c2:	e007      	b.n	80128d4 <f_mkdir+0x29a>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 80128c4:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80128c8:	2200      	movs	r2, #0
 80128ca:	f8d7 124c 	ldr.w	r1, [r7, #588]	; 0x24c
 80128ce:	4618      	mov	r0, r3
 80128d0:	f7fd fc4f 	bl	8010172 <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 80128d4:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 80128d8:	f897 225f 	ldrb.w	r2, [r7, #607]	; 0x25f
 80128dc:	4611      	mov	r1, r2
 80128de:	4618      	mov	r0, r3
 80128e0:	f7fc ffce 	bl	800f880 <unlock_fs>
 80128e4:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
}
 80128e8:	4618      	mov	r0, r3
 80128ea:	f507 7718 	add.w	r7, r7, #608	; 0x260
 80128ee:	46bd      	mov	sp, r7
 80128f0:	bd80      	pop	{r7, pc}
	...

080128f4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80128f4:	b480      	push	{r7}
 80128f6:	b087      	sub	sp, #28
 80128f8:	af00      	add	r7, sp, #0
 80128fa:	60f8      	str	r0, [r7, #12]
 80128fc:	60b9      	str	r1, [r7, #8]
 80128fe:	4613      	mov	r3, r2
 8012900:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8012902:	2301      	movs	r3, #1
 8012904:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8012906:	2300      	movs	r3, #0
 8012908:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 801290a:	4b1f      	ldr	r3, [pc, #124]	; (8012988 <FATFS_LinkDriverEx+0x94>)
 801290c:	7a5b      	ldrb	r3, [r3, #9]
 801290e:	b2db      	uxtb	r3, r3
 8012910:	2b00      	cmp	r3, #0
 8012912:	d131      	bne.n	8012978 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8012914:	4b1c      	ldr	r3, [pc, #112]	; (8012988 <FATFS_LinkDriverEx+0x94>)
 8012916:	7a5b      	ldrb	r3, [r3, #9]
 8012918:	b2db      	uxtb	r3, r3
 801291a:	461a      	mov	r2, r3
 801291c:	4b1a      	ldr	r3, [pc, #104]	; (8012988 <FATFS_LinkDriverEx+0x94>)
 801291e:	2100      	movs	r1, #0
 8012920:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8012922:	4b19      	ldr	r3, [pc, #100]	; (8012988 <FATFS_LinkDriverEx+0x94>)
 8012924:	7a5b      	ldrb	r3, [r3, #9]
 8012926:	b2db      	uxtb	r3, r3
 8012928:	4a17      	ldr	r2, [pc, #92]	; (8012988 <FATFS_LinkDriverEx+0x94>)
 801292a:	009b      	lsls	r3, r3, #2
 801292c:	4413      	add	r3, r2
 801292e:	68fa      	ldr	r2, [r7, #12]
 8012930:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8012932:	4b15      	ldr	r3, [pc, #84]	; (8012988 <FATFS_LinkDriverEx+0x94>)
 8012934:	7a5b      	ldrb	r3, [r3, #9]
 8012936:	b2db      	uxtb	r3, r3
 8012938:	461a      	mov	r2, r3
 801293a:	4b13      	ldr	r3, [pc, #76]	; (8012988 <FATFS_LinkDriverEx+0x94>)
 801293c:	4413      	add	r3, r2
 801293e:	79fa      	ldrb	r2, [r7, #7]
 8012940:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8012942:	4b11      	ldr	r3, [pc, #68]	; (8012988 <FATFS_LinkDriverEx+0x94>)
 8012944:	7a5b      	ldrb	r3, [r3, #9]
 8012946:	b2db      	uxtb	r3, r3
 8012948:	1c5a      	adds	r2, r3, #1
 801294a:	b2d1      	uxtb	r1, r2
 801294c:	4a0e      	ldr	r2, [pc, #56]	; (8012988 <FATFS_LinkDriverEx+0x94>)
 801294e:	7251      	strb	r1, [r2, #9]
 8012950:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8012952:	7dbb      	ldrb	r3, [r7, #22]
 8012954:	3330      	adds	r3, #48	; 0x30
 8012956:	b2da      	uxtb	r2, r3
 8012958:	68bb      	ldr	r3, [r7, #8]
 801295a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 801295c:	68bb      	ldr	r3, [r7, #8]
 801295e:	3301      	adds	r3, #1
 8012960:	223a      	movs	r2, #58	; 0x3a
 8012962:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8012964:	68bb      	ldr	r3, [r7, #8]
 8012966:	3302      	adds	r3, #2
 8012968:	222f      	movs	r2, #47	; 0x2f
 801296a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 801296c:	68bb      	ldr	r3, [r7, #8]
 801296e:	3303      	adds	r3, #3
 8012970:	2200      	movs	r2, #0
 8012972:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8012974:	2300      	movs	r3, #0
 8012976:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8012978:	7dfb      	ldrb	r3, [r7, #23]
}
 801297a:	4618      	mov	r0, r3
 801297c:	371c      	adds	r7, #28
 801297e:	46bd      	mov	sp, r7
 8012980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012984:	4770      	bx	lr
 8012986:	bf00      	nop
 8012988:	200027e0 	.word	0x200027e0

0801298c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 801298c:	b580      	push	{r7, lr}
 801298e:	b082      	sub	sp, #8
 8012990:	af00      	add	r7, sp, #0
 8012992:	6078      	str	r0, [r7, #4]
 8012994:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8012996:	2200      	movs	r2, #0
 8012998:	6839      	ldr	r1, [r7, #0]
 801299a:	6878      	ldr	r0, [r7, #4]
 801299c:	f7ff ffaa 	bl	80128f4 <FATFS_LinkDriverEx>
 80129a0:	4603      	mov	r3, r0
}
 80129a2:	4618      	mov	r0, r3
 80129a4:	3708      	adds	r7, #8
 80129a6:	46bd      	mov	sp, r7
 80129a8:	bd80      	pop	{r7, pc}
	...

080129ac <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 80129ac:	b480      	push	{r7}
 80129ae:	b085      	sub	sp, #20
 80129b0:	af00      	add	r7, sp, #0
 80129b2:	4603      	mov	r3, r0
 80129b4:	6039      	str	r1, [r7, #0]
 80129b6:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 80129b8:	88fb      	ldrh	r3, [r7, #6]
 80129ba:	2b7f      	cmp	r3, #127	; 0x7f
 80129bc:	d802      	bhi.n	80129c4 <ff_convert+0x18>
		c = chr;
 80129be:	88fb      	ldrh	r3, [r7, #6]
 80129c0:	81fb      	strh	r3, [r7, #14]
 80129c2:	e025      	b.n	8012a10 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 80129c4:	683b      	ldr	r3, [r7, #0]
 80129c6:	2b00      	cmp	r3, #0
 80129c8:	d00b      	beq.n	80129e2 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 80129ca:	88fb      	ldrh	r3, [r7, #6]
 80129cc:	2bff      	cmp	r3, #255	; 0xff
 80129ce:	d805      	bhi.n	80129dc <ff_convert+0x30>
 80129d0:	88fb      	ldrh	r3, [r7, #6]
 80129d2:	3b80      	subs	r3, #128	; 0x80
 80129d4:	4a12      	ldr	r2, [pc, #72]	; (8012a20 <ff_convert+0x74>)
 80129d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80129da:	e000      	b.n	80129de <ff_convert+0x32>
 80129dc:	2300      	movs	r3, #0
 80129de:	81fb      	strh	r3, [r7, #14]
 80129e0:	e016      	b.n	8012a10 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 80129e2:	2300      	movs	r3, #0
 80129e4:	81fb      	strh	r3, [r7, #14]
 80129e6:	e009      	b.n	80129fc <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 80129e8:	89fb      	ldrh	r3, [r7, #14]
 80129ea:	4a0d      	ldr	r2, [pc, #52]	; (8012a20 <ff_convert+0x74>)
 80129ec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80129f0:	88fa      	ldrh	r2, [r7, #6]
 80129f2:	429a      	cmp	r2, r3
 80129f4:	d006      	beq.n	8012a04 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 80129f6:	89fb      	ldrh	r3, [r7, #14]
 80129f8:	3301      	adds	r3, #1
 80129fa:	81fb      	strh	r3, [r7, #14]
 80129fc:	89fb      	ldrh	r3, [r7, #14]
 80129fe:	2b7f      	cmp	r3, #127	; 0x7f
 8012a00:	d9f2      	bls.n	80129e8 <ff_convert+0x3c>
 8012a02:	e000      	b.n	8012a06 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8012a04:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 8012a06:	89fb      	ldrh	r3, [r7, #14]
 8012a08:	3380      	adds	r3, #128	; 0x80
 8012a0a:	b29b      	uxth	r3, r3
 8012a0c:	b2db      	uxtb	r3, r3
 8012a0e:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8012a10:	89fb      	ldrh	r3, [r7, #14]
}
 8012a12:	4618      	mov	r0, r3
 8012a14:	3714      	adds	r7, #20
 8012a16:	46bd      	mov	sp, r7
 8012a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a1c:	4770      	bx	lr
 8012a1e:	bf00      	nop
 8012a20:	0801eae8 	.word	0x0801eae8

08012a24 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 8012a24:	b480      	push	{r7}
 8012a26:	b087      	sub	sp, #28
 8012a28:	af00      	add	r7, sp, #0
 8012a2a:	4603      	mov	r3, r0
 8012a2c:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8012a2e:	88fb      	ldrh	r3, [r7, #6]
 8012a30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8012a34:	d201      	bcs.n	8012a3a <ff_wtoupper+0x16>
 8012a36:	4b3e      	ldr	r3, [pc, #248]	; (8012b30 <ff_wtoupper+0x10c>)
 8012a38:	e000      	b.n	8012a3c <ff_wtoupper+0x18>
 8012a3a:	4b3e      	ldr	r3, [pc, #248]	; (8012b34 <ff_wtoupper+0x110>)
 8012a3c:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 8012a3e:	697b      	ldr	r3, [r7, #20]
 8012a40:	1c9a      	adds	r2, r3, #2
 8012a42:	617a      	str	r2, [r7, #20]
 8012a44:	881b      	ldrh	r3, [r3, #0]
 8012a46:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8012a48:	8a7b      	ldrh	r3, [r7, #18]
 8012a4a:	2b00      	cmp	r3, #0
 8012a4c:	d068      	beq.n	8012b20 <ff_wtoupper+0xfc>
 8012a4e:	88fa      	ldrh	r2, [r7, #6]
 8012a50:	8a7b      	ldrh	r3, [r7, #18]
 8012a52:	429a      	cmp	r2, r3
 8012a54:	d364      	bcc.n	8012b20 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8012a56:	697b      	ldr	r3, [r7, #20]
 8012a58:	1c9a      	adds	r2, r3, #2
 8012a5a:	617a      	str	r2, [r7, #20]
 8012a5c:	881b      	ldrh	r3, [r3, #0]
 8012a5e:	823b      	strh	r3, [r7, #16]
 8012a60:	8a3b      	ldrh	r3, [r7, #16]
 8012a62:	0a1b      	lsrs	r3, r3, #8
 8012a64:	81fb      	strh	r3, [r7, #14]
 8012a66:	8a3b      	ldrh	r3, [r7, #16]
 8012a68:	b2db      	uxtb	r3, r3
 8012a6a:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8012a6c:	88fa      	ldrh	r2, [r7, #6]
 8012a6e:	8a79      	ldrh	r1, [r7, #18]
 8012a70:	8a3b      	ldrh	r3, [r7, #16]
 8012a72:	440b      	add	r3, r1
 8012a74:	429a      	cmp	r2, r3
 8012a76:	da49      	bge.n	8012b0c <ff_wtoupper+0xe8>
			switch (cmd) {
 8012a78:	89fb      	ldrh	r3, [r7, #14]
 8012a7a:	2b08      	cmp	r3, #8
 8012a7c:	d84f      	bhi.n	8012b1e <ff_wtoupper+0xfa>
 8012a7e:	a201      	add	r2, pc, #4	; (adr r2, 8012a84 <ff_wtoupper+0x60>)
 8012a80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012a84:	08012aa9 	.word	0x08012aa9
 8012a88:	08012abb 	.word	0x08012abb
 8012a8c:	08012ad1 	.word	0x08012ad1
 8012a90:	08012ad9 	.word	0x08012ad9
 8012a94:	08012ae1 	.word	0x08012ae1
 8012a98:	08012ae9 	.word	0x08012ae9
 8012a9c:	08012af1 	.word	0x08012af1
 8012aa0:	08012af9 	.word	0x08012af9
 8012aa4:	08012b01 	.word	0x08012b01
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8012aa8:	88fa      	ldrh	r2, [r7, #6]
 8012aaa:	8a7b      	ldrh	r3, [r7, #18]
 8012aac:	1ad3      	subs	r3, r2, r3
 8012aae:	005b      	lsls	r3, r3, #1
 8012ab0:	697a      	ldr	r2, [r7, #20]
 8012ab2:	4413      	add	r3, r2
 8012ab4:	881b      	ldrh	r3, [r3, #0]
 8012ab6:	80fb      	strh	r3, [r7, #6]
 8012ab8:	e027      	b.n	8012b0a <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8012aba:	88fa      	ldrh	r2, [r7, #6]
 8012abc:	8a7b      	ldrh	r3, [r7, #18]
 8012abe:	1ad3      	subs	r3, r2, r3
 8012ac0:	b29b      	uxth	r3, r3
 8012ac2:	f003 0301 	and.w	r3, r3, #1
 8012ac6:	b29b      	uxth	r3, r3
 8012ac8:	88fa      	ldrh	r2, [r7, #6]
 8012aca:	1ad3      	subs	r3, r2, r3
 8012acc:	80fb      	strh	r3, [r7, #6]
 8012ace:	e01c      	b.n	8012b0a <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8012ad0:	88fb      	ldrh	r3, [r7, #6]
 8012ad2:	3b10      	subs	r3, #16
 8012ad4:	80fb      	strh	r3, [r7, #6]
 8012ad6:	e018      	b.n	8012b0a <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8012ad8:	88fb      	ldrh	r3, [r7, #6]
 8012ada:	3b20      	subs	r3, #32
 8012adc:	80fb      	strh	r3, [r7, #6]
 8012ade:	e014      	b.n	8012b0a <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8012ae0:	88fb      	ldrh	r3, [r7, #6]
 8012ae2:	3b30      	subs	r3, #48	; 0x30
 8012ae4:	80fb      	strh	r3, [r7, #6]
 8012ae6:	e010      	b.n	8012b0a <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8012ae8:	88fb      	ldrh	r3, [r7, #6]
 8012aea:	3b1a      	subs	r3, #26
 8012aec:	80fb      	strh	r3, [r7, #6]
 8012aee:	e00c      	b.n	8012b0a <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8012af0:	88fb      	ldrh	r3, [r7, #6]
 8012af2:	3308      	adds	r3, #8
 8012af4:	80fb      	strh	r3, [r7, #6]
 8012af6:	e008      	b.n	8012b0a <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 8012af8:	88fb      	ldrh	r3, [r7, #6]
 8012afa:	3b50      	subs	r3, #80	; 0x50
 8012afc:	80fb      	strh	r3, [r7, #6]
 8012afe:	e004      	b.n	8012b0a <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8012b00:	88fb      	ldrh	r3, [r7, #6]
 8012b02:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 8012b06:	80fb      	strh	r3, [r7, #6]
 8012b08:	bf00      	nop
			}
			break;
 8012b0a:	e008      	b.n	8012b1e <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8012b0c:	89fb      	ldrh	r3, [r7, #14]
 8012b0e:	2b00      	cmp	r3, #0
 8012b10:	d195      	bne.n	8012a3e <ff_wtoupper+0x1a>
 8012b12:	8a3b      	ldrh	r3, [r7, #16]
 8012b14:	005b      	lsls	r3, r3, #1
 8012b16:	697a      	ldr	r2, [r7, #20]
 8012b18:	4413      	add	r3, r2
 8012b1a:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 8012b1c:	e78f      	b.n	8012a3e <ff_wtoupper+0x1a>
			break;
 8012b1e:	bf00      	nop
	}

	return chr;
 8012b20:	88fb      	ldrh	r3, [r7, #6]
}
 8012b22:	4618      	mov	r0, r3
 8012b24:	371c      	adds	r7, #28
 8012b26:	46bd      	mov	sp, r7
 8012b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b2c:	4770      	bx	lr
 8012b2e:	bf00      	nop
 8012b30:	0801ebe8 	.word	0x0801ebe8
 8012b34:	0801eddc 	.word	0x0801eddc

08012b38 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 8012b38:	b580      	push	{r7, lr}
 8012b3a:	b084      	sub	sp, #16
 8012b3c:	af00      	add	r7, sp, #0
 8012b3e:	4603      	mov	r3, r0
 8012b40:	6039      	str	r1, [r7, #0]
 8012b42:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 8012b44:	2200      	movs	r2, #0
 8012b46:	2101      	movs	r1, #1
 8012b48:	2001      	movs	r0, #1
 8012b4a:	f000 f978 	bl	8012e3e <osSemaphoreNew>
 8012b4e:	4602      	mov	r2, r0
 8012b50:	683b      	ldr	r3, [r7, #0]
 8012b52:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 8012b54:	683b      	ldr	r3, [r7, #0]
 8012b56:	681b      	ldr	r3, [r3, #0]
 8012b58:	2b00      	cmp	r3, #0
 8012b5a:	bf14      	ite	ne
 8012b5c:	2301      	movne	r3, #1
 8012b5e:	2300      	moveq	r3, #0
 8012b60:	b2db      	uxtb	r3, r3
 8012b62:	60fb      	str	r3, [r7, #12]

    return ret;
 8012b64:	68fb      	ldr	r3, [r7, #12]
}
 8012b66:	4618      	mov	r0, r3
 8012b68:	3710      	adds	r7, #16
 8012b6a:	46bd      	mov	sp, r7
 8012b6c:	bd80      	pop	{r7, pc}

08012b6e <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 8012b6e:	b580      	push	{r7, lr}
 8012b70:	b082      	sub	sp, #8
 8012b72:	af00      	add	r7, sp, #0
 8012b74:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 8012b76:	6878      	ldr	r0, [r7, #4]
 8012b78:	f000 fa80 	bl	801307c <osSemaphoreDelete>
#endif
    return 1;
 8012b7c:	2301      	movs	r3, #1
}
 8012b7e:	4618      	mov	r0, r3
 8012b80:	3708      	adds	r7, #8
 8012b82:	46bd      	mov	sp, r7
 8012b84:	bd80      	pop	{r7, pc}

08012b86 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 8012b86:	b580      	push	{r7, lr}
 8012b88:	b084      	sub	sp, #16
 8012b8a:	af00      	add	r7, sp, #0
 8012b8c:	6078      	str	r0, [r7, #4]
  int ret = 0;
 8012b8e:	2300      	movs	r3, #0
 8012b90:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 8012b92:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8012b96:	6878      	ldr	r0, [r7, #4]
 8012b98:	f000 f9da 	bl	8012f50 <osSemaphoreAcquire>
 8012b9c:	4603      	mov	r3, r0
 8012b9e:	2b00      	cmp	r3, #0
 8012ba0:	d101      	bne.n	8012ba6 <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 8012ba2:	2301      	movs	r3, #1
 8012ba4:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8012ba6:	68fb      	ldr	r3, [r7, #12]
}
 8012ba8:	4618      	mov	r0, r3
 8012baa:	3710      	adds	r7, #16
 8012bac:	46bd      	mov	sp, r7
 8012bae:	bd80      	pop	{r7, pc}

08012bb0 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 8012bb0:	b580      	push	{r7, lr}
 8012bb2:	b082      	sub	sp, #8
 8012bb4:	af00      	add	r7, sp, #0
 8012bb6:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 8012bb8:	6878      	ldr	r0, [r7, #4]
 8012bba:	f000 fa1b 	bl	8012ff4 <osSemaphoreRelease>
#endif
}
 8012bbe:	bf00      	nop
 8012bc0:	3708      	adds	r7, #8
 8012bc2:	46bd      	mov	sp, r7
 8012bc4:	bd80      	pop	{r7, pc}
	...

08012bc8 <__NVIC_SetPriority>:
{
 8012bc8:	b480      	push	{r7}
 8012bca:	b083      	sub	sp, #12
 8012bcc:	af00      	add	r7, sp, #0
 8012bce:	4603      	mov	r3, r0
 8012bd0:	6039      	str	r1, [r7, #0]
 8012bd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8012bd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8012bd8:	2b00      	cmp	r3, #0
 8012bda:	db0a      	blt.n	8012bf2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8012bdc:	683b      	ldr	r3, [r7, #0]
 8012bde:	b2da      	uxtb	r2, r3
 8012be0:	490c      	ldr	r1, [pc, #48]	; (8012c14 <__NVIC_SetPriority+0x4c>)
 8012be2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8012be6:	0112      	lsls	r2, r2, #4
 8012be8:	b2d2      	uxtb	r2, r2
 8012bea:	440b      	add	r3, r1
 8012bec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8012bf0:	e00a      	b.n	8012c08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8012bf2:	683b      	ldr	r3, [r7, #0]
 8012bf4:	b2da      	uxtb	r2, r3
 8012bf6:	4908      	ldr	r1, [pc, #32]	; (8012c18 <__NVIC_SetPriority+0x50>)
 8012bf8:	79fb      	ldrb	r3, [r7, #7]
 8012bfa:	f003 030f 	and.w	r3, r3, #15
 8012bfe:	3b04      	subs	r3, #4
 8012c00:	0112      	lsls	r2, r2, #4
 8012c02:	b2d2      	uxtb	r2, r2
 8012c04:	440b      	add	r3, r1
 8012c06:	761a      	strb	r2, [r3, #24]
}
 8012c08:	bf00      	nop
 8012c0a:	370c      	adds	r7, #12
 8012c0c:	46bd      	mov	sp, r7
 8012c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c12:	4770      	bx	lr
 8012c14:	e000e100 	.word	0xe000e100
 8012c18:	e000ed00 	.word	0xe000ed00

08012c1c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8012c1c:	b580      	push	{r7, lr}
 8012c1e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8012c20:	4b05      	ldr	r3, [pc, #20]	; (8012c38 <SysTick_Handler+0x1c>)
 8012c22:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8012c24:	f002 fcae 	bl	8015584 <xTaskGetSchedulerState>
 8012c28:	4603      	mov	r3, r0
 8012c2a:	2b01      	cmp	r3, #1
 8012c2c:	d001      	beq.n	8012c32 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8012c2e:	f003 fcd3 	bl	80165d8 <xPortSysTickHandler>
  }
}
 8012c32:	bf00      	nop
 8012c34:	bd80      	pop	{r7, pc}
 8012c36:	bf00      	nop
 8012c38:	e000e010 	.word	0xe000e010

08012c3c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8012c3c:	b580      	push	{r7, lr}
 8012c3e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8012c40:	2100      	movs	r1, #0
 8012c42:	f06f 0004 	mvn.w	r0, #4
 8012c46:	f7ff ffbf 	bl	8012bc8 <__NVIC_SetPriority>
#endif
}
 8012c4a:	bf00      	nop
 8012c4c:	bd80      	pop	{r7, pc}
	...

08012c50 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8012c50:	b480      	push	{r7}
 8012c52:	b083      	sub	sp, #12
 8012c54:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012c56:	f3ef 8305 	mrs	r3, IPSR
 8012c5a:	603b      	str	r3, [r7, #0]
  return(result);
 8012c5c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8012c5e:	2b00      	cmp	r3, #0
 8012c60:	d003      	beq.n	8012c6a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8012c62:	f06f 0305 	mvn.w	r3, #5
 8012c66:	607b      	str	r3, [r7, #4]
 8012c68:	e00c      	b.n	8012c84 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8012c6a:	4b0a      	ldr	r3, [pc, #40]	; (8012c94 <osKernelInitialize+0x44>)
 8012c6c:	681b      	ldr	r3, [r3, #0]
 8012c6e:	2b00      	cmp	r3, #0
 8012c70:	d105      	bne.n	8012c7e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8012c72:	4b08      	ldr	r3, [pc, #32]	; (8012c94 <osKernelInitialize+0x44>)
 8012c74:	2201      	movs	r2, #1
 8012c76:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8012c78:	2300      	movs	r3, #0
 8012c7a:	607b      	str	r3, [r7, #4]
 8012c7c:	e002      	b.n	8012c84 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8012c7e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012c82:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8012c84:	687b      	ldr	r3, [r7, #4]
}
 8012c86:	4618      	mov	r0, r3
 8012c88:	370c      	adds	r7, #12
 8012c8a:	46bd      	mov	sp, r7
 8012c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c90:	4770      	bx	lr
 8012c92:	bf00      	nop
 8012c94:	200027ec 	.word	0x200027ec

08012c98 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8012c98:	b580      	push	{r7, lr}
 8012c9a:	b082      	sub	sp, #8
 8012c9c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012c9e:	f3ef 8305 	mrs	r3, IPSR
 8012ca2:	603b      	str	r3, [r7, #0]
  return(result);
 8012ca4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8012ca6:	2b00      	cmp	r3, #0
 8012ca8:	d003      	beq.n	8012cb2 <osKernelStart+0x1a>
    stat = osErrorISR;
 8012caa:	f06f 0305 	mvn.w	r3, #5
 8012cae:	607b      	str	r3, [r7, #4]
 8012cb0:	e010      	b.n	8012cd4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8012cb2:	4b0b      	ldr	r3, [pc, #44]	; (8012ce0 <osKernelStart+0x48>)
 8012cb4:	681b      	ldr	r3, [r3, #0]
 8012cb6:	2b01      	cmp	r3, #1
 8012cb8:	d109      	bne.n	8012cce <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8012cba:	f7ff ffbf 	bl	8012c3c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8012cbe:	4b08      	ldr	r3, [pc, #32]	; (8012ce0 <osKernelStart+0x48>)
 8012cc0:	2202      	movs	r2, #2
 8012cc2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8012cc4:	f001 fe7c 	bl	80149c0 <vTaskStartScheduler>
      stat = osOK;
 8012cc8:	2300      	movs	r3, #0
 8012cca:	607b      	str	r3, [r7, #4]
 8012ccc:	e002      	b.n	8012cd4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8012cce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012cd2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8012cd4:	687b      	ldr	r3, [r7, #4]
}
 8012cd6:	4618      	mov	r0, r3
 8012cd8:	3708      	adds	r7, #8
 8012cda:	46bd      	mov	sp, r7
 8012cdc:	bd80      	pop	{r7, pc}
 8012cde:	bf00      	nop
 8012ce0:	200027ec 	.word	0x200027ec

08012ce4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8012ce4:	b580      	push	{r7, lr}
 8012ce6:	b08e      	sub	sp, #56	; 0x38
 8012ce8:	af04      	add	r7, sp, #16
 8012cea:	60f8      	str	r0, [r7, #12]
 8012cec:	60b9      	str	r1, [r7, #8]
 8012cee:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8012cf0:	2300      	movs	r3, #0
 8012cf2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012cf4:	f3ef 8305 	mrs	r3, IPSR
 8012cf8:	617b      	str	r3, [r7, #20]
  return(result);
 8012cfa:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8012cfc:	2b00      	cmp	r3, #0
 8012cfe:	d17e      	bne.n	8012dfe <osThreadNew+0x11a>
 8012d00:	68fb      	ldr	r3, [r7, #12]
 8012d02:	2b00      	cmp	r3, #0
 8012d04:	d07b      	beq.n	8012dfe <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8012d06:	2380      	movs	r3, #128	; 0x80
 8012d08:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8012d0a:	2318      	movs	r3, #24
 8012d0c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8012d0e:	2300      	movs	r3, #0
 8012d10:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8012d12:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012d16:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8012d18:	687b      	ldr	r3, [r7, #4]
 8012d1a:	2b00      	cmp	r3, #0
 8012d1c:	d045      	beq.n	8012daa <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8012d1e:	687b      	ldr	r3, [r7, #4]
 8012d20:	681b      	ldr	r3, [r3, #0]
 8012d22:	2b00      	cmp	r3, #0
 8012d24:	d002      	beq.n	8012d2c <osThreadNew+0x48>
        name = attr->name;
 8012d26:	687b      	ldr	r3, [r7, #4]
 8012d28:	681b      	ldr	r3, [r3, #0]
 8012d2a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8012d2c:	687b      	ldr	r3, [r7, #4]
 8012d2e:	699b      	ldr	r3, [r3, #24]
 8012d30:	2b00      	cmp	r3, #0
 8012d32:	d002      	beq.n	8012d3a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8012d34:	687b      	ldr	r3, [r7, #4]
 8012d36:	699b      	ldr	r3, [r3, #24]
 8012d38:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8012d3a:	69fb      	ldr	r3, [r7, #28]
 8012d3c:	2b00      	cmp	r3, #0
 8012d3e:	d008      	beq.n	8012d52 <osThreadNew+0x6e>
 8012d40:	69fb      	ldr	r3, [r7, #28]
 8012d42:	2b38      	cmp	r3, #56	; 0x38
 8012d44:	d805      	bhi.n	8012d52 <osThreadNew+0x6e>
 8012d46:	687b      	ldr	r3, [r7, #4]
 8012d48:	685b      	ldr	r3, [r3, #4]
 8012d4a:	f003 0301 	and.w	r3, r3, #1
 8012d4e:	2b00      	cmp	r3, #0
 8012d50:	d001      	beq.n	8012d56 <osThreadNew+0x72>
        return (NULL);
 8012d52:	2300      	movs	r3, #0
 8012d54:	e054      	b.n	8012e00 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8012d56:	687b      	ldr	r3, [r7, #4]
 8012d58:	695b      	ldr	r3, [r3, #20]
 8012d5a:	2b00      	cmp	r3, #0
 8012d5c:	d003      	beq.n	8012d66 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8012d5e:	687b      	ldr	r3, [r7, #4]
 8012d60:	695b      	ldr	r3, [r3, #20]
 8012d62:	089b      	lsrs	r3, r3, #2
 8012d64:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8012d66:	687b      	ldr	r3, [r7, #4]
 8012d68:	689b      	ldr	r3, [r3, #8]
 8012d6a:	2b00      	cmp	r3, #0
 8012d6c:	d00e      	beq.n	8012d8c <osThreadNew+0xa8>
 8012d6e:	687b      	ldr	r3, [r7, #4]
 8012d70:	68db      	ldr	r3, [r3, #12]
 8012d72:	2bbf      	cmp	r3, #191	; 0xbf
 8012d74:	d90a      	bls.n	8012d8c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8012d76:	687b      	ldr	r3, [r7, #4]
 8012d78:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8012d7a:	2b00      	cmp	r3, #0
 8012d7c:	d006      	beq.n	8012d8c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8012d7e:	687b      	ldr	r3, [r7, #4]
 8012d80:	695b      	ldr	r3, [r3, #20]
 8012d82:	2b00      	cmp	r3, #0
 8012d84:	d002      	beq.n	8012d8c <osThreadNew+0xa8>
        mem = 1;
 8012d86:	2301      	movs	r3, #1
 8012d88:	61bb      	str	r3, [r7, #24]
 8012d8a:	e010      	b.n	8012dae <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8012d8c:	687b      	ldr	r3, [r7, #4]
 8012d8e:	689b      	ldr	r3, [r3, #8]
 8012d90:	2b00      	cmp	r3, #0
 8012d92:	d10c      	bne.n	8012dae <osThreadNew+0xca>
 8012d94:	687b      	ldr	r3, [r7, #4]
 8012d96:	68db      	ldr	r3, [r3, #12]
 8012d98:	2b00      	cmp	r3, #0
 8012d9a:	d108      	bne.n	8012dae <osThreadNew+0xca>
 8012d9c:	687b      	ldr	r3, [r7, #4]
 8012d9e:	691b      	ldr	r3, [r3, #16]
 8012da0:	2b00      	cmp	r3, #0
 8012da2:	d104      	bne.n	8012dae <osThreadNew+0xca>
          mem = 0;
 8012da4:	2300      	movs	r3, #0
 8012da6:	61bb      	str	r3, [r7, #24]
 8012da8:	e001      	b.n	8012dae <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8012daa:	2300      	movs	r3, #0
 8012dac:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8012dae:	69bb      	ldr	r3, [r7, #24]
 8012db0:	2b01      	cmp	r3, #1
 8012db2:	d110      	bne.n	8012dd6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8012db4:	687b      	ldr	r3, [r7, #4]
 8012db6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8012db8:	687a      	ldr	r2, [r7, #4]
 8012dba:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8012dbc:	9202      	str	r2, [sp, #8]
 8012dbe:	9301      	str	r3, [sp, #4]
 8012dc0:	69fb      	ldr	r3, [r7, #28]
 8012dc2:	9300      	str	r3, [sp, #0]
 8012dc4:	68bb      	ldr	r3, [r7, #8]
 8012dc6:	6a3a      	ldr	r2, [r7, #32]
 8012dc8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8012dca:	68f8      	ldr	r0, [r7, #12]
 8012dcc:	f001 fba2 	bl	8014514 <xTaskCreateStatic>
 8012dd0:	4603      	mov	r3, r0
 8012dd2:	613b      	str	r3, [r7, #16]
 8012dd4:	e013      	b.n	8012dfe <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8012dd6:	69bb      	ldr	r3, [r7, #24]
 8012dd8:	2b00      	cmp	r3, #0
 8012dda:	d110      	bne.n	8012dfe <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8012ddc:	6a3b      	ldr	r3, [r7, #32]
 8012dde:	b29a      	uxth	r2, r3
 8012de0:	f107 0310 	add.w	r3, r7, #16
 8012de4:	9301      	str	r3, [sp, #4]
 8012de6:	69fb      	ldr	r3, [r7, #28]
 8012de8:	9300      	str	r3, [sp, #0]
 8012dea:	68bb      	ldr	r3, [r7, #8]
 8012dec:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8012dee:	68f8      	ldr	r0, [r7, #12]
 8012df0:	f001 fbed 	bl	80145ce <xTaskCreate>
 8012df4:	4603      	mov	r3, r0
 8012df6:	2b01      	cmp	r3, #1
 8012df8:	d001      	beq.n	8012dfe <osThreadNew+0x11a>
            hTask = NULL;
 8012dfa:	2300      	movs	r3, #0
 8012dfc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8012dfe:	693b      	ldr	r3, [r7, #16]
}
 8012e00:	4618      	mov	r0, r3
 8012e02:	3728      	adds	r7, #40	; 0x28
 8012e04:	46bd      	mov	sp, r7
 8012e06:	bd80      	pop	{r7, pc}

08012e08 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8012e08:	b580      	push	{r7, lr}
 8012e0a:	b084      	sub	sp, #16
 8012e0c:	af00      	add	r7, sp, #0
 8012e0e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012e10:	f3ef 8305 	mrs	r3, IPSR
 8012e14:	60bb      	str	r3, [r7, #8]
  return(result);
 8012e16:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8012e18:	2b00      	cmp	r3, #0
 8012e1a:	d003      	beq.n	8012e24 <osDelay+0x1c>
    stat = osErrorISR;
 8012e1c:	f06f 0305 	mvn.w	r3, #5
 8012e20:	60fb      	str	r3, [r7, #12]
 8012e22:	e007      	b.n	8012e34 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8012e24:	2300      	movs	r3, #0
 8012e26:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8012e28:	687b      	ldr	r3, [r7, #4]
 8012e2a:	2b00      	cmp	r3, #0
 8012e2c:	d002      	beq.n	8012e34 <osDelay+0x2c>
      vTaskDelay(ticks);
 8012e2e:	6878      	ldr	r0, [r7, #4]
 8012e30:	f001 fd2c 	bl	801488c <vTaskDelay>
    }
  }

  return (stat);
 8012e34:	68fb      	ldr	r3, [r7, #12]
}
 8012e36:	4618      	mov	r0, r3
 8012e38:	3710      	adds	r7, #16
 8012e3a:	46bd      	mov	sp, r7
 8012e3c:	bd80      	pop	{r7, pc}

08012e3e <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8012e3e:	b580      	push	{r7, lr}
 8012e40:	b08a      	sub	sp, #40	; 0x28
 8012e42:	af02      	add	r7, sp, #8
 8012e44:	60f8      	str	r0, [r7, #12]
 8012e46:	60b9      	str	r1, [r7, #8]
 8012e48:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8012e4a:	2300      	movs	r3, #0
 8012e4c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012e4e:	f3ef 8305 	mrs	r3, IPSR
 8012e52:	613b      	str	r3, [r7, #16]
  return(result);
 8012e54:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8012e56:	2b00      	cmp	r3, #0
 8012e58:	d175      	bne.n	8012f46 <osSemaphoreNew+0x108>
 8012e5a:	68fb      	ldr	r3, [r7, #12]
 8012e5c:	2b00      	cmp	r3, #0
 8012e5e:	d072      	beq.n	8012f46 <osSemaphoreNew+0x108>
 8012e60:	68ba      	ldr	r2, [r7, #8]
 8012e62:	68fb      	ldr	r3, [r7, #12]
 8012e64:	429a      	cmp	r2, r3
 8012e66:	d86e      	bhi.n	8012f46 <osSemaphoreNew+0x108>
    mem = -1;
 8012e68:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012e6c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8012e6e:	687b      	ldr	r3, [r7, #4]
 8012e70:	2b00      	cmp	r3, #0
 8012e72:	d015      	beq.n	8012ea0 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8012e74:	687b      	ldr	r3, [r7, #4]
 8012e76:	689b      	ldr	r3, [r3, #8]
 8012e78:	2b00      	cmp	r3, #0
 8012e7a:	d006      	beq.n	8012e8a <osSemaphoreNew+0x4c>
 8012e7c:	687b      	ldr	r3, [r7, #4]
 8012e7e:	68db      	ldr	r3, [r3, #12]
 8012e80:	2b4f      	cmp	r3, #79	; 0x4f
 8012e82:	d902      	bls.n	8012e8a <osSemaphoreNew+0x4c>
        mem = 1;
 8012e84:	2301      	movs	r3, #1
 8012e86:	61bb      	str	r3, [r7, #24]
 8012e88:	e00c      	b.n	8012ea4 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8012e8a:	687b      	ldr	r3, [r7, #4]
 8012e8c:	689b      	ldr	r3, [r3, #8]
 8012e8e:	2b00      	cmp	r3, #0
 8012e90:	d108      	bne.n	8012ea4 <osSemaphoreNew+0x66>
 8012e92:	687b      	ldr	r3, [r7, #4]
 8012e94:	68db      	ldr	r3, [r3, #12]
 8012e96:	2b00      	cmp	r3, #0
 8012e98:	d104      	bne.n	8012ea4 <osSemaphoreNew+0x66>
          mem = 0;
 8012e9a:	2300      	movs	r3, #0
 8012e9c:	61bb      	str	r3, [r7, #24]
 8012e9e:	e001      	b.n	8012ea4 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8012ea0:	2300      	movs	r3, #0
 8012ea2:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8012ea4:	69bb      	ldr	r3, [r7, #24]
 8012ea6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8012eaa:	d04c      	beq.n	8012f46 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8012eac:	68fb      	ldr	r3, [r7, #12]
 8012eae:	2b01      	cmp	r3, #1
 8012eb0:	d128      	bne.n	8012f04 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8012eb2:	69bb      	ldr	r3, [r7, #24]
 8012eb4:	2b01      	cmp	r3, #1
 8012eb6:	d10a      	bne.n	8012ece <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8012eb8:	687b      	ldr	r3, [r7, #4]
 8012eba:	689b      	ldr	r3, [r3, #8]
 8012ebc:	2203      	movs	r2, #3
 8012ebe:	9200      	str	r2, [sp, #0]
 8012ec0:	2200      	movs	r2, #0
 8012ec2:	2100      	movs	r1, #0
 8012ec4:	2001      	movs	r0, #1
 8012ec6:	f000 fb7f 	bl	80135c8 <xQueueGenericCreateStatic>
 8012eca:	61f8      	str	r0, [r7, #28]
 8012ecc:	e005      	b.n	8012eda <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8012ece:	2203      	movs	r2, #3
 8012ed0:	2100      	movs	r1, #0
 8012ed2:	2001      	movs	r0, #1
 8012ed4:	f000 fbf0 	bl	80136b8 <xQueueGenericCreate>
 8012ed8:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8012eda:	69fb      	ldr	r3, [r7, #28]
 8012edc:	2b00      	cmp	r3, #0
 8012ede:	d022      	beq.n	8012f26 <osSemaphoreNew+0xe8>
 8012ee0:	68bb      	ldr	r3, [r7, #8]
 8012ee2:	2b00      	cmp	r3, #0
 8012ee4:	d01f      	beq.n	8012f26 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8012ee6:	2300      	movs	r3, #0
 8012ee8:	2200      	movs	r2, #0
 8012eea:	2100      	movs	r1, #0
 8012eec:	69f8      	ldr	r0, [r7, #28]
 8012eee:	f000 fcab 	bl	8013848 <xQueueGenericSend>
 8012ef2:	4603      	mov	r3, r0
 8012ef4:	2b01      	cmp	r3, #1
 8012ef6:	d016      	beq.n	8012f26 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8012ef8:	69f8      	ldr	r0, [r7, #28]
 8012efa:	f001 f937 	bl	801416c <vQueueDelete>
            hSemaphore = NULL;
 8012efe:	2300      	movs	r3, #0
 8012f00:	61fb      	str	r3, [r7, #28]
 8012f02:	e010      	b.n	8012f26 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8012f04:	69bb      	ldr	r3, [r7, #24]
 8012f06:	2b01      	cmp	r3, #1
 8012f08:	d108      	bne.n	8012f1c <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8012f0a:	687b      	ldr	r3, [r7, #4]
 8012f0c:	689b      	ldr	r3, [r3, #8]
 8012f0e:	461a      	mov	r2, r3
 8012f10:	68b9      	ldr	r1, [r7, #8]
 8012f12:	68f8      	ldr	r0, [r7, #12]
 8012f14:	f000 fc2d 	bl	8013772 <xQueueCreateCountingSemaphoreStatic>
 8012f18:	61f8      	str	r0, [r7, #28]
 8012f1a:	e004      	b.n	8012f26 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8012f1c:	68b9      	ldr	r1, [r7, #8]
 8012f1e:	68f8      	ldr	r0, [r7, #12]
 8012f20:	f000 fc5e 	bl	80137e0 <xQueueCreateCountingSemaphore>
 8012f24:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8012f26:	69fb      	ldr	r3, [r7, #28]
 8012f28:	2b00      	cmp	r3, #0
 8012f2a:	d00c      	beq.n	8012f46 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8012f2c:	687b      	ldr	r3, [r7, #4]
 8012f2e:	2b00      	cmp	r3, #0
 8012f30:	d003      	beq.n	8012f3a <osSemaphoreNew+0xfc>
          name = attr->name;
 8012f32:	687b      	ldr	r3, [r7, #4]
 8012f34:	681b      	ldr	r3, [r3, #0]
 8012f36:	617b      	str	r3, [r7, #20]
 8012f38:	e001      	b.n	8012f3e <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8012f3a:	2300      	movs	r3, #0
 8012f3c:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8012f3e:	6979      	ldr	r1, [r7, #20]
 8012f40:	69f8      	ldr	r0, [r7, #28]
 8012f42:	f001 fa5f 	bl	8014404 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8012f46:	69fb      	ldr	r3, [r7, #28]
}
 8012f48:	4618      	mov	r0, r3
 8012f4a:	3720      	adds	r7, #32
 8012f4c:	46bd      	mov	sp, r7
 8012f4e:	bd80      	pop	{r7, pc}

08012f50 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8012f50:	b580      	push	{r7, lr}
 8012f52:	b086      	sub	sp, #24
 8012f54:	af00      	add	r7, sp, #0
 8012f56:	6078      	str	r0, [r7, #4]
 8012f58:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8012f5a:	687b      	ldr	r3, [r7, #4]
 8012f5c:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8012f5e:	2300      	movs	r3, #0
 8012f60:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8012f62:	693b      	ldr	r3, [r7, #16]
 8012f64:	2b00      	cmp	r3, #0
 8012f66:	d103      	bne.n	8012f70 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8012f68:	f06f 0303 	mvn.w	r3, #3
 8012f6c:	617b      	str	r3, [r7, #20]
 8012f6e:	e039      	b.n	8012fe4 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012f70:	f3ef 8305 	mrs	r3, IPSR
 8012f74:	60fb      	str	r3, [r7, #12]
  return(result);
 8012f76:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8012f78:	2b00      	cmp	r3, #0
 8012f7a:	d022      	beq.n	8012fc2 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8012f7c:	683b      	ldr	r3, [r7, #0]
 8012f7e:	2b00      	cmp	r3, #0
 8012f80:	d003      	beq.n	8012f8a <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8012f82:	f06f 0303 	mvn.w	r3, #3
 8012f86:	617b      	str	r3, [r7, #20]
 8012f88:	e02c      	b.n	8012fe4 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8012f8a:	2300      	movs	r3, #0
 8012f8c:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8012f8e:	f107 0308 	add.w	r3, r7, #8
 8012f92:	461a      	mov	r2, r3
 8012f94:	2100      	movs	r1, #0
 8012f96:	6938      	ldr	r0, [r7, #16]
 8012f98:	f001 f868 	bl	801406c <xQueueReceiveFromISR>
 8012f9c:	4603      	mov	r3, r0
 8012f9e:	2b01      	cmp	r3, #1
 8012fa0:	d003      	beq.n	8012faa <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8012fa2:	f06f 0302 	mvn.w	r3, #2
 8012fa6:	617b      	str	r3, [r7, #20]
 8012fa8:	e01c      	b.n	8012fe4 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8012faa:	68bb      	ldr	r3, [r7, #8]
 8012fac:	2b00      	cmp	r3, #0
 8012fae:	d019      	beq.n	8012fe4 <osSemaphoreAcquire+0x94>
 8012fb0:	4b0f      	ldr	r3, [pc, #60]	; (8012ff0 <osSemaphoreAcquire+0xa0>)
 8012fb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012fb6:	601a      	str	r2, [r3, #0]
 8012fb8:	f3bf 8f4f 	dsb	sy
 8012fbc:	f3bf 8f6f 	isb	sy
 8012fc0:	e010      	b.n	8012fe4 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8012fc2:	6839      	ldr	r1, [r7, #0]
 8012fc4:	6938      	ldr	r0, [r7, #16]
 8012fc6:	f000 ff45 	bl	8013e54 <xQueueSemaphoreTake>
 8012fca:	4603      	mov	r3, r0
 8012fcc:	2b01      	cmp	r3, #1
 8012fce:	d009      	beq.n	8012fe4 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8012fd0:	683b      	ldr	r3, [r7, #0]
 8012fd2:	2b00      	cmp	r3, #0
 8012fd4:	d003      	beq.n	8012fde <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8012fd6:	f06f 0301 	mvn.w	r3, #1
 8012fda:	617b      	str	r3, [r7, #20]
 8012fdc:	e002      	b.n	8012fe4 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8012fde:	f06f 0302 	mvn.w	r3, #2
 8012fe2:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8012fe4:	697b      	ldr	r3, [r7, #20]
}
 8012fe6:	4618      	mov	r0, r3
 8012fe8:	3718      	adds	r7, #24
 8012fea:	46bd      	mov	sp, r7
 8012fec:	bd80      	pop	{r7, pc}
 8012fee:	bf00      	nop
 8012ff0:	e000ed04 	.word	0xe000ed04

08012ff4 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8012ff4:	b580      	push	{r7, lr}
 8012ff6:	b086      	sub	sp, #24
 8012ff8:	af00      	add	r7, sp, #0
 8012ffa:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8012ffc:	687b      	ldr	r3, [r7, #4]
 8012ffe:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8013000:	2300      	movs	r3, #0
 8013002:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8013004:	693b      	ldr	r3, [r7, #16]
 8013006:	2b00      	cmp	r3, #0
 8013008:	d103      	bne.n	8013012 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 801300a:	f06f 0303 	mvn.w	r3, #3
 801300e:	617b      	str	r3, [r7, #20]
 8013010:	e02c      	b.n	801306c <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8013012:	f3ef 8305 	mrs	r3, IPSR
 8013016:	60fb      	str	r3, [r7, #12]
  return(result);
 8013018:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 801301a:	2b00      	cmp	r3, #0
 801301c:	d01a      	beq.n	8013054 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 801301e:	2300      	movs	r3, #0
 8013020:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8013022:	f107 0308 	add.w	r3, r7, #8
 8013026:	4619      	mov	r1, r3
 8013028:	6938      	ldr	r0, [r7, #16]
 801302a:	f000 fda6 	bl	8013b7a <xQueueGiveFromISR>
 801302e:	4603      	mov	r3, r0
 8013030:	2b01      	cmp	r3, #1
 8013032:	d003      	beq.n	801303c <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8013034:	f06f 0302 	mvn.w	r3, #2
 8013038:	617b      	str	r3, [r7, #20]
 801303a:	e017      	b.n	801306c <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 801303c:	68bb      	ldr	r3, [r7, #8]
 801303e:	2b00      	cmp	r3, #0
 8013040:	d014      	beq.n	801306c <osSemaphoreRelease+0x78>
 8013042:	4b0d      	ldr	r3, [pc, #52]	; (8013078 <osSemaphoreRelease+0x84>)
 8013044:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013048:	601a      	str	r2, [r3, #0]
 801304a:	f3bf 8f4f 	dsb	sy
 801304e:	f3bf 8f6f 	isb	sy
 8013052:	e00b      	b.n	801306c <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8013054:	2300      	movs	r3, #0
 8013056:	2200      	movs	r2, #0
 8013058:	2100      	movs	r1, #0
 801305a:	6938      	ldr	r0, [r7, #16]
 801305c:	f000 fbf4 	bl	8013848 <xQueueGenericSend>
 8013060:	4603      	mov	r3, r0
 8013062:	2b01      	cmp	r3, #1
 8013064:	d002      	beq.n	801306c <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8013066:	f06f 0302 	mvn.w	r3, #2
 801306a:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 801306c:	697b      	ldr	r3, [r7, #20]
}
 801306e:	4618      	mov	r0, r3
 8013070:	3718      	adds	r7, #24
 8013072:	46bd      	mov	sp, r7
 8013074:	bd80      	pop	{r7, pc}
 8013076:	bf00      	nop
 8013078:	e000ed04 	.word	0xe000ed04

0801307c <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 801307c:	b580      	push	{r7, lr}
 801307e:	b086      	sub	sp, #24
 8013080:	af00      	add	r7, sp, #0
 8013082:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8013084:	687b      	ldr	r3, [r7, #4]
 8013086:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8013088:	f3ef 8305 	mrs	r3, IPSR
 801308c:	60fb      	str	r3, [r7, #12]
  return(result);
 801308e:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 8013090:	2b00      	cmp	r3, #0
 8013092:	d003      	beq.n	801309c <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 8013094:	f06f 0305 	mvn.w	r3, #5
 8013098:	617b      	str	r3, [r7, #20]
 801309a:	e00e      	b.n	80130ba <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 801309c:	693b      	ldr	r3, [r7, #16]
 801309e:	2b00      	cmp	r3, #0
 80130a0:	d103      	bne.n	80130aa <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 80130a2:	f06f 0303 	mvn.w	r3, #3
 80130a6:	617b      	str	r3, [r7, #20]
 80130a8:	e007      	b.n	80130ba <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 80130aa:	6938      	ldr	r0, [r7, #16]
 80130ac:	f001 f9d4 	bl	8014458 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 80130b0:	2300      	movs	r3, #0
 80130b2:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 80130b4:	6938      	ldr	r0, [r7, #16]
 80130b6:	f001 f859 	bl	801416c <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 80130ba:	697b      	ldr	r3, [r7, #20]
}
 80130bc:	4618      	mov	r0, r3
 80130be:	3718      	adds	r7, #24
 80130c0:	46bd      	mov	sp, r7
 80130c2:	bd80      	pop	{r7, pc}

080130c4 <osMessageQueueNew>:

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80130c4:	b580      	push	{r7, lr}
 80130c6:	b08a      	sub	sp, #40	; 0x28
 80130c8:	af02      	add	r7, sp, #8
 80130ca:	60f8      	str	r0, [r7, #12]
 80130cc:	60b9      	str	r1, [r7, #8]
 80130ce:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80130d0:	2300      	movs	r3, #0
 80130d2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80130d4:	f3ef 8305 	mrs	r3, IPSR
 80130d8:	613b      	str	r3, [r7, #16]
  return(result);
 80130da:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80130dc:	2b00      	cmp	r3, #0
 80130de:	d15f      	bne.n	80131a0 <osMessageQueueNew+0xdc>
 80130e0:	68fb      	ldr	r3, [r7, #12]
 80130e2:	2b00      	cmp	r3, #0
 80130e4:	d05c      	beq.n	80131a0 <osMessageQueueNew+0xdc>
 80130e6:	68bb      	ldr	r3, [r7, #8]
 80130e8:	2b00      	cmp	r3, #0
 80130ea:	d059      	beq.n	80131a0 <osMessageQueueNew+0xdc>
    mem = -1;
 80130ec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80130f0:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80130f2:	687b      	ldr	r3, [r7, #4]
 80130f4:	2b00      	cmp	r3, #0
 80130f6:	d029      	beq.n	801314c <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80130f8:	687b      	ldr	r3, [r7, #4]
 80130fa:	689b      	ldr	r3, [r3, #8]
 80130fc:	2b00      	cmp	r3, #0
 80130fe:	d012      	beq.n	8013126 <osMessageQueueNew+0x62>
 8013100:	687b      	ldr	r3, [r7, #4]
 8013102:	68db      	ldr	r3, [r3, #12]
 8013104:	2b4f      	cmp	r3, #79	; 0x4f
 8013106:	d90e      	bls.n	8013126 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8013108:	687b      	ldr	r3, [r7, #4]
 801310a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 801310c:	2b00      	cmp	r3, #0
 801310e:	d00a      	beq.n	8013126 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8013110:	687b      	ldr	r3, [r7, #4]
 8013112:	695a      	ldr	r2, [r3, #20]
 8013114:	68fb      	ldr	r3, [r7, #12]
 8013116:	68b9      	ldr	r1, [r7, #8]
 8013118:	fb01 f303 	mul.w	r3, r1, r3
 801311c:	429a      	cmp	r2, r3
 801311e:	d302      	bcc.n	8013126 <osMessageQueueNew+0x62>
        mem = 1;
 8013120:	2301      	movs	r3, #1
 8013122:	61bb      	str	r3, [r7, #24]
 8013124:	e014      	b.n	8013150 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8013126:	687b      	ldr	r3, [r7, #4]
 8013128:	689b      	ldr	r3, [r3, #8]
 801312a:	2b00      	cmp	r3, #0
 801312c:	d110      	bne.n	8013150 <osMessageQueueNew+0x8c>
 801312e:	687b      	ldr	r3, [r7, #4]
 8013130:	68db      	ldr	r3, [r3, #12]
 8013132:	2b00      	cmp	r3, #0
 8013134:	d10c      	bne.n	8013150 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8013136:	687b      	ldr	r3, [r7, #4]
 8013138:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 801313a:	2b00      	cmp	r3, #0
 801313c:	d108      	bne.n	8013150 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 801313e:	687b      	ldr	r3, [r7, #4]
 8013140:	695b      	ldr	r3, [r3, #20]
 8013142:	2b00      	cmp	r3, #0
 8013144:	d104      	bne.n	8013150 <osMessageQueueNew+0x8c>
          mem = 0;
 8013146:	2300      	movs	r3, #0
 8013148:	61bb      	str	r3, [r7, #24]
 801314a:	e001      	b.n	8013150 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 801314c:	2300      	movs	r3, #0
 801314e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8013150:	69bb      	ldr	r3, [r7, #24]
 8013152:	2b01      	cmp	r3, #1
 8013154:	d10b      	bne.n	801316e <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8013156:	687b      	ldr	r3, [r7, #4]
 8013158:	691a      	ldr	r2, [r3, #16]
 801315a:	687b      	ldr	r3, [r7, #4]
 801315c:	689b      	ldr	r3, [r3, #8]
 801315e:	2100      	movs	r1, #0
 8013160:	9100      	str	r1, [sp, #0]
 8013162:	68b9      	ldr	r1, [r7, #8]
 8013164:	68f8      	ldr	r0, [r7, #12]
 8013166:	f000 fa2f 	bl	80135c8 <xQueueGenericCreateStatic>
 801316a:	61f8      	str	r0, [r7, #28]
 801316c:	e008      	b.n	8013180 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 801316e:	69bb      	ldr	r3, [r7, #24]
 8013170:	2b00      	cmp	r3, #0
 8013172:	d105      	bne.n	8013180 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8013174:	2200      	movs	r2, #0
 8013176:	68b9      	ldr	r1, [r7, #8]
 8013178:	68f8      	ldr	r0, [r7, #12]
 801317a:	f000 fa9d 	bl	80136b8 <xQueueGenericCreate>
 801317e:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8013180:	69fb      	ldr	r3, [r7, #28]
 8013182:	2b00      	cmp	r3, #0
 8013184:	d00c      	beq.n	80131a0 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8013186:	687b      	ldr	r3, [r7, #4]
 8013188:	2b00      	cmp	r3, #0
 801318a:	d003      	beq.n	8013194 <osMessageQueueNew+0xd0>
        name = attr->name;
 801318c:	687b      	ldr	r3, [r7, #4]
 801318e:	681b      	ldr	r3, [r3, #0]
 8013190:	617b      	str	r3, [r7, #20]
 8013192:	e001      	b.n	8013198 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8013194:	2300      	movs	r3, #0
 8013196:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8013198:	6979      	ldr	r1, [r7, #20]
 801319a:	69f8      	ldr	r0, [r7, #28]
 801319c:	f001 f932 	bl	8014404 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80131a0:	69fb      	ldr	r3, [r7, #28]
}
 80131a2:	4618      	mov	r0, r3
 80131a4:	3720      	adds	r7, #32
 80131a6:	46bd      	mov	sp, r7
 80131a8:	bd80      	pop	{r7, pc}
	...

080131ac <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80131ac:	b580      	push	{r7, lr}
 80131ae:	b088      	sub	sp, #32
 80131b0:	af00      	add	r7, sp, #0
 80131b2:	60f8      	str	r0, [r7, #12]
 80131b4:	60b9      	str	r1, [r7, #8]
 80131b6:	603b      	str	r3, [r7, #0]
 80131b8:	4613      	mov	r3, r2
 80131ba:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80131bc:	68fb      	ldr	r3, [r7, #12]
 80131be:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80131c0:	2300      	movs	r3, #0
 80131c2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80131c4:	f3ef 8305 	mrs	r3, IPSR
 80131c8:	617b      	str	r3, [r7, #20]
  return(result);
 80131ca:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80131cc:	2b00      	cmp	r3, #0
 80131ce:	d028      	beq.n	8013222 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80131d0:	69bb      	ldr	r3, [r7, #24]
 80131d2:	2b00      	cmp	r3, #0
 80131d4:	d005      	beq.n	80131e2 <osMessageQueuePut+0x36>
 80131d6:	68bb      	ldr	r3, [r7, #8]
 80131d8:	2b00      	cmp	r3, #0
 80131da:	d002      	beq.n	80131e2 <osMessageQueuePut+0x36>
 80131dc:	683b      	ldr	r3, [r7, #0]
 80131de:	2b00      	cmp	r3, #0
 80131e0:	d003      	beq.n	80131ea <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 80131e2:	f06f 0303 	mvn.w	r3, #3
 80131e6:	61fb      	str	r3, [r7, #28]
 80131e8:	e038      	b.n	801325c <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 80131ea:	2300      	movs	r3, #0
 80131ec:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80131ee:	f107 0210 	add.w	r2, r7, #16
 80131f2:	2300      	movs	r3, #0
 80131f4:	68b9      	ldr	r1, [r7, #8]
 80131f6:	69b8      	ldr	r0, [r7, #24]
 80131f8:	f000 fc24 	bl	8013a44 <xQueueGenericSendFromISR>
 80131fc:	4603      	mov	r3, r0
 80131fe:	2b01      	cmp	r3, #1
 8013200:	d003      	beq.n	801320a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8013202:	f06f 0302 	mvn.w	r3, #2
 8013206:	61fb      	str	r3, [r7, #28]
 8013208:	e028      	b.n	801325c <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 801320a:	693b      	ldr	r3, [r7, #16]
 801320c:	2b00      	cmp	r3, #0
 801320e:	d025      	beq.n	801325c <osMessageQueuePut+0xb0>
 8013210:	4b15      	ldr	r3, [pc, #84]	; (8013268 <osMessageQueuePut+0xbc>)
 8013212:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013216:	601a      	str	r2, [r3, #0]
 8013218:	f3bf 8f4f 	dsb	sy
 801321c:	f3bf 8f6f 	isb	sy
 8013220:	e01c      	b.n	801325c <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8013222:	69bb      	ldr	r3, [r7, #24]
 8013224:	2b00      	cmp	r3, #0
 8013226:	d002      	beq.n	801322e <osMessageQueuePut+0x82>
 8013228:	68bb      	ldr	r3, [r7, #8]
 801322a:	2b00      	cmp	r3, #0
 801322c:	d103      	bne.n	8013236 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 801322e:	f06f 0303 	mvn.w	r3, #3
 8013232:	61fb      	str	r3, [r7, #28]
 8013234:	e012      	b.n	801325c <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8013236:	2300      	movs	r3, #0
 8013238:	683a      	ldr	r2, [r7, #0]
 801323a:	68b9      	ldr	r1, [r7, #8]
 801323c:	69b8      	ldr	r0, [r7, #24]
 801323e:	f000 fb03 	bl	8013848 <xQueueGenericSend>
 8013242:	4603      	mov	r3, r0
 8013244:	2b01      	cmp	r3, #1
 8013246:	d009      	beq.n	801325c <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8013248:	683b      	ldr	r3, [r7, #0]
 801324a:	2b00      	cmp	r3, #0
 801324c:	d003      	beq.n	8013256 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 801324e:	f06f 0301 	mvn.w	r3, #1
 8013252:	61fb      	str	r3, [r7, #28]
 8013254:	e002      	b.n	801325c <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8013256:	f06f 0302 	mvn.w	r3, #2
 801325a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 801325c:	69fb      	ldr	r3, [r7, #28]
}
 801325e:	4618      	mov	r0, r3
 8013260:	3720      	adds	r7, #32
 8013262:	46bd      	mov	sp, r7
 8013264:	bd80      	pop	{r7, pc}
 8013266:	bf00      	nop
 8013268:	e000ed04 	.word	0xe000ed04

0801326c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 801326c:	b580      	push	{r7, lr}
 801326e:	b088      	sub	sp, #32
 8013270:	af00      	add	r7, sp, #0
 8013272:	60f8      	str	r0, [r7, #12]
 8013274:	60b9      	str	r1, [r7, #8]
 8013276:	607a      	str	r2, [r7, #4]
 8013278:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 801327a:	68fb      	ldr	r3, [r7, #12]
 801327c:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 801327e:	2300      	movs	r3, #0
 8013280:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8013282:	f3ef 8305 	mrs	r3, IPSR
 8013286:	617b      	str	r3, [r7, #20]
  return(result);
 8013288:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 801328a:	2b00      	cmp	r3, #0
 801328c:	d028      	beq.n	80132e0 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 801328e:	69bb      	ldr	r3, [r7, #24]
 8013290:	2b00      	cmp	r3, #0
 8013292:	d005      	beq.n	80132a0 <osMessageQueueGet+0x34>
 8013294:	68bb      	ldr	r3, [r7, #8]
 8013296:	2b00      	cmp	r3, #0
 8013298:	d002      	beq.n	80132a0 <osMessageQueueGet+0x34>
 801329a:	683b      	ldr	r3, [r7, #0]
 801329c:	2b00      	cmp	r3, #0
 801329e:	d003      	beq.n	80132a8 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80132a0:	f06f 0303 	mvn.w	r3, #3
 80132a4:	61fb      	str	r3, [r7, #28]
 80132a6:	e037      	b.n	8013318 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 80132a8:	2300      	movs	r3, #0
 80132aa:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80132ac:	f107 0310 	add.w	r3, r7, #16
 80132b0:	461a      	mov	r2, r3
 80132b2:	68b9      	ldr	r1, [r7, #8]
 80132b4:	69b8      	ldr	r0, [r7, #24]
 80132b6:	f000 fed9 	bl	801406c <xQueueReceiveFromISR>
 80132ba:	4603      	mov	r3, r0
 80132bc:	2b01      	cmp	r3, #1
 80132be:	d003      	beq.n	80132c8 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 80132c0:	f06f 0302 	mvn.w	r3, #2
 80132c4:	61fb      	str	r3, [r7, #28]
 80132c6:	e027      	b.n	8013318 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 80132c8:	693b      	ldr	r3, [r7, #16]
 80132ca:	2b00      	cmp	r3, #0
 80132cc:	d024      	beq.n	8013318 <osMessageQueueGet+0xac>
 80132ce:	4b15      	ldr	r3, [pc, #84]	; (8013324 <osMessageQueueGet+0xb8>)
 80132d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80132d4:	601a      	str	r2, [r3, #0]
 80132d6:	f3bf 8f4f 	dsb	sy
 80132da:	f3bf 8f6f 	isb	sy
 80132de:	e01b      	b.n	8013318 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80132e0:	69bb      	ldr	r3, [r7, #24]
 80132e2:	2b00      	cmp	r3, #0
 80132e4:	d002      	beq.n	80132ec <osMessageQueueGet+0x80>
 80132e6:	68bb      	ldr	r3, [r7, #8]
 80132e8:	2b00      	cmp	r3, #0
 80132ea:	d103      	bne.n	80132f4 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 80132ec:	f06f 0303 	mvn.w	r3, #3
 80132f0:	61fb      	str	r3, [r7, #28]
 80132f2:	e011      	b.n	8013318 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80132f4:	683a      	ldr	r2, [r7, #0]
 80132f6:	68b9      	ldr	r1, [r7, #8]
 80132f8:	69b8      	ldr	r0, [r7, #24]
 80132fa:	f000 fccb 	bl	8013c94 <xQueueReceive>
 80132fe:	4603      	mov	r3, r0
 8013300:	2b01      	cmp	r3, #1
 8013302:	d009      	beq.n	8013318 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8013304:	683b      	ldr	r3, [r7, #0]
 8013306:	2b00      	cmp	r3, #0
 8013308:	d003      	beq.n	8013312 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 801330a:	f06f 0301 	mvn.w	r3, #1
 801330e:	61fb      	str	r3, [r7, #28]
 8013310:	e002      	b.n	8013318 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8013312:	f06f 0302 	mvn.w	r3, #2
 8013316:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8013318:	69fb      	ldr	r3, [r7, #28]
}
 801331a:	4618      	mov	r0, r3
 801331c:	3720      	adds	r7, #32
 801331e:	46bd      	mov	sp, r7
 8013320:	bd80      	pop	{r7, pc}
 8013322:	bf00      	nop
 8013324:	e000ed04 	.word	0xe000ed04

08013328 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8013328:	b480      	push	{r7}
 801332a:	b085      	sub	sp, #20
 801332c:	af00      	add	r7, sp, #0
 801332e:	60f8      	str	r0, [r7, #12]
 8013330:	60b9      	str	r1, [r7, #8]
 8013332:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8013334:	68fb      	ldr	r3, [r7, #12]
 8013336:	4a07      	ldr	r2, [pc, #28]	; (8013354 <vApplicationGetIdleTaskMemory+0x2c>)
 8013338:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 801333a:	68bb      	ldr	r3, [r7, #8]
 801333c:	4a06      	ldr	r2, [pc, #24]	; (8013358 <vApplicationGetIdleTaskMemory+0x30>)
 801333e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8013340:	687b      	ldr	r3, [r7, #4]
 8013342:	2280      	movs	r2, #128	; 0x80
 8013344:	601a      	str	r2, [r3, #0]
}
 8013346:	bf00      	nop
 8013348:	3714      	adds	r7, #20
 801334a:	46bd      	mov	sp, r7
 801334c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013350:	4770      	bx	lr
 8013352:	bf00      	nop
 8013354:	200027f0 	.word	0x200027f0
 8013358:	200028b0 	.word	0x200028b0

0801335c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 801335c:	b480      	push	{r7}
 801335e:	b085      	sub	sp, #20
 8013360:	af00      	add	r7, sp, #0
 8013362:	60f8      	str	r0, [r7, #12]
 8013364:	60b9      	str	r1, [r7, #8]
 8013366:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8013368:	68fb      	ldr	r3, [r7, #12]
 801336a:	4a07      	ldr	r2, [pc, #28]	; (8013388 <vApplicationGetTimerTaskMemory+0x2c>)
 801336c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 801336e:	68bb      	ldr	r3, [r7, #8]
 8013370:	4a06      	ldr	r2, [pc, #24]	; (801338c <vApplicationGetTimerTaskMemory+0x30>)
 8013372:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8013374:	687b      	ldr	r3, [r7, #4]
 8013376:	f44f 7280 	mov.w	r2, #256	; 0x100
 801337a:	601a      	str	r2, [r3, #0]
}
 801337c:	bf00      	nop
 801337e:	3714      	adds	r7, #20
 8013380:	46bd      	mov	sp, r7
 8013382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013386:	4770      	bx	lr
 8013388:	20002ab0 	.word	0x20002ab0
 801338c:	20002b70 	.word	0x20002b70

08013390 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8013390:	b480      	push	{r7}
 8013392:	b083      	sub	sp, #12
 8013394:	af00      	add	r7, sp, #0
 8013396:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8013398:	687b      	ldr	r3, [r7, #4]
 801339a:	f103 0208 	add.w	r2, r3, #8
 801339e:	687b      	ldr	r3, [r7, #4]
 80133a0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80133a2:	687b      	ldr	r3, [r7, #4]
 80133a4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80133a8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80133aa:	687b      	ldr	r3, [r7, #4]
 80133ac:	f103 0208 	add.w	r2, r3, #8
 80133b0:	687b      	ldr	r3, [r7, #4]
 80133b2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80133b4:	687b      	ldr	r3, [r7, #4]
 80133b6:	f103 0208 	add.w	r2, r3, #8
 80133ba:	687b      	ldr	r3, [r7, #4]
 80133bc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80133be:	687b      	ldr	r3, [r7, #4]
 80133c0:	2200      	movs	r2, #0
 80133c2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80133c4:	bf00      	nop
 80133c6:	370c      	adds	r7, #12
 80133c8:	46bd      	mov	sp, r7
 80133ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133ce:	4770      	bx	lr

080133d0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80133d0:	b480      	push	{r7}
 80133d2:	b083      	sub	sp, #12
 80133d4:	af00      	add	r7, sp, #0
 80133d6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80133d8:	687b      	ldr	r3, [r7, #4]
 80133da:	2200      	movs	r2, #0
 80133dc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80133de:	bf00      	nop
 80133e0:	370c      	adds	r7, #12
 80133e2:	46bd      	mov	sp, r7
 80133e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133e8:	4770      	bx	lr

080133ea <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80133ea:	b480      	push	{r7}
 80133ec:	b085      	sub	sp, #20
 80133ee:	af00      	add	r7, sp, #0
 80133f0:	6078      	str	r0, [r7, #4]
 80133f2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80133f4:	687b      	ldr	r3, [r7, #4]
 80133f6:	685b      	ldr	r3, [r3, #4]
 80133f8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80133fa:	683b      	ldr	r3, [r7, #0]
 80133fc:	68fa      	ldr	r2, [r7, #12]
 80133fe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8013400:	68fb      	ldr	r3, [r7, #12]
 8013402:	689a      	ldr	r2, [r3, #8]
 8013404:	683b      	ldr	r3, [r7, #0]
 8013406:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8013408:	68fb      	ldr	r3, [r7, #12]
 801340a:	689b      	ldr	r3, [r3, #8]
 801340c:	683a      	ldr	r2, [r7, #0]
 801340e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8013410:	68fb      	ldr	r3, [r7, #12]
 8013412:	683a      	ldr	r2, [r7, #0]
 8013414:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8013416:	683b      	ldr	r3, [r7, #0]
 8013418:	687a      	ldr	r2, [r7, #4]
 801341a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801341c:	687b      	ldr	r3, [r7, #4]
 801341e:	681b      	ldr	r3, [r3, #0]
 8013420:	1c5a      	adds	r2, r3, #1
 8013422:	687b      	ldr	r3, [r7, #4]
 8013424:	601a      	str	r2, [r3, #0]
}
 8013426:	bf00      	nop
 8013428:	3714      	adds	r7, #20
 801342a:	46bd      	mov	sp, r7
 801342c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013430:	4770      	bx	lr

08013432 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8013432:	b480      	push	{r7}
 8013434:	b085      	sub	sp, #20
 8013436:	af00      	add	r7, sp, #0
 8013438:	6078      	str	r0, [r7, #4]
 801343a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 801343c:	683b      	ldr	r3, [r7, #0]
 801343e:	681b      	ldr	r3, [r3, #0]
 8013440:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8013442:	68bb      	ldr	r3, [r7, #8]
 8013444:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013448:	d103      	bne.n	8013452 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 801344a:	687b      	ldr	r3, [r7, #4]
 801344c:	691b      	ldr	r3, [r3, #16]
 801344e:	60fb      	str	r3, [r7, #12]
 8013450:	e00c      	b.n	801346c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8013452:	687b      	ldr	r3, [r7, #4]
 8013454:	3308      	adds	r3, #8
 8013456:	60fb      	str	r3, [r7, #12]
 8013458:	e002      	b.n	8013460 <vListInsert+0x2e>
 801345a:	68fb      	ldr	r3, [r7, #12]
 801345c:	685b      	ldr	r3, [r3, #4]
 801345e:	60fb      	str	r3, [r7, #12]
 8013460:	68fb      	ldr	r3, [r7, #12]
 8013462:	685b      	ldr	r3, [r3, #4]
 8013464:	681b      	ldr	r3, [r3, #0]
 8013466:	68ba      	ldr	r2, [r7, #8]
 8013468:	429a      	cmp	r2, r3
 801346a:	d2f6      	bcs.n	801345a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 801346c:	68fb      	ldr	r3, [r7, #12]
 801346e:	685a      	ldr	r2, [r3, #4]
 8013470:	683b      	ldr	r3, [r7, #0]
 8013472:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8013474:	683b      	ldr	r3, [r7, #0]
 8013476:	685b      	ldr	r3, [r3, #4]
 8013478:	683a      	ldr	r2, [r7, #0]
 801347a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 801347c:	683b      	ldr	r3, [r7, #0]
 801347e:	68fa      	ldr	r2, [r7, #12]
 8013480:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8013482:	68fb      	ldr	r3, [r7, #12]
 8013484:	683a      	ldr	r2, [r7, #0]
 8013486:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8013488:	683b      	ldr	r3, [r7, #0]
 801348a:	687a      	ldr	r2, [r7, #4]
 801348c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801348e:	687b      	ldr	r3, [r7, #4]
 8013490:	681b      	ldr	r3, [r3, #0]
 8013492:	1c5a      	adds	r2, r3, #1
 8013494:	687b      	ldr	r3, [r7, #4]
 8013496:	601a      	str	r2, [r3, #0]
}
 8013498:	bf00      	nop
 801349a:	3714      	adds	r7, #20
 801349c:	46bd      	mov	sp, r7
 801349e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134a2:	4770      	bx	lr

080134a4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80134a4:	b480      	push	{r7}
 80134a6:	b085      	sub	sp, #20
 80134a8:	af00      	add	r7, sp, #0
 80134aa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80134ac:	687b      	ldr	r3, [r7, #4]
 80134ae:	691b      	ldr	r3, [r3, #16]
 80134b0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80134b2:	687b      	ldr	r3, [r7, #4]
 80134b4:	685b      	ldr	r3, [r3, #4]
 80134b6:	687a      	ldr	r2, [r7, #4]
 80134b8:	6892      	ldr	r2, [r2, #8]
 80134ba:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80134bc:	687b      	ldr	r3, [r7, #4]
 80134be:	689b      	ldr	r3, [r3, #8]
 80134c0:	687a      	ldr	r2, [r7, #4]
 80134c2:	6852      	ldr	r2, [r2, #4]
 80134c4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80134c6:	68fb      	ldr	r3, [r7, #12]
 80134c8:	685b      	ldr	r3, [r3, #4]
 80134ca:	687a      	ldr	r2, [r7, #4]
 80134cc:	429a      	cmp	r2, r3
 80134ce:	d103      	bne.n	80134d8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80134d0:	687b      	ldr	r3, [r7, #4]
 80134d2:	689a      	ldr	r2, [r3, #8]
 80134d4:	68fb      	ldr	r3, [r7, #12]
 80134d6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80134d8:	687b      	ldr	r3, [r7, #4]
 80134da:	2200      	movs	r2, #0
 80134dc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80134de:	68fb      	ldr	r3, [r7, #12]
 80134e0:	681b      	ldr	r3, [r3, #0]
 80134e2:	1e5a      	subs	r2, r3, #1
 80134e4:	68fb      	ldr	r3, [r7, #12]
 80134e6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80134e8:	68fb      	ldr	r3, [r7, #12]
 80134ea:	681b      	ldr	r3, [r3, #0]
}
 80134ec:	4618      	mov	r0, r3
 80134ee:	3714      	adds	r7, #20
 80134f0:	46bd      	mov	sp, r7
 80134f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134f6:	4770      	bx	lr

080134f8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80134f8:	b580      	push	{r7, lr}
 80134fa:	b084      	sub	sp, #16
 80134fc:	af00      	add	r7, sp, #0
 80134fe:	6078      	str	r0, [r7, #4]
 8013500:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8013502:	687b      	ldr	r3, [r7, #4]
 8013504:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8013506:	68fb      	ldr	r3, [r7, #12]
 8013508:	2b00      	cmp	r3, #0
 801350a:	d10a      	bne.n	8013522 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 801350c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013510:	f383 8811 	msr	BASEPRI, r3
 8013514:	f3bf 8f6f 	isb	sy
 8013518:	f3bf 8f4f 	dsb	sy
 801351c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 801351e:	bf00      	nop
 8013520:	e7fe      	b.n	8013520 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8013522:	f002 ffc7 	bl	80164b4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8013526:	68fb      	ldr	r3, [r7, #12]
 8013528:	681a      	ldr	r2, [r3, #0]
 801352a:	68fb      	ldr	r3, [r7, #12]
 801352c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801352e:	68f9      	ldr	r1, [r7, #12]
 8013530:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8013532:	fb01 f303 	mul.w	r3, r1, r3
 8013536:	441a      	add	r2, r3
 8013538:	68fb      	ldr	r3, [r7, #12]
 801353a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 801353c:	68fb      	ldr	r3, [r7, #12]
 801353e:	2200      	movs	r2, #0
 8013540:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8013542:	68fb      	ldr	r3, [r7, #12]
 8013544:	681a      	ldr	r2, [r3, #0]
 8013546:	68fb      	ldr	r3, [r7, #12]
 8013548:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801354a:	68fb      	ldr	r3, [r7, #12]
 801354c:	681a      	ldr	r2, [r3, #0]
 801354e:	68fb      	ldr	r3, [r7, #12]
 8013550:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013552:	3b01      	subs	r3, #1
 8013554:	68f9      	ldr	r1, [r7, #12]
 8013556:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8013558:	fb01 f303 	mul.w	r3, r1, r3
 801355c:	441a      	add	r2, r3
 801355e:	68fb      	ldr	r3, [r7, #12]
 8013560:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8013562:	68fb      	ldr	r3, [r7, #12]
 8013564:	22ff      	movs	r2, #255	; 0xff
 8013566:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 801356a:	68fb      	ldr	r3, [r7, #12]
 801356c:	22ff      	movs	r2, #255	; 0xff
 801356e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8013572:	683b      	ldr	r3, [r7, #0]
 8013574:	2b00      	cmp	r3, #0
 8013576:	d114      	bne.n	80135a2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013578:	68fb      	ldr	r3, [r7, #12]
 801357a:	691b      	ldr	r3, [r3, #16]
 801357c:	2b00      	cmp	r3, #0
 801357e:	d01a      	beq.n	80135b6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013580:	68fb      	ldr	r3, [r7, #12]
 8013582:	3310      	adds	r3, #16
 8013584:	4618      	mov	r0, r3
 8013586:	f001 fd67 	bl	8015058 <xTaskRemoveFromEventList>
 801358a:	4603      	mov	r3, r0
 801358c:	2b00      	cmp	r3, #0
 801358e:	d012      	beq.n	80135b6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8013590:	4b0c      	ldr	r3, [pc, #48]	; (80135c4 <xQueueGenericReset+0xcc>)
 8013592:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013596:	601a      	str	r2, [r3, #0]
 8013598:	f3bf 8f4f 	dsb	sy
 801359c:	f3bf 8f6f 	isb	sy
 80135a0:	e009      	b.n	80135b6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80135a2:	68fb      	ldr	r3, [r7, #12]
 80135a4:	3310      	adds	r3, #16
 80135a6:	4618      	mov	r0, r3
 80135a8:	f7ff fef2 	bl	8013390 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80135ac:	68fb      	ldr	r3, [r7, #12]
 80135ae:	3324      	adds	r3, #36	; 0x24
 80135b0:	4618      	mov	r0, r3
 80135b2:	f7ff feed 	bl	8013390 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80135b6:	f002 ffad 	bl	8016514 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80135ba:	2301      	movs	r3, #1
}
 80135bc:	4618      	mov	r0, r3
 80135be:	3710      	adds	r7, #16
 80135c0:	46bd      	mov	sp, r7
 80135c2:	bd80      	pop	{r7, pc}
 80135c4:	e000ed04 	.word	0xe000ed04

080135c8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80135c8:	b580      	push	{r7, lr}
 80135ca:	b08e      	sub	sp, #56	; 0x38
 80135cc:	af02      	add	r7, sp, #8
 80135ce:	60f8      	str	r0, [r7, #12]
 80135d0:	60b9      	str	r1, [r7, #8]
 80135d2:	607a      	str	r2, [r7, #4]
 80135d4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80135d6:	68fb      	ldr	r3, [r7, #12]
 80135d8:	2b00      	cmp	r3, #0
 80135da:	d10a      	bne.n	80135f2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80135dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80135e0:	f383 8811 	msr	BASEPRI, r3
 80135e4:	f3bf 8f6f 	isb	sy
 80135e8:	f3bf 8f4f 	dsb	sy
 80135ec:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80135ee:	bf00      	nop
 80135f0:	e7fe      	b.n	80135f0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80135f2:	683b      	ldr	r3, [r7, #0]
 80135f4:	2b00      	cmp	r3, #0
 80135f6:	d10a      	bne.n	801360e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80135f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80135fc:	f383 8811 	msr	BASEPRI, r3
 8013600:	f3bf 8f6f 	isb	sy
 8013604:	f3bf 8f4f 	dsb	sy
 8013608:	627b      	str	r3, [r7, #36]	; 0x24
}
 801360a:	bf00      	nop
 801360c:	e7fe      	b.n	801360c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 801360e:	687b      	ldr	r3, [r7, #4]
 8013610:	2b00      	cmp	r3, #0
 8013612:	d002      	beq.n	801361a <xQueueGenericCreateStatic+0x52>
 8013614:	68bb      	ldr	r3, [r7, #8]
 8013616:	2b00      	cmp	r3, #0
 8013618:	d001      	beq.n	801361e <xQueueGenericCreateStatic+0x56>
 801361a:	2301      	movs	r3, #1
 801361c:	e000      	b.n	8013620 <xQueueGenericCreateStatic+0x58>
 801361e:	2300      	movs	r3, #0
 8013620:	2b00      	cmp	r3, #0
 8013622:	d10a      	bne.n	801363a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8013624:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013628:	f383 8811 	msr	BASEPRI, r3
 801362c:	f3bf 8f6f 	isb	sy
 8013630:	f3bf 8f4f 	dsb	sy
 8013634:	623b      	str	r3, [r7, #32]
}
 8013636:	bf00      	nop
 8013638:	e7fe      	b.n	8013638 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 801363a:	687b      	ldr	r3, [r7, #4]
 801363c:	2b00      	cmp	r3, #0
 801363e:	d102      	bne.n	8013646 <xQueueGenericCreateStatic+0x7e>
 8013640:	68bb      	ldr	r3, [r7, #8]
 8013642:	2b00      	cmp	r3, #0
 8013644:	d101      	bne.n	801364a <xQueueGenericCreateStatic+0x82>
 8013646:	2301      	movs	r3, #1
 8013648:	e000      	b.n	801364c <xQueueGenericCreateStatic+0x84>
 801364a:	2300      	movs	r3, #0
 801364c:	2b00      	cmp	r3, #0
 801364e:	d10a      	bne.n	8013666 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8013650:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013654:	f383 8811 	msr	BASEPRI, r3
 8013658:	f3bf 8f6f 	isb	sy
 801365c:	f3bf 8f4f 	dsb	sy
 8013660:	61fb      	str	r3, [r7, #28]
}
 8013662:	bf00      	nop
 8013664:	e7fe      	b.n	8013664 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8013666:	2350      	movs	r3, #80	; 0x50
 8013668:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 801366a:	697b      	ldr	r3, [r7, #20]
 801366c:	2b50      	cmp	r3, #80	; 0x50
 801366e:	d00a      	beq.n	8013686 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8013670:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013674:	f383 8811 	msr	BASEPRI, r3
 8013678:	f3bf 8f6f 	isb	sy
 801367c:	f3bf 8f4f 	dsb	sy
 8013680:	61bb      	str	r3, [r7, #24]
}
 8013682:	bf00      	nop
 8013684:	e7fe      	b.n	8013684 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8013686:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8013688:	683b      	ldr	r3, [r7, #0]
 801368a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 801368c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801368e:	2b00      	cmp	r3, #0
 8013690:	d00d      	beq.n	80136ae <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8013692:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013694:	2201      	movs	r2, #1
 8013696:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 801369a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 801369e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80136a0:	9300      	str	r3, [sp, #0]
 80136a2:	4613      	mov	r3, r2
 80136a4:	687a      	ldr	r2, [r7, #4]
 80136a6:	68b9      	ldr	r1, [r7, #8]
 80136a8:	68f8      	ldr	r0, [r7, #12]
 80136aa:	f000 f83f 	bl	801372c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80136ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80136b0:	4618      	mov	r0, r3
 80136b2:	3730      	adds	r7, #48	; 0x30
 80136b4:	46bd      	mov	sp, r7
 80136b6:	bd80      	pop	{r7, pc}

080136b8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80136b8:	b580      	push	{r7, lr}
 80136ba:	b08a      	sub	sp, #40	; 0x28
 80136bc:	af02      	add	r7, sp, #8
 80136be:	60f8      	str	r0, [r7, #12]
 80136c0:	60b9      	str	r1, [r7, #8]
 80136c2:	4613      	mov	r3, r2
 80136c4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80136c6:	68fb      	ldr	r3, [r7, #12]
 80136c8:	2b00      	cmp	r3, #0
 80136ca:	d10a      	bne.n	80136e2 <xQueueGenericCreate+0x2a>
	__asm volatile
 80136cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80136d0:	f383 8811 	msr	BASEPRI, r3
 80136d4:	f3bf 8f6f 	isb	sy
 80136d8:	f3bf 8f4f 	dsb	sy
 80136dc:	613b      	str	r3, [r7, #16]
}
 80136de:	bf00      	nop
 80136e0:	e7fe      	b.n	80136e0 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80136e2:	68fb      	ldr	r3, [r7, #12]
 80136e4:	68ba      	ldr	r2, [r7, #8]
 80136e6:	fb02 f303 	mul.w	r3, r2, r3
 80136ea:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80136ec:	69fb      	ldr	r3, [r7, #28]
 80136ee:	3350      	adds	r3, #80	; 0x50
 80136f0:	4618      	mov	r0, r3
 80136f2:	f003 f801 	bl	80166f8 <pvPortMalloc>
 80136f6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80136f8:	69bb      	ldr	r3, [r7, #24]
 80136fa:	2b00      	cmp	r3, #0
 80136fc:	d011      	beq.n	8013722 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80136fe:	69bb      	ldr	r3, [r7, #24]
 8013700:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8013702:	697b      	ldr	r3, [r7, #20]
 8013704:	3350      	adds	r3, #80	; 0x50
 8013706:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8013708:	69bb      	ldr	r3, [r7, #24]
 801370a:	2200      	movs	r2, #0
 801370c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8013710:	79fa      	ldrb	r2, [r7, #7]
 8013712:	69bb      	ldr	r3, [r7, #24]
 8013714:	9300      	str	r3, [sp, #0]
 8013716:	4613      	mov	r3, r2
 8013718:	697a      	ldr	r2, [r7, #20]
 801371a:	68b9      	ldr	r1, [r7, #8]
 801371c:	68f8      	ldr	r0, [r7, #12]
 801371e:	f000 f805 	bl	801372c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8013722:	69bb      	ldr	r3, [r7, #24]
	}
 8013724:	4618      	mov	r0, r3
 8013726:	3720      	adds	r7, #32
 8013728:	46bd      	mov	sp, r7
 801372a:	bd80      	pop	{r7, pc}

0801372c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 801372c:	b580      	push	{r7, lr}
 801372e:	b084      	sub	sp, #16
 8013730:	af00      	add	r7, sp, #0
 8013732:	60f8      	str	r0, [r7, #12]
 8013734:	60b9      	str	r1, [r7, #8]
 8013736:	607a      	str	r2, [r7, #4]
 8013738:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 801373a:	68bb      	ldr	r3, [r7, #8]
 801373c:	2b00      	cmp	r3, #0
 801373e:	d103      	bne.n	8013748 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8013740:	69bb      	ldr	r3, [r7, #24]
 8013742:	69ba      	ldr	r2, [r7, #24]
 8013744:	601a      	str	r2, [r3, #0]
 8013746:	e002      	b.n	801374e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8013748:	69bb      	ldr	r3, [r7, #24]
 801374a:	687a      	ldr	r2, [r7, #4]
 801374c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 801374e:	69bb      	ldr	r3, [r7, #24]
 8013750:	68fa      	ldr	r2, [r7, #12]
 8013752:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8013754:	69bb      	ldr	r3, [r7, #24]
 8013756:	68ba      	ldr	r2, [r7, #8]
 8013758:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 801375a:	2101      	movs	r1, #1
 801375c:	69b8      	ldr	r0, [r7, #24]
 801375e:	f7ff fecb 	bl	80134f8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8013762:	69bb      	ldr	r3, [r7, #24]
 8013764:	78fa      	ldrb	r2, [r7, #3]
 8013766:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 801376a:	bf00      	nop
 801376c:	3710      	adds	r7, #16
 801376e:	46bd      	mov	sp, r7
 8013770:	bd80      	pop	{r7, pc}

08013772 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8013772:	b580      	push	{r7, lr}
 8013774:	b08a      	sub	sp, #40	; 0x28
 8013776:	af02      	add	r7, sp, #8
 8013778:	60f8      	str	r0, [r7, #12]
 801377a:	60b9      	str	r1, [r7, #8]
 801377c:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 801377e:	68fb      	ldr	r3, [r7, #12]
 8013780:	2b00      	cmp	r3, #0
 8013782:	d10a      	bne.n	801379a <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8013784:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013788:	f383 8811 	msr	BASEPRI, r3
 801378c:	f3bf 8f6f 	isb	sy
 8013790:	f3bf 8f4f 	dsb	sy
 8013794:	61bb      	str	r3, [r7, #24]
}
 8013796:	bf00      	nop
 8013798:	e7fe      	b.n	8013798 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 801379a:	68ba      	ldr	r2, [r7, #8]
 801379c:	68fb      	ldr	r3, [r7, #12]
 801379e:	429a      	cmp	r2, r3
 80137a0:	d90a      	bls.n	80137b8 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 80137a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80137a6:	f383 8811 	msr	BASEPRI, r3
 80137aa:	f3bf 8f6f 	isb	sy
 80137ae:	f3bf 8f4f 	dsb	sy
 80137b2:	617b      	str	r3, [r7, #20]
}
 80137b4:	bf00      	nop
 80137b6:	e7fe      	b.n	80137b6 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80137b8:	2302      	movs	r3, #2
 80137ba:	9300      	str	r3, [sp, #0]
 80137bc:	687b      	ldr	r3, [r7, #4]
 80137be:	2200      	movs	r2, #0
 80137c0:	2100      	movs	r1, #0
 80137c2:	68f8      	ldr	r0, [r7, #12]
 80137c4:	f7ff ff00 	bl	80135c8 <xQueueGenericCreateStatic>
 80137c8:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80137ca:	69fb      	ldr	r3, [r7, #28]
 80137cc:	2b00      	cmp	r3, #0
 80137ce:	d002      	beq.n	80137d6 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80137d0:	69fb      	ldr	r3, [r7, #28]
 80137d2:	68ba      	ldr	r2, [r7, #8]
 80137d4:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80137d6:	69fb      	ldr	r3, [r7, #28]
	}
 80137d8:	4618      	mov	r0, r3
 80137da:	3720      	adds	r7, #32
 80137dc:	46bd      	mov	sp, r7
 80137de:	bd80      	pop	{r7, pc}

080137e0 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80137e0:	b580      	push	{r7, lr}
 80137e2:	b086      	sub	sp, #24
 80137e4:	af00      	add	r7, sp, #0
 80137e6:	6078      	str	r0, [r7, #4]
 80137e8:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80137ea:	687b      	ldr	r3, [r7, #4]
 80137ec:	2b00      	cmp	r3, #0
 80137ee:	d10a      	bne.n	8013806 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 80137f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80137f4:	f383 8811 	msr	BASEPRI, r3
 80137f8:	f3bf 8f6f 	isb	sy
 80137fc:	f3bf 8f4f 	dsb	sy
 8013800:	613b      	str	r3, [r7, #16]
}
 8013802:	bf00      	nop
 8013804:	e7fe      	b.n	8013804 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8013806:	683a      	ldr	r2, [r7, #0]
 8013808:	687b      	ldr	r3, [r7, #4]
 801380a:	429a      	cmp	r2, r3
 801380c:	d90a      	bls.n	8013824 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 801380e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013812:	f383 8811 	msr	BASEPRI, r3
 8013816:	f3bf 8f6f 	isb	sy
 801381a:	f3bf 8f4f 	dsb	sy
 801381e:	60fb      	str	r3, [r7, #12]
}
 8013820:	bf00      	nop
 8013822:	e7fe      	b.n	8013822 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8013824:	2202      	movs	r2, #2
 8013826:	2100      	movs	r1, #0
 8013828:	6878      	ldr	r0, [r7, #4]
 801382a:	f7ff ff45 	bl	80136b8 <xQueueGenericCreate>
 801382e:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8013830:	697b      	ldr	r3, [r7, #20]
 8013832:	2b00      	cmp	r3, #0
 8013834:	d002      	beq.n	801383c <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8013836:	697b      	ldr	r3, [r7, #20]
 8013838:	683a      	ldr	r2, [r7, #0]
 801383a:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 801383c:	697b      	ldr	r3, [r7, #20]
	}
 801383e:	4618      	mov	r0, r3
 8013840:	3718      	adds	r7, #24
 8013842:	46bd      	mov	sp, r7
 8013844:	bd80      	pop	{r7, pc}
	...

08013848 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8013848:	b580      	push	{r7, lr}
 801384a:	b08e      	sub	sp, #56	; 0x38
 801384c:	af00      	add	r7, sp, #0
 801384e:	60f8      	str	r0, [r7, #12]
 8013850:	60b9      	str	r1, [r7, #8]
 8013852:	607a      	str	r2, [r7, #4]
 8013854:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8013856:	2300      	movs	r3, #0
 8013858:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801385a:	68fb      	ldr	r3, [r7, #12]
 801385c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 801385e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013860:	2b00      	cmp	r3, #0
 8013862:	d10a      	bne.n	801387a <xQueueGenericSend+0x32>
	__asm volatile
 8013864:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013868:	f383 8811 	msr	BASEPRI, r3
 801386c:	f3bf 8f6f 	isb	sy
 8013870:	f3bf 8f4f 	dsb	sy
 8013874:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8013876:	bf00      	nop
 8013878:	e7fe      	b.n	8013878 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801387a:	68bb      	ldr	r3, [r7, #8]
 801387c:	2b00      	cmp	r3, #0
 801387e:	d103      	bne.n	8013888 <xQueueGenericSend+0x40>
 8013880:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013884:	2b00      	cmp	r3, #0
 8013886:	d101      	bne.n	801388c <xQueueGenericSend+0x44>
 8013888:	2301      	movs	r3, #1
 801388a:	e000      	b.n	801388e <xQueueGenericSend+0x46>
 801388c:	2300      	movs	r3, #0
 801388e:	2b00      	cmp	r3, #0
 8013890:	d10a      	bne.n	80138a8 <xQueueGenericSend+0x60>
	__asm volatile
 8013892:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013896:	f383 8811 	msr	BASEPRI, r3
 801389a:	f3bf 8f6f 	isb	sy
 801389e:	f3bf 8f4f 	dsb	sy
 80138a2:	627b      	str	r3, [r7, #36]	; 0x24
}
 80138a4:	bf00      	nop
 80138a6:	e7fe      	b.n	80138a6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80138a8:	683b      	ldr	r3, [r7, #0]
 80138aa:	2b02      	cmp	r3, #2
 80138ac:	d103      	bne.n	80138b6 <xQueueGenericSend+0x6e>
 80138ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80138b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80138b2:	2b01      	cmp	r3, #1
 80138b4:	d101      	bne.n	80138ba <xQueueGenericSend+0x72>
 80138b6:	2301      	movs	r3, #1
 80138b8:	e000      	b.n	80138bc <xQueueGenericSend+0x74>
 80138ba:	2300      	movs	r3, #0
 80138bc:	2b00      	cmp	r3, #0
 80138be:	d10a      	bne.n	80138d6 <xQueueGenericSend+0x8e>
	__asm volatile
 80138c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80138c4:	f383 8811 	msr	BASEPRI, r3
 80138c8:	f3bf 8f6f 	isb	sy
 80138cc:	f3bf 8f4f 	dsb	sy
 80138d0:	623b      	str	r3, [r7, #32]
}
 80138d2:	bf00      	nop
 80138d4:	e7fe      	b.n	80138d4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80138d6:	f001 fe55 	bl	8015584 <xTaskGetSchedulerState>
 80138da:	4603      	mov	r3, r0
 80138dc:	2b00      	cmp	r3, #0
 80138de:	d102      	bne.n	80138e6 <xQueueGenericSend+0x9e>
 80138e0:	687b      	ldr	r3, [r7, #4]
 80138e2:	2b00      	cmp	r3, #0
 80138e4:	d101      	bne.n	80138ea <xQueueGenericSend+0xa2>
 80138e6:	2301      	movs	r3, #1
 80138e8:	e000      	b.n	80138ec <xQueueGenericSend+0xa4>
 80138ea:	2300      	movs	r3, #0
 80138ec:	2b00      	cmp	r3, #0
 80138ee:	d10a      	bne.n	8013906 <xQueueGenericSend+0xbe>
	__asm volatile
 80138f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80138f4:	f383 8811 	msr	BASEPRI, r3
 80138f8:	f3bf 8f6f 	isb	sy
 80138fc:	f3bf 8f4f 	dsb	sy
 8013900:	61fb      	str	r3, [r7, #28]
}
 8013902:	bf00      	nop
 8013904:	e7fe      	b.n	8013904 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8013906:	f002 fdd5 	bl	80164b4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801390a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801390c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801390e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013910:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013912:	429a      	cmp	r2, r3
 8013914:	d302      	bcc.n	801391c <xQueueGenericSend+0xd4>
 8013916:	683b      	ldr	r3, [r7, #0]
 8013918:	2b02      	cmp	r3, #2
 801391a:	d129      	bne.n	8013970 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801391c:	683a      	ldr	r2, [r7, #0]
 801391e:	68b9      	ldr	r1, [r7, #8]
 8013920:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013922:	f000 fc5e 	bl	80141e2 <prvCopyDataToQueue>
 8013926:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8013928:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801392a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801392c:	2b00      	cmp	r3, #0
 801392e:	d010      	beq.n	8013952 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013930:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013932:	3324      	adds	r3, #36	; 0x24
 8013934:	4618      	mov	r0, r3
 8013936:	f001 fb8f 	bl	8015058 <xTaskRemoveFromEventList>
 801393a:	4603      	mov	r3, r0
 801393c:	2b00      	cmp	r3, #0
 801393e:	d013      	beq.n	8013968 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8013940:	4b3f      	ldr	r3, [pc, #252]	; (8013a40 <xQueueGenericSend+0x1f8>)
 8013942:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013946:	601a      	str	r2, [r3, #0]
 8013948:	f3bf 8f4f 	dsb	sy
 801394c:	f3bf 8f6f 	isb	sy
 8013950:	e00a      	b.n	8013968 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8013952:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013954:	2b00      	cmp	r3, #0
 8013956:	d007      	beq.n	8013968 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8013958:	4b39      	ldr	r3, [pc, #228]	; (8013a40 <xQueueGenericSend+0x1f8>)
 801395a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801395e:	601a      	str	r2, [r3, #0]
 8013960:	f3bf 8f4f 	dsb	sy
 8013964:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8013968:	f002 fdd4 	bl	8016514 <vPortExitCritical>
				return pdPASS;
 801396c:	2301      	movs	r3, #1
 801396e:	e063      	b.n	8013a38 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8013970:	687b      	ldr	r3, [r7, #4]
 8013972:	2b00      	cmp	r3, #0
 8013974:	d103      	bne.n	801397e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8013976:	f002 fdcd 	bl	8016514 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 801397a:	2300      	movs	r3, #0
 801397c:	e05c      	b.n	8013a38 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 801397e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013980:	2b00      	cmp	r3, #0
 8013982:	d106      	bne.n	8013992 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8013984:	f107 0314 	add.w	r3, r7, #20
 8013988:	4618      	mov	r0, r3
 801398a:	f001 fbc9 	bl	8015120 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801398e:	2301      	movs	r3, #1
 8013990:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8013992:	f002 fdbf 	bl	8016514 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8013996:	f001 f887 	bl	8014aa8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801399a:	f002 fd8b 	bl	80164b4 <vPortEnterCritical>
 801399e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80139a0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80139a4:	b25b      	sxtb	r3, r3
 80139a6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80139aa:	d103      	bne.n	80139b4 <xQueueGenericSend+0x16c>
 80139ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80139ae:	2200      	movs	r2, #0
 80139b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80139b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80139b6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80139ba:	b25b      	sxtb	r3, r3
 80139bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80139c0:	d103      	bne.n	80139ca <xQueueGenericSend+0x182>
 80139c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80139c4:	2200      	movs	r2, #0
 80139c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80139ca:	f002 fda3 	bl	8016514 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80139ce:	1d3a      	adds	r2, r7, #4
 80139d0:	f107 0314 	add.w	r3, r7, #20
 80139d4:	4611      	mov	r1, r2
 80139d6:	4618      	mov	r0, r3
 80139d8:	f001 fbb8 	bl	801514c <xTaskCheckForTimeOut>
 80139dc:	4603      	mov	r3, r0
 80139de:	2b00      	cmp	r3, #0
 80139e0:	d124      	bne.n	8013a2c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80139e2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80139e4:	f000 fcf5 	bl	80143d2 <prvIsQueueFull>
 80139e8:	4603      	mov	r3, r0
 80139ea:	2b00      	cmp	r3, #0
 80139ec:	d018      	beq.n	8013a20 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80139ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80139f0:	3310      	adds	r3, #16
 80139f2:	687a      	ldr	r2, [r7, #4]
 80139f4:	4611      	mov	r1, r2
 80139f6:	4618      	mov	r0, r3
 80139f8:	f001 fade 	bl	8014fb8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80139fc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80139fe:	f000 fc80 	bl	8014302 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8013a02:	f001 f85f 	bl	8014ac4 <xTaskResumeAll>
 8013a06:	4603      	mov	r3, r0
 8013a08:	2b00      	cmp	r3, #0
 8013a0a:	f47f af7c 	bne.w	8013906 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8013a0e:	4b0c      	ldr	r3, [pc, #48]	; (8013a40 <xQueueGenericSend+0x1f8>)
 8013a10:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013a14:	601a      	str	r2, [r3, #0]
 8013a16:	f3bf 8f4f 	dsb	sy
 8013a1a:	f3bf 8f6f 	isb	sy
 8013a1e:	e772      	b.n	8013906 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8013a20:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013a22:	f000 fc6e 	bl	8014302 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8013a26:	f001 f84d 	bl	8014ac4 <xTaskResumeAll>
 8013a2a:	e76c      	b.n	8013906 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8013a2c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013a2e:	f000 fc68 	bl	8014302 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8013a32:	f001 f847 	bl	8014ac4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8013a36:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8013a38:	4618      	mov	r0, r3
 8013a3a:	3738      	adds	r7, #56	; 0x38
 8013a3c:	46bd      	mov	sp, r7
 8013a3e:	bd80      	pop	{r7, pc}
 8013a40:	e000ed04 	.word	0xe000ed04

08013a44 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8013a44:	b580      	push	{r7, lr}
 8013a46:	b090      	sub	sp, #64	; 0x40
 8013a48:	af00      	add	r7, sp, #0
 8013a4a:	60f8      	str	r0, [r7, #12]
 8013a4c:	60b9      	str	r1, [r7, #8]
 8013a4e:	607a      	str	r2, [r7, #4]
 8013a50:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8013a52:	68fb      	ldr	r3, [r7, #12]
 8013a54:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8013a56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013a58:	2b00      	cmp	r3, #0
 8013a5a:	d10a      	bne.n	8013a72 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8013a5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013a60:	f383 8811 	msr	BASEPRI, r3
 8013a64:	f3bf 8f6f 	isb	sy
 8013a68:	f3bf 8f4f 	dsb	sy
 8013a6c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8013a6e:	bf00      	nop
 8013a70:	e7fe      	b.n	8013a70 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013a72:	68bb      	ldr	r3, [r7, #8]
 8013a74:	2b00      	cmp	r3, #0
 8013a76:	d103      	bne.n	8013a80 <xQueueGenericSendFromISR+0x3c>
 8013a78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013a7c:	2b00      	cmp	r3, #0
 8013a7e:	d101      	bne.n	8013a84 <xQueueGenericSendFromISR+0x40>
 8013a80:	2301      	movs	r3, #1
 8013a82:	e000      	b.n	8013a86 <xQueueGenericSendFromISR+0x42>
 8013a84:	2300      	movs	r3, #0
 8013a86:	2b00      	cmp	r3, #0
 8013a88:	d10a      	bne.n	8013aa0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8013a8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013a8e:	f383 8811 	msr	BASEPRI, r3
 8013a92:	f3bf 8f6f 	isb	sy
 8013a96:	f3bf 8f4f 	dsb	sy
 8013a9a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8013a9c:	bf00      	nop
 8013a9e:	e7fe      	b.n	8013a9e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8013aa0:	683b      	ldr	r3, [r7, #0]
 8013aa2:	2b02      	cmp	r3, #2
 8013aa4:	d103      	bne.n	8013aae <xQueueGenericSendFromISR+0x6a>
 8013aa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013aa8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013aaa:	2b01      	cmp	r3, #1
 8013aac:	d101      	bne.n	8013ab2 <xQueueGenericSendFromISR+0x6e>
 8013aae:	2301      	movs	r3, #1
 8013ab0:	e000      	b.n	8013ab4 <xQueueGenericSendFromISR+0x70>
 8013ab2:	2300      	movs	r3, #0
 8013ab4:	2b00      	cmp	r3, #0
 8013ab6:	d10a      	bne.n	8013ace <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8013ab8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013abc:	f383 8811 	msr	BASEPRI, r3
 8013ac0:	f3bf 8f6f 	isb	sy
 8013ac4:	f3bf 8f4f 	dsb	sy
 8013ac8:	623b      	str	r3, [r7, #32]
}
 8013aca:	bf00      	nop
 8013acc:	e7fe      	b.n	8013acc <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8013ace:	f002 fdd3 	bl	8016678 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8013ad2:	f3ef 8211 	mrs	r2, BASEPRI
 8013ad6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013ada:	f383 8811 	msr	BASEPRI, r3
 8013ade:	f3bf 8f6f 	isb	sy
 8013ae2:	f3bf 8f4f 	dsb	sy
 8013ae6:	61fa      	str	r2, [r7, #28]
 8013ae8:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8013aea:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8013aec:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8013aee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013af0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8013af2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013af4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013af6:	429a      	cmp	r2, r3
 8013af8:	d302      	bcc.n	8013b00 <xQueueGenericSendFromISR+0xbc>
 8013afa:	683b      	ldr	r3, [r7, #0]
 8013afc:	2b02      	cmp	r3, #2
 8013afe:	d12f      	bne.n	8013b60 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8013b00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013b02:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8013b06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013b0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013b0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013b0e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8013b10:	683a      	ldr	r2, [r7, #0]
 8013b12:	68b9      	ldr	r1, [r7, #8]
 8013b14:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8013b16:	f000 fb64 	bl	80141e2 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8013b1a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8013b1e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013b22:	d112      	bne.n	8013b4a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8013b24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013b26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013b28:	2b00      	cmp	r3, #0
 8013b2a:	d016      	beq.n	8013b5a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013b2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013b2e:	3324      	adds	r3, #36	; 0x24
 8013b30:	4618      	mov	r0, r3
 8013b32:	f001 fa91 	bl	8015058 <xTaskRemoveFromEventList>
 8013b36:	4603      	mov	r3, r0
 8013b38:	2b00      	cmp	r3, #0
 8013b3a:	d00e      	beq.n	8013b5a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8013b3c:	687b      	ldr	r3, [r7, #4]
 8013b3e:	2b00      	cmp	r3, #0
 8013b40:	d00b      	beq.n	8013b5a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8013b42:	687b      	ldr	r3, [r7, #4]
 8013b44:	2201      	movs	r2, #1
 8013b46:	601a      	str	r2, [r3, #0]
 8013b48:	e007      	b.n	8013b5a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8013b4a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8013b4e:	3301      	adds	r3, #1
 8013b50:	b2db      	uxtb	r3, r3
 8013b52:	b25a      	sxtb	r2, r3
 8013b54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013b56:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8013b5a:	2301      	movs	r3, #1
 8013b5c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8013b5e:	e001      	b.n	8013b64 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8013b60:	2300      	movs	r3, #0
 8013b62:	63fb      	str	r3, [r7, #60]	; 0x3c
 8013b64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013b66:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8013b68:	697b      	ldr	r3, [r7, #20]
 8013b6a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8013b6e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8013b70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8013b72:	4618      	mov	r0, r3
 8013b74:	3740      	adds	r7, #64	; 0x40
 8013b76:	46bd      	mov	sp, r7
 8013b78:	bd80      	pop	{r7, pc}

08013b7a <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8013b7a:	b580      	push	{r7, lr}
 8013b7c:	b08e      	sub	sp, #56	; 0x38
 8013b7e:	af00      	add	r7, sp, #0
 8013b80:	6078      	str	r0, [r7, #4]
 8013b82:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8013b84:	687b      	ldr	r3, [r7, #4]
 8013b86:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8013b88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013b8a:	2b00      	cmp	r3, #0
 8013b8c:	d10a      	bne.n	8013ba4 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8013b8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013b92:	f383 8811 	msr	BASEPRI, r3
 8013b96:	f3bf 8f6f 	isb	sy
 8013b9a:	f3bf 8f4f 	dsb	sy
 8013b9e:	623b      	str	r3, [r7, #32]
}
 8013ba0:	bf00      	nop
 8013ba2:	e7fe      	b.n	8013ba2 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8013ba4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013ba8:	2b00      	cmp	r3, #0
 8013baa:	d00a      	beq.n	8013bc2 <xQueueGiveFromISR+0x48>
	__asm volatile
 8013bac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013bb0:	f383 8811 	msr	BASEPRI, r3
 8013bb4:	f3bf 8f6f 	isb	sy
 8013bb8:	f3bf 8f4f 	dsb	sy
 8013bbc:	61fb      	str	r3, [r7, #28]
}
 8013bbe:	bf00      	nop
 8013bc0:	e7fe      	b.n	8013bc0 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8013bc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013bc4:	681b      	ldr	r3, [r3, #0]
 8013bc6:	2b00      	cmp	r3, #0
 8013bc8:	d103      	bne.n	8013bd2 <xQueueGiveFromISR+0x58>
 8013bca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013bcc:	689b      	ldr	r3, [r3, #8]
 8013bce:	2b00      	cmp	r3, #0
 8013bd0:	d101      	bne.n	8013bd6 <xQueueGiveFromISR+0x5c>
 8013bd2:	2301      	movs	r3, #1
 8013bd4:	e000      	b.n	8013bd8 <xQueueGiveFromISR+0x5e>
 8013bd6:	2300      	movs	r3, #0
 8013bd8:	2b00      	cmp	r3, #0
 8013bda:	d10a      	bne.n	8013bf2 <xQueueGiveFromISR+0x78>
	__asm volatile
 8013bdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013be0:	f383 8811 	msr	BASEPRI, r3
 8013be4:	f3bf 8f6f 	isb	sy
 8013be8:	f3bf 8f4f 	dsb	sy
 8013bec:	61bb      	str	r3, [r7, #24]
}
 8013bee:	bf00      	nop
 8013bf0:	e7fe      	b.n	8013bf0 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8013bf2:	f002 fd41 	bl	8016678 <vPortValidateInterruptPriority>
	__asm volatile
 8013bf6:	f3ef 8211 	mrs	r2, BASEPRI
 8013bfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013bfe:	f383 8811 	msr	BASEPRI, r3
 8013c02:	f3bf 8f6f 	isb	sy
 8013c06:	f3bf 8f4f 	dsb	sy
 8013c0a:	617a      	str	r2, [r7, #20]
 8013c0c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8013c0e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8013c10:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013c12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013c14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013c16:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8013c18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013c1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013c1c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013c1e:	429a      	cmp	r2, r3
 8013c20:	d22b      	bcs.n	8013c7a <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8013c22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013c24:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8013c28:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8013c2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c2e:	1c5a      	adds	r2, r3, #1
 8013c30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013c32:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8013c34:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8013c38:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013c3c:	d112      	bne.n	8013c64 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8013c3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013c40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013c42:	2b00      	cmp	r3, #0
 8013c44:	d016      	beq.n	8013c74 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013c46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013c48:	3324      	adds	r3, #36	; 0x24
 8013c4a:	4618      	mov	r0, r3
 8013c4c:	f001 fa04 	bl	8015058 <xTaskRemoveFromEventList>
 8013c50:	4603      	mov	r3, r0
 8013c52:	2b00      	cmp	r3, #0
 8013c54:	d00e      	beq.n	8013c74 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8013c56:	683b      	ldr	r3, [r7, #0]
 8013c58:	2b00      	cmp	r3, #0
 8013c5a:	d00b      	beq.n	8013c74 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8013c5c:	683b      	ldr	r3, [r7, #0]
 8013c5e:	2201      	movs	r2, #1
 8013c60:	601a      	str	r2, [r3, #0]
 8013c62:	e007      	b.n	8013c74 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8013c64:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013c68:	3301      	adds	r3, #1
 8013c6a:	b2db      	uxtb	r3, r3
 8013c6c:	b25a      	sxtb	r2, r3
 8013c6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013c70:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8013c74:	2301      	movs	r3, #1
 8013c76:	637b      	str	r3, [r7, #52]	; 0x34
 8013c78:	e001      	b.n	8013c7e <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8013c7a:	2300      	movs	r3, #0
 8013c7c:	637b      	str	r3, [r7, #52]	; 0x34
 8013c7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013c80:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8013c82:	68fb      	ldr	r3, [r7, #12]
 8013c84:	f383 8811 	msr	BASEPRI, r3
}
 8013c88:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8013c8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8013c8c:	4618      	mov	r0, r3
 8013c8e:	3738      	adds	r7, #56	; 0x38
 8013c90:	46bd      	mov	sp, r7
 8013c92:	bd80      	pop	{r7, pc}

08013c94 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8013c94:	b580      	push	{r7, lr}
 8013c96:	b08c      	sub	sp, #48	; 0x30
 8013c98:	af00      	add	r7, sp, #0
 8013c9a:	60f8      	str	r0, [r7, #12]
 8013c9c:	60b9      	str	r1, [r7, #8]
 8013c9e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8013ca0:	2300      	movs	r3, #0
 8013ca2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8013ca4:	68fb      	ldr	r3, [r7, #12]
 8013ca6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8013ca8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013caa:	2b00      	cmp	r3, #0
 8013cac:	d10a      	bne.n	8013cc4 <xQueueReceive+0x30>
	__asm volatile
 8013cae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013cb2:	f383 8811 	msr	BASEPRI, r3
 8013cb6:	f3bf 8f6f 	isb	sy
 8013cba:	f3bf 8f4f 	dsb	sy
 8013cbe:	623b      	str	r3, [r7, #32]
}
 8013cc0:	bf00      	nop
 8013cc2:	e7fe      	b.n	8013cc2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013cc4:	68bb      	ldr	r3, [r7, #8]
 8013cc6:	2b00      	cmp	r3, #0
 8013cc8:	d103      	bne.n	8013cd2 <xQueueReceive+0x3e>
 8013cca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013cce:	2b00      	cmp	r3, #0
 8013cd0:	d101      	bne.n	8013cd6 <xQueueReceive+0x42>
 8013cd2:	2301      	movs	r3, #1
 8013cd4:	e000      	b.n	8013cd8 <xQueueReceive+0x44>
 8013cd6:	2300      	movs	r3, #0
 8013cd8:	2b00      	cmp	r3, #0
 8013cda:	d10a      	bne.n	8013cf2 <xQueueReceive+0x5e>
	__asm volatile
 8013cdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013ce0:	f383 8811 	msr	BASEPRI, r3
 8013ce4:	f3bf 8f6f 	isb	sy
 8013ce8:	f3bf 8f4f 	dsb	sy
 8013cec:	61fb      	str	r3, [r7, #28]
}
 8013cee:	bf00      	nop
 8013cf0:	e7fe      	b.n	8013cf0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8013cf2:	f001 fc47 	bl	8015584 <xTaskGetSchedulerState>
 8013cf6:	4603      	mov	r3, r0
 8013cf8:	2b00      	cmp	r3, #0
 8013cfa:	d102      	bne.n	8013d02 <xQueueReceive+0x6e>
 8013cfc:	687b      	ldr	r3, [r7, #4]
 8013cfe:	2b00      	cmp	r3, #0
 8013d00:	d101      	bne.n	8013d06 <xQueueReceive+0x72>
 8013d02:	2301      	movs	r3, #1
 8013d04:	e000      	b.n	8013d08 <xQueueReceive+0x74>
 8013d06:	2300      	movs	r3, #0
 8013d08:	2b00      	cmp	r3, #0
 8013d0a:	d10a      	bne.n	8013d22 <xQueueReceive+0x8e>
	__asm volatile
 8013d0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013d10:	f383 8811 	msr	BASEPRI, r3
 8013d14:	f3bf 8f6f 	isb	sy
 8013d18:	f3bf 8f4f 	dsb	sy
 8013d1c:	61bb      	str	r3, [r7, #24]
}
 8013d1e:	bf00      	nop
 8013d20:	e7fe      	b.n	8013d20 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8013d22:	f002 fbc7 	bl	80164b4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013d26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013d2a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8013d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d2e:	2b00      	cmp	r3, #0
 8013d30:	d01f      	beq.n	8013d72 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8013d32:	68b9      	ldr	r1, [r7, #8]
 8013d34:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013d36:	f000 fabe 	bl	80142b6 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8013d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d3c:	1e5a      	subs	r2, r3, #1
 8013d3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d40:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013d42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d44:	691b      	ldr	r3, [r3, #16]
 8013d46:	2b00      	cmp	r3, #0
 8013d48:	d00f      	beq.n	8013d6a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013d4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d4c:	3310      	adds	r3, #16
 8013d4e:	4618      	mov	r0, r3
 8013d50:	f001 f982 	bl	8015058 <xTaskRemoveFromEventList>
 8013d54:	4603      	mov	r3, r0
 8013d56:	2b00      	cmp	r3, #0
 8013d58:	d007      	beq.n	8013d6a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8013d5a:	4b3d      	ldr	r3, [pc, #244]	; (8013e50 <xQueueReceive+0x1bc>)
 8013d5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013d60:	601a      	str	r2, [r3, #0]
 8013d62:	f3bf 8f4f 	dsb	sy
 8013d66:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8013d6a:	f002 fbd3 	bl	8016514 <vPortExitCritical>
				return pdPASS;
 8013d6e:	2301      	movs	r3, #1
 8013d70:	e069      	b.n	8013e46 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8013d72:	687b      	ldr	r3, [r7, #4]
 8013d74:	2b00      	cmp	r3, #0
 8013d76:	d103      	bne.n	8013d80 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8013d78:	f002 fbcc 	bl	8016514 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8013d7c:	2300      	movs	r3, #0
 8013d7e:	e062      	b.n	8013e46 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8013d80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013d82:	2b00      	cmp	r3, #0
 8013d84:	d106      	bne.n	8013d94 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8013d86:	f107 0310 	add.w	r3, r7, #16
 8013d8a:	4618      	mov	r0, r3
 8013d8c:	f001 f9c8 	bl	8015120 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8013d90:	2301      	movs	r3, #1
 8013d92:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8013d94:	f002 fbbe 	bl	8016514 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8013d98:	f000 fe86 	bl	8014aa8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8013d9c:	f002 fb8a 	bl	80164b4 <vPortEnterCritical>
 8013da0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013da2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8013da6:	b25b      	sxtb	r3, r3
 8013da8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013dac:	d103      	bne.n	8013db6 <xQueueReceive+0x122>
 8013dae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013db0:	2200      	movs	r2, #0
 8013db2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8013db6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013db8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8013dbc:	b25b      	sxtb	r3, r3
 8013dbe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013dc2:	d103      	bne.n	8013dcc <xQueueReceive+0x138>
 8013dc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013dc6:	2200      	movs	r2, #0
 8013dc8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8013dcc:	f002 fba2 	bl	8016514 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8013dd0:	1d3a      	adds	r2, r7, #4
 8013dd2:	f107 0310 	add.w	r3, r7, #16
 8013dd6:	4611      	mov	r1, r2
 8013dd8:	4618      	mov	r0, r3
 8013dda:	f001 f9b7 	bl	801514c <xTaskCheckForTimeOut>
 8013dde:	4603      	mov	r3, r0
 8013de0:	2b00      	cmp	r3, #0
 8013de2:	d123      	bne.n	8013e2c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8013de4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013de6:	f000 fade 	bl	80143a6 <prvIsQueueEmpty>
 8013dea:	4603      	mov	r3, r0
 8013dec:	2b00      	cmp	r3, #0
 8013dee:	d017      	beq.n	8013e20 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8013df0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013df2:	3324      	adds	r3, #36	; 0x24
 8013df4:	687a      	ldr	r2, [r7, #4]
 8013df6:	4611      	mov	r1, r2
 8013df8:	4618      	mov	r0, r3
 8013dfa:	f001 f8dd 	bl	8014fb8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8013dfe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013e00:	f000 fa7f 	bl	8014302 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8013e04:	f000 fe5e 	bl	8014ac4 <xTaskResumeAll>
 8013e08:	4603      	mov	r3, r0
 8013e0a:	2b00      	cmp	r3, #0
 8013e0c:	d189      	bne.n	8013d22 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8013e0e:	4b10      	ldr	r3, [pc, #64]	; (8013e50 <xQueueReceive+0x1bc>)
 8013e10:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013e14:	601a      	str	r2, [r3, #0]
 8013e16:	f3bf 8f4f 	dsb	sy
 8013e1a:	f3bf 8f6f 	isb	sy
 8013e1e:	e780      	b.n	8013d22 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8013e20:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013e22:	f000 fa6e 	bl	8014302 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8013e26:	f000 fe4d 	bl	8014ac4 <xTaskResumeAll>
 8013e2a:	e77a      	b.n	8013d22 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8013e2c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013e2e:	f000 fa68 	bl	8014302 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8013e32:	f000 fe47 	bl	8014ac4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8013e36:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013e38:	f000 fab5 	bl	80143a6 <prvIsQueueEmpty>
 8013e3c:	4603      	mov	r3, r0
 8013e3e:	2b00      	cmp	r3, #0
 8013e40:	f43f af6f 	beq.w	8013d22 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8013e44:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8013e46:	4618      	mov	r0, r3
 8013e48:	3730      	adds	r7, #48	; 0x30
 8013e4a:	46bd      	mov	sp, r7
 8013e4c:	bd80      	pop	{r7, pc}
 8013e4e:	bf00      	nop
 8013e50:	e000ed04 	.word	0xe000ed04

08013e54 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8013e54:	b580      	push	{r7, lr}
 8013e56:	b08e      	sub	sp, #56	; 0x38
 8013e58:	af00      	add	r7, sp, #0
 8013e5a:	6078      	str	r0, [r7, #4]
 8013e5c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8013e5e:	2300      	movs	r3, #0
 8013e60:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8013e62:	687b      	ldr	r3, [r7, #4]
 8013e64:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8013e66:	2300      	movs	r3, #0
 8013e68:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8013e6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013e6c:	2b00      	cmp	r3, #0
 8013e6e:	d10a      	bne.n	8013e86 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8013e70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013e74:	f383 8811 	msr	BASEPRI, r3
 8013e78:	f3bf 8f6f 	isb	sy
 8013e7c:	f3bf 8f4f 	dsb	sy
 8013e80:	623b      	str	r3, [r7, #32]
}
 8013e82:	bf00      	nop
 8013e84:	e7fe      	b.n	8013e84 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8013e86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013e8a:	2b00      	cmp	r3, #0
 8013e8c:	d00a      	beq.n	8013ea4 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8013e8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013e92:	f383 8811 	msr	BASEPRI, r3
 8013e96:	f3bf 8f6f 	isb	sy
 8013e9a:	f3bf 8f4f 	dsb	sy
 8013e9e:	61fb      	str	r3, [r7, #28]
}
 8013ea0:	bf00      	nop
 8013ea2:	e7fe      	b.n	8013ea2 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8013ea4:	f001 fb6e 	bl	8015584 <xTaskGetSchedulerState>
 8013ea8:	4603      	mov	r3, r0
 8013eaa:	2b00      	cmp	r3, #0
 8013eac:	d102      	bne.n	8013eb4 <xQueueSemaphoreTake+0x60>
 8013eae:	683b      	ldr	r3, [r7, #0]
 8013eb0:	2b00      	cmp	r3, #0
 8013eb2:	d101      	bne.n	8013eb8 <xQueueSemaphoreTake+0x64>
 8013eb4:	2301      	movs	r3, #1
 8013eb6:	e000      	b.n	8013eba <xQueueSemaphoreTake+0x66>
 8013eb8:	2300      	movs	r3, #0
 8013eba:	2b00      	cmp	r3, #0
 8013ebc:	d10a      	bne.n	8013ed4 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8013ebe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013ec2:	f383 8811 	msr	BASEPRI, r3
 8013ec6:	f3bf 8f6f 	isb	sy
 8013eca:	f3bf 8f4f 	dsb	sy
 8013ece:	61bb      	str	r3, [r7, #24]
}
 8013ed0:	bf00      	nop
 8013ed2:	e7fe      	b.n	8013ed2 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8013ed4:	f002 faee 	bl	80164b4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8013ed8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013eda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013edc:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8013ede:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013ee0:	2b00      	cmp	r3, #0
 8013ee2:	d024      	beq.n	8013f2e <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8013ee4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013ee6:	1e5a      	subs	r2, r3, #1
 8013ee8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013eea:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8013eec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013eee:	681b      	ldr	r3, [r3, #0]
 8013ef0:	2b00      	cmp	r3, #0
 8013ef2:	d104      	bne.n	8013efe <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8013ef4:	f001 fdfc 	bl	8015af0 <pvTaskIncrementMutexHeldCount>
 8013ef8:	4602      	mov	r2, r0
 8013efa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013efc:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013efe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013f00:	691b      	ldr	r3, [r3, #16]
 8013f02:	2b00      	cmp	r3, #0
 8013f04:	d00f      	beq.n	8013f26 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013f06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013f08:	3310      	adds	r3, #16
 8013f0a:	4618      	mov	r0, r3
 8013f0c:	f001 f8a4 	bl	8015058 <xTaskRemoveFromEventList>
 8013f10:	4603      	mov	r3, r0
 8013f12:	2b00      	cmp	r3, #0
 8013f14:	d007      	beq.n	8013f26 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8013f16:	4b54      	ldr	r3, [pc, #336]	; (8014068 <xQueueSemaphoreTake+0x214>)
 8013f18:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013f1c:	601a      	str	r2, [r3, #0]
 8013f1e:	f3bf 8f4f 	dsb	sy
 8013f22:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8013f26:	f002 faf5 	bl	8016514 <vPortExitCritical>
				return pdPASS;
 8013f2a:	2301      	movs	r3, #1
 8013f2c:	e097      	b.n	801405e <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8013f2e:	683b      	ldr	r3, [r7, #0]
 8013f30:	2b00      	cmp	r3, #0
 8013f32:	d111      	bne.n	8013f58 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8013f34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013f36:	2b00      	cmp	r3, #0
 8013f38:	d00a      	beq.n	8013f50 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8013f3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013f3e:	f383 8811 	msr	BASEPRI, r3
 8013f42:	f3bf 8f6f 	isb	sy
 8013f46:	f3bf 8f4f 	dsb	sy
 8013f4a:	617b      	str	r3, [r7, #20]
}
 8013f4c:	bf00      	nop
 8013f4e:	e7fe      	b.n	8013f4e <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8013f50:	f002 fae0 	bl	8016514 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8013f54:	2300      	movs	r3, #0
 8013f56:	e082      	b.n	801405e <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8013f58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013f5a:	2b00      	cmp	r3, #0
 8013f5c:	d106      	bne.n	8013f6c <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8013f5e:	f107 030c 	add.w	r3, r7, #12
 8013f62:	4618      	mov	r0, r3
 8013f64:	f001 f8dc 	bl	8015120 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8013f68:	2301      	movs	r3, #1
 8013f6a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8013f6c:	f002 fad2 	bl	8016514 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8013f70:	f000 fd9a 	bl	8014aa8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8013f74:	f002 fa9e 	bl	80164b4 <vPortEnterCritical>
 8013f78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013f7a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8013f7e:	b25b      	sxtb	r3, r3
 8013f80:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013f84:	d103      	bne.n	8013f8e <xQueueSemaphoreTake+0x13a>
 8013f86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013f88:	2200      	movs	r2, #0
 8013f8a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8013f8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013f90:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8013f94:	b25b      	sxtb	r3, r3
 8013f96:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013f9a:	d103      	bne.n	8013fa4 <xQueueSemaphoreTake+0x150>
 8013f9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013f9e:	2200      	movs	r2, #0
 8013fa0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8013fa4:	f002 fab6 	bl	8016514 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8013fa8:	463a      	mov	r2, r7
 8013faa:	f107 030c 	add.w	r3, r7, #12
 8013fae:	4611      	mov	r1, r2
 8013fb0:	4618      	mov	r0, r3
 8013fb2:	f001 f8cb 	bl	801514c <xTaskCheckForTimeOut>
 8013fb6:	4603      	mov	r3, r0
 8013fb8:	2b00      	cmp	r3, #0
 8013fba:	d132      	bne.n	8014022 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8013fbc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8013fbe:	f000 f9f2 	bl	80143a6 <prvIsQueueEmpty>
 8013fc2:	4603      	mov	r3, r0
 8013fc4:	2b00      	cmp	r3, #0
 8013fc6:	d026      	beq.n	8014016 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8013fc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013fca:	681b      	ldr	r3, [r3, #0]
 8013fcc:	2b00      	cmp	r3, #0
 8013fce:	d109      	bne.n	8013fe4 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8013fd0:	f002 fa70 	bl	80164b4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8013fd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013fd6:	689b      	ldr	r3, [r3, #8]
 8013fd8:	4618      	mov	r0, r3
 8013fda:	f001 faf1 	bl	80155c0 <xTaskPriorityInherit>
 8013fde:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8013fe0:	f002 fa98 	bl	8016514 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8013fe4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013fe6:	3324      	adds	r3, #36	; 0x24
 8013fe8:	683a      	ldr	r2, [r7, #0]
 8013fea:	4611      	mov	r1, r2
 8013fec:	4618      	mov	r0, r3
 8013fee:	f000 ffe3 	bl	8014fb8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8013ff2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8013ff4:	f000 f985 	bl	8014302 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8013ff8:	f000 fd64 	bl	8014ac4 <xTaskResumeAll>
 8013ffc:	4603      	mov	r3, r0
 8013ffe:	2b00      	cmp	r3, #0
 8014000:	f47f af68 	bne.w	8013ed4 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8014004:	4b18      	ldr	r3, [pc, #96]	; (8014068 <xQueueSemaphoreTake+0x214>)
 8014006:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801400a:	601a      	str	r2, [r3, #0]
 801400c:	f3bf 8f4f 	dsb	sy
 8014010:	f3bf 8f6f 	isb	sy
 8014014:	e75e      	b.n	8013ed4 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8014016:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014018:	f000 f973 	bl	8014302 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801401c:	f000 fd52 	bl	8014ac4 <xTaskResumeAll>
 8014020:	e758      	b.n	8013ed4 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8014022:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014024:	f000 f96d 	bl	8014302 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8014028:	f000 fd4c 	bl	8014ac4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801402c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801402e:	f000 f9ba 	bl	80143a6 <prvIsQueueEmpty>
 8014032:	4603      	mov	r3, r0
 8014034:	2b00      	cmp	r3, #0
 8014036:	f43f af4d 	beq.w	8013ed4 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 801403a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801403c:	2b00      	cmp	r3, #0
 801403e:	d00d      	beq.n	801405c <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8014040:	f002 fa38 	bl	80164b4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8014044:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014046:	f000 f8b4 	bl	80141b2 <prvGetDisinheritPriorityAfterTimeout>
 801404a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 801404c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801404e:	689b      	ldr	r3, [r3, #8]
 8014050:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8014052:	4618      	mov	r0, r3
 8014054:	f001 fb8a 	bl	801576c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8014058:	f002 fa5c 	bl	8016514 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801405c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 801405e:	4618      	mov	r0, r3
 8014060:	3738      	adds	r7, #56	; 0x38
 8014062:	46bd      	mov	sp, r7
 8014064:	bd80      	pop	{r7, pc}
 8014066:	bf00      	nop
 8014068:	e000ed04 	.word	0xe000ed04

0801406c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 801406c:	b580      	push	{r7, lr}
 801406e:	b08e      	sub	sp, #56	; 0x38
 8014070:	af00      	add	r7, sp, #0
 8014072:	60f8      	str	r0, [r7, #12]
 8014074:	60b9      	str	r1, [r7, #8]
 8014076:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8014078:	68fb      	ldr	r3, [r7, #12]
 801407a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 801407c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801407e:	2b00      	cmp	r3, #0
 8014080:	d10a      	bne.n	8014098 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8014082:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014086:	f383 8811 	msr	BASEPRI, r3
 801408a:	f3bf 8f6f 	isb	sy
 801408e:	f3bf 8f4f 	dsb	sy
 8014092:	623b      	str	r3, [r7, #32]
}
 8014094:	bf00      	nop
 8014096:	e7fe      	b.n	8014096 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8014098:	68bb      	ldr	r3, [r7, #8]
 801409a:	2b00      	cmp	r3, #0
 801409c:	d103      	bne.n	80140a6 <xQueueReceiveFromISR+0x3a>
 801409e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80140a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80140a2:	2b00      	cmp	r3, #0
 80140a4:	d101      	bne.n	80140aa <xQueueReceiveFromISR+0x3e>
 80140a6:	2301      	movs	r3, #1
 80140a8:	e000      	b.n	80140ac <xQueueReceiveFromISR+0x40>
 80140aa:	2300      	movs	r3, #0
 80140ac:	2b00      	cmp	r3, #0
 80140ae:	d10a      	bne.n	80140c6 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 80140b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80140b4:	f383 8811 	msr	BASEPRI, r3
 80140b8:	f3bf 8f6f 	isb	sy
 80140bc:	f3bf 8f4f 	dsb	sy
 80140c0:	61fb      	str	r3, [r7, #28]
}
 80140c2:	bf00      	nop
 80140c4:	e7fe      	b.n	80140c4 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80140c6:	f002 fad7 	bl	8016678 <vPortValidateInterruptPriority>
	__asm volatile
 80140ca:	f3ef 8211 	mrs	r2, BASEPRI
 80140ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80140d2:	f383 8811 	msr	BASEPRI, r3
 80140d6:	f3bf 8f6f 	isb	sy
 80140da:	f3bf 8f4f 	dsb	sy
 80140de:	61ba      	str	r2, [r7, #24]
 80140e0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80140e2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80140e4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80140e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80140e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80140ea:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80140ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80140ee:	2b00      	cmp	r3, #0
 80140f0:	d02f      	beq.n	8014152 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80140f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80140f4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80140f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80140fc:	68b9      	ldr	r1, [r7, #8]
 80140fe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014100:	f000 f8d9 	bl	80142b6 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8014104:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014106:	1e5a      	subs	r2, r3, #1
 8014108:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801410a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 801410c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8014110:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8014114:	d112      	bne.n	801413c <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8014116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014118:	691b      	ldr	r3, [r3, #16]
 801411a:	2b00      	cmp	r3, #0
 801411c:	d016      	beq.n	801414c <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801411e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014120:	3310      	adds	r3, #16
 8014122:	4618      	mov	r0, r3
 8014124:	f000 ff98 	bl	8015058 <xTaskRemoveFromEventList>
 8014128:	4603      	mov	r3, r0
 801412a:	2b00      	cmp	r3, #0
 801412c:	d00e      	beq.n	801414c <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 801412e:	687b      	ldr	r3, [r7, #4]
 8014130:	2b00      	cmp	r3, #0
 8014132:	d00b      	beq.n	801414c <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8014134:	687b      	ldr	r3, [r7, #4]
 8014136:	2201      	movs	r2, #1
 8014138:	601a      	str	r2, [r3, #0]
 801413a:	e007      	b.n	801414c <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 801413c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014140:	3301      	adds	r3, #1
 8014142:	b2db      	uxtb	r3, r3
 8014144:	b25a      	sxtb	r2, r3
 8014146:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014148:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 801414c:	2301      	movs	r3, #1
 801414e:	637b      	str	r3, [r7, #52]	; 0x34
 8014150:	e001      	b.n	8014156 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8014152:	2300      	movs	r3, #0
 8014154:	637b      	str	r3, [r7, #52]	; 0x34
 8014156:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014158:	613b      	str	r3, [r7, #16]
	__asm volatile
 801415a:	693b      	ldr	r3, [r7, #16]
 801415c:	f383 8811 	msr	BASEPRI, r3
}
 8014160:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8014162:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8014164:	4618      	mov	r0, r3
 8014166:	3738      	adds	r7, #56	; 0x38
 8014168:	46bd      	mov	sp, r7
 801416a:	bd80      	pop	{r7, pc}

0801416c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 801416c:	b580      	push	{r7, lr}
 801416e:	b084      	sub	sp, #16
 8014170:	af00      	add	r7, sp, #0
 8014172:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8014174:	687b      	ldr	r3, [r7, #4]
 8014176:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8014178:	68fb      	ldr	r3, [r7, #12]
 801417a:	2b00      	cmp	r3, #0
 801417c:	d10a      	bne.n	8014194 <vQueueDelete+0x28>
	__asm volatile
 801417e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014182:	f383 8811 	msr	BASEPRI, r3
 8014186:	f3bf 8f6f 	isb	sy
 801418a:	f3bf 8f4f 	dsb	sy
 801418e:	60bb      	str	r3, [r7, #8]
}
 8014190:	bf00      	nop
 8014192:	e7fe      	b.n	8014192 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8014194:	68f8      	ldr	r0, [r7, #12]
 8014196:	f000 f95f 	bl	8014458 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 801419a:	68fb      	ldr	r3, [r7, #12]
 801419c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80141a0:	2b00      	cmp	r3, #0
 80141a2:	d102      	bne.n	80141aa <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 80141a4:	68f8      	ldr	r0, [r7, #12]
 80141a6:	f002 fb73 	bl	8016890 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80141aa:	bf00      	nop
 80141ac:	3710      	adds	r7, #16
 80141ae:	46bd      	mov	sp, r7
 80141b0:	bd80      	pop	{r7, pc}

080141b2 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80141b2:	b480      	push	{r7}
 80141b4:	b085      	sub	sp, #20
 80141b6:	af00      	add	r7, sp, #0
 80141b8:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80141ba:	687b      	ldr	r3, [r7, #4]
 80141bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80141be:	2b00      	cmp	r3, #0
 80141c0:	d006      	beq.n	80141d0 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80141c2:	687b      	ldr	r3, [r7, #4]
 80141c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80141c6:	681b      	ldr	r3, [r3, #0]
 80141c8:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 80141cc:	60fb      	str	r3, [r7, #12]
 80141ce:	e001      	b.n	80141d4 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80141d0:	2300      	movs	r3, #0
 80141d2:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80141d4:	68fb      	ldr	r3, [r7, #12]
	}
 80141d6:	4618      	mov	r0, r3
 80141d8:	3714      	adds	r7, #20
 80141da:	46bd      	mov	sp, r7
 80141dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141e0:	4770      	bx	lr

080141e2 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80141e2:	b580      	push	{r7, lr}
 80141e4:	b086      	sub	sp, #24
 80141e6:	af00      	add	r7, sp, #0
 80141e8:	60f8      	str	r0, [r7, #12]
 80141ea:	60b9      	str	r1, [r7, #8]
 80141ec:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80141ee:	2300      	movs	r3, #0
 80141f0:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80141f2:	68fb      	ldr	r3, [r7, #12]
 80141f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80141f6:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80141f8:	68fb      	ldr	r3, [r7, #12]
 80141fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80141fc:	2b00      	cmp	r3, #0
 80141fe:	d10d      	bne.n	801421c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8014200:	68fb      	ldr	r3, [r7, #12]
 8014202:	681b      	ldr	r3, [r3, #0]
 8014204:	2b00      	cmp	r3, #0
 8014206:	d14d      	bne.n	80142a4 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8014208:	68fb      	ldr	r3, [r7, #12]
 801420a:	689b      	ldr	r3, [r3, #8]
 801420c:	4618      	mov	r0, r3
 801420e:	f001 fa3f 	bl	8015690 <xTaskPriorityDisinherit>
 8014212:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8014214:	68fb      	ldr	r3, [r7, #12]
 8014216:	2200      	movs	r2, #0
 8014218:	609a      	str	r2, [r3, #8]
 801421a:	e043      	b.n	80142a4 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 801421c:	687b      	ldr	r3, [r7, #4]
 801421e:	2b00      	cmp	r3, #0
 8014220:	d119      	bne.n	8014256 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8014222:	68fb      	ldr	r3, [r7, #12]
 8014224:	6858      	ldr	r0, [r3, #4]
 8014226:	68fb      	ldr	r3, [r7, #12]
 8014228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801422a:	461a      	mov	r2, r3
 801422c:	68b9      	ldr	r1, [r7, #8]
 801422e:	f003 facf 	bl	80177d0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8014232:	68fb      	ldr	r3, [r7, #12]
 8014234:	685a      	ldr	r2, [r3, #4]
 8014236:	68fb      	ldr	r3, [r7, #12]
 8014238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801423a:	441a      	add	r2, r3
 801423c:	68fb      	ldr	r3, [r7, #12]
 801423e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8014240:	68fb      	ldr	r3, [r7, #12]
 8014242:	685a      	ldr	r2, [r3, #4]
 8014244:	68fb      	ldr	r3, [r7, #12]
 8014246:	689b      	ldr	r3, [r3, #8]
 8014248:	429a      	cmp	r2, r3
 801424a:	d32b      	bcc.n	80142a4 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 801424c:	68fb      	ldr	r3, [r7, #12]
 801424e:	681a      	ldr	r2, [r3, #0]
 8014250:	68fb      	ldr	r3, [r7, #12]
 8014252:	605a      	str	r2, [r3, #4]
 8014254:	e026      	b.n	80142a4 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8014256:	68fb      	ldr	r3, [r7, #12]
 8014258:	68d8      	ldr	r0, [r3, #12]
 801425a:	68fb      	ldr	r3, [r7, #12]
 801425c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801425e:	461a      	mov	r2, r3
 8014260:	68b9      	ldr	r1, [r7, #8]
 8014262:	f003 fab5 	bl	80177d0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8014266:	68fb      	ldr	r3, [r7, #12]
 8014268:	68da      	ldr	r2, [r3, #12]
 801426a:	68fb      	ldr	r3, [r7, #12]
 801426c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801426e:	425b      	negs	r3, r3
 8014270:	441a      	add	r2, r3
 8014272:	68fb      	ldr	r3, [r7, #12]
 8014274:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8014276:	68fb      	ldr	r3, [r7, #12]
 8014278:	68da      	ldr	r2, [r3, #12]
 801427a:	68fb      	ldr	r3, [r7, #12]
 801427c:	681b      	ldr	r3, [r3, #0]
 801427e:	429a      	cmp	r2, r3
 8014280:	d207      	bcs.n	8014292 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8014282:	68fb      	ldr	r3, [r7, #12]
 8014284:	689a      	ldr	r2, [r3, #8]
 8014286:	68fb      	ldr	r3, [r7, #12]
 8014288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801428a:	425b      	negs	r3, r3
 801428c:	441a      	add	r2, r3
 801428e:	68fb      	ldr	r3, [r7, #12]
 8014290:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8014292:	687b      	ldr	r3, [r7, #4]
 8014294:	2b02      	cmp	r3, #2
 8014296:	d105      	bne.n	80142a4 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8014298:	693b      	ldr	r3, [r7, #16]
 801429a:	2b00      	cmp	r3, #0
 801429c:	d002      	beq.n	80142a4 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 801429e:	693b      	ldr	r3, [r7, #16]
 80142a0:	3b01      	subs	r3, #1
 80142a2:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80142a4:	693b      	ldr	r3, [r7, #16]
 80142a6:	1c5a      	adds	r2, r3, #1
 80142a8:	68fb      	ldr	r3, [r7, #12]
 80142aa:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80142ac:	697b      	ldr	r3, [r7, #20]
}
 80142ae:	4618      	mov	r0, r3
 80142b0:	3718      	adds	r7, #24
 80142b2:	46bd      	mov	sp, r7
 80142b4:	bd80      	pop	{r7, pc}

080142b6 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80142b6:	b580      	push	{r7, lr}
 80142b8:	b082      	sub	sp, #8
 80142ba:	af00      	add	r7, sp, #0
 80142bc:	6078      	str	r0, [r7, #4]
 80142be:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80142c0:	687b      	ldr	r3, [r7, #4]
 80142c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80142c4:	2b00      	cmp	r3, #0
 80142c6:	d018      	beq.n	80142fa <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80142c8:	687b      	ldr	r3, [r7, #4]
 80142ca:	68da      	ldr	r2, [r3, #12]
 80142cc:	687b      	ldr	r3, [r7, #4]
 80142ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80142d0:	441a      	add	r2, r3
 80142d2:	687b      	ldr	r3, [r7, #4]
 80142d4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80142d6:	687b      	ldr	r3, [r7, #4]
 80142d8:	68da      	ldr	r2, [r3, #12]
 80142da:	687b      	ldr	r3, [r7, #4]
 80142dc:	689b      	ldr	r3, [r3, #8]
 80142de:	429a      	cmp	r2, r3
 80142e0:	d303      	bcc.n	80142ea <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80142e2:	687b      	ldr	r3, [r7, #4]
 80142e4:	681a      	ldr	r2, [r3, #0]
 80142e6:	687b      	ldr	r3, [r7, #4]
 80142e8:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80142ea:	687b      	ldr	r3, [r7, #4]
 80142ec:	68d9      	ldr	r1, [r3, #12]
 80142ee:	687b      	ldr	r3, [r7, #4]
 80142f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80142f2:	461a      	mov	r2, r3
 80142f4:	6838      	ldr	r0, [r7, #0]
 80142f6:	f003 fa6b 	bl	80177d0 <memcpy>
	}
}
 80142fa:	bf00      	nop
 80142fc:	3708      	adds	r7, #8
 80142fe:	46bd      	mov	sp, r7
 8014300:	bd80      	pop	{r7, pc}

08014302 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8014302:	b580      	push	{r7, lr}
 8014304:	b084      	sub	sp, #16
 8014306:	af00      	add	r7, sp, #0
 8014308:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 801430a:	f002 f8d3 	bl	80164b4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 801430e:	687b      	ldr	r3, [r7, #4]
 8014310:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8014314:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8014316:	e011      	b.n	801433c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8014318:	687b      	ldr	r3, [r7, #4]
 801431a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801431c:	2b00      	cmp	r3, #0
 801431e:	d012      	beq.n	8014346 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8014320:	687b      	ldr	r3, [r7, #4]
 8014322:	3324      	adds	r3, #36	; 0x24
 8014324:	4618      	mov	r0, r3
 8014326:	f000 fe97 	bl	8015058 <xTaskRemoveFromEventList>
 801432a:	4603      	mov	r3, r0
 801432c:	2b00      	cmp	r3, #0
 801432e:	d001      	beq.n	8014334 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8014330:	f000 ff6e 	bl	8015210 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8014334:	7bfb      	ldrb	r3, [r7, #15]
 8014336:	3b01      	subs	r3, #1
 8014338:	b2db      	uxtb	r3, r3
 801433a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801433c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014340:	2b00      	cmp	r3, #0
 8014342:	dce9      	bgt.n	8014318 <prvUnlockQueue+0x16>
 8014344:	e000      	b.n	8014348 <prvUnlockQueue+0x46>
					break;
 8014346:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8014348:	687b      	ldr	r3, [r7, #4]
 801434a:	22ff      	movs	r2, #255	; 0xff
 801434c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8014350:	f002 f8e0 	bl	8016514 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8014354:	f002 f8ae 	bl	80164b4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8014358:	687b      	ldr	r3, [r7, #4]
 801435a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801435e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8014360:	e011      	b.n	8014386 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8014362:	687b      	ldr	r3, [r7, #4]
 8014364:	691b      	ldr	r3, [r3, #16]
 8014366:	2b00      	cmp	r3, #0
 8014368:	d012      	beq.n	8014390 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801436a:	687b      	ldr	r3, [r7, #4]
 801436c:	3310      	adds	r3, #16
 801436e:	4618      	mov	r0, r3
 8014370:	f000 fe72 	bl	8015058 <xTaskRemoveFromEventList>
 8014374:	4603      	mov	r3, r0
 8014376:	2b00      	cmp	r3, #0
 8014378:	d001      	beq.n	801437e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 801437a:	f000 ff49 	bl	8015210 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 801437e:	7bbb      	ldrb	r3, [r7, #14]
 8014380:	3b01      	subs	r3, #1
 8014382:	b2db      	uxtb	r3, r3
 8014384:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8014386:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801438a:	2b00      	cmp	r3, #0
 801438c:	dce9      	bgt.n	8014362 <prvUnlockQueue+0x60>
 801438e:	e000      	b.n	8014392 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8014390:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8014392:	687b      	ldr	r3, [r7, #4]
 8014394:	22ff      	movs	r2, #255	; 0xff
 8014396:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 801439a:	f002 f8bb 	bl	8016514 <vPortExitCritical>
}
 801439e:	bf00      	nop
 80143a0:	3710      	adds	r7, #16
 80143a2:	46bd      	mov	sp, r7
 80143a4:	bd80      	pop	{r7, pc}

080143a6 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80143a6:	b580      	push	{r7, lr}
 80143a8:	b084      	sub	sp, #16
 80143aa:	af00      	add	r7, sp, #0
 80143ac:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80143ae:	f002 f881 	bl	80164b4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80143b2:	687b      	ldr	r3, [r7, #4]
 80143b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80143b6:	2b00      	cmp	r3, #0
 80143b8:	d102      	bne.n	80143c0 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80143ba:	2301      	movs	r3, #1
 80143bc:	60fb      	str	r3, [r7, #12]
 80143be:	e001      	b.n	80143c4 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80143c0:	2300      	movs	r3, #0
 80143c2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80143c4:	f002 f8a6 	bl	8016514 <vPortExitCritical>

	return xReturn;
 80143c8:	68fb      	ldr	r3, [r7, #12]
}
 80143ca:	4618      	mov	r0, r3
 80143cc:	3710      	adds	r7, #16
 80143ce:	46bd      	mov	sp, r7
 80143d0:	bd80      	pop	{r7, pc}

080143d2 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80143d2:	b580      	push	{r7, lr}
 80143d4:	b084      	sub	sp, #16
 80143d6:	af00      	add	r7, sp, #0
 80143d8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80143da:	f002 f86b 	bl	80164b4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80143de:	687b      	ldr	r3, [r7, #4]
 80143e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80143e2:	687b      	ldr	r3, [r7, #4]
 80143e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80143e6:	429a      	cmp	r2, r3
 80143e8:	d102      	bne.n	80143f0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80143ea:	2301      	movs	r3, #1
 80143ec:	60fb      	str	r3, [r7, #12]
 80143ee:	e001      	b.n	80143f4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80143f0:	2300      	movs	r3, #0
 80143f2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80143f4:	f002 f88e 	bl	8016514 <vPortExitCritical>

	return xReturn;
 80143f8:	68fb      	ldr	r3, [r7, #12]
}
 80143fa:	4618      	mov	r0, r3
 80143fc:	3710      	adds	r7, #16
 80143fe:	46bd      	mov	sp, r7
 8014400:	bd80      	pop	{r7, pc}
	...

08014404 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8014404:	b480      	push	{r7}
 8014406:	b085      	sub	sp, #20
 8014408:	af00      	add	r7, sp, #0
 801440a:	6078      	str	r0, [r7, #4]
 801440c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801440e:	2300      	movs	r3, #0
 8014410:	60fb      	str	r3, [r7, #12]
 8014412:	e014      	b.n	801443e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8014414:	4a0f      	ldr	r2, [pc, #60]	; (8014454 <vQueueAddToRegistry+0x50>)
 8014416:	68fb      	ldr	r3, [r7, #12]
 8014418:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 801441c:	2b00      	cmp	r3, #0
 801441e:	d10b      	bne.n	8014438 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8014420:	490c      	ldr	r1, [pc, #48]	; (8014454 <vQueueAddToRegistry+0x50>)
 8014422:	68fb      	ldr	r3, [r7, #12]
 8014424:	683a      	ldr	r2, [r7, #0]
 8014426:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 801442a:	4a0a      	ldr	r2, [pc, #40]	; (8014454 <vQueueAddToRegistry+0x50>)
 801442c:	68fb      	ldr	r3, [r7, #12]
 801442e:	00db      	lsls	r3, r3, #3
 8014430:	4413      	add	r3, r2
 8014432:	687a      	ldr	r2, [r7, #4]
 8014434:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8014436:	e006      	b.n	8014446 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8014438:	68fb      	ldr	r3, [r7, #12]
 801443a:	3301      	adds	r3, #1
 801443c:	60fb      	str	r3, [r7, #12]
 801443e:	68fb      	ldr	r3, [r7, #12]
 8014440:	2b07      	cmp	r3, #7
 8014442:	d9e7      	bls.n	8014414 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8014444:	bf00      	nop
 8014446:	bf00      	nop
 8014448:	3714      	adds	r7, #20
 801444a:	46bd      	mov	sp, r7
 801444c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014450:	4770      	bx	lr
 8014452:	bf00      	nop
 8014454:	20012fec 	.word	0x20012fec

08014458 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8014458:	b480      	push	{r7}
 801445a:	b085      	sub	sp, #20
 801445c:	af00      	add	r7, sp, #0
 801445e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8014460:	2300      	movs	r3, #0
 8014462:	60fb      	str	r3, [r7, #12]
 8014464:	e016      	b.n	8014494 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8014466:	4a10      	ldr	r2, [pc, #64]	; (80144a8 <vQueueUnregisterQueue+0x50>)
 8014468:	68fb      	ldr	r3, [r7, #12]
 801446a:	00db      	lsls	r3, r3, #3
 801446c:	4413      	add	r3, r2
 801446e:	685b      	ldr	r3, [r3, #4]
 8014470:	687a      	ldr	r2, [r7, #4]
 8014472:	429a      	cmp	r2, r3
 8014474:	d10b      	bne.n	801448e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8014476:	4a0c      	ldr	r2, [pc, #48]	; (80144a8 <vQueueUnregisterQueue+0x50>)
 8014478:	68fb      	ldr	r3, [r7, #12]
 801447a:	2100      	movs	r1, #0
 801447c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8014480:	4a09      	ldr	r2, [pc, #36]	; (80144a8 <vQueueUnregisterQueue+0x50>)
 8014482:	68fb      	ldr	r3, [r7, #12]
 8014484:	00db      	lsls	r3, r3, #3
 8014486:	4413      	add	r3, r2
 8014488:	2200      	movs	r2, #0
 801448a:	605a      	str	r2, [r3, #4]
				break;
 801448c:	e006      	b.n	801449c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801448e:	68fb      	ldr	r3, [r7, #12]
 8014490:	3301      	adds	r3, #1
 8014492:	60fb      	str	r3, [r7, #12]
 8014494:	68fb      	ldr	r3, [r7, #12]
 8014496:	2b07      	cmp	r3, #7
 8014498:	d9e5      	bls.n	8014466 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 801449a:	bf00      	nop
 801449c:	bf00      	nop
 801449e:	3714      	adds	r7, #20
 80144a0:	46bd      	mov	sp, r7
 80144a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144a6:	4770      	bx	lr
 80144a8:	20012fec 	.word	0x20012fec

080144ac <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80144ac:	b580      	push	{r7, lr}
 80144ae:	b086      	sub	sp, #24
 80144b0:	af00      	add	r7, sp, #0
 80144b2:	60f8      	str	r0, [r7, #12]
 80144b4:	60b9      	str	r1, [r7, #8]
 80144b6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80144b8:	68fb      	ldr	r3, [r7, #12]
 80144ba:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80144bc:	f001 fffa 	bl	80164b4 <vPortEnterCritical>
 80144c0:	697b      	ldr	r3, [r7, #20]
 80144c2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80144c6:	b25b      	sxtb	r3, r3
 80144c8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80144cc:	d103      	bne.n	80144d6 <vQueueWaitForMessageRestricted+0x2a>
 80144ce:	697b      	ldr	r3, [r7, #20]
 80144d0:	2200      	movs	r2, #0
 80144d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80144d6:	697b      	ldr	r3, [r7, #20]
 80144d8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80144dc:	b25b      	sxtb	r3, r3
 80144de:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80144e2:	d103      	bne.n	80144ec <vQueueWaitForMessageRestricted+0x40>
 80144e4:	697b      	ldr	r3, [r7, #20]
 80144e6:	2200      	movs	r2, #0
 80144e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80144ec:	f002 f812 	bl	8016514 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80144f0:	697b      	ldr	r3, [r7, #20]
 80144f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80144f4:	2b00      	cmp	r3, #0
 80144f6:	d106      	bne.n	8014506 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80144f8:	697b      	ldr	r3, [r7, #20]
 80144fa:	3324      	adds	r3, #36	; 0x24
 80144fc:	687a      	ldr	r2, [r7, #4]
 80144fe:	68b9      	ldr	r1, [r7, #8]
 8014500:	4618      	mov	r0, r3
 8014502:	f000 fd7d 	bl	8015000 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8014506:	6978      	ldr	r0, [r7, #20]
 8014508:	f7ff fefb 	bl	8014302 <prvUnlockQueue>
	}
 801450c:	bf00      	nop
 801450e:	3718      	adds	r7, #24
 8014510:	46bd      	mov	sp, r7
 8014512:	bd80      	pop	{r7, pc}

08014514 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8014514:	b580      	push	{r7, lr}
 8014516:	b08e      	sub	sp, #56	; 0x38
 8014518:	af04      	add	r7, sp, #16
 801451a:	60f8      	str	r0, [r7, #12]
 801451c:	60b9      	str	r1, [r7, #8]
 801451e:	607a      	str	r2, [r7, #4]
 8014520:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8014522:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014524:	2b00      	cmp	r3, #0
 8014526:	d10a      	bne.n	801453e <xTaskCreateStatic+0x2a>
	__asm volatile
 8014528:	f04f 0350 	mov.w	r3, #80	; 0x50
 801452c:	f383 8811 	msr	BASEPRI, r3
 8014530:	f3bf 8f6f 	isb	sy
 8014534:	f3bf 8f4f 	dsb	sy
 8014538:	623b      	str	r3, [r7, #32]
}
 801453a:	bf00      	nop
 801453c:	e7fe      	b.n	801453c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 801453e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014540:	2b00      	cmp	r3, #0
 8014542:	d10a      	bne.n	801455a <xTaskCreateStatic+0x46>
	__asm volatile
 8014544:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014548:	f383 8811 	msr	BASEPRI, r3
 801454c:	f3bf 8f6f 	isb	sy
 8014550:	f3bf 8f4f 	dsb	sy
 8014554:	61fb      	str	r3, [r7, #28]
}
 8014556:	bf00      	nop
 8014558:	e7fe      	b.n	8014558 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801455a:	23c0      	movs	r3, #192	; 0xc0
 801455c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801455e:	693b      	ldr	r3, [r7, #16]
 8014560:	2bc0      	cmp	r3, #192	; 0xc0
 8014562:	d00a      	beq.n	801457a <xTaskCreateStatic+0x66>
	__asm volatile
 8014564:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014568:	f383 8811 	msr	BASEPRI, r3
 801456c:	f3bf 8f6f 	isb	sy
 8014570:	f3bf 8f4f 	dsb	sy
 8014574:	61bb      	str	r3, [r7, #24]
}
 8014576:	bf00      	nop
 8014578:	e7fe      	b.n	8014578 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 801457a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 801457c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801457e:	2b00      	cmp	r3, #0
 8014580:	d01e      	beq.n	80145c0 <xTaskCreateStatic+0xac>
 8014582:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014584:	2b00      	cmp	r3, #0
 8014586:	d01b      	beq.n	80145c0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8014588:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801458a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 801458c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801458e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014590:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8014592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014594:	2202      	movs	r2, #2
 8014596:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 801459a:	2300      	movs	r3, #0
 801459c:	9303      	str	r3, [sp, #12]
 801459e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80145a0:	9302      	str	r3, [sp, #8]
 80145a2:	f107 0314 	add.w	r3, r7, #20
 80145a6:	9301      	str	r3, [sp, #4]
 80145a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80145aa:	9300      	str	r3, [sp, #0]
 80145ac:	683b      	ldr	r3, [r7, #0]
 80145ae:	687a      	ldr	r2, [r7, #4]
 80145b0:	68b9      	ldr	r1, [r7, #8]
 80145b2:	68f8      	ldr	r0, [r7, #12]
 80145b4:	f000 f850 	bl	8014658 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80145b8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80145ba:	f000 f8f7 	bl	80147ac <prvAddNewTaskToReadyList>
 80145be:	e001      	b.n	80145c4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80145c0:	2300      	movs	r3, #0
 80145c2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80145c4:	697b      	ldr	r3, [r7, #20]
	}
 80145c6:	4618      	mov	r0, r3
 80145c8:	3728      	adds	r7, #40	; 0x28
 80145ca:	46bd      	mov	sp, r7
 80145cc:	bd80      	pop	{r7, pc}

080145ce <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80145ce:	b580      	push	{r7, lr}
 80145d0:	b08c      	sub	sp, #48	; 0x30
 80145d2:	af04      	add	r7, sp, #16
 80145d4:	60f8      	str	r0, [r7, #12]
 80145d6:	60b9      	str	r1, [r7, #8]
 80145d8:	603b      	str	r3, [r7, #0]
 80145da:	4613      	mov	r3, r2
 80145dc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80145de:	88fb      	ldrh	r3, [r7, #6]
 80145e0:	009b      	lsls	r3, r3, #2
 80145e2:	4618      	mov	r0, r3
 80145e4:	f002 f888 	bl	80166f8 <pvPortMalloc>
 80145e8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80145ea:	697b      	ldr	r3, [r7, #20]
 80145ec:	2b00      	cmp	r3, #0
 80145ee:	d00e      	beq.n	801460e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80145f0:	20c0      	movs	r0, #192	; 0xc0
 80145f2:	f002 f881 	bl	80166f8 <pvPortMalloc>
 80145f6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80145f8:	69fb      	ldr	r3, [r7, #28]
 80145fa:	2b00      	cmp	r3, #0
 80145fc:	d003      	beq.n	8014606 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80145fe:	69fb      	ldr	r3, [r7, #28]
 8014600:	697a      	ldr	r2, [r7, #20]
 8014602:	631a      	str	r2, [r3, #48]	; 0x30
 8014604:	e005      	b.n	8014612 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8014606:	6978      	ldr	r0, [r7, #20]
 8014608:	f002 f942 	bl	8016890 <vPortFree>
 801460c:	e001      	b.n	8014612 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 801460e:	2300      	movs	r3, #0
 8014610:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8014612:	69fb      	ldr	r3, [r7, #28]
 8014614:	2b00      	cmp	r3, #0
 8014616:	d017      	beq.n	8014648 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8014618:	69fb      	ldr	r3, [r7, #28]
 801461a:	2200      	movs	r2, #0
 801461c:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8014620:	88fa      	ldrh	r2, [r7, #6]
 8014622:	2300      	movs	r3, #0
 8014624:	9303      	str	r3, [sp, #12]
 8014626:	69fb      	ldr	r3, [r7, #28]
 8014628:	9302      	str	r3, [sp, #8]
 801462a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801462c:	9301      	str	r3, [sp, #4]
 801462e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014630:	9300      	str	r3, [sp, #0]
 8014632:	683b      	ldr	r3, [r7, #0]
 8014634:	68b9      	ldr	r1, [r7, #8]
 8014636:	68f8      	ldr	r0, [r7, #12]
 8014638:	f000 f80e 	bl	8014658 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801463c:	69f8      	ldr	r0, [r7, #28]
 801463e:	f000 f8b5 	bl	80147ac <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8014642:	2301      	movs	r3, #1
 8014644:	61bb      	str	r3, [r7, #24]
 8014646:	e002      	b.n	801464e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8014648:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801464c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 801464e:	69bb      	ldr	r3, [r7, #24]
	}
 8014650:	4618      	mov	r0, r3
 8014652:	3720      	adds	r7, #32
 8014654:	46bd      	mov	sp, r7
 8014656:	bd80      	pop	{r7, pc}

08014658 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8014658:	b580      	push	{r7, lr}
 801465a:	b088      	sub	sp, #32
 801465c:	af00      	add	r7, sp, #0
 801465e:	60f8      	str	r0, [r7, #12]
 8014660:	60b9      	str	r1, [r7, #8]
 8014662:	607a      	str	r2, [r7, #4]
 8014664:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8014666:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014668:	6b18      	ldr	r0, [r3, #48]	; 0x30
 801466a:	687b      	ldr	r3, [r7, #4]
 801466c:	009b      	lsls	r3, r3, #2
 801466e:	461a      	mov	r2, r3
 8014670:	21a5      	movs	r1, #165	; 0xa5
 8014672:	f003 f8bb 	bl	80177ec <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8014676:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014678:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801467a:	687b      	ldr	r3, [r7, #4]
 801467c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8014680:	3b01      	subs	r3, #1
 8014682:	009b      	lsls	r3, r3, #2
 8014684:	4413      	add	r3, r2
 8014686:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8014688:	69bb      	ldr	r3, [r7, #24]
 801468a:	f023 0307 	bic.w	r3, r3, #7
 801468e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8014690:	69bb      	ldr	r3, [r7, #24]
 8014692:	f003 0307 	and.w	r3, r3, #7
 8014696:	2b00      	cmp	r3, #0
 8014698:	d00a      	beq.n	80146b0 <prvInitialiseNewTask+0x58>
	__asm volatile
 801469a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801469e:	f383 8811 	msr	BASEPRI, r3
 80146a2:	f3bf 8f6f 	isb	sy
 80146a6:	f3bf 8f4f 	dsb	sy
 80146aa:	617b      	str	r3, [r7, #20]
}
 80146ac:	bf00      	nop
 80146ae:	e7fe      	b.n	80146ae <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80146b0:	68bb      	ldr	r3, [r7, #8]
 80146b2:	2b00      	cmp	r3, #0
 80146b4:	d01f      	beq.n	80146f6 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80146b6:	2300      	movs	r3, #0
 80146b8:	61fb      	str	r3, [r7, #28]
 80146ba:	e012      	b.n	80146e2 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80146bc:	68ba      	ldr	r2, [r7, #8]
 80146be:	69fb      	ldr	r3, [r7, #28]
 80146c0:	4413      	add	r3, r2
 80146c2:	7819      	ldrb	r1, [r3, #0]
 80146c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80146c6:	69fb      	ldr	r3, [r7, #28]
 80146c8:	4413      	add	r3, r2
 80146ca:	3334      	adds	r3, #52	; 0x34
 80146cc:	460a      	mov	r2, r1
 80146ce:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80146d0:	68ba      	ldr	r2, [r7, #8]
 80146d2:	69fb      	ldr	r3, [r7, #28]
 80146d4:	4413      	add	r3, r2
 80146d6:	781b      	ldrb	r3, [r3, #0]
 80146d8:	2b00      	cmp	r3, #0
 80146da:	d006      	beq.n	80146ea <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80146dc:	69fb      	ldr	r3, [r7, #28]
 80146de:	3301      	adds	r3, #1
 80146e0:	61fb      	str	r3, [r7, #28]
 80146e2:	69fb      	ldr	r3, [r7, #28]
 80146e4:	2b0f      	cmp	r3, #15
 80146e6:	d9e9      	bls.n	80146bc <prvInitialiseNewTask+0x64>
 80146e8:	e000      	b.n	80146ec <prvInitialiseNewTask+0x94>
			{
				break;
 80146ea:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80146ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80146ee:	2200      	movs	r2, #0
 80146f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80146f4:	e003      	b.n	80146fe <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80146f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80146f8:	2200      	movs	r2, #0
 80146fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80146fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014700:	2b37      	cmp	r3, #55	; 0x37
 8014702:	d901      	bls.n	8014708 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8014704:	2337      	movs	r3, #55	; 0x37
 8014706:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8014708:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801470a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801470c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 801470e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014710:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014712:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8014714:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014716:	2200      	movs	r2, #0
 8014718:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 801471a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801471c:	3304      	adds	r3, #4
 801471e:	4618      	mov	r0, r3
 8014720:	f7fe fe56 	bl	80133d0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8014724:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014726:	3318      	adds	r3, #24
 8014728:	4618      	mov	r0, r3
 801472a:	f7fe fe51 	bl	80133d0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 801472e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014730:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014732:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014734:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014736:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 801473a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801473c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 801473e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014740:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014742:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 8014744:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014746:	2200      	movs	r2, #0
 8014748:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 801474a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801474c:	2200      	movs	r2, #0
 801474e:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8014752:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014754:	2200      	movs	r2, #0
 8014756:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 801475a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801475c:	3358      	adds	r3, #88	; 0x58
 801475e:	2260      	movs	r2, #96	; 0x60
 8014760:	2100      	movs	r1, #0
 8014762:	4618      	mov	r0, r3
 8014764:	f003 f842 	bl	80177ec <memset>
 8014768:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801476a:	4a0d      	ldr	r2, [pc, #52]	; (80147a0 <prvInitialiseNewTask+0x148>)
 801476c:	65da      	str	r2, [r3, #92]	; 0x5c
 801476e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014770:	4a0c      	ldr	r2, [pc, #48]	; (80147a4 <prvInitialiseNewTask+0x14c>)
 8014772:	661a      	str	r2, [r3, #96]	; 0x60
 8014774:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014776:	4a0c      	ldr	r2, [pc, #48]	; (80147a8 <prvInitialiseNewTask+0x150>)
 8014778:	665a      	str	r2, [r3, #100]	; 0x64
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 801477a:	683a      	ldr	r2, [r7, #0]
 801477c:	68f9      	ldr	r1, [r7, #12]
 801477e:	69b8      	ldr	r0, [r7, #24]
 8014780:	f001 fd6c 	bl	801625c <pxPortInitialiseStack>
 8014784:	4602      	mov	r2, r0
 8014786:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014788:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 801478a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801478c:	2b00      	cmp	r3, #0
 801478e:	d002      	beq.n	8014796 <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8014790:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014792:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014794:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014796:	bf00      	nop
 8014798:	3720      	adds	r7, #32
 801479a:	46bd      	mov	sp, r7
 801479c:	bd80      	pop	{r7, pc}
 801479e:	bf00      	nop
 80147a0:	0801eeb8 	.word	0x0801eeb8
 80147a4:	0801eed8 	.word	0x0801eed8
 80147a8:	0801ee98 	.word	0x0801ee98

080147ac <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80147ac:	b580      	push	{r7, lr}
 80147ae:	b082      	sub	sp, #8
 80147b0:	af00      	add	r7, sp, #0
 80147b2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80147b4:	f001 fe7e 	bl	80164b4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80147b8:	4b2d      	ldr	r3, [pc, #180]	; (8014870 <prvAddNewTaskToReadyList+0xc4>)
 80147ba:	681b      	ldr	r3, [r3, #0]
 80147bc:	3301      	adds	r3, #1
 80147be:	4a2c      	ldr	r2, [pc, #176]	; (8014870 <prvAddNewTaskToReadyList+0xc4>)
 80147c0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80147c2:	4b2c      	ldr	r3, [pc, #176]	; (8014874 <prvAddNewTaskToReadyList+0xc8>)
 80147c4:	681b      	ldr	r3, [r3, #0]
 80147c6:	2b00      	cmp	r3, #0
 80147c8:	d109      	bne.n	80147de <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80147ca:	4a2a      	ldr	r2, [pc, #168]	; (8014874 <prvAddNewTaskToReadyList+0xc8>)
 80147cc:	687b      	ldr	r3, [r7, #4]
 80147ce:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80147d0:	4b27      	ldr	r3, [pc, #156]	; (8014870 <prvAddNewTaskToReadyList+0xc4>)
 80147d2:	681b      	ldr	r3, [r3, #0]
 80147d4:	2b01      	cmp	r3, #1
 80147d6:	d110      	bne.n	80147fa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80147d8:	f000 fd3e 	bl	8015258 <prvInitialiseTaskLists>
 80147dc:	e00d      	b.n	80147fa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80147de:	4b26      	ldr	r3, [pc, #152]	; (8014878 <prvAddNewTaskToReadyList+0xcc>)
 80147e0:	681b      	ldr	r3, [r3, #0]
 80147e2:	2b00      	cmp	r3, #0
 80147e4:	d109      	bne.n	80147fa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80147e6:	4b23      	ldr	r3, [pc, #140]	; (8014874 <prvAddNewTaskToReadyList+0xc8>)
 80147e8:	681b      	ldr	r3, [r3, #0]
 80147ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80147ec:	687b      	ldr	r3, [r7, #4]
 80147ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80147f0:	429a      	cmp	r2, r3
 80147f2:	d802      	bhi.n	80147fa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80147f4:	4a1f      	ldr	r2, [pc, #124]	; (8014874 <prvAddNewTaskToReadyList+0xc8>)
 80147f6:	687b      	ldr	r3, [r7, #4]
 80147f8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80147fa:	4b20      	ldr	r3, [pc, #128]	; (801487c <prvAddNewTaskToReadyList+0xd0>)
 80147fc:	681b      	ldr	r3, [r3, #0]
 80147fe:	3301      	adds	r3, #1
 8014800:	4a1e      	ldr	r2, [pc, #120]	; (801487c <prvAddNewTaskToReadyList+0xd0>)
 8014802:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8014804:	4b1d      	ldr	r3, [pc, #116]	; (801487c <prvAddNewTaskToReadyList+0xd0>)
 8014806:	681a      	ldr	r2, [r3, #0]
 8014808:	687b      	ldr	r3, [r7, #4]
 801480a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 801480c:	687b      	ldr	r3, [r7, #4]
 801480e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014810:	4b1b      	ldr	r3, [pc, #108]	; (8014880 <prvAddNewTaskToReadyList+0xd4>)
 8014812:	681b      	ldr	r3, [r3, #0]
 8014814:	429a      	cmp	r2, r3
 8014816:	d903      	bls.n	8014820 <prvAddNewTaskToReadyList+0x74>
 8014818:	687b      	ldr	r3, [r7, #4]
 801481a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801481c:	4a18      	ldr	r2, [pc, #96]	; (8014880 <prvAddNewTaskToReadyList+0xd4>)
 801481e:	6013      	str	r3, [r2, #0]
 8014820:	687b      	ldr	r3, [r7, #4]
 8014822:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014824:	4613      	mov	r3, r2
 8014826:	009b      	lsls	r3, r3, #2
 8014828:	4413      	add	r3, r2
 801482a:	009b      	lsls	r3, r3, #2
 801482c:	4a15      	ldr	r2, [pc, #84]	; (8014884 <prvAddNewTaskToReadyList+0xd8>)
 801482e:	441a      	add	r2, r3
 8014830:	687b      	ldr	r3, [r7, #4]
 8014832:	3304      	adds	r3, #4
 8014834:	4619      	mov	r1, r3
 8014836:	4610      	mov	r0, r2
 8014838:	f7fe fdd7 	bl	80133ea <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 801483c:	f001 fe6a 	bl	8016514 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8014840:	4b0d      	ldr	r3, [pc, #52]	; (8014878 <prvAddNewTaskToReadyList+0xcc>)
 8014842:	681b      	ldr	r3, [r3, #0]
 8014844:	2b00      	cmp	r3, #0
 8014846:	d00e      	beq.n	8014866 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8014848:	4b0a      	ldr	r3, [pc, #40]	; (8014874 <prvAddNewTaskToReadyList+0xc8>)
 801484a:	681b      	ldr	r3, [r3, #0]
 801484c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801484e:	687b      	ldr	r3, [r7, #4]
 8014850:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014852:	429a      	cmp	r2, r3
 8014854:	d207      	bcs.n	8014866 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8014856:	4b0c      	ldr	r3, [pc, #48]	; (8014888 <prvAddNewTaskToReadyList+0xdc>)
 8014858:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801485c:	601a      	str	r2, [r3, #0]
 801485e:	f3bf 8f4f 	dsb	sy
 8014862:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014866:	bf00      	nop
 8014868:	3708      	adds	r7, #8
 801486a:	46bd      	mov	sp, r7
 801486c:	bd80      	pop	{r7, pc}
 801486e:	bf00      	nop
 8014870:	20003444 	.word	0x20003444
 8014874:	20002f70 	.word	0x20002f70
 8014878:	20003450 	.word	0x20003450
 801487c:	20003460 	.word	0x20003460
 8014880:	2000344c 	.word	0x2000344c
 8014884:	20002f74 	.word	0x20002f74
 8014888:	e000ed04 	.word	0xe000ed04

0801488c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 801488c:	b580      	push	{r7, lr}
 801488e:	b084      	sub	sp, #16
 8014890:	af00      	add	r7, sp, #0
 8014892:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8014894:	2300      	movs	r3, #0
 8014896:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8014898:	687b      	ldr	r3, [r7, #4]
 801489a:	2b00      	cmp	r3, #0
 801489c:	d017      	beq.n	80148ce <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801489e:	4b13      	ldr	r3, [pc, #76]	; (80148ec <vTaskDelay+0x60>)
 80148a0:	681b      	ldr	r3, [r3, #0]
 80148a2:	2b00      	cmp	r3, #0
 80148a4:	d00a      	beq.n	80148bc <vTaskDelay+0x30>
	__asm volatile
 80148a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80148aa:	f383 8811 	msr	BASEPRI, r3
 80148ae:	f3bf 8f6f 	isb	sy
 80148b2:	f3bf 8f4f 	dsb	sy
 80148b6:	60bb      	str	r3, [r7, #8]
}
 80148b8:	bf00      	nop
 80148ba:	e7fe      	b.n	80148ba <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80148bc:	f000 f8f4 	bl	8014aa8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80148c0:	2100      	movs	r1, #0
 80148c2:	6878      	ldr	r0, [r7, #4]
 80148c4:	f001 f928 	bl	8015b18 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80148c8:	f000 f8fc 	bl	8014ac4 <xTaskResumeAll>
 80148cc:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80148ce:	68fb      	ldr	r3, [r7, #12]
 80148d0:	2b00      	cmp	r3, #0
 80148d2:	d107      	bne.n	80148e4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80148d4:	4b06      	ldr	r3, [pc, #24]	; (80148f0 <vTaskDelay+0x64>)
 80148d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80148da:	601a      	str	r2, [r3, #0]
 80148dc:	f3bf 8f4f 	dsb	sy
 80148e0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80148e4:	bf00      	nop
 80148e6:	3710      	adds	r7, #16
 80148e8:	46bd      	mov	sp, r7
 80148ea:	bd80      	pop	{r7, pc}
 80148ec:	2000346c 	.word	0x2000346c
 80148f0:	e000ed04 	.word	0xe000ed04

080148f4 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 80148f4:	b580      	push	{r7, lr}
 80148f6:	b088      	sub	sp, #32
 80148f8:	af00      	add	r7, sp, #0
 80148fa:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 80148fc:	687b      	ldr	r3, [r7, #4]
 80148fe:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 8014900:	69bb      	ldr	r3, [r7, #24]
 8014902:	2b00      	cmp	r3, #0
 8014904:	d10a      	bne.n	801491c <eTaskGetState+0x28>
	__asm volatile
 8014906:	f04f 0350 	mov.w	r3, #80	; 0x50
 801490a:	f383 8811 	msr	BASEPRI, r3
 801490e:	f3bf 8f6f 	isb	sy
 8014912:	f3bf 8f4f 	dsb	sy
 8014916:	60bb      	str	r3, [r7, #8]
}
 8014918:	bf00      	nop
 801491a:	e7fe      	b.n	801491a <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 801491c:	4b23      	ldr	r3, [pc, #140]	; (80149ac <eTaskGetState+0xb8>)
 801491e:	681b      	ldr	r3, [r3, #0]
 8014920:	69ba      	ldr	r2, [r7, #24]
 8014922:	429a      	cmp	r2, r3
 8014924:	d102      	bne.n	801492c <eTaskGetState+0x38>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 8014926:	2300      	movs	r3, #0
 8014928:	77fb      	strb	r3, [r7, #31]
 801492a:	e03a      	b.n	80149a2 <eTaskGetState+0xae>
		}
		else
		{
			taskENTER_CRITICAL();
 801492c:	f001 fdc2 	bl	80164b4 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 8014930:	69bb      	ldr	r3, [r7, #24]
 8014932:	695b      	ldr	r3, [r3, #20]
 8014934:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 8014936:	4b1e      	ldr	r3, [pc, #120]	; (80149b0 <eTaskGetState+0xbc>)
 8014938:	681b      	ldr	r3, [r3, #0]
 801493a:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 801493c:	4b1d      	ldr	r3, [pc, #116]	; (80149b4 <eTaskGetState+0xc0>)
 801493e:	681b      	ldr	r3, [r3, #0]
 8014940:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 8014942:	f001 fde7 	bl	8016514 <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 8014946:	697a      	ldr	r2, [r7, #20]
 8014948:	693b      	ldr	r3, [r7, #16]
 801494a:	429a      	cmp	r2, r3
 801494c:	d003      	beq.n	8014956 <eTaskGetState+0x62>
 801494e:	697a      	ldr	r2, [r7, #20]
 8014950:	68fb      	ldr	r3, [r7, #12]
 8014952:	429a      	cmp	r2, r3
 8014954:	d102      	bne.n	801495c <eTaskGetState+0x68>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 8014956:	2302      	movs	r3, #2
 8014958:	77fb      	strb	r3, [r7, #31]
 801495a:	e022      	b.n	80149a2 <eTaskGetState+0xae>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 801495c:	697b      	ldr	r3, [r7, #20]
 801495e:	4a16      	ldr	r2, [pc, #88]	; (80149b8 <eTaskGetState+0xc4>)
 8014960:	4293      	cmp	r3, r2
 8014962:	d112      	bne.n	801498a <eTaskGetState+0x96>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 8014964:	69bb      	ldr	r3, [r7, #24]
 8014966:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014968:	2b00      	cmp	r3, #0
 801496a:	d10b      	bne.n	8014984 <eTaskGetState+0x90>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 801496c:	69bb      	ldr	r3, [r7, #24]
 801496e:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 8014972:	b2db      	uxtb	r3, r3
 8014974:	2b01      	cmp	r3, #1
 8014976:	d102      	bne.n	801497e <eTaskGetState+0x8a>
							{
								eReturn = eBlocked;
 8014978:	2302      	movs	r3, #2
 801497a:	77fb      	strb	r3, [r7, #31]
 801497c:	e011      	b.n	80149a2 <eTaskGetState+0xae>
							}
							else
							{
								eReturn = eSuspended;
 801497e:	2303      	movs	r3, #3
 8014980:	77fb      	strb	r3, [r7, #31]
 8014982:	e00e      	b.n	80149a2 <eTaskGetState+0xae>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 8014984:	2302      	movs	r3, #2
 8014986:	77fb      	strb	r3, [r7, #31]
 8014988:	e00b      	b.n	80149a2 <eTaskGetState+0xae>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 801498a:	697b      	ldr	r3, [r7, #20]
 801498c:	4a0b      	ldr	r2, [pc, #44]	; (80149bc <eTaskGetState+0xc8>)
 801498e:	4293      	cmp	r3, r2
 8014990:	d002      	beq.n	8014998 <eTaskGetState+0xa4>
 8014992:	697b      	ldr	r3, [r7, #20]
 8014994:	2b00      	cmp	r3, #0
 8014996:	d102      	bne.n	801499e <eTaskGetState+0xaa>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 8014998:	2304      	movs	r3, #4
 801499a:	77fb      	strb	r3, [r7, #31]
 801499c:	e001      	b.n	80149a2 <eTaskGetState+0xae>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 801499e:	2301      	movs	r3, #1
 80149a0:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 80149a2:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 80149a4:	4618      	mov	r0, r3
 80149a6:	3720      	adds	r7, #32
 80149a8:	46bd      	mov	sp, r7
 80149aa:	bd80      	pop	{r7, pc}
 80149ac:	20002f70 	.word	0x20002f70
 80149b0:	200033fc 	.word	0x200033fc
 80149b4:	20003400 	.word	0x20003400
 80149b8:	20003430 	.word	0x20003430
 80149bc:	20003418 	.word	0x20003418

080149c0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80149c0:	b580      	push	{r7, lr}
 80149c2:	b08a      	sub	sp, #40	; 0x28
 80149c4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80149c6:	2300      	movs	r3, #0
 80149c8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80149ca:	2300      	movs	r3, #0
 80149cc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80149ce:	463a      	mov	r2, r7
 80149d0:	1d39      	adds	r1, r7, #4
 80149d2:	f107 0308 	add.w	r3, r7, #8
 80149d6:	4618      	mov	r0, r3
 80149d8:	f7fe fca6 	bl	8013328 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80149dc:	6839      	ldr	r1, [r7, #0]
 80149de:	687b      	ldr	r3, [r7, #4]
 80149e0:	68ba      	ldr	r2, [r7, #8]
 80149e2:	9202      	str	r2, [sp, #8]
 80149e4:	9301      	str	r3, [sp, #4]
 80149e6:	2300      	movs	r3, #0
 80149e8:	9300      	str	r3, [sp, #0]
 80149ea:	2300      	movs	r3, #0
 80149ec:	460a      	mov	r2, r1
 80149ee:	4925      	ldr	r1, [pc, #148]	; (8014a84 <vTaskStartScheduler+0xc4>)
 80149f0:	4825      	ldr	r0, [pc, #148]	; (8014a88 <vTaskStartScheduler+0xc8>)
 80149f2:	f7ff fd8f 	bl	8014514 <xTaskCreateStatic>
 80149f6:	4603      	mov	r3, r0
 80149f8:	4a24      	ldr	r2, [pc, #144]	; (8014a8c <vTaskStartScheduler+0xcc>)
 80149fa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80149fc:	4b23      	ldr	r3, [pc, #140]	; (8014a8c <vTaskStartScheduler+0xcc>)
 80149fe:	681b      	ldr	r3, [r3, #0]
 8014a00:	2b00      	cmp	r3, #0
 8014a02:	d002      	beq.n	8014a0a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8014a04:	2301      	movs	r3, #1
 8014a06:	617b      	str	r3, [r7, #20]
 8014a08:	e001      	b.n	8014a0e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8014a0a:	2300      	movs	r3, #0
 8014a0c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8014a0e:	697b      	ldr	r3, [r7, #20]
 8014a10:	2b01      	cmp	r3, #1
 8014a12:	d102      	bne.n	8014a1a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8014a14:	f001 f8d4 	bl	8015bc0 <xTimerCreateTimerTask>
 8014a18:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8014a1a:	697b      	ldr	r3, [r7, #20]
 8014a1c:	2b01      	cmp	r3, #1
 8014a1e:	d11e      	bne.n	8014a5e <vTaskStartScheduler+0x9e>
	__asm volatile
 8014a20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014a24:	f383 8811 	msr	BASEPRI, r3
 8014a28:	f3bf 8f6f 	isb	sy
 8014a2c:	f3bf 8f4f 	dsb	sy
 8014a30:	613b      	str	r3, [r7, #16]
}
 8014a32:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8014a34:	4b16      	ldr	r3, [pc, #88]	; (8014a90 <vTaskStartScheduler+0xd0>)
 8014a36:	681b      	ldr	r3, [r3, #0]
 8014a38:	3358      	adds	r3, #88	; 0x58
 8014a3a:	4a16      	ldr	r2, [pc, #88]	; (8014a94 <vTaskStartScheduler+0xd4>)
 8014a3c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8014a3e:	4b16      	ldr	r3, [pc, #88]	; (8014a98 <vTaskStartScheduler+0xd8>)
 8014a40:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8014a44:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8014a46:	4b15      	ldr	r3, [pc, #84]	; (8014a9c <vTaskStartScheduler+0xdc>)
 8014a48:	2201      	movs	r2, #1
 8014a4a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8014a4c:	4b14      	ldr	r3, [pc, #80]	; (8014aa0 <vTaskStartScheduler+0xe0>)
 8014a4e:	2200      	movs	r2, #0
 8014a50:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8014a52:	4b14      	ldr	r3, [pc, #80]	; (8014aa4 <vTaskStartScheduler+0xe4>)
 8014a54:	2200      	movs	r2, #0
 8014a56:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8014a58:	f001 fc8a 	bl	8016370 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8014a5c:	e00e      	b.n	8014a7c <vTaskStartScheduler+0xbc>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8014a5e:	697b      	ldr	r3, [r7, #20]
 8014a60:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8014a64:	d10a      	bne.n	8014a7c <vTaskStartScheduler+0xbc>
	__asm volatile
 8014a66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014a6a:	f383 8811 	msr	BASEPRI, r3
 8014a6e:	f3bf 8f6f 	isb	sy
 8014a72:	f3bf 8f4f 	dsb	sy
 8014a76:	60fb      	str	r3, [r7, #12]
}
 8014a78:	bf00      	nop
 8014a7a:	e7fe      	b.n	8014a7a <vTaskStartScheduler+0xba>
}
 8014a7c:	bf00      	nop
 8014a7e:	3718      	adds	r7, #24
 8014a80:	46bd      	mov	sp, r7
 8014a82:	bd80      	pop	{r7, pc}
 8014a84:	0801ab60 	.word	0x0801ab60
 8014a88:	08015229 	.word	0x08015229
 8014a8c:	20003468 	.word	0x20003468
 8014a90:	20002f70 	.word	0x20002f70
 8014a94:	200001c8 	.word	0x200001c8
 8014a98:	20003464 	.word	0x20003464
 8014a9c:	20003450 	.word	0x20003450
 8014aa0:	20003448 	.word	0x20003448
 8014aa4:	2000fa20 	.word	0x2000fa20

08014aa8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8014aa8:	b480      	push	{r7}
 8014aaa:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8014aac:	4b04      	ldr	r3, [pc, #16]	; (8014ac0 <vTaskSuspendAll+0x18>)
 8014aae:	681b      	ldr	r3, [r3, #0]
 8014ab0:	3301      	adds	r3, #1
 8014ab2:	4a03      	ldr	r2, [pc, #12]	; (8014ac0 <vTaskSuspendAll+0x18>)
 8014ab4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8014ab6:	bf00      	nop
 8014ab8:	46bd      	mov	sp, r7
 8014aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014abe:	4770      	bx	lr
 8014ac0:	2000346c 	.word	0x2000346c

08014ac4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8014ac4:	b580      	push	{r7, lr}
 8014ac6:	b084      	sub	sp, #16
 8014ac8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8014aca:	2300      	movs	r3, #0
 8014acc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8014ace:	2300      	movs	r3, #0
 8014ad0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8014ad2:	4b42      	ldr	r3, [pc, #264]	; (8014bdc <xTaskResumeAll+0x118>)
 8014ad4:	681b      	ldr	r3, [r3, #0]
 8014ad6:	2b00      	cmp	r3, #0
 8014ad8:	d10a      	bne.n	8014af0 <xTaskResumeAll+0x2c>
	__asm volatile
 8014ada:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014ade:	f383 8811 	msr	BASEPRI, r3
 8014ae2:	f3bf 8f6f 	isb	sy
 8014ae6:	f3bf 8f4f 	dsb	sy
 8014aea:	603b      	str	r3, [r7, #0]
}
 8014aec:	bf00      	nop
 8014aee:	e7fe      	b.n	8014aee <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8014af0:	f001 fce0 	bl	80164b4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8014af4:	4b39      	ldr	r3, [pc, #228]	; (8014bdc <xTaskResumeAll+0x118>)
 8014af6:	681b      	ldr	r3, [r3, #0]
 8014af8:	3b01      	subs	r3, #1
 8014afa:	4a38      	ldr	r2, [pc, #224]	; (8014bdc <xTaskResumeAll+0x118>)
 8014afc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014afe:	4b37      	ldr	r3, [pc, #220]	; (8014bdc <xTaskResumeAll+0x118>)
 8014b00:	681b      	ldr	r3, [r3, #0]
 8014b02:	2b00      	cmp	r3, #0
 8014b04:	d162      	bne.n	8014bcc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8014b06:	4b36      	ldr	r3, [pc, #216]	; (8014be0 <xTaskResumeAll+0x11c>)
 8014b08:	681b      	ldr	r3, [r3, #0]
 8014b0a:	2b00      	cmp	r3, #0
 8014b0c:	d05e      	beq.n	8014bcc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8014b0e:	e02f      	b.n	8014b70 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014b10:	4b34      	ldr	r3, [pc, #208]	; (8014be4 <xTaskResumeAll+0x120>)
 8014b12:	68db      	ldr	r3, [r3, #12]
 8014b14:	68db      	ldr	r3, [r3, #12]
 8014b16:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8014b18:	68fb      	ldr	r3, [r7, #12]
 8014b1a:	3318      	adds	r3, #24
 8014b1c:	4618      	mov	r0, r3
 8014b1e:	f7fe fcc1 	bl	80134a4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014b22:	68fb      	ldr	r3, [r7, #12]
 8014b24:	3304      	adds	r3, #4
 8014b26:	4618      	mov	r0, r3
 8014b28:	f7fe fcbc 	bl	80134a4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8014b2c:	68fb      	ldr	r3, [r7, #12]
 8014b2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014b30:	4b2d      	ldr	r3, [pc, #180]	; (8014be8 <xTaskResumeAll+0x124>)
 8014b32:	681b      	ldr	r3, [r3, #0]
 8014b34:	429a      	cmp	r2, r3
 8014b36:	d903      	bls.n	8014b40 <xTaskResumeAll+0x7c>
 8014b38:	68fb      	ldr	r3, [r7, #12]
 8014b3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014b3c:	4a2a      	ldr	r2, [pc, #168]	; (8014be8 <xTaskResumeAll+0x124>)
 8014b3e:	6013      	str	r3, [r2, #0]
 8014b40:	68fb      	ldr	r3, [r7, #12]
 8014b42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014b44:	4613      	mov	r3, r2
 8014b46:	009b      	lsls	r3, r3, #2
 8014b48:	4413      	add	r3, r2
 8014b4a:	009b      	lsls	r3, r3, #2
 8014b4c:	4a27      	ldr	r2, [pc, #156]	; (8014bec <xTaskResumeAll+0x128>)
 8014b4e:	441a      	add	r2, r3
 8014b50:	68fb      	ldr	r3, [r7, #12]
 8014b52:	3304      	adds	r3, #4
 8014b54:	4619      	mov	r1, r3
 8014b56:	4610      	mov	r0, r2
 8014b58:	f7fe fc47 	bl	80133ea <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8014b5c:	68fb      	ldr	r3, [r7, #12]
 8014b5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014b60:	4b23      	ldr	r3, [pc, #140]	; (8014bf0 <xTaskResumeAll+0x12c>)
 8014b62:	681b      	ldr	r3, [r3, #0]
 8014b64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014b66:	429a      	cmp	r2, r3
 8014b68:	d302      	bcc.n	8014b70 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8014b6a:	4b22      	ldr	r3, [pc, #136]	; (8014bf4 <xTaskResumeAll+0x130>)
 8014b6c:	2201      	movs	r2, #1
 8014b6e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8014b70:	4b1c      	ldr	r3, [pc, #112]	; (8014be4 <xTaskResumeAll+0x120>)
 8014b72:	681b      	ldr	r3, [r3, #0]
 8014b74:	2b00      	cmp	r3, #0
 8014b76:	d1cb      	bne.n	8014b10 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8014b78:	68fb      	ldr	r3, [r7, #12]
 8014b7a:	2b00      	cmp	r3, #0
 8014b7c:	d001      	beq.n	8014b82 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8014b7e:	f000 fce1 	bl	8015544 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8014b82:	4b1d      	ldr	r3, [pc, #116]	; (8014bf8 <xTaskResumeAll+0x134>)
 8014b84:	681b      	ldr	r3, [r3, #0]
 8014b86:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8014b88:	687b      	ldr	r3, [r7, #4]
 8014b8a:	2b00      	cmp	r3, #0
 8014b8c:	d010      	beq.n	8014bb0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8014b8e:	f000 f8d7 	bl	8014d40 <xTaskIncrementTick>
 8014b92:	4603      	mov	r3, r0
 8014b94:	2b00      	cmp	r3, #0
 8014b96:	d002      	beq.n	8014b9e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8014b98:	4b16      	ldr	r3, [pc, #88]	; (8014bf4 <xTaskResumeAll+0x130>)
 8014b9a:	2201      	movs	r2, #1
 8014b9c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8014b9e:	687b      	ldr	r3, [r7, #4]
 8014ba0:	3b01      	subs	r3, #1
 8014ba2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8014ba4:	687b      	ldr	r3, [r7, #4]
 8014ba6:	2b00      	cmp	r3, #0
 8014ba8:	d1f1      	bne.n	8014b8e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8014baa:	4b13      	ldr	r3, [pc, #76]	; (8014bf8 <xTaskResumeAll+0x134>)
 8014bac:	2200      	movs	r2, #0
 8014bae:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8014bb0:	4b10      	ldr	r3, [pc, #64]	; (8014bf4 <xTaskResumeAll+0x130>)
 8014bb2:	681b      	ldr	r3, [r3, #0]
 8014bb4:	2b00      	cmp	r3, #0
 8014bb6:	d009      	beq.n	8014bcc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8014bb8:	2301      	movs	r3, #1
 8014bba:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8014bbc:	4b0f      	ldr	r3, [pc, #60]	; (8014bfc <xTaskResumeAll+0x138>)
 8014bbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014bc2:	601a      	str	r2, [r3, #0]
 8014bc4:	f3bf 8f4f 	dsb	sy
 8014bc8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8014bcc:	f001 fca2 	bl	8016514 <vPortExitCritical>

	return xAlreadyYielded;
 8014bd0:	68bb      	ldr	r3, [r7, #8]
}
 8014bd2:	4618      	mov	r0, r3
 8014bd4:	3710      	adds	r7, #16
 8014bd6:	46bd      	mov	sp, r7
 8014bd8:	bd80      	pop	{r7, pc}
 8014bda:	bf00      	nop
 8014bdc:	2000346c 	.word	0x2000346c
 8014be0:	20003444 	.word	0x20003444
 8014be4:	20003404 	.word	0x20003404
 8014be8:	2000344c 	.word	0x2000344c
 8014bec:	20002f74 	.word	0x20002f74
 8014bf0:	20002f70 	.word	0x20002f70
 8014bf4:	20003458 	.word	0x20003458
 8014bf8:	20003454 	.word	0x20003454
 8014bfc:	e000ed04 	.word	0xe000ed04

08014c00 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8014c00:	b480      	push	{r7}
 8014c02:	b083      	sub	sp, #12
 8014c04:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8014c06:	4b05      	ldr	r3, [pc, #20]	; (8014c1c <xTaskGetTickCount+0x1c>)
 8014c08:	681b      	ldr	r3, [r3, #0]
 8014c0a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8014c0c:	687b      	ldr	r3, [r7, #4]
}
 8014c0e:	4618      	mov	r0, r3
 8014c10:	370c      	adds	r7, #12
 8014c12:	46bd      	mov	sp, r7
 8014c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c18:	4770      	bx	lr
 8014c1a:	bf00      	nop
 8014c1c:	20003448 	.word	0x20003448

08014c20 <uxTaskGetSystemState>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetSystemState( TaskStatus_t * const pxTaskStatusArray, const UBaseType_t uxArraySize, uint32_t * const pulTotalRunTime )
	{
 8014c20:	b580      	push	{r7, lr}
 8014c22:	b086      	sub	sp, #24
 8014c24:	af00      	add	r7, sp, #0
 8014c26:	60f8      	str	r0, [r7, #12]
 8014c28:	60b9      	str	r1, [r7, #8]
 8014c2a:	607a      	str	r2, [r7, #4]
	UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
 8014c2c:	2300      	movs	r3, #0
 8014c2e:	617b      	str	r3, [r7, #20]
 8014c30:	2338      	movs	r3, #56	; 0x38
 8014c32:	613b      	str	r3, [r7, #16]

		vTaskSuspendAll();
 8014c34:	f7ff ff38 	bl	8014aa8 <vTaskSuspendAll>
		{
			/* Is there a space in the array for each task in the system? */
			if( uxArraySize >= uxCurrentNumberOfTasks )
 8014c38:	4b3a      	ldr	r3, [pc, #232]	; (8014d24 <uxTaskGetSystemState+0x104>)
 8014c3a:	681b      	ldr	r3, [r3, #0]
 8014c3c:	68ba      	ldr	r2, [r7, #8]
 8014c3e:	429a      	cmp	r2, r3
 8014c40:	d369      	bcc.n	8014d16 <uxTaskGetSystemState+0xf6>
			{
				/* Fill in an TaskStatus_t structure with information on each
				task in the Ready state. */
				do
				{
					uxQueue--;
 8014c42:	693b      	ldr	r3, [r7, #16]
 8014c44:	3b01      	subs	r3, #1
 8014c46:	613b      	str	r3, [r7, #16]
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &( pxReadyTasksLists[ uxQueue ] ), eReady );
 8014c48:	697a      	ldr	r2, [r7, #20]
 8014c4a:	4613      	mov	r3, r2
 8014c4c:	00db      	lsls	r3, r3, #3
 8014c4e:	4413      	add	r3, r2
 8014c50:	009b      	lsls	r3, r3, #2
 8014c52:	461a      	mov	r2, r3
 8014c54:	68fb      	ldr	r3, [r7, #12]
 8014c56:	1898      	adds	r0, r3, r2
 8014c58:	693a      	ldr	r2, [r7, #16]
 8014c5a:	4613      	mov	r3, r2
 8014c5c:	009b      	lsls	r3, r3, #2
 8014c5e:	4413      	add	r3, r2
 8014c60:	009b      	lsls	r3, r3, #2
 8014c62:	4a31      	ldr	r2, [pc, #196]	; (8014d28 <uxTaskGetSystemState+0x108>)
 8014c64:	4413      	add	r3, r2
 8014c66:	2201      	movs	r2, #1
 8014c68:	4619      	mov	r1, r3
 8014c6a:	f000 fbc9 	bl	8015400 <prvListTasksWithinSingleList>
 8014c6e:	4602      	mov	r2, r0
 8014c70:	697b      	ldr	r3, [r7, #20]
 8014c72:	4413      	add	r3, r2
 8014c74:	617b      	str	r3, [r7, #20]

				} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014c76:	693b      	ldr	r3, [r7, #16]
 8014c78:	2b00      	cmp	r3, #0
 8014c7a:	d1e2      	bne.n	8014c42 <uxTaskGetSystemState+0x22>

				/* Fill in an TaskStatus_t structure with information on each
				task in the Blocked state. */
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxDelayedTaskList, eBlocked );
 8014c7c:	697a      	ldr	r2, [r7, #20]
 8014c7e:	4613      	mov	r3, r2
 8014c80:	00db      	lsls	r3, r3, #3
 8014c82:	4413      	add	r3, r2
 8014c84:	009b      	lsls	r3, r3, #2
 8014c86:	461a      	mov	r2, r3
 8014c88:	68fb      	ldr	r3, [r7, #12]
 8014c8a:	4413      	add	r3, r2
 8014c8c:	4a27      	ldr	r2, [pc, #156]	; (8014d2c <uxTaskGetSystemState+0x10c>)
 8014c8e:	6811      	ldr	r1, [r2, #0]
 8014c90:	2202      	movs	r2, #2
 8014c92:	4618      	mov	r0, r3
 8014c94:	f000 fbb4 	bl	8015400 <prvListTasksWithinSingleList>
 8014c98:	4602      	mov	r2, r0
 8014c9a:	697b      	ldr	r3, [r7, #20]
 8014c9c:	4413      	add	r3, r2
 8014c9e:	617b      	str	r3, [r7, #20]
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxOverflowDelayedTaskList, eBlocked );
 8014ca0:	697a      	ldr	r2, [r7, #20]
 8014ca2:	4613      	mov	r3, r2
 8014ca4:	00db      	lsls	r3, r3, #3
 8014ca6:	4413      	add	r3, r2
 8014ca8:	009b      	lsls	r3, r3, #2
 8014caa:	461a      	mov	r2, r3
 8014cac:	68fb      	ldr	r3, [r7, #12]
 8014cae:	4413      	add	r3, r2
 8014cb0:	4a1f      	ldr	r2, [pc, #124]	; (8014d30 <uxTaskGetSystemState+0x110>)
 8014cb2:	6811      	ldr	r1, [r2, #0]
 8014cb4:	2202      	movs	r2, #2
 8014cb6:	4618      	mov	r0, r3
 8014cb8:	f000 fba2 	bl	8015400 <prvListTasksWithinSingleList>
 8014cbc:	4602      	mov	r2, r0
 8014cbe:	697b      	ldr	r3, [r7, #20]
 8014cc0:	4413      	add	r3, r2
 8014cc2:	617b      	str	r3, [r7, #20]

				#if( INCLUDE_vTaskDelete == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task that has been deleted but not yet cleaned up. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xTasksWaitingTermination, eDeleted );
 8014cc4:	697a      	ldr	r2, [r7, #20]
 8014cc6:	4613      	mov	r3, r2
 8014cc8:	00db      	lsls	r3, r3, #3
 8014cca:	4413      	add	r3, r2
 8014ccc:	009b      	lsls	r3, r3, #2
 8014cce:	461a      	mov	r2, r3
 8014cd0:	68fb      	ldr	r3, [r7, #12]
 8014cd2:	4413      	add	r3, r2
 8014cd4:	2204      	movs	r2, #4
 8014cd6:	4917      	ldr	r1, [pc, #92]	; (8014d34 <uxTaskGetSystemState+0x114>)
 8014cd8:	4618      	mov	r0, r3
 8014cda:	f000 fb91 	bl	8015400 <prvListTasksWithinSingleList>
 8014cde:	4602      	mov	r2, r0
 8014ce0:	697b      	ldr	r3, [r7, #20]
 8014ce2:	4413      	add	r3, r2
 8014ce4:	617b      	str	r3, [r7, #20]

				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task in the Suspended state. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xSuspendedTaskList, eSuspended );
 8014ce6:	697a      	ldr	r2, [r7, #20]
 8014ce8:	4613      	mov	r3, r2
 8014cea:	00db      	lsls	r3, r3, #3
 8014cec:	4413      	add	r3, r2
 8014cee:	009b      	lsls	r3, r3, #2
 8014cf0:	461a      	mov	r2, r3
 8014cf2:	68fb      	ldr	r3, [r7, #12]
 8014cf4:	4413      	add	r3, r2
 8014cf6:	2203      	movs	r2, #3
 8014cf8:	490f      	ldr	r1, [pc, #60]	; (8014d38 <uxTaskGetSystemState+0x118>)
 8014cfa:	4618      	mov	r0, r3
 8014cfc:	f000 fb80 	bl	8015400 <prvListTasksWithinSingleList>
 8014d00:	4602      	mov	r2, r0
 8014d02:	697b      	ldr	r3, [r7, #20]
 8014d04:	4413      	add	r3, r2
 8014d06:	617b      	str	r3, [r7, #20]
				}
				#endif

				#if ( configGENERATE_RUN_TIME_STATS == 1)
				{
					if( pulTotalRunTime != NULL )
 8014d08:	687b      	ldr	r3, [r7, #4]
 8014d0a:	2b00      	cmp	r3, #0
 8014d0c:	d003      	beq.n	8014d16 <uxTaskGetSystemState+0xf6>
					{
						#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
							portALT_GET_RUN_TIME_COUNTER_VALUE( ( *pulTotalRunTime ) );
						#else
							*pulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8014d0e:	4b0b      	ldr	r3, [pc, #44]	; (8014d3c <uxTaskGetSystemState+0x11c>)
 8014d10:	681a      	ldr	r2, [r3, #0]
 8014d12:	687b      	ldr	r3, [r7, #4]
 8014d14:	601a      	str	r2, [r3, #0]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		( void ) xTaskResumeAll();
 8014d16:	f7ff fed5 	bl	8014ac4 <xTaskResumeAll>

		return uxTask;
 8014d1a:	697b      	ldr	r3, [r7, #20]
	}
 8014d1c:	4618      	mov	r0, r3
 8014d1e:	3718      	adds	r7, #24
 8014d20:	46bd      	mov	sp, r7
 8014d22:	bd80      	pop	{r7, pc}
 8014d24:	20003444 	.word	0x20003444
 8014d28:	20002f74 	.word	0x20002f74
 8014d2c:	200033fc 	.word	0x200033fc
 8014d30:	20003400 	.word	0x20003400
 8014d34:	20003418 	.word	0x20003418
 8014d38:	20003430 	.word	0x20003430
 8014d3c:	2000fa20 	.word	0x2000fa20

08014d40 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8014d40:	b580      	push	{r7, lr}
 8014d42:	b086      	sub	sp, #24
 8014d44:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8014d46:	2300      	movs	r3, #0
 8014d48:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014d4a:	4b4f      	ldr	r3, [pc, #316]	; (8014e88 <xTaskIncrementTick+0x148>)
 8014d4c:	681b      	ldr	r3, [r3, #0]
 8014d4e:	2b00      	cmp	r3, #0
 8014d50:	f040 808f 	bne.w	8014e72 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8014d54:	4b4d      	ldr	r3, [pc, #308]	; (8014e8c <xTaskIncrementTick+0x14c>)
 8014d56:	681b      	ldr	r3, [r3, #0]
 8014d58:	3301      	adds	r3, #1
 8014d5a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8014d5c:	4a4b      	ldr	r2, [pc, #300]	; (8014e8c <xTaskIncrementTick+0x14c>)
 8014d5e:	693b      	ldr	r3, [r7, #16]
 8014d60:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8014d62:	693b      	ldr	r3, [r7, #16]
 8014d64:	2b00      	cmp	r3, #0
 8014d66:	d120      	bne.n	8014daa <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8014d68:	4b49      	ldr	r3, [pc, #292]	; (8014e90 <xTaskIncrementTick+0x150>)
 8014d6a:	681b      	ldr	r3, [r3, #0]
 8014d6c:	681b      	ldr	r3, [r3, #0]
 8014d6e:	2b00      	cmp	r3, #0
 8014d70:	d00a      	beq.n	8014d88 <xTaskIncrementTick+0x48>
	__asm volatile
 8014d72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014d76:	f383 8811 	msr	BASEPRI, r3
 8014d7a:	f3bf 8f6f 	isb	sy
 8014d7e:	f3bf 8f4f 	dsb	sy
 8014d82:	603b      	str	r3, [r7, #0]
}
 8014d84:	bf00      	nop
 8014d86:	e7fe      	b.n	8014d86 <xTaskIncrementTick+0x46>
 8014d88:	4b41      	ldr	r3, [pc, #260]	; (8014e90 <xTaskIncrementTick+0x150>)
 8014d8a:	681b      	ldr	r3, [r3, #0]
 8014d8c:	60fb      	str	r3, [r7, #12]
 8014d8e:	4b41      	ldr	r3, [pc, #260]	; (8014e94 <xTaskIncrementTick+0x154>)
 8014d90:	681b      	ldr	r3, [r3, #0]
 8014d92:	4a3f      	ldr	r2, [pc, #252]	; (8014e90 <xTaskIncrementTick+0x150>)
 8014d94:	6013      	str	r3, [r2, #0]
 8014d96:	4a3f      	ldr	r2, [pc, #252]	; (8014e94 <xTaskIncrementTick+0x154>)
 8014d98:	68fb      	ldr	r3, [r7, #12]
 8014d9a:	6013      	str	r3, [r2, #0]
 8014d9c:	4b3e      	ldr	r3, [pc, #248]	; (8014e98 <xTaskIncrementTick+0x158>)
 8014d9e:	681b      	ldr	r3, [r3, #0]
 8014da0:	3301      	adds	r3, #1
 8014da2:	4a3d      	ldr	r2, [pc, #244]	; (8014e98 <xTaskIncrementTick+0x158>)
 8014da4:	6013      	str	r3, [r2, #0]
 8014da6:	f000 fbcd 	bl	8015544 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8014daa:	4b3c      	ldr	r3, [pc, #240]	; (8014e9c <xTaskIncrementTick+0x15c>)
 8014dac:	681b      	ldr	r3, [r3, #0]
 8014dae:	693a      	ldr	r2, [r7, #16]
 8014db0:	429a      	cmp	r2, r3
 8014db2:	d349      	bcc.n	8014e48 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8014db4:	4b36      	ldr	r3, [pc, #216]	; (8014e90 <xTaskIncrementTick+0x150>)
 8014db6:	681b      	ldr	r3, [r3, #0]
 8014db8:	681b      	ldr	r3, [r3, #0]
 8014dba:	2b00      	cmp	r3, #0
 8014dbc:	d104      	bne.n	8014dc8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014dbe:	4b37      	ldr	r3, [pc, #220]	; (8014e9c <xTaskIncrementTick+0x15c>)
 8014dc0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8014dc4:	601a      	str	r2, [r3, #0]
					break;
 8014dc6:	e03f      	b.n	8014e48 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014dc8:	4b31      	ldr	r3, [pc, #196]	; (8014e90 <xTaskIncrementTick+0x150>)
 8014dca:	681b      	ldr	r3, [r3, #0]
 8014dcc:	68db      	ldr	r3, [r3, #12]
 8014dce:	68db      	ldr	r3, [r3, #12]
 8014dd0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8014dd2:	68bb      	ldr	r3, [r7, #8]
 8014dd4:	685b      	ldr	r3, [r3, #4]
 8014dd6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8014dd8:	693a      	ldr	r2, [r7, #16]
 8014dda:	687b      	ldr	r3, [r7, #4]
 8014ddc:	429a      	cmp	r2, r3
 8014dde:	d203      	bcs.n	8014de8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8014de0:	4a2e      	ldr	r2, [pc, #184]	; (8014e9c <xTaskIncrementTick+0x15c>)
 8014de2:	687b      	ldr	r3, [r7, #4]
 8014de4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8014de6:	e02f      	b.n	8014e48 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014de8:	68bb      	ldr	r3, [r7, #8]
 8014dea:	3304      	adds	r3, #4
 8014dec:	4618      	mov	r0, r3
 8014dee:	f7fe fb59 	bl	80134a4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8014df2:	68bb      	ldr	r3, [r7, #8]
 8014df4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014df6:	2b00      	cmp	r3, #0
 8014df8:	d004      	beq.n	8014e04 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8014dfa:	68bb      	ldr	r3, [r7, #8]
 8014dfc:	3318      	adds	r3, #24
 8014dfe:	4618      	mov	r0, r3
 8014e00:	f7fe fb50 	bl	80134a4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8014e04:	68bb      	ldr	r3, [r7, #8]
 8014e06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014e08:	4b25      	ldr	r3, [pc, #148]	; (8014ea0 <xTaskIncrementTick+0x160>)
 8014e0a:	681b      	ldr	r3, [r3, #0]
 8014e0c:	429a      	cmp	r2, r3
 8014e0e:	d903      	bls.n	8014e18 <xTaskIncrementTick+0xd8>
 8014e10:	68bb      	ldr	r3, [r7, #8]
 8014e12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014e14:	4a22      	ldr	r2, [pc, #136]	; (8014ea0 <xTaskIncrementTick+0x160>)
 8014e16:	6013      	str	r3, [r2, #0]
 8014e18:	68bb      	ldr	r3, [r7, #8]
 8014e1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014e1c:	4613      	mov	r3, r2
 8014e1e:	009b      	lsls	r3, r3, #2
 8014e20:	4413      	add	r3, r2
 8014e22:	009b      	lsls	r3, r3, #2
 8014e24:	4a1f      	ldr	r2, [pc, #124]	; (8014ea4 <xTaskIncrementTick+0x164>)
 8014e26:	441a      	add	r2, r3
 8014e28:	68bb      	ldr	r3, [r7, #8]
 8014e2a:	3304      	adds	r3, #4
 8014e2c:	4619      	mov	r1, r3
 8014e2e:	4610      	mov	r0, r2
 8014e30:	f7fe fadb 	bl	80133ea <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8014e34:	68bb      	ldr	r3, [r7, #8]
 8014e36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014e38:	4b1b      	ldr	r3, [pc, #108]	; (8014ea8 <xTaskIncrementTick+0x168>)
 8014e3a:	681b      	ldr	r3, [r3, #0]
 8014e3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014e3e:	429a      	cmp	r2, r3
 8014e40:	d3b8      	bcc.n	8014db4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8014e42:	2301      	movs	r3, #1
 8014e44:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8014e46:	e7b5      	b.n	8014db4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8014e48:	4b17      	ldr	r3, [pc, #92]	; (8014ea8 <xTaskIncrementTick+0x168>)
 8014e4a:	681b      	ldr	r3, [r3, #0]
 8014e4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014e4e:	4915      	ldr	r1, [pc, #84]	; (8014ea4 <xTaskIncrementTick+0x164>)
 8014e50:	4613      	mov	r3, r2
 8014e52:	009b      	lsls	r3, r3, #2
 8014e54:	4413      	add	r3, r2
 8014e56:	009b      	lsls	r3, r3, #2
 8014e58:	440b      	add	r3, r1
 8014e5a:	681b      	ldr	r3, [r3, #0]
 8014e5c:	2b01      	cmp	r3, #1
 8014e5e:	d901      	bls.n	8014e64 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8014e60:	2301      	movs	r3, #1
 8014e62:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8014e64:	4b11      	ldr	r3, [pc, #68]	; (8014eac <xTaskIncrementTick+0x16c>)
 8014e66:	681b      	ldr	r3, [r3, #0]
 8014e68:	2b00      	cmp	r3, #0
 8014e6a:	d007      	beq.n	8014e7c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8014e6c:	2301      	movs	r3, #1
 8014e6e:	617b      	str	r3, [r7, #20]
 8014e70:	e004      	b.n	8014e7c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8014e72:	4b0f      	ldr	r3, [pc, #60]	; (8014eb0 <xTaskIncrementTick+0x170>)
 8014e74:	681b      	ldr	r3, [r3, #0]
 8014e76:	3301      	adds	r3, #1
 8014e78:	4a0d      	ldr	r2, [pc, #52]	; (8014eb0 <xTaskIncrementTick+0x170>)
 8014e7a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8014e7c:	697b      	ldr	r3, [r7, #20]
}
 8014e7e:	4618      	mov	r0, r3
 8014e80:	3718      	adds	r7, #24
 8014e82:	46bd      	mov	sp, r7
 8014e84:	bd80      	pop	{r7, pc}
 8014e86:	bf00      	nop
 8014e88:	2000346c 	.word	0x2000346c
 8014e8c:	20003448 	.word	0x20003448
 8014e90:	200033fc 	.word	0x200033fc
 8014e94:	20003400 	.word	0x20003400
 8014e98:	2000345c 	.word	0x2000345c
 8014e9c:	20003464 	.word	0x20003464
 8014ea0:	2000344c 	.word	0x2000344c
 8014ea4:	20002f74 	.word	0x20002f74
 8014ea8:	20002f70 	.word	0x20002f70
 8014eac:	20003458 	.word	0x20003458
 8014eb0:	20003454 	.word	0x20003454

08014eb4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8014eb4:	b480      	push	{r7}
 8014eb6:	b085      	sub	sp, #20
 8014eb8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8014eba:	4b36      	ldr	r3, [pc, #216]	; (8014f94 <vTaskSwitchContext+0xe0>)
 8014ebc:	681b      	ldr	r3, [r3, #0]
 8014ebe:	2b00      	cmp	r3, #0
 8014ec0:	d003      	beq.n	8014eca <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8014ec2:	4b35      	ldr	r3, [pc, #212]	; (8014f98 <vTaskSwitchContext+0xe4>)
 8014ec4:	2201      	movs	r2, #1
 8014ec6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8014ec8:	e05e      	b.n	8014f88 <vTaskSwitchContext+0xd4>
		xYieldPending = pdFALSE;
 8014eca:	4b33      	ldr	r3, [pc, #204]	; (8014f98 <vTaskSwitchContext+0xe4>)
 8014ecc:	2200      	movs	r2, #0
 8014ece:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8014ed0:	4b32      	ldr	r3, [pc, #200]	; (8014f9c <vTaskSwitchContext+0xe8>)
 8014ed2:	681b      	ldr	r3, [r3, #0]
 8014ed4:	4a32      	ldr	r2, [pc, #200]	; (8014fa0 <vTaskSwitchContext+0xec>)
 8014ed6:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 8014ed8:	4b31      	ldr	r3, [pc, #196]	; (8014fa0 <vTaskSwitchContext+0xec>)
 8014eda:	681a      	ldr	r2, [r3, #0]
 8014edc:	4b31      	ldr	r3, [pc, #196]	; (8014fa4 <vTaskSwitchContext+0xf0>)
 8014ede:	681b      	ldr	r3, [r3, #0]
 8014ee0:	429a      	cmp	r2, r3
 8014ee2:	d909      	bls.n	8014ef8 <vTaskSwitchContext+0x44>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8014ee4:	4b30      	ldr	r3, [pc, #192]	; (8014fa8 <vTaskSwitchContext+0xf4>)
 8014ee6:	681b      	ldr	r3, [r3, #0]
 8014ee8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8014eea:	4a2d      	ldr	r2, [pc, #180]	; (8014fa0 <vTaskSwitchContext+0xec>)
 8014eec:	6810      	ldr	r0, [r2, #0]
 8014eee:	4a2d      	ldr	r2, [pc, #180]	; (8014fa4 <vTaskSwitchContext+0xf0>)
 8014ef0:	6812      	ldr	r2, [r2, #0]
 8014ef2:	1a82      	subs	r2, r0, r2
 8014ef4:	440a      	add	r2, r1
 8014ef6:	655a      	str	r2, [r3, #84]	; 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 8014ef8:	4b29      	ldr	r3, [pc, #164]	; (8014fa0 <vTaskSwitchContext+0xec>)
 8014efa:	681b      	ldr	r3, [r3, #0]
 8014efc:	4a29      	ldr	r2, [pc, #164]	; (8014fa4 <vTaskSwitchContext+0xf0>)
 8014efe:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014f00:	4b2a      	ldr	r3, [pc, #168]	; (8014fac <vTaskSwitchContext+0xf8>)
 8014f02:	681b      	ldr	r3, [r3, #0]
 8014f04:	60fb      	str	r3, [r7, #12]
 8014f06:	e010      	b.n	8014f2a <vTaskSwitchContext+0x76>
 8014f08:	68fb      	ldr	r3, [r7, #12]
 8014f0a:	2b00      	cmp	r3, #0
 8014f0c:	d10a      	bne.n	8014f24 <vTaskSwitchContext+0x70>
	__asm volatile
 8014f0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014f12:	f383 8811 	msr	BASEPRI, r3
 8014f16:	f3bf 8f6f 	isb	sy
 8014f1a:	f3bf 8f4f 	dsb	sy
 8014f1e:	607b      	str	r3, [r7, #4]
}
 8014f20:	bf00      	nop
 8014f22:	e7fe      	b.n	8014f22 <vTaskSwitchContext+0x6e>
 8014f24:	68fb      	ldr	r3, [r7, #12]
 8014f26:	3b01      	subs	r3, #1
 8014f28:	60fb      	str	r3, [r7, #12]
 8014f2a:	4921      	ldr	r1, [pc, #132]	; (8014fb0 <vTaskSwitchContext+0xfc>)
 8014f2c:	68fa      	ldr	r2, [r7, #12]
 8014f2e:	4613      	mov	r3, r2
 8014f30:	009b      	lsls	r3, r3, #2
 8014f32:	4413      	add	r3, r2
 8014f34:	009b      	lsls	r3, r3, #2
 8014f36:	440b      	add	r3, r1
 8014f38:	681b      	ldr	r3, [r3, #0]
 8014f3a:	2b00      	cmp	r3, #0
 8014f3c:	d0e4      	beq.n	8014f08 <vTaskSwitchContext+0x54>
 8014f3e:	68fa      	ldr	r2, [r7, #12]
 8014f40:	4613      	mov	r3, r2
 8014f42:	009b      	lsls	r3, r3, #2
 8014f44:	4413      	add	r3, r2
 8014f46:	009b      	lsls	r3, r3, #2
 8014f48:	4a19      	ldr	r2, [pc, #100]	; (8014fb0 <vTaskSwitchContext+0xfc>)
 8014f4a:	4413      	add	r3, r2
 8014f4c:	60bb      	str	r3, [r7, #8]
 8014f4e:	68bb      	ldr	r3, [r7, #8]
 8014f50:	685b      	ldr	r3, [r3, #4]
 8014f52:	685a      	ldr	r2, [r3, #4]
 8014f54:	68bb      	ldr	r3, [r7, #8]
 8014f56:	605a      	str	r2, [r3, #4]
 8014f58:	68bb      	ldr	r3, [r7, #8]
 8014f5a:	685a      	ldr	r2, [r3, #4]
 8014f5c:	68bb      	ldr	r3, [r7, #8]
 8014f5e:	3308      	adds	r3, #8
 8014f60:	429a      	cmp	r2, r3
 8014f62:	d104      	bne.n	8014f6e <vTaskSwitchContext+0xba>
 8014f64:	68bb      	ldr	r3, [r7, #8]
 8014f66:	685b      	ldr	r3, [r3, #4]
 8014f68:	685a      	ldr	r2, [r3, #4]
 8014f6a:	68bb      	ldr	r3, [r7, #8]
 8014f6c:	605a      	str	r2, [r3, #4]
 8014f6e:	68bb      	ldr	r3, [r7, #8]
 8014f70:	685b      	ldr	r3, [r3, #4]
 8014f72:	68db      	ldr	r3, [r3, #12]
 8014f74:	4a0c      	ldr	r2, [pc, #48]	; (8014fa8 <vTaskSwitchContext+0xf4>)
 8014f76:	6013      	str	r3, [r2, #0]
 8014f78:	4a0c      	ldr	r2, [pc, #48]	; (8014fac <vTaskSwitchContext+0xf8>)
 8014f7a:	68fb      	ldr	r3, [r7, #12]
 8014f7c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8014f7e:	4b0a      	ldr	r3, [pc, #40]	; (8014fa8 <vTaskSwitchContext+0xf4>)
 8014f80:	681b      	ldr	r3, [r3, #0]
 8014f82:	3358      	adds	r3, #88	; 0x58
 8014f84:	4a0b      	ldr	r2, [pc, #44]	; (8014fb4 <vTaskSwitchContext+0x100>)
 8014f86:	6013      	str	r3, [r2, #0]
}
 8014f88:	bf00      	nop
 8014f8a:	3714      	adds	r7, #20
 8014f8c:	46bd      	mov	sp, r7
 8014f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f92:	4770      	bx	lr
 8014f94:	2000346c 	.word	0x2000346c
 8014f98:	20003458 	.word	0x20003458
 8014f9c:	2000fa20 	.word	0x2000fa20
 8014fa0:	20003474 	.word	0x20003474
 8014fa4:	20003470 	.word	0x20003470
 8014fa8:	20002f70 	.word	0x20002f70
 8014fac:	2000344c 	.word	0x2000344c
 8014fb0:	20002f74 	.word	0x20002f74
 8014fb4:	200001c8 	.word	0x200001c8

08014fb8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8014fb8:	b580      	push	{r7, lr}
 8014fba:	b084      	sub	sp, #16
 8014fbc:	af00      	add	r7, sp, #0
 8014fbe:	6078      	str	r0, [r7, #4]
 8014fc0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8014fc2:	687b      	ldr	r3, [r7, #4]
 8014fc4:	2b00      	cmp	r3, #0
 8014fc6:	d10a      	bne.n	8014fde <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8014fc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014fcc:	f383 8811 	msr	BASEPRI, r3
 8014fd0:	f3bf 8f6f 	isb	sy
 8014fd4:	f3bf 8f4f 	dsb	sy
 8014fd8:	60fb      	str	r3, [r7, #12]
}
 8014fda:	bf00      	nop
 8014fdc:	e7fe      	b.n	8014fdc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8014fde:	4b07      	ldr	r3, [pc, #28]	; (8014ffc <vTaskPlaceOnEventList+0x44>)
 8014fe0:	681b      	ldr	r3, [r3, #0]
 8014fe2:	3318      	adds	r3, #24
 8014fe4:	4619      	mov	r1, r3
 8014fe6:	6878      	ldr	r0, [r7, #4]
 8014fe8:	f7fe fa23 	bl	8013432 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8014fec:	2101      	movs	r1, #1
 8014fee:	6838      	ldr	r0, [r7, #0]
 8014ff0:	f000 fd92 	bl	8015b18 <prvAddCurrentTaskToDelayedList>
}
 8014ff4:	bf00      	nop
 8014ff6:	3710      	adds	r7, #16
 8014ff8:	46bd      	mov	sp, r7
 8014ffa:	bd80      	pop	{r7, pc}
 8014ffc:	20002f70 	.word	0x20002f70

08015000 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8015000:	b580      	push	{r7, lr}
 8015002:	b086      	sub	sp, #24
 8015004:	af00      	add	r7, sp, #0
 8015006:	60f8      	str	r0, [r7, #12]
 8015008:	60b9      	str	r1, [r7, #8]
 801500a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 801500c:	68fb      	ldr	r3, [r7, #12]
 801500e:	2b00      	cmp	r3, #0
 8015010:	d10a      	bne.n	8015028 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8015012:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015016:	f383 8811 	msr	BASEPRI, r3
 801501a:	f3bf 8f6f 	isb	sy
 801501e:	f3bf 8f4f 	dsb	sy
 8015022:	617b      	str	r3, [r7, #20]
}
 8015024:	bf00      	nop
 8015026:	e7fe      	b.n	8015026 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8015028:	4b0a      	ldr	r3, [pc, #40]	; (8015054 <vTaskPlaceOnEventListRestricted+0x54>)
 801502a:	681b      	ldr	r3, [r3, #0]
 801502c:	3318      	adds	r3, #24
 801502e:	4619      	mov	r1, r3
 8015030:	68f8      	ldr	r0, [r7, #12]
 8015032:	f7fe f9da 	bl	80133ea <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8015036:	687b      	ldr	r3, [r7, #4]
 8015038:	2b00      	cmp	r3, #0
 801503a:	d002      	beq.n	8015042 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 801503c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8015040:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8015042:	6879      	ldr	r1, [r7, #4]
 8015044:	68b8      	ldr	r0, [r7, #8]
 8015046:	f000 fd67 	bl	8015b18 <prvAddCurrentTaskToDelayedList>
	}
 801504a:	bf00      	nop
 801504c:	3718      	adds	r7, #24
 801504e:	46bd      	mov	sp, r7
 8015050:	bd80      	pop	{r7, pc}
 8015052:	bf00      	nop
 8015054:	20002f70 	.word	0x20002f70

08015058 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8015058:	b580      	push	{r7, lr}
 801505a:	b086      	sub	sp, #24
 801505c:	af00      	add	r7, sp, #0
 801505e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015060:	687b      	ldr	r3, [r7, #4]
 8015062:	68db      	ldr	r3, [r3, #12]
 8015064:	68db      	ldr	r3, [r3, #12]
 8015066:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8015068:	693b      	ldr	r3, [r7, #16]
 801506a:	2b00      	cmp	r3, #0
 801506c:	d10a      	bne.n	8015084 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 801506e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015072:	f383 8811 	msr	BASEPRI, r3
 8015076:	f3bf 8f6f 	isb	sy
 801507a:	f3bf 8f4f 	dsb	sy
 801507e:	60fb      	str	r3, [r7, #12]
}
 8015080:	bf00      	nop
 8015082:	e7fe      	b.n	8015082 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8015084:	693b      	ldr	r3, [r7, #16]
 8015086:	3318      	adds	r3, #24
 8015088:	4618      	mov	r0, r3
 801508a:	f7fe fa0b 	bl	80134a4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801508e:	4b1e      	ldr	r3, [pc, #120]	; (8015108 <xTaskRemoveFromEventList+0xb0>)
 8015090:	681b      	ldr	r3, [r3, #0]
 8015092:	2b00      	cmp	r3, #0
 8015094:	d11d      	bne.n	80150d2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8015096:	693b      	ldr	r3, [r7, #16]
 8015098:	3304      	adds	r3, #4
 801509a:	4618      	mov	r0, r3
 801509c:	f7fe fa02 	bl	80134a4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80150a0:	693b      	ldr	r3, [r7, #16]
 80150a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80150a4:	4b19      	ldr	r3, [pc, #100]	; (801510c <xTaskRemoveFromEventList+0xb4>)
 80150a6:	681b      	ldr	r3, [r3, #0]
 80150a8:	429a      	cmp	r2, r3
 80150aa:	d903      	bls.n	80150b4 <xTaskRemoveFromEventList+0x5c>
 80150ac:	693b      	ldr	r3, [r7, #16]
 80150ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80150b0:	4a16      	ldr	r2, [pc, #88]	; (801510c <xTaskRemoveFromEventList+0xb4>)
 80150b2:	6013      	str	r3, [r2, #0]
 80150b4:	693b      	ldr	r3, [r7, #16]
 80150b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80150b8:	4613      	mov	r3, r2
 80150ba:	009b      	lsls	r3, r3, #2
 80150bc:	4413      	add	r3, r2
 80150be:	009b      	lsls	r3, r3, #2
 80150c0:	4a13      	ldr	r2, [pc, #76]	; (8015110 <xTaskRemoveFromEventList+0xb8>)
 80150c2:	441a      	add	r2, r3
 80150c4:	693b      	ldr	r3, [r7, #16]
 80150c6:	3304      	adds	r3, #4
 80150c8:	4619      	mov	r1, r3
 80150ca:	4610      	mov	r0, r2
 80150cc:	f7fe f98d 	bl	80133ea <vListInsertEnd>
 80150d0:	e005      	b.n	80150de <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80150d2:	693b      	ldr	r3, [r7, #16]
 80150d4:	3318      	adds	r3, #24
 80150d6:	4619      	mov	r1, r3
 80150d8:	480e      	ldr	r0, [pc, #56]	; (8015114 <xTaskRemoveFromEventList+0xbc>)
 80150da:	f7fe f986 	bl	80133ea <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80150de:	693b      	ldr	r3, [r7, #16]
 80150e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80150e2:	4b0d      	ldr	r3, [pc, #52]	; (8015118 <xTaskRemoveFromEventList+0xc0>)
 80150e4:	681b      	ldr	r3, [r3, #0]
 80150e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80150e8:	429a      	cmp	r2, r3
 80150ea:	d905      	bls.n	80150f8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80150ec:	2301      	movs	r3, #1
 80150ee:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80150f0:	4b0a      	ldr	r3, [pc, #40]	; (801511c <xTaskRemoveFromEventList+0xc4>)
 80150f2:	2201      	movs	r2, #1
 80150f4:	601a      	str	r2, [r3, #0]
 80150f6:	e001      	b.n	80150fc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80150f8:	2300      	movs	r3, #0
 80150fa:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80150fc:	697b      	ldr	r3, [r7, #20]
}
 80150fe:	4618      	mov	r0, r3
 8015100:	3718      	adds	r7, #24
 8015102:	46bd      	mov	sp, r7
 8015104:	bd80      	pop	{r7, pc}
 8015106:	bf00      	nop
 8015108:	2000346c 	.word	0x2000346c
 801510c:	2000344c 	.word	0x2000344c
 8015110:	20002f74 	.word	0x20002f74
 8015114:	20003404 	.word	0x20003404
 8015118:	20002f70 	.word	0x20002f70
 801511c:	20003458 	.word	0x20003458

08015120 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8015120:	b480      	push	{r7}
 8015122:	b083      	sub	sp, #12
 8015124:	af00      	add	r7, sp, #0
 8015126:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8015128:	4b06      	ldr	r3, [pc, #24]	; (8015144 <vTaskInternalSetTimeOutState+0x24>)
 801512a:	681a      	ldr	r2, [r3, #0]
 801512c:	687b      	ldr	r3, [r7, #4]
 801512e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8015130:	4b05      	ldr	r3, [pc, #20]	; (8015148 <vTaskInternalSetTimeOutState+0x28>)
 8015132:	681a      	ldr	r2, [r3, #0]
 8015134:	687b      	ldr	r3, [r7, #4]
 8015136:	605a      	str	r2, [r3, #4]
}
 8015138:	bf00      	nop
 801513a:	370c      	adds	r7, #12
 801513c:	46bd      	mov	sp, r7
 801513e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015142:	4770      	bx	lr
 8015144:	2000345c 	.word	0x2000345c
 8015148:	20003448 	.word	0x20003448

0801514c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 801514c:	b580      	push	{r7, lr}
 801514e:	b088      	sub	sp, #32
 8015150:	af00      	add	r7, sp, #0
 8015152:	6078      	str	r0, [r7, #4]
 8015154:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8015156:	687b      	ldr	r3, [r7, #4]
 8015158:	2b00      	cmp	r3, #0
 801515a:	d10a      	bne.n	8015172 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 801515c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015160:	f383 8811 	msr	BASEPRI, r3
 8015164:	f3bf 8f6f 	isb	sy
 8015168:	f3bf 8f4f 	dsb	sy
 801516c:	613b      	str	r3, [r7, #16]
}
 801516e:	bf00      	nop
 8015170:	e7fe      	b.n	8015170 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8015172:	683b      	ldr	r3, [r7, #0]
 8015174:	2b00      	cmp	r3, #0
 8015176:	d10a      	bne.n	801518e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8015178:	f04f 0350 	mov.w	r3, #80	; 0x50
 801517c:	f383 8811 	msr	BASEPRI, r3
 8015180:	f3bf 8f6f 	isb	sy
 8015184:	f3bf 8f4f 	dsb	sy
 8015188:	60fb      	str	r3, [r7, #12]
}
 801518a:	bf00      	nop
 801518c:	e7fe      	b.n	801518c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 801518e:	f001 f991 	bl	80164b4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8015192:	4b1d      	ldr	r3, [pc, #116]	; (8015208 <xTaskCheckForTimeOut+0xbc>)
 8015194:	681b      	ldr	r3, [r3, #0]
 8015196:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8015198:	687b      	ldr	r3, [r7, #4]
 801519a:	685b      	ldr	r3, [r3, #4]
 801519c:	69ba      	ldr	r2, [r7, #24]
 801519e:	1ad3      	subs	r3, r2, r3
 80151a0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80151a2:	683b      	ldr	r3, [r7, #0]
 80151a4:	681b      	ldr	r3, [r3, #0]
 80151a6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80151aa:	d102      	bne.n	80151b2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80151ac:	2300      	movs	r3, #0
 80151ae:	61fb      	str	r3, [r7, #28]
 80151b0:	e023      	b.n	80151fa <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80151b2:	687b      	ldr	r3, [r7, #4]
 80151b4:	681a      	ldr	r2, [r3, #0]
 80151b6:	4b15      	ldr	r3, [pc, #84]	; (801520c <xTaskCheckForTimeOut+0xc0>)
 80151b8:	681b      	ldr	r3, [r3, #0]
 80151ba:	429a      	cmp	r2, r3
 80151bc:	d007      	beq.n	80151ce <xTaskCheckForTimeOut+0x82>
 80151be:	687b      	ldr	r3, [r7, #4]
 80151c0:	685b      	ldr	r3, [r3, #4]
 80151c2:	69ba      	ldr	r2, [r7, #24]
 80151c4:	429a      	cmp	r2, r3
 80151c6:	d302      	bcc.n	80151ce <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80151c8:	2301      	movs	r3, #1
 80151ca:	61fb      	str	r3, [r7, #28]
 80151cc:	e015      	b.n	80151fa <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80151ce:	683b      	ldr	r3, [r7, #0]
 80151d0:	681b      	ldr	r3, [r3, #0]
 80151d2:	697a      	ldr	r2, [r7, #20]
 80151d4:	429a      	cmp	r2, r3
 80151d6:	d20b      	bcs.n	80151f0 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80151d8:	683b      	ldr	r3, [r7, #0]
 80151da:	681a      	ldr	r2, [r3, #0]
 80151dc:	697b      	ldr	r3, [r7, #20]
 80151de:	1ad2      	subs	r2, r2, r3
 80151e0:	683b      	ldr	r3, [r7, #0]
 80151e2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80151e4:	6878      	ldr	r0, [r7, #4]
 80151e6:	f7ff ff9b 	bl	8015120 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80151ea:	2300      	movs	r3, #0
 80151ec:	61fb      	str	r3, [r7, #28]
 80151ee:	e004      	b.n	80151fa <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80151f0:	683b      	ldr	r3, [r7, #0]
 80151f2:	2200      	movs	r2, #0
 80151f4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80151f6:	2301      	movs	r3, #1
 80151f8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80151fa:	f001 f98b 	bl	8016514 <vPortExitCritical>

	return xReturn;
 80151fe:	69fb      	ldr	r3, [r7, #28]
}
 8015200:	4618      	mov	r0, r3
 8015202:	3720      	adds	r7, #32
 8015204:	46bd      	mov	sp, r7
 8015206:	bd80      	pop	{r7, pc}
 8015208:	20003448 	.word	0x20003448
 801520c:	2000345c 	.word	0x2000345c

08015210 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8015210:	b480      	push	{r7}
 8015212:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8015214:	4b03      	ldr	r3, [pc, #12]	; (8015224 <vTaskMissedYield+0x14>)
 8015216:	2201      	movs	r2, #1
 8015218:	601a      	str	r2, [r3, #0]
}
 801521a:	bf00      	nop
 801521c:	46bd      	mov	sp, r7
 801521e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015222:	4770      	bx	lr
 8015224:	20003458 	.word	0x20003458

08015228 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8015228:	b580      	push	{r7, lr}
 801522a:	b082      	sub	sp, #8
 801522c:	af00      	add	r7, sp, #0
 801522e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8015230:	f000 f852 	bl	80152d8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8015234:	4b06      	ldr	r3, [pc, #24]	; (8015250 <prvIdleTask+0x28>)
 8015236:	681b      	ldr	r3, [r3, #0]
 8015238:	2b01      	cmp	r3, #1
 801523a:	d9f9      	bls.n	8015230 <prvIdleTask+0x8>
			{
				taskYIELD();
 801523c:	4b05      	ldr	r3, [pc, #20]	; (8015254 <prvIdleTask+0x2c>)
 801523e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015242:	601a      	str	r2, [r3, #0]
 8015244:	f3bf 8f4f 	dsb	sy
 8015248:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 801524c:	e7f0      	b.n	8015230 <prvIdleTask+0x8>
 801524e:	bf00      	nop
 8015250:	20002f74 	.word	0x20002f74
 8015254:	e000ed04 	.word	0xe000ed04

08015258 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8015258:	b580      	push	{r7, lr}
 801525a:	b082      	sub	sp, #8
 801525c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801525e:	2300      	movs	r3, #0
 8015260:	607b      	str	r3, [r7, #4]
 8015262:	e00c      	b.n	801527e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8015264:	687a      	ldr	r2, [r7, #4]
 8015266:	4613      	mov	r3, r2
 8015268:	009b      	lsls	r3, r3, #2
 801526a:	4413      	add	r3, r2
 801526c:	009b      	lsls	r3, r3, #2
 801526e:	4a12      	ldr	r2, [pc, #72]	; (80152b8 <prvInitialiseTaskLists+0x60>)
 8015270:	4413      	add	r3, r2
 8015272:	4618      	mov	r0, r3
 8015274:	f7fe f88c 	bl	8013390 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8015278:	687b      	ldr	r3, [r7, #4]
 801527a:	3301      	adds	r3, #1
 801527c:	607b      	str	r3, [r7, #4]
 801527e:	687b      	ldr	r3, [r7, #4]
 8015280:	2b37      	cmp	r3, #55	; 0x37
 8015282:	d9ef      	bls.n	8015264 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8015284:	480d      	ldr	r0, [pc, #52]	; (80152bc <prvInitialiseTaskLists+0x64>)
 8015286:	f7fe f883 	bl	8013390 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801528a:	480d      	ldr	r0, [pc, #52]	; (80152c0 <prvInitialiseTaskLists+0x68>)
 801528c:	f7fe f880 	bl	8013390 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8015290:	480c      	ldr	r0, [pc, #48]	; (80152c4 <prvInitialiseTaskLists+0x6c>)
 8015292:	f7fe f87d 	bl	8013390 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8015296:	480c      	ldr	r0, [pc, #48]	; (80152c8 <prvInitialiseTaskLists+0x70>)
 8015298:	f7fe f87a 	bl	8013390 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 801529c:	480b      	ldr	r0, [pc, #44]	; (80152cc <prvInitialiseTaskLists+0x74>)
 801529e:	f7fe f877 	bl	8013390 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80152a2:	4b0b      	ldr	r3, [pc, #44]	; (80152d0 <prvInitialiseTaskLists+0x78>)
 80152a4:	4a05      	ldr	r2, [pc, #20]	; (80152bc <prvInitialiseTaskLists+0x64>)
 80152a6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80152a8:	4b0a      	ldr	r3, [pc, #40]	; (80152d4 <prvInitialiseTaskLists+0x7c>)
 80152aa:	4a05      	ldr	r2, [pc, #20]	; (80152c0 <prvInitialiseTaskLists+0x68>)
 80152ac:	601a      	str	r2, [r3, #0]
}
 80152ae:	bf00      	nop
 80152b0:	3708      	adds	r7, #8
 80152b2:	46bd      	mov	sp, r7
 80152b4:	bd80      	pop	{r7, pc}
 80152b6:	bf00      	nop
 80152b8:	20002f74 	.word	0x20002f74
 80152bc:	200033d4 	.word	0x200033d4
 80152c0:	200033e8 	.word	0x200033e8
 80152c4:	20003404 	.word	0x20003404
 80152c8:	20003418 	.word	0x20003418
 80152cc:	20003430 	.word	0x20003430
 80152d0:	200033fc 	.word	0x200033fc
 80152d4:	20003400 	.word	0x20003400

080152d8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80152d8:	b580      	push	{r7, lr}
 80152da:	b082      	sub	sp, #8
 80152dc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80152de:	e019      	b.n	8015314 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80152e0:	f001 f8e8 	bl	80164b4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80152e4:	4b10      	ldr	r3, [pc, #64]	; (8015328 <prvCheckTasksWaitingTermination+0x50>)
 80152e6:	68db      	ldr	r3, [r3, #12]
 80152e8:	68db      	ldr	r3, [r3, #12]
 80152ea:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80152ec:	687b      	ldr	r3, [r7, #4]
 80152ee:	3304      	adds	r3, #4
 80152f0:	4618      	mov	r0, r3
 80152f2:	f7fe f8d7 	bl	80134a4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80152f6:	4b0d      	ldr	r3, [pc, #52]	; (801532c <prvCheckTasksWaitingTermination+0x54>)
 80152f8:	681b      	ldr	r3, [r3, #0]
 80152fa:	3b01      	subs	r3, #1
 80152fc:	4a0b      	ldr	r2, [pc, #44]	; (801532c <prvCheckTasksWaitingTermination+0x54>)
 80152fe:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8015300:	4b0b      	ldr	r3, [pc, #44]	; (8015330 <prvCheckTasksWaitingTermination+0x58>)
 8015302:	681b      	ldr	r3, [r3, #0]
 8015304:	3b01      	subs	r3, #1
 8015306:	4a0a      	ldr	r2, [pc, #40]	; (8015330 <prvCheckTasksWaitingTermination+0x58>)
 8015308:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801530a:	f001 f903 	bl	8016514 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801530e:	6878      	ldr	r0, [r7, #4]
 8015310:	f000 f8e4 	bl	80154dc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8015314:	4b06      	ldr	r3, [pc, #24]	; (8015330 <prvCheckTasksWaitingTermination+0x58>)
 8015316:	681b      	ldr	r3, [r3, #0]
 8015318:	2b00      	cmp	r3, #0
 801531a:	d1e1      	bne.n	80152e0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 801531c:	bf00      	nop
 801531e:	bf00      	nop
 8015320:	3708      	adds	r7, #8
 8015322:	46bd      	mov	sp, r7
 8015324:	bd80      	pop	{r7, pc}
 8015326:	bf00      	nop
 8015328:	20003418 	.word	0x20003418
 801532c:	20003444 	.word	0x20003444
 8015330:	2000342c 	.word	0x2000342c

08015334 <vTaskGetInfo>:
/*-----------------------------------------------------------*/

#if( configUSE_TRACE_FACILITY == 1 )

	void vTaskGetInfo( TaskHandle_t xTask, TaskStatus_t *pxTaskStatus, BaseType_t xGetFreeStackSpace, eTaskState eState )
	{
 8015334:	b580      	push	{r7, lr}
 8015336:	b086      	sub	sp, #24
 8015338:	af00      	add	r7, sp, #0
 801533a:	60f8      	str	r0, [r7, #12]
 801533c:	60b9      	str	r1, [r7, #8]
 801533e:	607a      	str	r2, [r7, #4]
 8015340:	70fb      	strb	r3, [r7, #3]
	TCB_t *pxTCB;

		/* xTask is NULL then get the state of the calling task. */
		pxTCB = prvGetTCBFromHandle( xTask );
 8015342:	68fb      	ldr	r3, [r7, #12]
 8015344:	2b00      	cmp	r3, #0
 8015346:	d102      	bne.n	801534e <vTaskGetInfo+0x1a>
 8015348:	4b2c      	ldr	r3, [pc, #176]	; (80153fc <vTaskGetInfo+0xc8>)
 801534a:	681b      	ldr	r3, [r3, #0]
 801534c:	e000      	b.n	8015350 <vTaskGetInfo+0x1c>
 801534e:	68fb      	ldr	r3, [r7, #12]
 8015350:	617b      	str	r3, [r7, #20]

		pxTaskStatus->xHandle = ( TaskHandle_t ) pxTCB;
 8015352:	68bb      	ldr	r3, [r7, #8]
 8015354:	697a      	ldr	r2, [r7, #20]
 8015356:	601a      	str	r2, [r3, #0]
		pxTaskStatus->pcTaskName = ( const char * ) &( pxTCB->pcTaskName [ 0 ] );
 8015358:	697b      	ldr	r3, [r7, #20]
 801535a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 801535e:	68bb      	ldr	r3, [r7, #8]
 8015360:	605a      	str	r2, [r3, #4]
		pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
 8015362:	697b      	ldr	r3, [r7, #20]
 8015364:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015366:	68bb      	ldr	r3, [r7, #8]
 8015368:	611a      	str	r2, [r3, #16]
		pxTaskStatus->pxStackBase = pxTCB->pxStack;
 801536a:	697b      	ldr	r3, [r7, #20]
 801536c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801536e:	68bb      	ldr	r3, [r7, #8]
 8015370:	61da      	str	r2, [r3, #28]
		pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
 8015372:	697b      	ldr	r3, [r7, #20]
 8015374:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8015376:	68bb      	ldr	r3, [r7, #8]
 8015378:	609a      	str	r2, [r3, #8]

		#if ( configUSE_MUTEXES == 1 )
		{
			pxTaskStatus->uxBasePriority = pxTCB->uxBasePriority;
 801537a:	697b      	ldr	r3, [r7, #20]
 801537c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801537e:	68bb      	ldr	r3, [r7, #8]
 8015380:	615a      	str	r2, [r3, #20]
		}
		#endif

		#if ( configGENERATE_RUN_TIME_STATS == 1 )
		{
			pxTaskStatus->ulRunTimeCounter = pxTCB->ulRunTimeCounter;
 8015382:	697b      	ldr	r3, [r7, #20]
 8015384:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8015386:	68bb      	ldr	r3, [r7, #8]
 8015388:	619a      	str	r2, [r3, #24]
		#endif

		/* Obtaining the task state is a little fiddly, so is only done if the
		value of eState passed into this function is eInvalid - otherwise the
		state is just set to whatever is passed in. */
		if( eState != eInvalid )
 801538a:	78fb      	ldrb	r3, [r7, #3]
 801538c:	2b05      	cmp	r3, #5
 801538e:	d01a      	beq.n	80153c6 <vTaskGetInfo+0x92>
		{
			if( pxTCB == pxCurrentTCB )
 8015390:	4b1a      	ldr	r3, [pc, #104]	; (80153fc <vTaskGetInfo+0xc8>)
 8015392:	681b      	ldr	r3, [r3, #0]
 8015394:	697a      	ldr	r2, [r7, #20]
 8015396:	429a      	cmp	r2, r3
 8015398:	d103      	bne.n	80153a2 <vTaskGetInfo+0x6e>
			{
				pxTaskStatus->eCurrentState = eRunning;
 801539a:	68bb      	ldr	r3, [r7, #8]
 801539c:	2200      	movs	r2, #0
 801539e:	731a      	strb	r2, [r3, #12]
 80153a0:	e018      	b.n	80153d4 <vTaskGetInfo+0xa0>
			}
			else
			{
				pxTaskStatus->eCurrentState = eState;
 80153a2:	68bb      	ldr	r3, [r7, #8]
 80153a4:	78fa      	ldrb	r2, [r7, #3]
 80153a6:	731a      	strb	r2, [r3, #12]
				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* If the task is in the suspended list then there is a
					chance it is actually just blocked indefinitely - so really
					it should be reported as being in the Blocked state. */
					if( eState == eSuspended )
 80153a8:	78fb      	ldrb	r3, [r7, #3]
 80153aa:	2b03      	cmp	r3, #3
 80153ac:	d112      	bne.n	80153d4 <vTaskGetInfo+0xa0>
					{
						vTaskSuspendAll();
 80153ae:	f7ff fb7b 	bl	8014aa8 <vTaskSuspendAll>
						{
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80153b2:	697b      	ldr	r3, [r7, #20]
 80153b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80153b6:	2b00      	cmp	r3, #0
 80153b8:	d002      	beq.n	80153c0 <vTaskGetInfo+0x8c>
							{
								pxTaskStatus->eCurrentState = eBlocked;
 80153ba:	68bb      	ldr	r3, [r7, #8]
 80153bc:	2202      	movs	r2, #2
 80153be:	731a      	strb	r2, [r3, #12]
							}
						}
						( void ) xTaskResumeAll();
 80153c0:	f7ff fb80 	bl	8014ac4 <xTaskResumeAll>
 80153c4:	e006      	b.n	80153d4 <vTaskGetInfo+0xa0>
				#endif /* INCLUDE_vTaskSuspend */
			}
		}
		else
		{
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
 80153c6:	6978      	ldr	r0, [r7, #20]
 80153c8:	f7ff fa94 	bl	80148f4 <eTaskGetState>
 80153cc:	4603      	mov	r3, r0
 80153ce:	461a      	mov	r2, r3
 80153d0:	68bb      	ldr	r3, [r7, #8]
 80153d2:	731a      	strb	r2, [r3, #12]
		}

		/* Obtaining the stack space takes some time, so the xGetFreeStackSpace
		parameter is provided to allow it to be skipped. */
		if( xGetFreeStackSpace != pdFALSE )
 80153d4:	687b      	ldr	r3, [r7, #4]
 80153d6:	2b00      	cmp	r3, #0
 80153d8:	d009      	beq.n	80153ee <vTaskGetInfo+0xba>
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxEndOfStack );
			}
			#else
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxStack );
 80153da:	697b      	ldr	r3, [r7, #20]
 80153dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80153de:	4618      	mov	r0, r3
 80153e0:	f000 f860 	bl	80154a4 <prvTaskCheckFreeStackSpace>
 80153e4:	4603      	mov	r3, r0
 80153e6:	461a      	mov	r2, r3
 80153e8:	68bb      	ldr	r3, [r7, #8]
 80153ea:	841a      	strh	r2, [r3, #32]
		}
		else
		{
			pxTaskStatus->usStackHighWaterMark = 0;
		}
	}
 80153ec:	e002      	b.n	80153f4 <vTaskGetInfo+0xc0>
			pxTaskStatus->usStackHighWaterMark = 0;
 80153ee:	68bb      	ldr	r3, [r7, #8]
 80153f0:	2200      	movs	r2, #0
 80153f2:	841a      	strh	r2, [r3, #32]
	}
 80153f4:	bf00      	nop
 80153f6:	3718      	adds	r7, #24
 80153f8:	46bd      	mov	sp, r7
 80153fa:	bd80      	pop	{r7, pc}
 80153fc:	20002f70 	.word	0x20002f70

08015400 <prvListTasksWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static UBaseType_t prvListTasksWithinSingleList( TaskStatus_t *pxTaskStatusArray, List_t *pxList, eTaskState eState )
	{
 8015400:	b580      	push	{r7, lr}
 8015402:	b08a      	sub	sp, #40	; 0x28
 8015404:	af00      	add	r7, sp, #0
 8015406:	60f8      	str	r0, [r7, #12]
 8015408:	60b9      	str	r1, [r7, #8]
 801540a:	4613      	mov	r3, r2
 801540c:	71fb      	strb	r3, [r7, #7]
	configLIST_VOLATILE TCB_t *pxNextTCB, *pxFirstTCB;
	UBaseType_t uxTask = 0;
 801540e:	2300      	movs	r3, #0
 8015410:	627b      	str	r3, [r7, #36]	; 0x24

		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
 8015412:	68bb      	ldr	r3, [r7, #8]
 8015414:	681b      	ldr	r3, [r3, #0]
 8015416:	2b00      	cmp	r3, #0
 8015418:	d03f      	beq.n	801549a <prvListTasksWithinSingleList+0x9a>
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801541a:	68bb      	ldr	r3, [r7, #8]
 801541c:	623b      	str	r3, [r7, #32]
 801541e:	6a3b      	ldr	r3, [r7, #32]
 8015420:	685b      	ldr	r3, [r3, #4]
 8015422:	685a      	ldr	r2, [r3, #4]
 8015424:	6a3b      	ldr	r3, [r7, #32]
 8015426:	605a      	str	r2, [r3, #4]
 8015428:	6a3b      	ldr	r3, [r7, #32]
 801542a:	685a      	ldr	r2, [r3, #4]
 801542c:	6a3b      	ldr	r3, [r7, #32]
 801542e:	3308      	adds	r3, #8
 8015430:	429a      	cmp	r2, r3
 8015432:	d104      	bne.n	801543e <prvListTasksWithinSingleList+0x3e>
 8015434:	6a3b      	ldr	r3, [r7, #32]
 8015436:	685b      	ldr	r3, [r3, #4]
 8015438:	685a      	ldr	r2, [r3, #4]
 801543a:	6a3b      	ldr	r3, [r7, #32]
 801543c:	605a      	str	r2, [r3, #4]
 801543e:	6a3b      	ldr	r3, [r7, #32]
 8015440:	685b      	ldr	r3, [r3, #4]
 8015442:	68db      	ldr	r3, [r3, #12]
 8015444:	61fb      	str	r3, [r7, #28]
			pxTaskStatusArray array for each task that is referenced from
			pxList.  See the definition of TaskStatus_t in task.h for the
			meaning of each TaskStatus_t structure member. */
			do
			{
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015446:	68bb      	ldr	r3, [r7, #8]
 8015448:	61bb      	str	r3, [r7, #24]
 801544a:	69bb      	ldr	r3, [r7, #24]
 801544c:	685b      	ldr	r3, [r3, #4]
 801544e:	685a      	ldr	r2, [r3, #4]
 8015450:	69bb      	ldr	r3, [r7, #24]
 8015452:	605a      	str	r2, [r3, #4]
 8015454:	69bb      	ldr	r3, [r7, #24]
 8015456:	685a      	ldr	r2, [r3, #4]
 8015458:	69bb      	ldr	r3, [r7, #24]
 801545a:	3308      	adds	r3, #8
 801545c:	429a      	cmp	r2, r3
 801545e:	d104      	bne.n	801546a <prvListTasksWithinSingleList+0x6a>
 8015460:	69bb      	ldr	r3, [r7, #24]
 8015462:	685b      	ldr	r3, [r3, #4]
 8015464:	685a      	ldr	r2, [r3, #4]
 8015466:	69bb      	ldr	r3, [r7, #24]
 8015468:	605a      	str	r2, [r3, #4]
 801546a:	69bb      	ldr	r3, [r7, #24]
 801546c:	685b      	ldr	r3, [r3, #4]
 801546e:	68db      	ldr	r3, [r3, #12]
 8015470:	617b      	str	r3, [r7, #20]
				vTaskGetInfo( ( TaskHandle_t ) pxNextTCB, &( pxTaskStatusArray[ uxTask ] ), pdTRUE, eState );
 8015472:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015474:	4613      	mov	r3, r2
 8015476:	00db      	lsls	r3, r3, #3
 8015478:	4413      	add	r3, r2
 801547a:	009b      	lsls	r3, r3, #2
 801547c:	461a      	mov	r2, r3
 801547e:	68fb      	ldr	r3, [r7, #12]
 8015480:	1899      	adds	r1, r3, r2
 8015482:	79fb      	ldrb	r3, [r7, #7]
 8015484:	2201      	movs	r2, #1
 8015486:	6978      	ldr	r0, [r7, #20]
 8015488:	f7ff ff54 	bl	8015334 <vTaskGetInfo>
				uxTask++;
 801548c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801548e:	3301      	adds	r3, #1
 8015490:	627b      	str	r3, [r7, #36]	; 0x24
			} while( pxNextTCB != pxFirstTCB );
 8015492:	697a      	ldr	r2, [r7, #20]
 8015494:	69fb      	ldr	r3, [r7, #28]
 8015496:	429a      	cmp	r2, r3
 8015498:	d1d5      	bne.n	8015446 <prvListTasksWithinSingleList+0x46>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return uxTask;
 801549a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 801549c:	4618      	mov	r0, r3
 801549e:	3728      	adds	r7, #40	; 0x28
 80154a0:	46bd      	mov	sp, r7
 80154a2:	bd80      	pop	{r7, pc}

080154a4 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 80154a4:	b480      	push	{r7}
 80154a6:	b085      	sub	sp, #20
 80154a8:	af00      	add	r7, sp, #0
 80154aa:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 80154ac:	2300      	movs	r3, #0
 80154ae:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 80154b0:	e005      	b.n	80154be <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 80154b2:	687b      	ldr	r3, [r7, #4]
 80154b4:	3301      	adds	r3, #1
 80154b6:	607b      	str	r3, [r7, #4]
			ulCount++;
 80154b8:	68fb      	ldr	r3, [r7, #12]
 80154ba:	3301      	adds	r3, #1
 80154bc:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 80154be:	687b      	ldr	r3, [r7, #4]
 80154c0:	781b      	ldrb	r3, [r3, #0]
 80154c2:	2ba5      	cmp	r3, #165	; 0xa5
 80154c4:	d0f5      	beq.n	80154b2 <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 80154c6:	68fb      	ldr	r3, [r7, #12]
 80154c8:	089b      	lsrs	r3, r3, #2
 80154ca:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 80154cc:	68fb      	ldr	r3, [r7, #12]
 80154ce:	b29b      	uxth	r3, r3
	}
 80154d0:	4618      	mov	r0, r3
 80154d2:	3714      	adds	r7, #20
 80154d4:	46bd      	mov	sp, r7
 80154d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154da:	4770      	bx	lr

080154dc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80154dc:	b580      	push	{r7, lr}
 80154de:	b084      	sub	sp, #16
 80154e0:	af00      	add	r7, sp, #0
 80154e2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80154e4:	687b      	ldr	r3, [r7, #4]
 80154e6:	3358      	adds	r3, #88	; 0x58
 80154e8:	4618      	mov	r0, r3
 80154ea:	f002 fea9 	bl	8018240 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80154ee:	687b      	ldr	r3, [r7, #4]
 80154f0:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 80154f4:	2b00      	cmp	r3, #0
 80154f6:	d108      	bne.n	801550a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80154f8:	687b      	ldr	r3, [r7, #4]
 80154fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80154fc:	4618      	mov	r0, r3
 80154fe:	f001 f9c7 	bl	8016890 <vPortFree>
				vPortFree( pxTCB );
 8015502:	6878      	ldr	r0, [r7, #4]
 8015504:	f001 f9c4 	bl	8016890 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8015508:	e018      	b.n	801553c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 801550a:	687b      	ldr	r3, [r7, #4]
 801550c:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 8015510:	2b01      	cmp	r3, #1
 8015512:	d103      	bne.n	801551c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8015514:	6878      	ldr	r0, [r7, #4]
 8015516:	f001 f9bb 	bl	8016890 <vPortFree>
	}
 801551a:	e00f      	b.n	801553c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 801551c:	687b      	ldr	r3, [r7, #4]
 801551e:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 8015522:	2b02      	cmp	r3, #2
 8015524:	d00a      	beq.n	801553c <prvDeleteTCB+0x60>
	__asm volatile
 8015526:	f04f 0350 	mov.w	r3, #80	; 0x50
 801552a:	f383 8811 	msr	BASEPRI, r3
 801552e:	f3bf 8f6f 	isb	sy
 8015532:	f3bf 8f4f 	dsb	sy
 8015536:	60fb      	str	r3, [r7, #12]
}
 8015538:	bf00      	nop
 801553a:	e7fe      	b.n	801553a <prvDeleteTCB+0x5e>
	}
 801553c:	bf00      	nop
 801553e:	3710      	adds	r7, #16
 8015540:	46bd      	mov	sp, r7
 8015542:	bd80      	pop	{r7, pc}

08015544 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8015544:	b480      	push	{r7}
 8015546:	b083      	sub	sp, #12
 8015548:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801554a:	4b0c      	ldr	r3, [pc, #48]	; (801557c <prvResetNextTaskUnblockTime+0x38>)
 801554c:	681b      	ldr	r3, [r3, #0]
 801554e:	681b      	ldr	r3, [r3, #0]
 8015550:	2b00      	cmp	r3, #0
 8015552:	d104      	bne.n	801555e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8015554:	4b0a      	ldr	r3, [pc, #40]	; (8015580 <prvResetNextTaskUnblockTime+0x3c>)
 8015556:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801555a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 801555c:	e008      	b.n	8015570 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801555e:	4b07      	ldr	r3, [pc, #28]	; (801557c <prvResetNextTaskUnblockTime+0x38>)
 8015560:	681b      	ldr	r3, [r3, #0]
 8015562:	68db      	ldr	r3, [r3, #12]
 8015564:	68db      	ldr	r3, [r3, #12]
 8015566:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8015568:	687b      	ldr	r3, [r7, #4]
 801556a:	685b      	ldr	r3, [r3, #4]
 801556c:	4a04      	ldr	r2, [pc, #16]	; (8015580 <prvResetNextTaskUnblockTime+0x3c>)
 801556e:	6013      	str	r3, [r2, #0]
}
 8015570:	bf00      	nop
 8015572:	370c      	adds	r7, #12
 8015574:	46bd      	mov	sp, r7
 8015576:	f85d 7b04 	ldr.w	r7, [sp], #4
 801557a:	4770      	bx	lr
 801557c:	200033fc 	.word	0x200033fc
 8015580:	20003464 	.word	0x20003464

08015584 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8015584:	b480      	push	{r7}
 8015586:	b083      	sub	sp, #12
 8015588:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801558a:	4b0b      	ldr	r3, [pc, #44]	; (80155b8 <xTaskGetSchedulerState+0x34>)
 801558c:	681b      	ldr	r3, [r3, #0]
 801558e:	2b00      	cmp	r3, #0
 8015590:	d102      	bne.n	8015598 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8015592:	2301      	movs	r3, #1
 8015594:	607b      	str	r3, [r7, #4]
 8015596:	e008      	b.n	80155aa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015598:	4b08      	ldr	r3, [pc, #32]	; (80155bc <xTaskGetSchedulerState+0x38>)
 801559a:	681b      	ldr	r3, [r3, #0]
 801559c:	2b00      	cmp	r3, #0
 801559e:	d102      	bne.n	80155a6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80155a0:	2302      	movs	r3, #2
 80155a2:	607b      	str	r3, [r7, #4]
 80155a4:	e001      	b.n	80155aa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80155a6:	2300      	movs	r3, #0
 80155a8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80155aa:	687b      	ldr	r3, [r7, #4]
	}
 80155ac:	4618      	mov	r0, r3
 80155ae:	370c      	adds	r7, #12
 80155b0:	46bd      	mov	sp, r7
 80155b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80155b6:	4770      	bx	lr
 80155b8:	20003450 	.word	0x20003450
 80155bc:	2000346c 	.word	0x2000346c

080155c0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80155c0:	b580      	push	{r7, lr}
 80155c2:	b084      	sub	sp, #16
 80155c4:	af00      	add	r7, sp, #0
 80155c6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80155c8:	687b      	ldr	r3, [r7, #4]
 80155ca:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80155cc:	2300      	movs	r3, #0
 80155ce:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80155d0:	687b      	ldr	r3, [r7, #4]
 80155d2:	2b00      	cmp	r3, #0
 80155d4:	d051      	beq.n	801567a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80155d6:	68bb      	ldr	r3, [r7, #8]
 80155d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80155da:	4b2a      	ldr	r3, [pc, #168]	; (8015684 <xTaskPriorityInherit+0xc4>)
 80155dc:	681b      	ldr	r3, [r3, #0]
 80155de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80155e0:	429a      	cmp	r2, r3
 80155e2:	d241      	bcs.n	8015668 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80155e4:	68bb      	ldr	r3, [r7, #8]
 80155e6:	699b      	ldr	r3, [r3, #24]
 80155e8:	2b00      	cmp	r3, #0
 80155ea:	db06      	blt.n	80155fa <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80155ec:	4b25      	ldr	r3, [pc, #148]	; (8015684 <xTaskPriorityInherit+0xc4>)
 80155ee:	681b      	ldr	r3, [r3, #0]
 80155f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80155f2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80155f6:	68bb      	ldr	r3, [r7, #8]
 80155f8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80155fa:	68bb      	ldr	r3, [r7, #8]
 80155fc:	6959      	ldr	r1, [r3, #20]
 80155fe:	68bb      	ldr	r3, [r7, #8]
 8015600:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015602:	4613      	mov	r3, r2
 8015604:	009b      	lsls	r3, r3, #2
 8015606:	4413      	add	r3, r2
 8015608:	009b      	lsls	r3, r3, #2
 801560a:	4a1f      	ldr	r2, [pc, #124]	; (8015688 <xTaskPriorityInherit+0xc8>)
 801560c:	4413      	add	r3, r2
 801560e:	4299      	cmp	r1, r3
 8015610:	d122      	bne.n	8015658 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8015612:	68bb      	ldr	r3, [r7, #8]
 8015614:	3304      	adds	r3, #4
 8015616:	4618      	mov	r0, r3
 8015618:	f7fd ff44 	bl	80134a4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801561c:	4b19      	ldr	r3, [pc, #100]	; (8015684 <xTaskPriorityInherit+0xc4>)
 801561e:	681b      	ldr	r3, [r3, #0]
 8015620:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015622:	68bb      	ldr	r3, [r7, #8]
 8015624:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8015626:	68bb      	ldr	r3, [r7, #8]
 8015628:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801562a:	4b18      	ldr	r3, [pc, #96]	; (801568c <xTaskPriorityInherit+0xcc>)
 801562c:	681b      	ldr	r3, [r3, #0]
 801562e:	429a      	cmp	r2, r3
 8015630:	d903      	bls.n	801563a <xTaskPriorityInherit+0x7a>
 8015632:	68bb      	ldr	r3, [r7, #8]
 8015634:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015636:	4a15      	ldr	r2, [pc, #84]	; (801568c <xTaskPriorityInherit+0xcc>)
 8015638:	6013      	str	r3, [r2, #0]
 801563a:	68bb      	ldr	r3, [r7, #8]
 801563c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801563e:	4613      	mov	r3, r2
 8015640:	009b      	lsls	r3, r3, #2
 8015642:	4413      	add	r3, r2
 8015644:	009b      	lsls	r3, r3, #2
 8015646:	4a10      	ldr	r2, [pc, #64]	; (8015688 <xTaskPriorityInherit+0xc8>)
 8015648:	441a      	add	r2, r3
 801564a:	68bb      	ldr	r3, [r7, #8]
 801564c:	3304      	adds	r3, #4
 801564e:	4619      	mov	r1, r3
 8015650:	4610      	mov	r0, r2
 8015652:	f7fd feca 	bl	80133ea <vListInsertEnd>
 8015656:	e004      	b.n	8015662 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8015658:	4b0a      	ldr	r3, [pc, #40]	; (8015684 <xTaskPriorityInherit+0xc4>)
 801565a:	681b      	ldr	r3, [r3, #0]
 801565c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801565e:	68bb      	ldr	r3, [r7, #8]
 8015660:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8015662:	2301      	movs	r3, #1
 8015664:	60fb      	str	r3, [r7, #12]
 8015666:	e008      	b.n	801567a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8015668:	68bb      	ldr	r3, [r7, #8]
 801566a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801566c:	4b05      	ldr	r3, [pc, #20]	; (8015684 <xTaskPriorityInherit+0xc4>)
 801566e:	681b      	ldr	r3, [r3, #0]
 8015670:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015672:	429a      	cmp	r2, r3
 8015674:	d201      	bcs.n	801567a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8015676:	2301      	movs	r3, #1
 8015678:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801567a:	68fb      	ldr	r3, [r7, #12]
	}
 801567c:	4618      	mov	r0, r3
 801567e:	3710      	adds	r7, #16
 8015680:	46bd      	mov	sp, r7
 8015682:	bd80      	pop	{r7, pc}
 8015684:	20002f70 	.word	0x20002f70
 8015688:	20002f74 	.word	0x20002f74
 801568c:	2000344c 	.word	0x2000344c

08015690 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8015690:	b580      	push	{r7, lr}
 8015692:	b086      	sub	sp, #24
 8015694:	af00      	add	r7, sp, #0
 8015696:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8015698:	687b      	ldr	r3, [r7, #4]
 801569a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 801569c:	2300      	movs	r3, #0
 801569e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80156a0:	687b      	ldr	r3, [r7, #4]
 80156a2:	2b00      	cmp	r3, #0
 80156a4:	d056      	beq.n	8015754 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80156a6:	4b2e      	ldr	r3, [pc, #184]	; (8015760 <xTaskPriorityDisinherit+0xd0>)
 80156a8:	681b      	ldr	r3, [r3, #0]
 80156aa:	693a      	ldr	r2, [r7, #16]
 80156ac:	429a      	cmp	r2, r3
 80156ae:	d00a      	beq.n	80156c6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80156b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80156b4:	f383 8811 	msr	BASEPRI, r3
 80156b8:	f3bf 8f6f 	isb	sy
 80156bc:	f3bf 8f4f 	dsb	sy
 80156c0:	60fb      	str	r3, [r7, #12]
}
 80156c2:	bf00      	nop
 80156c4:	e7fe      	b.n	80156c4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80156c6:	693b      	ldr	r3, [r7, #16]
 80156c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80156ca:	2b00      	cmp	r3, #0
 80156cc:	d10a      	bne.n	80156e4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80156ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80156d2:	f383 8811 	msr	BASEPRI, r3
 80156d6:	f3bf 8f6f 	isb	sy
 80156da:	f3bf 8f4f 	dsb	sy
 80156de:	60bb      	str	r3, [r7, #8]
}
 80156e0:	bf00      	nop
 80156e2:	e7fe      	b.n	80156e2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80156e4:	693b      	ldr	r3, [r7, #16]
 80156e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80156e8:	1e5a      	subs	r2, r3, #1
 80156ea:	693b      	ldr	r3, [r7, #16]
 80156ec:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80156ee:	693b      	ldr	r3, [r7, #16]
 80156f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80156f2:	693b      	ldr	r3, [r7, #16]
 80156f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80156f6:	429a      	cmp	r2, r3
 80156f8:	d02c      	beq.n	8015754 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80156fa:	693b      	ldr	r3, [r7, #16]
 80156fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80156fe:	2b00      	cmp	r3, #0
 8015700:	d128      	bne.n	8015754 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8015702:	693b      	ldr	r3, [r7, #16]
 8015704:	3304      	adds	r3, #4
 8015706:	4618      	mov	r0, r3
 8015708:	f7fd fecc 	bl	80134a4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 801570c:	693b      	ldr	r3, [r7, #16]
 801570e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8015710:	693b      	ldr	r3, [r7, #16]
 8015712:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015714:	693b      	ldr	r3, [r7, #16]
 8015716:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015718:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 801571c:	693b      	ldr	r3, [r7, #16]
 801571e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8015720:	693b      	ldr	r3, [r7, #16]
 8015722:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015724:	4b0f      	ldr	r3, [pc, #60]	; (8015764 <xTaskPriorityDisinherit+0xd4>)
 8015726:	681b      	ldr	r3, [r3, #0]
 8015728:	429a      	cmp	r2, r3
 801572a:	d903      	bls.n	8015734 <xTaskPriorityDisinherit+0xa4>
 801572c:	693b      	ldr	r3, [r7, #16]
 801572e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015730:	4a0c      	ldr	r2, [pc, #48]	; (8015764 <xTaskPriorityDisinherit+0xd4>)
 8015732:	6013      	str	r3, [r2, #0]
 8015734:	693b      	ldr	r3, [r7, #16]
 8015736:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015738:	4613      	mov	r3, r2
 801573a:	009b      	lsls	r3, r3, #2
 801573c:	4413      	add	r3, r2
 801573e:	009b      	lsls	r3, r3, #2
 8015740:	4a09      	ldr	r2, [pc, #36]	; (8015768 <xTaskPriorityDisinherit+0xd8>)
 8015742:	441a      	add	r2, r3
 8015744:	693b      	ldr	r3, [r7, #16]
 8015746:	3304      	adds	r3, #4
 8015748:	4619      	mov	r1, r3
 801574a:	4610      	mov	r0, r2
 801574c:	f7fd fe4d 	bl	80133ea <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8015750:	2301      	movs	r3, #1
 8015752:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8015754:	697b      	ldr	r3, [r7, #20]
	}
 8015756:	4618      	mov	r0, r3
 8015758:	3718      	adds	r7, #24
 801575a:	46bd      	mov	sp, r7
 801575c:	bd80      	pop	{r7, pc}
 801575e:	bf00      	nop
 8015760:	20002f70 	.word	0x20002f70
 8015764:	2000344c 	.word	0x2000344c
 8015768:	20002f74 	.word	0x20002f74

0801576c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 801576c:	b580      	push	{r7, lr}
 801576e:	b088      	sub	sp, #32
 8015770:	af00      	add	r7, sp, #0
 8015772:	6078      	str	r0, [r7, #4]
 8015774:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8015776:	687b      	ldr	r3, [r7, #4]
 8015778:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 801577a:	2301      	movs	r3, #1
 801577c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801577e:	687b      	ldr	r3, [r7, #4]
 8015780:	2b00      	cmp	r3, #0
 8015782:	d06a      	beq.n	801585a <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8015784:	69bb      	ldr	r3, [r7, #24]
 8015786:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8015788:	2b00      	cmp	r3, #0
 801578a:	d10a      	bne.n	80157a2 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 801578c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015790:	f383 8811 	msr	BASEPRI, r3
 8015794:	f3bf 8f6f 	isb	sy
 8015798:	f3bf 8f4f 	dsb	sy
 801579c:	60fb      	str	r3, [r7, #12]
}
 801579e:	bf00      	nop
 80157a0:	e7fe      	b.n	80157a0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80157a2:	69bb      	ldr	r3, [r7, #24]
 80157a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80157a6:	683a      	ldr	r2, [r7, #0]
 80157a8:	429a      	cmp	r2, r3
 80157aa:	d902      	bls.n	80157b2 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80157ac:	683b      	ldr	r3, [r7, #0]
 80157ae:	61fb      	str	r3, [r7, #28]
 80157b0:	e002      	b.n	80157b8 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80157b2:	69bb      	ldr	r3, [r7, #24]
 80157b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80157b6:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80157b8:	69bb      	ldr	r3, [r7, #24]
 80157ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80157bc:	69fa      	ldr	r2, [r7, #28]
 80157be:	429a      	cmp	r2, r3
 80157c0:	d04b      	beq.n	801585a <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80157c2:	69bb      	ldr	r3, [r7, #24]
 80157c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80157c6:	697a      	ldr	r2, [r7, #20]
 80157c8:	429a      	cmp	r2, r3
 80157ca:	d146      	bne.n	801585a <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80157cc:	4b25      	ldr	r3, [pc, #148]	; (8015864 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 80157ce:	681b      	ldr	r3, [r3, #0]
 80157d0:	69ba      	ldr	r2, [r7, #24]
 80157d2:	429a      	cmp	r2, r3
 80157d4:	d10a      	bne.n	80157ec <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 80157d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80157da:	f383 8811 	msr	BASEPRI, r3
 80157de:	f3bf 8f6f 	isb	sy
 80157e2:	f3bf 8f4f 	dsb	sy
 80157e6:	60bb      	str	r3, [r7, #8]
}
 80157e8:	bf00      	nop
 80157ea:	e7fe      	b.n	80157ea <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80157ec:	69bb      	ldr	r3, [r7, #24]
 80157ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80157f0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80157f2:	69bb      	ldr	r3, [r7, #24]
 80157f4:	69fa      	ldr	r2, [r7, #28]
 80157f6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80157f8:	69bb      	ldr	r3, [r7, #24]
 80157fa:	699b      	ldr	r3, [r3, #24]
 80157fc:	2b00      	cmp	r3, #0
 80157fe:	db04      	blt.n	801580a <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015800:	69fb      	ldr	r3, [r7, #28]
 8015802:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8015806:	69bb      	ldr	r3, [r7, #24]
 8015808:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 801580a:	69bb      	ldr	r3, [r7, #24]
 801580c:	6959      	ldr	r1, [r3, #20]
 801580e:	693a      	ldr	r2, [r7, #16]
 8015810:	4613      	mov	r3, r2
 8015812:	009b      	lsls	r3, r3, #2
 8015814:	4413      	add	r3, r2
 8015816:	009b      	lsls	r3, r3, #2
 8015818:	4a13      	ldr	r2, [pc, #76]	; (8015868 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 801581a:	4413      	add	r3, r2
 801581c:	4299      	cmp	r1, r3
 801581e:	d11c      	bne.n	801585a <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8015820:	69bb      	ldr	r3, [r7, #24]
 8015822:	3304      	adds	r3, #4
 8015824:	4618      	mov	r0, r3
 8015826:	f7fd fe3d 	bl	80134a4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 801582a:	69bb      	ldr	r3, [r7, #24]
 801582c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801582e:	4b0f      	ldr	r3, [pc, #60]	; (801586c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8015830:	681b      	ldr	r3, [r3, #0]
 8015832:	429a      	cmp	r2, r3
 8015834:	d903      	bls.n	801583e <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8015836:	69bb      	ldr	r3, [r7, #24]
 8015838:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801583a:	4a0c      	ldr	r2, [pc, #48]	; (801586c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 801583c:	6013      	str	r3, [r2, #0]
 801583e:	69bb      	ldr	r3, [r7, #24]
 8015840:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015842:	4613      	mov	r3, r2
 8015844:	009b      	lsls	r3, r3, #2
 8015846:	4413      	add	r3, r2
 8015848:	009b      	lsls	r3, r3, #2
 801584a:	4a07      	ldr	r2, [pc, #28]	; (8015868 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 801584c:	441a      	add	r2, r3
 801584e:	69bb      	ldr	r3, [r7, #24]
 8015850:	3304      	adds	r3, #4
 8015852:	4619      	mov	r1, r3
 8015854:	4610      	mov	r0, r2
 8015856:	f7fd fdc8 	bl	80133ea <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801585a:	bf00      	nop
 801585c:	3720      	adds	r7, #32
 801585e:	46bd      	mov	sp, r7
 8015860:	bd80      	pop	{r7, pc}
 8015862:	bf00      	nop
 8015864:	20002f70 	.word	0x20002f70
 8015868:	20002f74 	.word	0x20002f74
 801586c:	2000344c 	.word	0x2000344c

08015870 <prvWriteNameToBuffer>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) )

	static char *prvWriteNameToBuffer( char *pcBuffer, const char *pcTaskName )
	{
 8015870:	b580      	push	{r7, lr}
 8015872:	b084      	sub	sp, #16
 8015874:	af00      	add	r7, sp, #0
 8015876:	6078      	str	r0, [r7, #4]
 8015878:	6039      	str	r1, [r7, #0]
	size_t x;

		/* Start by copying the entire string. */
		strcpy( pcBuffer, pcTaskName );
 801587a:	6839      	ldr	r1, [r7, #0]
 801587c:	6878      	ldr	r0, [r7, #4]
 801587e:	f002 fdbd 	bl	80183fc <strcpy>

		/* Pad the end of the string with spaces to ensure columns line up when
		printed out. */
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
 8015882:	6878      	ldr	r0, [r7, #4]
 8015884:	f7ea fca4 	bl	80001d0 <strlen>
 8015888:	60f8      	str	r0, [r7, #12]
 801588a:	e007      	b.n	801589c <prvWriteNameToBuffer+0x2c>
		{
			pcBuffer[ x ] = ' ';
 801588c:	687a      	ldr	r2, [r7, #4]
 801588e:	68fb      	ldr	r3, [r7, #12]
 8015890:	4413      	add	r3, r2
 8015892:	2220      	movs	r2, #32
 8015894:	701a      	strb	r2, [r3, #0]
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
 8015896:	68fb      	ldr	r3, [r7, #12]
 8015898:	3301      	adds	r3, #1
 801589a:	60fb      	str	r3, [r7, #12]
 801589c:	68fb      	ldr	r3, [r7, #12]
 801589e:	2b0e      	cmp	r3, #14
 80158a0:	d9f4      	bls.n	801588c <prvWriteNameToBuffer+0x1c>
		}

		/* Terminate. */
		pcBuffer[ x ] = ( char ) 0x00;
 80158a2:	687a      	ldr	r2, [r7, #4]
 80158a4:	68fb      	ldr	r3, [r7, #12]
 80158a6:	4413      	add	r3, r2
 80158a8:	2200      	movs	r2, #0
 80158aa:	701a      	strb	r2, [r3, #0]

		/* Return the new end of string. */
		return &( pcBuffer[ x ] );
 80158ac:	687a      	ldr	r2, [r7, #4]
 80158ae:	68fb      	ldr	r3, [r7, #12]
 80158b0:	4413      	add	r3, r2
	}
 80158b2:	4618      	mov	r0, r3
 80158b4:	3710      	adds	r7, #16
 80158b6:	46bd      	mov	sp, r7
 80158b8:	bd80      	pop	{r7, pc}
	...

080158bc <vTaskList>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskList( char * pcWriteBuffer )
	{
 80158bc:	b590      	push	{r4, r7, lr}
 80158be:	b089      	sub	sp, #36	; 0x24
 80158c0:	af02      	add	r7, sp, #8
 80158c2:	6078      	str	r0, [r7, #4]
		 * through a call to vTaskList().
		 */


		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
 80158c4:	687b      	ldr	r3, [r7, #4]
 80158c6:	2200      	movs	r2, #0
 80158c8:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
 80158ca:	4b45      	ldr	r3, [pc, #276]	; (80159e0 <vTaskList+0x124>)
 80158cc:	681b      	ldr	r3, [r3, #0]
 80158ce:	60fb      	str	r3, [r7, #12]

		/* Allocate an array index for each task.  NOTE!  if
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
 80158d0:	4b43      	ldr	r3, [pc, #268]	; (80159e0 <vTaskList+0x124>)
 80158d2:	681a      	ldr	r2, [r3, #0]
 80158d4:	4613      	mov	r3, r2
 80158d6:	00db      	lsls	r3, r3, #3
 80158d8:	4413      	add	r3, r2
 80158da:	009b      	lsls	r3, r3, #2
 80158dc:	4618      	mov	r0, r3
 80158de:	f000 ff0b 	bl	80166f8 <pvPortMalloc>
 80158e2:	60b8      	str	r0, [r7, #8]

		if( pxTaskStatusArray != NULL )
 80158e4:	68bb      	ldr	r3, [r7, #8]
 80158e6:	2b00      	cmp	r3, #0
 80158e8:	d076      	beq.n	80159d8 <vTaskList+0x11c>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, NULL );
 80158ea:	2200      	movs	r2, #0
 80158ec:	68f9      	ldr	r1, [r7, #12]
 80158ee:	68b8      	ldr	r0, [r7, #8]
 80158f0:	f7ff f996 	bl	8014c20 <uxTaskGetSystemState>
 80158f4:	60f8      	str	r0, [r7, #12]

			/* Create a human readable table from the binary data. */
			for( x = 0; x < uxArraySize; x++ )
 80158f6:	2300      	movs	r3, #0
 80158f8:	617b      	str	r3, [r7, #20]
 80158fa:	e066      	b.n	80159ca <vTaskList+0x10e>
			{
				switch( pxTaskStatusArray[ x ].eCurrentState )
 80158fc:	697a      	ldr	r2, [r7, #20]
 80158fe:	4613      	mov	r3, r2
 8015900:	00db      	lsls	r3, r3, #3
 8015902:	4413      	add	r3, r2
 8015904:	009b      	lsls	r3, r3, #2
 8015906:	461a      	mov	r2, r3
 8015908:	68bb      	ldr	r3, [r7, #8]
 801590a:	4413      	add	r3, r2
 801590c:	7b1b      	ldrb	r3, [r3, #12]
 801590e:	2b04      	cmp	r3, #4
 8015910:	d81b      	bhi.n	801594a <vTaskList+0x8e>
 8015912:	a201      	add	r2, pc, #4	; (adr r2, 8015918 <vTaskList+0x5c>)
 8015914:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015918:	0801592d 	.word	0x0801592d
 801591c:	08015933 	.word	0x08015933
 8015920:	08015939 	.word	0x08015939
 8015924:	0801593f 	.word	0x0801593f
 8015928:	08015945 	.word	0x08015945
				{
					case eRunning:		cStatus = tskRUNNING_CHAR;
 801592c:	2358      	movs	r3, #88	; 0x58
 801592e:	74fb      	strb	r3, [r7, #19]
										break;
 8015930:	e00e      	b.n	8015950 <vTaskList+0x94>

					case eReady:		cStatus = tskREADY_CHAR;
 8015932:	2352      	movs	r3, #82	; 0x52
 8015934:	74fb      	strb	r3, [r7, #19]
										break;
 8015936:	e00b      	b.n	8015950 <vTaskList+0x94>

					case eBlocked:		cStatus = tskBLOCKED_CHAR;
 8015938:	2342      	movs	r3, #66	; 0x42
 801593a:	74fb      	strb	r3, [r7, #19]
										break;
 801593c:	e008      	b.n	8015950 <vTaskList+0x94>

					case eSuspended:	cStatus = tskSUSPENDED_CHAR;
 801593e:	2353      	movs	r3, #83	; 0x53
 8015940:	74fb      	strb	r3, [r7, #19]
										break;
 8015942:	e005      	b.n	8015950 <vTaskList+0x94>

					case eDeleted:		cStatus = tskDELETED_CHAR;
 8015944:	2344      	movs	r3, #68	; 0x44
 8015946:	74fb      	strb	r3, [r7, #19]
										break;
 8015948:	e002      	b.n	8015950 <vTaskList+0x94>

					case eInvalid:		/* Fall through. */
					default:			/* Should not get here, but it is included
										to prevent static checking errors. */
										cStatus = ( char ) 0x00;
 801594a:	2300      	movs	r3, #0
 801594c:	74fb      	strb	r3, [r7, #19]
										break;
 801594e:	bf00      	nop
				}

				/* Write the task name to the string, padding with spaces so it
				can be printed in tabular form more easily. */
				pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
 8015950:	697a      	ldr	r2, [r7, #20]
 8015952:	4613      	mov	r3, r2
 8015954:	00db      	lsls	r3, r3, #3
 8015956:	4413      	add	r3, r2
 8015958:	009b      	lsls	r3, r3, #2
 801595a:	461a      	mov	r2, r3
 801595c:	68bb      	ldr	r3, [r7, #8]
 801595e:	4413      	add	r3, r2
 8015960:	685b      	ldr	r3, [r3, #4]
 8015962:	4619      	mov	r1, r3
 8015964:	6878      	ldr	r0, [r7, #4]
 8015966:	f7ff ff83 	bl	8015870 <prvWriteNameToBuffer>
 801596a:	6078      	str	r0, [r7, #4]

				/* Write the rest of the string. */
				sprintf( pcWriteBuffer, "\t%c\t%u\t%u\t%u\r\n", cStatus, ( unsigned int ) pxTaskStatusArray[ x ].uxCurrentPriority, ( unsigned int ) pxTaskStatusArray[ x ].usStackHighWaterMark, ( unsigned int ) pxTaskStatusArray[ x ].xTaskNumber ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
 801596c:	7cf9      	ldrb	r1, [r7, #19]
 801596e:	697a      	ldr	r2, [r7, #20]
 8015970:	4613      	mov	r3, r2
 8015972:	00db      	lsls	r3, r3, #3
 8015974:	4413      	add	r3, r2
 8015976:	009b      	lsls	r3, r3, #2
 8015978:	461a      	mov	r2, r3
 801597a:	68bb      	ldr	r3, [r7, #8]
 801597c:	4413      	add	r3, r2
 801597e:	6918      	ldr	r0, [r3, #16]
 8015980:	697a      	ldr	r2, [r7, #20]
 8015982:	4613      	mov	r3, r2
 8015984:	00db      	lsls	r3, r3, #3
 8015986:	4413      	add	r3, r2
 8015988:	009b      	lsls	r3, r3, #2
 801598a:	461a      	mov	r2, r3
 801598c:	68bb      	ldr	r3, [r7, #8]
 801598e:	4413      	add	r3, r2
 8015990:	8c1b      	ldrh	r3, [r3, #32]
 8015992:	461c      	mov	r4, r3
 8015994:	697a      	ldr	r2, [r7, #20]
 8015996:	4613      	mov	r3, r2
 8015998:	00db      	lsls	r3, r3, #3
 801599a:	4413      	add	r3, r2
 801599c:	009b      	lsls	r3, r3, #2
 801599e:	461a      	mov	r2, r3
 80159a0:	68bb      	ldr	r3, [r7, #8]
 80159a2:	4413      	add	r3, r2
 80159a4:	689b      	ldr	r3, [r3, #8]
 80159a6:	9301      	str	r3, [sp, #4]
 80159a8:	9400      	str	r4, [sp, #0]
 80159aa:	4603      	mov	r3, r0
 80159ac:	460a      	mov	r2, r1
 80159ae:	490d      	ldr	r1, [pc, #52]	; (80159e4 <vTaskList+0x128>)
 80159b0:	6878      	ldr	r0, [r7, #4]
 80159b2:	f002 fcb1 	bl	8018318 <siprintf>
				pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
 80159b6:	6878      	ldr	r0, [r7, #4]
 80159b8:	f7ea fc0a 	bl	80001d0 <strlen>
 80159bc:	4602      	mov	r2, r0
 80159be:	687b      	ldr	r3, [r7, #4]
 80159c0:	4413      	add	r3, r2
 80159c2:	607b      	str	r3, [r7, #4]
			for( x = 0; x < uxArraySize; x++ )
 80159c4:	697b      	ldr	r3, [r7, #20]
 80159c6:	3301      	adds	r3, #1
 80159c8:	617b      	str	r3, [r7, #20]
 80159ca:	697a      	ldr	r2, [r7, #20]
 80159cc:	68fb      	ldr	r3, [r7, #12]
 80159ce:	429a      	cmp	r2, r3
 80159d0:	d394      	bcc.n	80158fc <vTaskList+0x40>
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
 80159d2:	68b8      	ldr	r0, [r7, #8]
 80159d4:	f000 ff5c 	bl	8016890 <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80159d8:	bf00      	nop
 80159da:	371c      	adds	r7, #28
 80159dc:	46bd      	mov	sp, r7
 80159de:	bd90      	pop	{r4, r7, pc}
 80159e0:	20003444 	.word	0x20003444
 80159e4:	0801ab68 	.word	0x0801ab68

080159e8 <vTaskGetRunTimeStats>:
/*----------------------------------------------------------*/

#if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskGetRunTimeStats( char *pcWriteBuffer )
	{
 80159e8:	b580      	push	{r7, lr}
 80159ea:	b088      	sub	sp, #32
 80159ec:	af00      	add	r7, sp, #0
 80159ee:	6078      	str	r0, [r7, #4]
		 * directly to get access to raw stats data, rather than indirectly
		 * through a call to vTaskGetRunTimeStats().
		 */

		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
 80159f0:	687b      	ldr	r3, [r7, #4]
 80159f2:	2200      	movs	r2, #0
 80159f4:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
 80159f6:	4b3a      	ldr	r3, [pc, #232]	; (8015ae0 <vTaskGetRunTimeStats+0xf8>)
 80159f8:	681b      	ldr	r3, [r3, #0]
 80159fa:	61bb      	str	r3, [r7, #24]

		/* Allocate an array index for each task.  NOTE!  If
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
 80159fc:	4b38      	ldr	r3, [pc, #224]	; (8015ae0 <vTaskGetRunTimeStats+0xf8>)
 80159fe:	681a      	ldr	r2, [r3, #0]
 8015a00:	4613      	mov	r3, r2
 8015a02:	00db      	lsls	r3, r3, #3
 8015a04:	4413      	add	r3, r2
 8015a06:	009b      	lsls	r3, r3, #2
 8015a08:	4618      	mov	r0, r3
 8015a0a:	f000 fe75 	bl	80166f8 <pvPortMalloc>
 8015a0e:	6178      	str	r0, [r7, #20]

		if( pxTaskStatusArray != NULL )
 8015a10:	697b      	ldr	r3, [r7, #20]
 8015a12:	2b00      	cmp	r3, #0
 8015a14:	d05f      	beq.n	8015ad6 <vTaskGetRunTimeStats+0xee>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, &ulTotalTime );
 8015a16:	f107 030c 	add.w	r3, r7, #12
 8015a1a:	461a      	mov	r2, r3
 8015a1c:	69b9      	ldr	r1, [r7, #24]
 8015a1e:	6978      	ldr	r0, [r7, #20]
 8015a20:	f7ff f8fe 	bl	8014c20 <uxTaskGetSystemState>
 8015a24:	61b8      	str	r0, [r7, #24]

			/* For percentage calculations. */
			ulTotalTime /= 100UL;
 8015a26:	68fb      	ldr	r3, [r7, #12]
 8015a28:	4a2e      	ldr	r2, [pc, #184]	; (8015ae4 <vTaskGetRunTimeStats+0xfc>)
 8015a2a:	fba2 2303 	umull	r2, r3, r2, r3
 8015a2e:	095b      	lsrs	r3, r3, #5
 8015a30:	60fb      	str	r3, [r7, #12]

			/* Avoid divide by zero errors. */
			if( ulTotalTime > 0UL )
 8015a32:	68fb      	ldr	r3, [r7, #12]
 8015a34:	2b00      	cmp	r3, #0
 8015a36:	d04b      	beq.n	8015ad0 <vTaskGetRunTimeStats+0xe8>
			{
				/* Create a human readable table from the binary data. */
				for( x = 0; x < uxArraySize; x++ )
 8015a38:	2300      	movs	r3, #0
 8015a3a:	61fb      	str	r3, [r7, #28]
 8015a3c:	e044      	b.n	8015ac8 <vTaskGetRunTimeStats+0xe0>
				{
					/* What percentage of the total run time has the task used?
					This will always be rounded down to the nearest integer.
					ulTotalRunTimeDiv100 has already been divided by 100. */
					ulStatsAsPercentage = pxTaskStatusArray[ x ].ulRunTimeCounter / ulTotalTime;
 8015a3e:	69fa      	ldr	r2, [r7, #28]
 8015a40:	4613      	mov	r3, r2
 8015a42:	00db      	lsls	r3, r3, #3
 8015a44:	4413      	add	r3, r2
 8015a46:	009b      	lsls	r3, r3, #2
 8015a48:	461a      	mov	r2, r3
 8015a4a:	697b      	ldr	r3, [r7, #20]
 8015a4c:	4413      	add	r3, r2
 8015a4e:	699a      	ldr	r2, [r3, #24]
 8015a50:	68fb      	ldr	r3, [r7, #12]
 8015a52:	fbb2 f3f3 	udiv	r3, r2, r3
 8015a56:	613b      	str	r3, [r7, #16]

					/* Write the task name to the string, padding with
					spaces so it can be printed in tabular form more
					easily. */
					pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
 8015a58:	69fa      	ldr	r2, [r7, #28]
 8015a5a:	4613      	mov	r3, r2
 8015a5c:	00db      	lsls	r3, r3, #3
 8015a5e:	4413      	add	r3, r2
 8015a60:	009b      	lsls	r3, r3, #2
 8015a62:	461a      	mov	r2, r3
 8015a64:	697b      	ldr	r3, [r7, #20]
 8015a66:	4413      	add	r3, r2
 8015a68:	685b      	ldr	r3, [r3, #4]
 8015a6a:	4619      	mov	r1, r3
 8015a6c:	6878      	ldr	r0, [r7, #4]
 8015a6e:	f7ff feff 	bl	8015870 <prvWriteNameToBuffer>
 8015a72:	6078      	str	r0, [r7, #4]

					if( ulStatsAsPercentage > 0UL )
 8015a74:	693b      	ldr	r3, [r7, #16]
 8015a76:	2b00      	cmp	r3, #0
 8015a78:	d00e      	beq.n	8015a98 <vTaskGetRunTimeStats+0xb0>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t%u%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter, ( unsigned int ) ulStatsAsPercentage ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
 8015a7a:	69fa      	ldr	r2, [r7, #28]
 8015a7c:	4613      	mov	r3, r2
 8015a7e:	00db      	lsls	r3, r3, #3
 8015a80:	4413      	add	r3, r2
 8015a82:	009b      	lsls	r3, r3, #2
 8015a84:	461a      	mov	r2, r3
 8015a86:	697b      	ldr	r3, [r7, #20]
 8015a88:	4413      	add	r3, r2
 8015a8a:	699a      	ldr	r2, [r3, #24]
 8015a8c:	693b      	ldr	r3, [r7, #16]
 8015a8e:	4916      	ldr	r1, [pc, #88]	; (8015ae8 <vTaskGetRunTimeStats+0x100>)
 8015a90:	6878      	ldr	r0, [r7, #4]
 8015a92:	f002 fc41 	bl	8018318 <siprintf>
 8015a96:	e00d      	b.n	8015ab4 <vTaskGetRunTimeStats+0xcc>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t<1%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
 8015a98:	69fa      	ldr	r2, [r7, #28]
 8015a9a:	4613      	mov	r3, r2
 8015a9c:	00db      	lsls	r3, r3, #3
 8015a9e:	4413      	add	r3, r2
 8015aa0:	009b      	lsls	r3, r3, #2
 8015aa2:	461a      	mov	r2, r3
 8015aa4:	697b      	ldr	r3, [r7, #20]
 8015aa6:	4413      	add	r3, r2
 8015aa8:	699b      	ldr	r3, [r3, #24]
 8015aaa:	461a      	mov	r2, r3
 8015aac:	490f      	ldr	r1, [pc, #60]	; (8015aec <vTaskGetRunTimeStats+0x104>)
 8015aae:	6878      	ldr	r0, [r7, #4]
 8015ab0:	f002 fc32 	bl	8018318 <siprintf>
						}
						#endif
					}

					pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
 8015ab4:	6878      	ldr	r0, [r7, #4]
 8015ab6:	f7ea fb8b 	bl	80001d0 <strlen>
 8015aba:	4602      	mov	r2, r0
 8015abc:	687b      	ldr	r3, [r7, #4]
 8015abe:	4413      	add	r3, r2
 8015ac0:	607b      	str	r3, [r7, #4]
				for( x = 0; x < uxArraySize; x++ )
 8015ac2:	69fb      	ldr	r3, [r7, #28]
 8015ac4:	3301      	adds	r3, #1
 8015ac6:	61fb      	str	r3, [r7, #28]
 8015ac8:	69fa      	ldr	r2, [r7, #28]
 8015aca:	69bb      	ldr	r3, [r7, #24]
 8015acc:	429a      	cmp	r2, r3
 8015ace:	d3b6      	bcc.n	8015a3e <vTaskGetRunTimeStats+0x56>
				mtCOVERAGE_TEST_MARKER();
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
 8015ad0:	6978      	ldr	r0, [r7, #20]
 8015ad2:	f000 fedd 	bl	8016890 <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8015ad6:	bf00      	nop
 8015ad8:	3720      	adds	r7, #32
 8015ada:	46bd      	mov	sp, r7
 8015adc:	bd80      	pop	{r7, pc}
 8015ade:	bf00      	nop
 8015ae0:	20003444 	.word	0x20003444
 8015ae4:	51eb851f 	.word	0x51eb851f
 8015ae8:	0801ab78 	.word	0x0801ab78
 8015aec:	0801ab84 	.word	0x0801ab84

08015af0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8015af0:	b480      	push	{r7}
 8015af2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8015af4:	4b07      	ldr	r3, [pc, #28]	; (8015b14 <pvTaskIncrementMutexHeldCount+0x24>)
 8015af6:	681b      	ldr	r3, [r3, #0]
 8015af8:	2b00      	cmp	r3, #0
 8015afa:	d004      	beq.n	8015b06 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8015afc:	4b05      	ldr	r3, [pc, #20]	; (8015b14 <pvTaskIncrementMutexHeldCount+0x24>)
 8015afe:	681b      	ldr	r3, [r3, #0]
 8015b00:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8015b02:	3201      	adds	r2, #1
 8015b04:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8015b06:	4b03      	ldr	r3, [pc, #12]	; (8015b14 <pvTaskIncrementMutexHeldCount+0x24>)
 8015b08:	681b      	ldr	r3, [r3, #0]
	}
 8015b0a:	4618      	mov	r0, r3
 8015b0c:	46bd      	mov	sp, r7
 8015b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b12:	4770      	bx	lr
 8015b14:	20002f70 	.word	0x20002f70

08015b18 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8015b18:	b580      	push	{r7, lr}
 8015b1a:	b084      	sub	sp, #16
 8015b1c:	af00      	add	r7, sp, #0
 8015b1e:	6078      	str	r0, [r7, #4]
 8015b20:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8015b22:	4b21      	ldr	r3, [pc, #132]	; (8015ba8 <prvAddCurrentTaskToDelayedList+0x90>)
 8015b24:	681b      	ldr	r3, [r3, #0]
 8015b26:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8015b28:	4b20      	ldr	r3, [pc, #128]	; (8015bac <prvAddCurrentTaskToDelayedList+0x94>)
 8015b2a:	681b      	ldr	r3, [r3, #0]
 8015b2c:	3304      	adds	r3, #4
 8015b2e:	4618      	mov	r0, r3
 8015b30:	f7fd fcb8 	bl	80134a4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8015b34:	687b      	ldr	r3, [r7, #4]
 8015b36:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8015b3a:	d10a      	bne.n	8015b52 <prvAddCurrentTaskToDelayedList+0x3a>
 8015b3c:	683b      	ldr	r3, [r7, #0]
 8015b3e:	2b00      	cmp	r3, #0
 8015b40:	d007      	beq.n	8015b52 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8015b42:	4b1a      	ldr	r3, [pc, #104]	; (8015bac <prvAddCurrentTaskToDelayedList+0x94>)
 8015b44:	681b      	ldr	r3, [r3, #0]
 8015b46:	3304      	adds	r3, #4
 8015b48:	4619      	mov	r1, r3
 8015b4a:	4819      	ldr	r0, [pc, #100]	; (8015bb0 <prvAddCurrentTaskToDelayedList+0x98>)
 8015b4c:	f7fd fc4d 	bl	80133ea <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8015b50:	e026      	b.n	8015ba0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8015b52:	68fa      	ldr	r2, [r7, #12]
 8015b54:	687b      	ldr	r3, [r7, #4]
 8015b56:	4413      	add	r3, r2
 8015b58:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8015b5a:	4b14      	ldr	r3, [pc, #80]	; (8015bac <prvAddCurrentTaskToDelayedList+0x94>)
 8015b5c:	681b      	ldr	r3, [r3, #0]
 8015b5e:	68ba      	ldr	r2, [r7, #8]
 8015b60:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8015b62:	68ba      	ldr	r2, [r7, #8]
 8015b64:	68fb      	ldr	r3, [r7, #12]
 8015b66:	429a      	cmp	r2, r3
 8015b68:	d209      	bcs.n	8015b7e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8015b6a:	4b12      	ldr	r3, [pc, #72]	; (8015bb4 <prvAddCurrentTaskToDelayedList+0x9c>)
 8015b6c:	681a      	ldr	r2, [r3, #0]
 8015b6e:	4b0f      	ldr	r3, [pc, #60]	; (8015bac <prvAddCurrentTaskToDelayedList+0x94>)
 8015b70:	681b      	ldr	r3, [r3, #0]
 8015b72:	3304      	adds	r3, #4
 8015b74:	4619      	mov	r1, r3
 8015b76:	4610      	mov	r0, r2
 8015b78:	f7fd fc5b 	bl	8013432 <vListInsert>
}
 8015b7c:	e010      	b.n	8015ba0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8015b7e:	4b0e      	ldr	r3, [pc, #56]	; (8015bb8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8015b80:	681a      	ldr	r2, [r3, #0]
 8015b82:	4b0a      	ldr	r3, [pc, #40]	; (8015bac <prvAddCurrentTaskToDelayedList+0x94>)
 8015b84:	681b      	ldr	r3, [r3, #0]
 8015b86:	3304      	adds	r3, #4
 8015b88:	4619      	mov	r1, r3
 8015b8a:	4610      	mov	r0, r2
 8015b8c:	f7fd fc51 	bl	8013432 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8015b90:	4b0a      	ldr	r3, [pc, #40]	; (8015bbc <prvAddCurrentTaskToDelayedList+0xa4>)
 8015b92:	681b      	ldr	r3, [r3, #0]
 8015b94:	68ba      	ldr	r2, [r7, #8]
 8015b96:	429a      	cmp	r2, r3
 8015b98:	d202      	bcs.n	8015ba0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8015b9a:	4a08      	ldr	r2, [pc, #32]	; (8015bbc <prvAddCurrentTaskToDelayedList+0xa4>)
 8015b9c:	68bb      	ldr	r3, [r7, #8]
 8015b9e:	6013      	str	r3, [r2, #0]
}
 8015ba0:	bf00      	nop
 8015ba2:	3710      	adds	r7, #16
 8015ba4:	46bd      	mov	sp, r7
 8015ba6:	bd80      	pop	{r7, pc}
 8015ba8:	20003448 	.word	0x20003448
 8015bac:	20002f70 	.word	0x20002f70
 8015bb0:	20003430 	.word	0x20003430
 8015bb4:	20003400 	.word	0x20003400
 8015bb8:	200033fc 	.word	0x200033fc
 8015bbc:	20003464 	.word	0x20003464

08015bc0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8015bc0:	b580      	push	{r7, lr}
 8015bc2:	b08a      	sub	sp, #40	; 0x28
 8015bc4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8015bc6:	2300      	movs	r3, #0
 8015bc8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8015bca:	f000 fb07 	bl	80161dc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8015bce:	4b1c      	ldr	r3, [pc, #112]	; (8015c40 <xTimerCreateTimerTask+0x80>)
 8015bd0:	681b      	ldr	r3, [r3, #0]
 8015bd2:	2b00      	cmp	r3, #0
 8015bd4:	d021      	beq.n	8015c1a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8015bd6:	2300      	movs	r3, #0
 8015bd8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8015bda:	2300      	movs	r3, #0
 8015bdc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8015bde:	1d3a      	adds	r2, r7, #4
 8015be0:	f107 0108 	add.w	r1, r7, #8
 8015be4:	f107 030c 	add.w	r3, r7, #12
 8015be8:	4618      	mov	r0, r3
 8015bea:	f7fd fbb7 	bl	801335c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8015bee:	6879      	ldr	r1, [r7, #4]
 8015bf0:	68bb      	ldr	r3, [r7, #8]
 8015bf2:	68fa      	ldr	r2, [r7, #12]
 8015bf4:	9202      	str	r2, [sp, #8]
 8015bf6:	9301      	str	r3, [sp, #4]
 8015bf8:	2302      	movs	r3, #2
 8015bfa:	9300      	str	r3, [sp, #0]
 8015bfc:	2300      	movs	r3, #0
 8015bfe:	460a      	mov	r2, r1
 8015c00:	4910      	ldr	r1, [pc, #64]	; (8015c44 <xTimerCreateTimerTask+0x84>)
 8015c02:	4811      	ldr	r0, [pc, #68]	; (8015c48 <xTimerCreateTimerTask+0x88>)
 8015c04:	f7fe fc86 	bl	8014514 <xTaskCreateStatic>
 8015c08:	4603      	mov	r3, r0
 8015c0a:	4a10      	ldr	r2, [pc, #64]	; (8015c4c <xTimerCreateTimerTask+0x8c>)
 8015c0c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8015c0e:	4b0f      	ldr	r3, [pc, #60]	; (8015c4c <xTimerCreateTimerTask+0x8c>)
 8015c10:	681b      	ldr	r3, [r3, #0]
 8015c12:	2b00      	cmp	r3, #0
 8015c14:	d001      	beq.n	8015c1a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8015c16:	2301      	movs	r3, #1
 8015c18:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8015c1a:	697b      	ldr	r3, [r7, #20]
 8015c1c:	2b00      	cmp	r3, #0
 8015c1e:	d10a      	bne.n	8015c36 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8015c20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015c24:	f383 8811 	msr	BASEPRI, r3
 8015c28:	f3bf 8f6f 	isb	sy
 8015c2c:	f3bf 8f4f 	dsb	sy
 8015c30:	613b      	str	r3, [r7, #16]
}
 8015c32:	bf00      	nop
 8015c34:	e7fe      	b.n	8015c34 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8015c36:	697b      	ldr	r3, [r7, #20]
}
 8015c38:	4618      	mov	r0, r3
 8015c3a:	3718      	adds	r7, #24
 8015c3c:	46bd      	mov	sp, r7
 8015c3e:	bd80      	pop	{r7, pc}
 8015c40:	200034a8 	.word	0x200034a8
 8015c44:	0801ab90 	.word	0x0801ab90
 8015c48:	08015d85 	.word	0x08015d85
 8015c4c:	200034ac 	.word	0x200034ac

08015c50 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8015c50:	b580      	push	{r7, lr}
 8015c52:	b08a      	sub	sp, #40	; 0x28
 8015c54:	af00      	add	r7, sp, #0
 8015c56:	60f8      	str	r0, [r7, #12]
 8015c58:	60b9      	str	r1, [r7, #8]
 8015c5a:	607a      	str	r2, [r7, #4]
 8015c5c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8015c5e:	2300      	movs	r3, #0
 8015c60:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8015c62:	68fb      	ldr	r3, [r7, #12]
 8015c64:	2b00      	cmp	r3, #0
 8015c66:	d10a      	bne.n	8015c7e <xTimerGenericCommand+0x2e>
	__asm volatile
 8015c68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015c6c:	f383 8811 	msr	BASEPRI, r3
 8015c70:	f3bf 8f6f 	isb	sy
 8015c74:	f3bf 8f4f 	dsb	sy
 8015c78:	623b      	str	r3, [r7, #32]
}
 8015c7a:	bf00      	nop
 8015c7c:	e7fe      	b.n	8015c7c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8015c7e:	4b1a      	ldr	r3, [pc, #104]	; (8015ce8 <xTimerGenericCommand+0x98>)
 8015c80:	681b      	ldr	r3, [r3, #0]
 8015c82:	2b00      	cmp	r3, #0
 8015c84:	d02a      	beq.n	8015cdc <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8015c86:	68bb      	ldr	r3, [r7, #8]
 8015c88:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8015c8a:	687b      	ldr	r3, [r7, #4]
 8015c8c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8015c8e:	68fb      	ldr	r3, [r7, #12]
 8015c90:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8015c92:	68bb      	ldr	r3, [r7, #8]
 8015c94:	2b05      	cmp	r3, #5
 8015c96:	dc18      	bgt.n	8015cca <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8015c98:	f7ff fc74 	bl	8015584 <xTaskGetSchedulerState>
 8015c9c:	4603      	mov	r3, r0
 8015c9e:	2b02      	cmp	r3, #2
 8015ca0:	d109      	bne.n	8015cb6 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8015ca2:	4b11      	ldr	r3, [pc, #68]	; (8015ce8 <xTimerGenericCommand+0x98>)
 8015ca4:	6818      	ldr	r0, [r3, #0]
 8015ca6:	f107 0110 	add.w	r1, r7, #16
 8015caa:	2300      	movs	r3, #0
 8015cac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8015cae:	f7fd fdcb 	bl	8013848 <xQueueGenericSend>
 8015cb2:	6278      	str	r0, [r7, #36]	; 0x24
 8015cb4:	e012      	b.n	8015cdc <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8015cb6:	4b0c      	ldr	r3, [pc, #48]	; (8015ce8 <xTimerGenericCommand+0x98>)
 8015cb8:	6818      	ldr	r0, [r3, #0]
 8015cba:	f107 0110 	add.w	r1, r7, #16
 8015cbe:	2300      	movs	r3, #0
 8015cc0:	2200      	movs	r2, #0
 8015cc2:	f7fd fdc1 	bl	8013848 <xQueueGenericSend>
 8015cc6:	6278      	str	r0, [r7, #36]	; 0x24
 8015cc8:	e008      	b.n	8015cdc <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8015cca:	4b07      	ldr	r3, [pc, #28]	; (8015ce8 <xTimerGenericCommand+0x98>)
 8015ccc:	6818      	ldr	r0, [r3, #0]
 8015cce:	f107 0110 	add.w	r1, r7, #16
 8015cd2:	2300      	movs	r3, #0
 8015cd4:	683a      	ldr	r2, [r7, #0]
 8015cd6:	f7fd feb5 	bl	8013a44 <xQueueGenericSendFromISR>
 8015cda:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8015cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8015cde:	4618      	mov	r0, r3
 8015ce0:	3728      	adds	r7, #40	; 0x28
 8015ce2:	46bd      	mov	sp, r7
 8015ce4:	bd80      	pop	{r7, pc}
 8015ce6:	bf00      	nop
 8015ce8:	200034a8 	.word	0x200034a8

08015cec <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8015cec:	b580      	push	{r7, lr}
 8015cee:	b088      	sub	sp, #32
 8015cf0:	af02      	add	r7, sp, #8
 8015cf2:	6078      	str	r0, [r7, #4]
 8015cf4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015cf6:	4b22      	ldr	r3, [pc, #136]	; (8015d80 <prvProcessExpiredTimer+0x94>)
 8015cf8:	681b      	ldr	r3, [r3, #0]
 8015cfa:	68db      	ldr	r3, [r3, #12]
 8015cfc:	68db      	ldr	r3, [r3, #12]
 8015cfe:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8015d00:	697b      	ldr	r3, [r7, #20]
 8015d02:	3304      	adds	r3, #4
 8015d04:	4618      	mov	r0, r3
 8015d06:	f7fd fbcd 	bl	80134a4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8015d0a:	697b      	ldr	r3, [r7, #20]
 8015d0c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8015d10:	f003 0304 	and.w	r3, r3, #4
 8015d14:	2b00      	cmp	r3, #0
 8015d16:	d022      	beq.n	8015d5e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8015d18:	697b      	ldr	r3, [r7, #20]
 8015d1a:	699a      	ldr	r2, [r3, #24]
 8015d1c:	687b      	ldr	r3, [r7, #4]
 8015d1e:	18d1      	adds	r1, r2, r3
 8015d20:	687b      	ldr	r3, [r7, #4]
 8015d22:	683a      	ldr	r2, [r7, #0]
 8015d24:	6978      	ldr	r0, [r7, #20]
 8015d26:	f000 f8d1 	bl	8015ecc <prvInsertTimerInActiveList>
 8015d2a:	4603      	mov	r3, r0
 8015d2c:	2b00      	cmp	r3, #0
 8015d2e:	d01f      	beq.n	8015d70 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8015d30:	2300      	movs	r3, #0
 8015d32:	9300      	str	r3, [sp, #0]
 8015d34:	2300      	movs	r3, #0
 8015d36:	687a      	ldr	r2, [r7, #4]
 8015d38:	2100      	movs	r1, #0
 8015d3a:	6978      	ldr	r0, [r7, #20]
 8015d3c:	f7ff ff88 	bl	8015c50 <xTimerGenericCommand>
 8015d40:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8015d42:	693b      	ldr	r3, [r7, #16]
 8015d44:	2b00      	cmp	r3, #0
 8015d46:	d113      	bne.n	8015d70 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8015d48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015d4c:	f383 8811 	msr	BASEPRI, r3
 8015d50:	f3bf 8f6f 	isb	sy
 8015d54:	f3bf 8f4f 	dsb	sy
 8015d58:	60fb      	str	r3, [r7, #12]
}
 8015d5a:	bf00      	nop
 8015d5c:	e7fe      	b.n	8015d5c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8015d5e:	697b      	ldr	r3, [r7, #20]
 8015d60:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8015d64:	f023 0301 	bic.w	r3, r3, #1
 8015d68:	b2da      	uxtb	r2, r3
 8015d6a:	697b      	ldr	r3, [r7, #20]
 8015d6c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8015d70:	697b      	ldr	r3, [r7, #20]
 8015d72:	6a1b      	ldr	r3, [r3, #32]
 8015d74:	6978      	ldr	r0, [r7, #20]
 8015d76:	4798      	blx	r3
}
 8015d78:	bf00      	nop
 8015d7a:	3718      	adds	r7, #24
 8015d7c:	46bd      	mov	sp, r7
 8015d7e:	bd80      	pop	{r7, pc}
 8015d80:	200034a0 	.word	0x200034a0

08015d84 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8015d84:	b580      	push	{r7, lr}
 8015d86:	b084      	sub	sp, #16
 8015d88:	af00      	add	r7, sp, #0
 8015d8a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8015d8c:	f107 0308 	add.w	r3, r7, #8
 8015d90:	4618      	mov	r0, r3
 8015d92:	f000 f857 	bl	8015e44 <prvGetNextExpireTime>
 8015d96:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8015d98:	68bb      	ldr	r3, [r7, #8]
 8015d9a:	4619      	mov	r1, r3
 8015d9c:	68f8      	ldr	r0, [r7, #12]
 8015d9e:	f000 f803 	bl	8015da8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8015da2:	f000 f8d5 	bl	8015f50 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8015da6:	e7f1      	b.n	8015d8c <prvTimerTask+0x8>

08015da8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8015da8:	b580      	push	{r7, lr}
 8015daa:	b084      	sub	sp, #16
 8015dac:	af00      	add	r7, sp, #0
 8015dae:	6078      	str	r0, [r7, #4]
 8015db0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8015db2:	f7fe fe79 	bl	8014aa8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8015db6:	f107 0308 	add.w	r3, r7, #8
 8015dba:	4618      	mov	r0, r3
 8015dbc:	f000 f866 	bl	8015e8c <prvSampleTimeNow>
 8015dc0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8015dc2:	68bb      	ldr	r3, [r7, #8]
 8015dc4:	2b00      	cmp	r3, #0
 8015dc6:	d130      	bne.n	8015e2a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8015dc8:	683b      	ldr	r3, [r7, #0]
 8015dca:	2b00      	cmp	r3, #0
 8015dcc:	d10a      	bne.n	8015de4 <prvProcessTimerOrBlockTask+0x3c>
 8015dce:	687a      	ldr	r2, [r7, #4]
 8015dd0:	68fb      	ldr	r3, [r7, #12]
 8015dd2:	429a      	cmp	r2, r3
 8015dd4:	d806      	bhi.n	8015de4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8015dd6:	f7fe fe75 	bl	8014ac4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8015dda:	68f9      	ldr	r1, [r7, #12]
 8015ddc:	6878      	ldr	r0, [r7, #4]
 8015dde:	f7ff ff85 	bl	8015cec <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8015de2:	e024      	b.n	8015e2e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8015de4:	683b      	ldr	r3, [r7, #0]
 8015de6:	2b00      	cmp	r3, #0
 8015de8:	d008      	beq.n	8015dfc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8015dea:	4b13      	ldr	r3, [pc, #76]	; (8015e38 <prvProcessTimerOrBlockTask+0x90>)
 8015dec:	681b      	ldr	r3, [r3, #0]
 8015dee:	681b      	ldr	r3, [r3, #0]
 8015df0:	2b00      	cmp	r3, #0
 8015df2:	d101      	bne.n	8015df8 <prvProcessTimerOrBlockTask+0x50>
 8015df4:	2301      	movs	r3, #1
 8015df6:	e000      	b.n	8015dfa <prvProcessTimerOrBlockTask+0x52>
 8015df8:	2300      	movs	r3, #0
 8015dfa:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8015dfc:	4b0f      	ldr	r3, [pc, #60]	; (8015e3c <prvProcessTimerOrBlockTask+0x94>)
 8015dfe:	6818      	ldr	r0, [r3, #0]
 8015e00:	687a      	ldr	r2, [r7, #4]
 8015e02:	68fb      	ldr	r3, [r7, #12]
 8015e04:	1ad3      	subs	r3, r2, r3
 8015e06:	683a      	ldr	r2, [r7, #0]
 8015e08:	4619      	mov	r1, r3
 8015e0a:	f7fe fb4f 	bl	80144ac <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8015e0e:	f7fe fe59 	bl	8014ac4 <xTaskResumeAll>
 8015e12:	4603      	mov	r3, r0
 8015e14:	2b00      	cmp	r3, #0
 8015e16:	d10a      	bne.n	8015e2e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8015e18:	4b09      	ldr	r3, [pc, #36]	; (8015e40 <prvProcessTimerOrBlockTask+0x98>)
 8015e1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015e1e:	601a      	str	r2, [r3, #0]
 8015e20:	f3bf 8f4f 	dsb	sy
 8015e24:	f3bf 8f6f 	isb	sy
}
 8015e28:	e001      	b.n	8015e2e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8015e2a:	f7fe fe4b 	bl	8014ac4 <xTaskResumeAll>
}
 8015e2e:	bf00      	nop
 8015e30:	3710      	adds	r7, #16
 8015e32:	46bd      	mov	sp, r7
 8015e34:	bd80      	pop	{r7, pc}
 8015e36:	bf00      	nop
 8015e38:	200034a4 	.word	0x200034a4
 8015e3c:	200034a8 	.word	0x200034a8
 8015e40:	e000ed04 	.word	0xe000ed04

08015e44 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8015e44:	b480      	push	{r7}
 8015e46:	b085      	sub	sp, #20
 8015e48:	af00      	add	r7, sp, #0
 8015e4a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8015e4c:	4b0e      	ldr	r3, [pc, #56]	; (8015e88 <prvGetNextExpireTime+0x44>)
 8015e4e:	681b      	ldr	r3, [r3, #0]
 8015e50:	681b      	ldr	r3, [r3, #0]
 8015e52:	2b00      	cmp	r3, #0
 8015e54:	d101      	bne.n	8015e5a <prvGetNextExpireTime+0x16>
 8015e56:	2201      	movs	r2, #1
 8015e58:	e000      	b.n	8015e5c <prvGetNextExpireTime+0x18>
 8015e5a:	2200      	movs	r2, #0
 8015e5c:	687b      	ldr	r3, [r7, #4]
 8015e5e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8015e60:	687b      	ldr	r3, [r7, #4]
 8015e62:	681b      	ldr	r3, [r3, #0]
 8015e64:	2b00      	cmp	r3, #0
 8015e66:	d105      	bne.n	8015e74 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8015e68:	4b07      	ldr	r3, [pc, #28]	; (8015e88 <prvGetNextExpireTime+0x44>)
 8015e6a:	681b      	ldr	r3, [r3, #0]
 8015e6c:	68db      	ldr	r3, [r3, #12]
 8015e6e:	681b      	ldr	r3, [r3, #0]
 8015e70:	60fb      	str	r3, [r7, #12]
 8015e72:	e001      	b.n	8015e78 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8015e74:	2300      	movs	r3, #0
 8015e76:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8015e78:	68fb      	ldr	r3, [r7, #12]
}
 8015e7a:	4618      	mov	r0, r3
 8015e7c:	3714      	adds	r7, #20
 8015e7e:	46bd      	mov	sp, r7
 8015e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e84:	4770      	bx	lr
 8015e86:	bf00      	nop
 8015e88:	200034a0 	.word	0x200034a0

08015e8c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8015e8c:	b580      	push	{r7, lr}
 8015e8e:	b084      	sub	sp, #16
 8015e90:	af00      	add	r7, sp, #0
 8015e92:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8015e94:	f7fe feb4 	bl	8014c00 <xTaskGetTickCount>
 8015e98:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8015e9a:	4b0b      	ldr	r3, [pc, #44]	; (8015ec8 <prvSampleTimeNow+0x3c>)
 8015e9c:	681b      	ldr	r3, [r3, #0]
 8015e9e:	68fa      	ldr	r2, [r7, #12]
 8015ea0:	429a      	cmp	r2, r3
 8015ea2:	d205      	bcs.n	8015eb0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8015ea4:	f000 f936 	bl	8016114 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8015ea8:	687b      	ldr	r3, [r7, #4]
 8015eaa:	2201      	movs	r2, #1
 8015eac:	601a      	str	r2, [r3, #0]
 8015eae:	e002      	b.n	8015eb6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8015eb0:	687b      	ldr	r3, [r7, #4]
 8015eb2:	2200      	movs	r2, #0
 8015eb4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8015eb6:	4a04      	ldr	r2, [pc, #16]	; (8015ec8 <prvSampleTimeNow+0x3c>)
 8015eb8:	68fb      	ldr	r3, [r7, #12]
 8015eba:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8015ebc:	68fb      	ldr	r3, [r7, #12]
}
 8015ebe:	4618      	mov	r0, r3
 8015ec0:	3710      	adds	r7, #16
 8015ec2:	46bd      	mov	sp, r7
 8015ec4:	bd80      	pop	{r7, pc}
 8015ec6:	bf00      	nop
 8015ec8:	200034b0 	.word	0x200034b0

08015ecc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8015ecc:	b580      	push	{r7, lr}
 8015ece:	b086      	sub	sp, #24
 8015ed0:	af00      	add	r7, sp, #0
 8015ed2:	60f8      	str	r0, [r7, #12]
 8015ed4:	60b9      	str	r1, [r7, #8]
 8015ed6:	607a      	str	r2, [r7, #4]
 8015ed8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8015eda:	2300      	movs	r3, #0
 8015edc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8015ede:	68fb      	ldr	r3, [r7, #12]
 8015ee0:	68ba      	ldr	r2, [r7, #8]
 8015ee2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8015ee4:	68fb      	ldr	r3, [r7, #12]
 8015ee6:	68fa      	ldr	r2, [r7, #12]
 8015ee8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8015eea:	68ba      	ldr	r2, [r7, #8]
 8015eec:	687b      	ldr	r3, [r7, #4]
 8015eee:	429a      	cmp	r2, r3
 8015ef0:	d812      	bhi.n	8015f18 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015ef2:	687a      	ldr	r2, [r7, #4]
 8015ef4:	683b      	ldr	r3, [r7, #0]
 8015ef6:	1ad2      	subs	r2, r2, r3
 8015ef8:	68fb      	ldr	r3, [r7, #12]
 8015efa:	699b      	ldr	r3, [r3, #24]
 8015efc:	429a      	cmp	r2, r3
 8015efe:	d302      	bcc.n	8015f06 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8015f00:	2301      	movs	r3, #1
 8015f02:	617b      	str	r3, [r7, #20]
 8015f04:	e01b      	b.n	8015f3e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8015f06:	4b10      	ldr	r3, [pc, #64]	; (8015f48 <prvInsertTimerInActiveList+0x7c>)
 8015f08:	681a      	ldr	r2, [r3, #0]
 8015f0a:	68fb      	ldr	r3, [r7, #12]
 8015f0c:	3304      	adds	r3, #4
 8015f0e:	4619      	mov	r1, r3
 8015f10:	4610      	mov	r0, r2
 8015f12:	f7fd fa8e 	bl	8013432 <vListInsert>
 8015f16:	e012      	b.n	8015f3e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8015f18:	687a      	ldr	r2, [r7, #4]
 8015f1a:	683b      	ldr	r3, [r7, #0]
 8015f1c:	429a      	cmp	r2, r3
 8015f1e:	d206      	bcs.n	8015f2e <prvInsertTimerInActiveList+0x62>
 8015f20:	68ba      	ldr	r2, [r7, #8]
 8015f22:	683b      	ldr	r3, [r7, #0]
 8015f24:	429a      	cmp	r2, r3
 8015f26:	d302      	bcc.n	8015f2e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8015f28:	2301      	movs	r3, #1
 8015f2a:	617b      	str	r3, [r7, #20]
 8015f2c:	e007      	b.n	8015f3e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8015f2e:	4b07      	ldr	r3, [pc, #28]	; (8015f4c <prvInsertTimerInActiveList+0x80>)
 8015f30:	681a      	ldr	r2, [r3, #0]
 8015f32:	68fb      	ldr	r3, [r7, #12]
 8015f34:	3304      	adds	r3, #4
 8015f36:	4619      	mov	r1, r3
 8015f38:	4610      	mov	r0, r2
 8015f3a:	f7fd fa7a 	bl	8013432 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8015f3e:	697b      	ldr	r3, [r7, #20]
}
 8015f40:	4618      	mov	r0, r3
 8015f42:	3718      	adds	r7, #24
 8015f44:	46bd      	mov	sp, r7
 8015f46:	bd80      	pop	{r7, pc}
 8015f48:	200034a4 	.word	0x200034a4
 8015f4c:	200034a0 	.word	0x200034a0

08015f50 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8015f50:	b580      	push	{r7, lr}
 8015f52:	b08e      	sub	sp, #56	; 0x38
 8015f54:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8015f56:	e0ca      	b.n	80160ee <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8015f58:	687b      	ldr	r3, [r7, #4]
 8015f5a:	2b00      	cmp	r3, #0
 8015f5c:	da18      	bge.n	8015f90 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8015f5e:	1d3b      	adds	r3, r7, #4
 8015f60:	3304      	adds	r3, #4
 8015f62:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8015f64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015f66:	2b00      	cmp	r3, #0
 8015f68:	d10a      	bne.n	8015f80 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8015f6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015f6e:	f383 8811 	msr	BASEPRI, r3
 8015f72:	f3bf 8f6f 	isb	sy
 8015f76:	f3bf 8f4f 	dsb	sy
 8015f7a:	61fb      	str	r3, [r7, #28]
}
 8015f7c:	bf00      	nop
 8015f7e:	e7fe      	b.n	8015f7e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8015f80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015f82:	681b      	ldr	r3, [r3, #0]
 8015f84:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8015f86:	6850      	ldr	r0, [r2, #4]
 8015f88:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8015f8a:	6892      	ldr	r2, [r2, #8]
 8015f8c:	4611      	mov	r1, r2
 8015f8e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8015f90:	687b      	ldr	r3, [r7, #4]
 8015f92:	2b00      	cmp	r3, #0
 8015f94:	f2c0 80aa 	blt.w	80160ec <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8015f98:	68fb      	ldr	r3, [r7, #12]
 8015f9a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8015f9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015f9e:	695b      	ldr	r3, [r3, #20]
 8015fa0:	2b00      	cmp	r3, #0
 8015fa2:	d004      	beq.n	8015fae <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8015fa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015fa6:	3304      	adds	r3, #4
 8015fa8:	4618      	mov	r0, r3
 8015faa:	f7fd fa7b 	bl	80134a4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8015fae:	463b      	mov	r3, r7
 8015fb0:	4618      	mov	r0, r3
 8015fb2:	f7ff ff6b 	bl	8015e8c <prvSampleTimeNow>
 8015fb6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8015fb8:	687b      	ldr	r3, [r7, #4]
 8015fba:	2b09      	cmp	r3, #9
 8015fbc:	f200 8097 	bhi.w	80160ee <prvProcessReceivedCommands+0x19e>
 8015fc0:	a201      	add	r2, pc, #4	; (adr r2, 8015fc8 <prvProcessReceivedCommands+0x78>)
 8015fc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015fc6:	bf00      	nop
 8015fc8:	08015ff1 	.word	0x08015ff1
 8015fcc:	08015ff1 	.word	0x08015ff1
 8015fd0:	08015ff1 	.word	0x08015ff1
 8015fd4:	08016065 	.word	0x08016065
 8015fd8:	08016079 	.word	0x08016079
 8015fdc:	080160c3 	.word	0x080160c3
 8015fe0:	08015ff1 	.word	0x08015ff1
 8015fe4:	08015ff1 	.word	0x08015ff1
 8015fe8:	08016065 	.word	0x08016065
 8015fec:	08016079 	.word	0x08016079
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8015ff0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015ff2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8015ff6:	f043 0301 	orr.w	r3, r3, #1
 8015ffa:	b2da      	uxtb	r2, r3
 8015ffc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015ffe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8016002:	68ba      	ldr	r2, [r7, #8]
 8016004:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016006:	699b      	ldr	r3, [r3, #24]
 8016008:	18d1      	adds	r1, r2, r3
 801600a:	68bb      	ldr	r3, [r7, #8]
 801600c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801600e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016010:	f7ff ff5c 	bl	8015ecc <prvInsertTimerInActiveList>
 8016014:	4603      	mov	r3, r0
 8016016:	2b00      	cmp	r3, #0
 8016018:	d069      	beq.n	80160ee <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801601a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801601c:	6a1b      	ldr	r3, [r3, #32]
 801601e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016020:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8016022:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016024:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8016028:	f003 0304 	and.w	r3, r3, #4
 801602c:	2b00      	cmp	r3, #0
 801602e:	d05e      	beq.n	80160ee <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8016030:	68ba      	ldr	r2, [r7, #8]
 8016032:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016034:	699b      	ldr	r3, [r3, #24]
 8016036:	441a      	add	r2, r3
 8016038:	2300      	movs	r3, #0
 801603a:	9300      	str	r3, [sp, #0]
 801603c:	2300      	movs	r3, #0
 801603e:	2100      	movs	r1, #0
 8016040:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016042:	f7ff fe05 	bl	8015c50 <xTimerGenericCommand>
 8016046:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8016048:	6a3b      	ldr	r3, [r7, #32]
 801604a:	2b00      	cmp	r3, #0
 801604c:	d14f      	bne.n	80160ee <prvProcessReceivedCommands+0x19e>
	__asm volatile
 801604e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016052:	f383 8811 	msr	BASEPRI, r3
 8016056:	f3bf 8f6f 	isb	sy
 801605a:	f3bf 8f4f 	dsb	sy
 801605e:	61bb      	str	r3, [r7, #24]
}
 8016060:	bf00      	nop
 8016062:	e7fe      	b.n	8016062 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8016064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016066:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801606a:	f023 0301 	bic.w	r3, r3, #1
 801606e:	b2da      	uxtb	r2, r3
 8016070:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016072:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8016076:	e03a      	b.n	80160ee <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8016078:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801607a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801607e:	f043 0301 	orr.w	r3, r3, #1
 8016082:	b2da      	uxtb	r2, r3
 8016084:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016086:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 801608a:	68ba      	ldr	r2, [r7, #8]
 801608c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801608e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8016090:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016092:	699b      	ldr	r3, [r3, #24]
 8016094:	2b00      	cmp	r3, #0
 8016096:	d10a      	bne.n	80160ae <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8016098:	f04f 0350 	mov.w	r3, #80	; 0x50
 801609c:	f383 8811 	msr	BASEPRI, r3
 80160a0:	f3bf 8f6f 	isb	sy
 80160a4:	f3bf 8f4f 	dsb	sy
 80160a8:	617b      	str	r3, [r7, #20]
}
 80160aa:	bf00      	nop
 80160ac:	e7fe      	b.n	80160ac <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80160ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80160b0:	699a      	ldr	r2, [r3, #24]
 80160b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80160b4:	18d1      	adds	r1, r2, r3
 80160b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80160b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80160ba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80160bc:	f7ff ff06 	bl	8015ecc <prvInsertTimerInActiveList>
					break;
 80160c0:	e015      	b.n	80160ee <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80160c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80160c4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80160c8:	f003 0302 	and.w	r3, r3, #2
 80160cc:	2b00      	cmp	r3, #0
 80160ce:	d103      	bne.n	80160d8 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80160d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80160d2:	f000 fbdd 	bl	8016890 <vPortFree>
 80160d6:	e00a      	b.n	80160ee <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80160d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80160da:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80160de:	f023 0301 	bic.w	r3, r3, #1
 80160e2:	b2da      	uxtb	r2, r3
 80160e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80160e6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80160ea:	e000      	b.n	80160ee <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80160ec:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80160ee:	4b08      	ldr	r3, [pc, #32]	; (8016110 <prvProcessReceivedCommands+0x1c0>)
 80160f0:	681b      	ldr	r3, [r3, #0]
 80160f2:	1d39      	adds	r1, r7, #4
 80160f4:	2200      	movs	r2, #0
 80160f6:	4618      	mov	r0, r3
 80160f8:	f7fd fdcc 	bl	8013c94 <xQueueReceive>
 80160fc:	4603      	mov	r3, r0
 80160fe:	2b00      	cmp	r3, #0
 8016100:	f47f af2a 	bne.w	8015f58 <prvProcessReceivedCommands+0x8>
	}
}
 8016104:	bf00      	nop
 8016106:	bf00      	nop
 8016108:	3730      	adds	r7, #48	; 0x30
 801610a:	46bd      	mov	sp, r7
 801610c:	bd80      	pop	{r7, pc}
 801610e:	bf00      	nop
 8016110:	200034a8 	.word	0x200034a8

08016114 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8016114:	b580      	push	{r7, lr}
 8016116:	b088      	sub	sp, #32
 8016118:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801611a:	e048      	b.n	80161ae <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801611c:	4b2d      	ldr	r3, [pc, #180]	; (80161d4 <prvSwitchTimerLists+0xc0>)
 801611e:	681b      	ldr	r3, [r3, #0]
 8016120:	68db      	ldr	r3, [r3, #12]
 8016122:	681b      	ldr	r3, [r3, #0]
 8016124:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016126:	4b2b      	ldr	r3, [pc, #172]	; (80161d4 <prvSwitchTimerLists+0xc0>)
 8016128:	681b      	ldr	r3, [r3, #0]
 801612a:	68db      	ldr	r3, [r3, #12]
 801612c:	68db      	ldr	r3, [r3, #12]
 801612e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8016130:	68fb      	ldr	r3, [r7, #12]
 8016132:	3304      	adds	r3, #4
 8016134:	4618      	mov	r0, r3
 8016136:	f7fd f9b5 	bl	80134a4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801613a:	68fb      	ldr	r3, [r7, #12]
 801613c:	6a1b      	ldr	r3, [r3, #32]
 801613e:	68f8      	ldr	r0, [r7, #12]
 8016140:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8016142:	68fb      	ldr	r3, [r7, #12]
 8016144:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8016148:	f003 0304 	and.w	r3, r3, #4
 801614c:	2b00      	cmp	r3, #0
 801614e:	d02e      	beq.n	80161ae <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8016150:	68fb      	ldr	r3, [r7, #12]
 8016152:	699b      	ldr	r3, [r3, #24]
 8016154:	693a      	ldr	r2, [r7, #16]
 8016156:	4413      	add	r3, r2
 8016158:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 801615a:	68ba      	ldr	r2, [r7, #8]
 801615c:	693b      	ldr	r3, [r7, #16]
 801615e:	429a      	cmp	r2, r3
 8016160:	d90e      	bls.n	8016180 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8016162:	68fb      	ldr	r3, [r7, #12]
 8016164:	68ba      	ldr	r2, [r7, #8]
 8016166:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8016168:	68fb      	ldr	r3, [r7, #12]
 801616a:	68fa      	ldr	r2, [r7, #12]
 801616c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801616e:	4b19      	ldr	r3, [pc, #100]	; (80161d4 <prvSwitchTimerLists+0xc0>)
 8016170:	681a      	ldr	r2, [r3, #0]
 8016172:	68fb      	ldr	r3, [r7, #12]
 8016174:	3304      	adds	r3, #4
 8016176:	4619      	mov	r1, r3
 8016178:	4610      	mov	r0, r2
 801617a:	f7fd f95a 	bl	8013432 <vListInsert>
 801617e:	e016      	b.n	80161ae <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8016180:	2300      	movs	r3, #0
 8016182:	9300      	str	r3, [sp, #0]
 8016184:	2300      	movs	r3, #0
 8016186:	693a      	ldr	r2, [r7, #16]
 8016188:	2100      	movs	r1, #0
 801618a:	68f8      	ldr	r0, [r7, #12]
 801618c:	f7ff fd60 	bl	8015c50 <xTimerGenericCommand>
 8016190:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8016192:	687b      	ldr	r3, [r7, #4]
 8016194:	2b00      	cmp	r3, #0
 8016196:	d10a      	bne.n	80161ae <prvSwitchTimerLists+0x9a>
	__asm volatile
 8016198:	f04f 0350 	mov.w	r3, #80	; 0x50
 801619c:	f383 8811 	msr	BASEPRI, r3
 80161a0:	f3bf 8f6f 	isb	sy
 80161a4:	f3bf 8f4f 	dsb	sy
 80161a8:	603b      	str	r3, [r7, #0]
}
 80161aa:	bf00      	nop
 80161ac:	e7fe      	b.n	80161ac <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80161ae:	4b09      	ldr	r3, [pc, #36]	; (80161d4 <prvSwitchTimerLists+0xc0>)
 80161b0:	681b      	ldr	r3, [r3, #0]
 80161b2:	681b      	ldr	r3, [r3, #0]
 80161b4:	2b00      	cmp	r3, #0
 80161b6:	d1b1      	bne.n	801611c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80161b8:	4b06      	ldr	r3, [pc, #24]	; (80161d4 <prvSwitchTimerLists+0xc0>)
 80161ba:	681b      	ldr	r3, [r3, #0]
 80161bc:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80161be:	4b06      	ldr	r3, [pc, #24]	; (80161d8 <prvSwitchTimerLists+0xc4>)
 80161c0:	681b      	ldr	r3, [r3, #0]
 80161c2:	4a04      	ldr	r2, [pc, #16]	; (80161d4 <prvSwitchTimerLists+0xc0>)
 80161c4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80161c6:	4a04      	ldr	r2, [pc, #16]	; (80161d8 <prvSwitchTimerLists+0xc4>)
 80161c8:	697b      	ldr	r3, [r7, #20]
 80161ca:	6013      	str	r3, [r2, #0]
}
 80161cc:	bf00      	nop
 80161ce:	3718      	adds	r7, #24
 80161d0:	46bd      	mov	sp, r7
 80161d2:	bd80      	pop	{r7, pc}
 80161d4:	200034a0 	.word	0x200034a0
 80161d8:	200034a4 	.word	0x200034a4

080161dc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80161dc:	b580      	push	{r7, lr}
 80161de:	b082      	sub	sp, #8
 80161e0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80161e2:	f000 f967 	bl	80164b4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80161e6:	4b15      	ldr	r3, [pc, #84]	; (801623c <prvCheckForValidListAndQueue+0x60>)
 80161e8:	681b      	ldr	r3, [r3, #0]
 80161ea:	2b00      	cmp	r3, #0
 80161ec:	d120      	bne.n	8016230 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80161ee:	4814      	ldr	r0, [pc, #80]	; (8016240 <prvCheckForValidListAndQueue+0x64>)
 80161f0:	f7fd f8ce 	bl	8013390 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80161f4:	4813      	ldr	r0, [pc, #76]	; (8016244 <prvCheckForValidListAndQueue+0x68>)
 80161f6:	f7fd f8cb 	bl	8013390 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80161fa:	4b13      	ldr	r3, [pc, #76]	; (8016248 <prvCheckForValidListAndQueue+0x6c>)
 80161fc:	4a10      	ldr	r2, [pc, #64]	; (8016240 <prvCheckForValidListAndQueue+0x64>)
 80161fe:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8016200:	4b12      	ldr	r3, [pc, #72]	; (801624c <prvCheckForValidListAndQueue+0x70>)
 8016202:	4a10      	ldr	r2, [pc, #64]	; (8016244 <prvCheckForValidListAndQueue+0x68>)
 8016204:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8016206:	2300      	movs	r3, #0
 8016208:	9300      	str	r3, [sp, #0]
 801620a:	4b11      	ldr	r3, [pc, #68]	; (8016250 <prvCheckForValidListAndQueue+0x74>)
 801620c:	4a11      	ldr	r2, [pc, #68]	; (8016254 <prvCheckForValidListAndQueue+0x78>)
 801620e:	2110      	movs	r1, #16
 8016210:	200a      	movs	r0, #10
 8016212:	f7fd f9d9 	bl	80135c8 <xQueueGenericCreateStatic>
 8016216:	4603      	mov	r3, r0
 8016218:	4a08      	ldr	r2, [pc, #32]	; (801623c <prvCheckForValidListAndQueue+0x60>)
 801621a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 801621c:	4b07      	ldr	r3, [pc, #28]	; (801623c <prvCheckForValidListAndQueue+0x60>)
 801621e:	681b      	ldr	r3, [r3, #0]
 8016220:	2b00      	cmp	r3, #0
 8016222:	d005      	beq.n	8016230 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8016224:	4b05      	ldr	r3, [pc, #20]	; (801623c <prvCheckForValidListAndQueue+0x60>)
 8016226:	681b      	ldr	r3, [r3, #0]
 8016228:	490b      	ldr	r1, [pc, #44]	; (8016258 <prvCheckForValidListAndQueue+0x7c>)
 801622a:	4618      	mov	r0, r3
 801622c:	f7fe f8ea 	bl	8014404 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8016230:	f000 f970 	bl	8016514 <vPortExitCritical>
}
 8016234:	bf00      	nop
 8016236:	46bd      	mov	sp, r7
 8016238:	bd80      	pop	{r7, pc}
 801623a:	bf00      	nop
 801623c:	200034a8 	.word	0x200034a8
 8016240:	20003478 	.word	0x20003478
 8016244:	2000348c 	.word	0x2000348c
 8016248:	200034a0 	.word	0x200034a0
 801624c:	200034a4 	.word	0x200034a4
 8016250:	20003554 	.word	0x20003554
 8016254:	200034b4 	.word	0x200034b4
 8016258:	0801ab98 	.word	0x0801ab98

0801625c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 801625c:	b480      	push	{r7}
 801625e:	b085      	sub	sp, #20
 8016260:	af00      	add	r7, sp, #0
 8016262:	60f8      	str	r0, [r7, #12]
 8016264:	60b9      	str	r1, [r7, #8]
 8016266:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8016268:	68fb      	ldr	r3, [r7, #12]
 801626a:	3b04      	subs	r3, #4
 801626c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801626e:	68fb      	ldr	r3, [r7, #12]
 8016270:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8016274:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8016276:	68fb      	ldr	r3, [r7, #12]
 8016278:	3b04      	subs	r3, #4
 801627a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 801627c:	68bb      	ldr	r3, [r7, #8]
 801627e:	f023 0201 	bic.w	r2, r3, #1
 8016282:	68fb      	ldr	r3, [r7, #12]
 8016284:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8016286:	68fb      	ldr	r3, [r7, #12]
 8016288:	3b04      	subs	r3, #4
 801628a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 801628c:	4a0c      	ldr	r2, [pc, #48]	; (80162c0 <pxPortInitialiseStack+0x64>)
 801628e:	68fb      	ldr	r3, [r7, #12]
 8016290:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8016292:	68fb      	ldr	r3, [r7, #12]
 8016294:	3b14      	subs	r3, #20
 8016296:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8016298:	687a      	ldr	r2, [r7, #4]
 801629a:	68fb      	ldr	r3, [r7, #12]
 801629c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801629e:	68fb      	ldr	r3, [r7, #12]
 80162a0:	3b04      	subs	r3, #4
 80162a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80162a4:	68fb      	ldr	r3, [r7, #12]
 80162a6:	f06f 0202 	mvn.w	r2, #2
 80162aa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80162ac:	68fb      	ldr	r3, [r7, #12]
 80162ae:	3b20      	subs	r3, #32
 80162b0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80162b2:	68fb      	ldr	r3, [r7, #12]
}
 80162b4:	4618      	mov	r0, r3
 80162b6:	3714      	adds	r7, #20
 80162b8:	46bd      	mov	sp, r7
 80162ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80162be:	4770      	bx	lr
 80162c0:	080162c5 	.word	0x080162c5

080162c4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80162c4:	b480      	push	{r7}
 80162c6:	b085      	sub	sp, #20
 80162c8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80162ca:	2300      	movs	r3, #0
 80162cc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80162ce:	4b12      	ldr	r3, [pc, #72]	; (8016318 <prvTaskExitError+0x54>)
 80162d0:	681b      	ldr	r3, [r3, #0]
 80162d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80162d6:	d00a      	beq.n	80162ee <prvTaskExitError+0x2a>
	__asm volatile
 80162d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80162dc:	f383 8811 	msr	BASEPRI, r3
 80162e0:	f3bf 8f6f 	isb	sy
 80162e4:	f3bf 8f4f 	dsb	sy
 80162e8:	60fb      	str	r3, [r7, #12]
}
 80162ea:	bf00      	nop
 80162ec:	e7fe      	b.n	80162ec <prvTaskExitError+0x28>
	__asm volatile
 80162ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80162f2:	f383 8811 	msr	BASEPRI, r3
 80162f6:	f3bf 8f6f 	isb	sy
 80162fa:	f3bf 8f4f 	dsb	sy
 80162fe:	60bb      	str	r3, [r7, #8]
}
 8016300:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8016302:	bf00      	nop
 8016304:	687b      	ldr	r3, [r7, #4]
 8016306:	2b00      	cmp	r3, #0
 8016308:	d0fc      	beq.n	8016304 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801630a:	bf00      	nop
 801630c:	bf00      	nop
 801630e:	3714      	adds	r7, #20
 8016310:	46bd      	mov	sp, r7
 8016312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016316:	4770      	bx	lr
 8016318:	20000160 	.word	0x20000160
 801631c:	00000000 	.word	0x00000000

08016320 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8016320:	4b07      	ldr	r3, [pc, #28]	; (8016340 <pxCurrentTCBConst2>)
 8016322:	6819      	ldr	r1, [r3, #0]
 8016324:	6808      	ldr	r0, [r1, #0]
 8016326:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801632a:	f380 8809 	msr	PSP, r0
 801632e:	f3bf 8f6f 	isb	sy
 8016332:	f04f 0000 	mov.w	r0, #0
 8016336:	f380 8811 	msr	BASEPRI, r0
 801633a:	4770      	bx	lr
 801633c:	f3af 8000 	nop.w

08016340 <pxCurrentTCBConst2>:
 8016340:	20002f70 	.word	0x20002f70
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8016344:	bf00      	nop
 8016346:	bf00      	nop

08016348 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8016348:	4808      	ldr	r0, [pc, #32]	; (801636c <prvPortStartFirstTask+0x24>)
 801634a:	6800      	ldr	r0, [r0, #0]
 801634c:	6800      	ldr	r0, [r0, #0]
 801634e:	f380 8808 	msr	MSP, r0
 8016352:	f04f 0000 	mov.w	r0, #0
 8016356:	f380 8814 	msr	CONTROL, r0
 801635a:	b662      	cpsie	i
 801635c:	b661      	cpsie	f
 801635e:	f3bf 8f4f 	dsb	sy
 8016362:	f3bf 8f6f 	isb	sy
 8016366:	df00      	svc	0
 8016368:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801636a:	bf00      	nop
 801636c:	e000ed08 	.word	0xe000ed08

08016370 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8016370:	b580      	push	{r7, lr}
 8016372:	b086      	sub	sp, #24
 8016374:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8016376:	4b46      	ldr	r3, [pc, #280]	; (8016490 <xPortStartScheduler+0x120>)
 8016378:	681b      	ldr	r3, [r3, #0]
 801637a:	4a46      	ldr	r2, [pc, #280]	; (8016494 <xPortStartScheduler+0x124>)
 801637c:	4293      	cmp	r3, r2
 801637e:	d10a      	bne.n	8016396 <xPortStartScheduler+0x26>
	__asm volatile
 8016380:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016384:	f383 8811 	msr	BASEPRI, r3
 8016388:	f3bf 8f6f 	isb	sy
 801638c:	f3bf 8f4f 	dsb	sy
 8016390:	613b      	str	r3, [r7, #16]
}
 8016392:	bf00      	nop
 8016394:	e7fe      	b.n	8016394 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8016396:	4b3e      	ldr	r3, [pc, #248]	; (8016490 <xPortStartScheduler+0x120>)
 8016398:	681b      	ldr	r3, [r3, #0]
 801639a:	4a3f      	ldr	r2, [pc, #252]	; (8016498 <xPortStartScheduler+0x128>)
 801639c:	4293      	cmp	r3, r2
 801639e:	d10a      	bne.n	80163b6 <xPortStartScheduler+0x46>
	__asm volatile
 80163a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80163a4:	f383 8811 	msr	BASEPRI, r3
 80163a8:	f3bf 8f6f 	isb	sy
 80163ac:	f3bf 8f4f 	dsb	sy
 80163b0:	60fb      	str	r3, [r7, #12]
}
 80163b2:	bf00      	nop
 80163b4:	e7fe      	b.n	80163b4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80163b6:	4b39      	ldr	r3, [pc, #228]	; (801649c <xPortStartScheduler+0x12c>)
 80163b8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80163ba:	697b      	ldr	r3, [r7, #20]
 80163bc:	781b      	ldrb	r3, [r3, #0]
 80163be:	b2db      	uxtb	r3, r3
 80163c0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80163c2:	697b      	ldr	r3, [r7, #20]
 80163c4:	22ff      	movs	r2, #255	; 0xff
 80163c6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80163c8:	697b      	ldr	r3, [r7, #20]
 80163ca:	781b      	ldrb	r3, [r3, #0]
 80163cc:	b2db      	uxtb	r3, r3
 80163ce:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80163d0:	78fb      	ldrb	r3, [r7, #3]
 80163d2:	b2db      	uxtb	r3, r3
 80163d4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80163d8:	b2da      	uxtb	r2, r3
 80163da:	4b31      	ldr	r3, [pc, #196]	; (80164a0 <xPortStartScheduler+0x130>)
 80163dc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80163de:	4b31      	ldr	r3, [pc, #196]	; (80164a4 <xPortStartScheduler+0x134>)
 80163e0:	2207      	movs	r2, #7
 80163e2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80163e4:	e009      	b.n	80163fa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80163e6:	4b2f      	ldr	r3, [pc, #188]	; (80164a4 <xPortStartScheduler+0x134>)
 80163e8:	681b      	ldr	r3, [r3, #0]
 80163ea:	3b01      	subs	r3, #1
 80163ec:	4a2d      	ldr	r2, [pc, #180]	; (80164a4 <xPortStartScheduler+0x134>)
 80163ee:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80163f0:	78fb      	ldrb	r3, [r7, #3]
 80163f2:	b2db      	uxtb	r3, r3
 80163f4:	005b      	lsls	r3, r3, #1
 80163f6:	b2db      	uxtb	r3, r3
 80163f8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80163fa:	78fb      	ldrb	r3, [r7, #3]
 80163fc:	b2db      	uxtb	r3, r3
 80163fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8016402:	2b80      	cmp	r3, #128	; 0x80
 8016404:	d0ef      	beq.n	80163e6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8016406:	4b27      	ldr	r3, [pc, #156]	; (80164a4 <xPortStartScheduler+0x134>)
 8016408:	681b      	ldr	r3, [r3, #0]
 801640a:	f1c3 0307 	rsb	r3, r3, #7
 801640e:	2b04      	cmp	r3, #4
 8016410:	d00a      	beq.n	8016428 <xPortStartScheduler+0xb8>
	__asm volatile
 8016412:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016416:	f383 8811 	msr	BASEPRI, r3
 801641a:	f3bf 8f6f 	isb	sy
 801641e:	f3bf 8f4f 	dsb	sy
 8016422:	60bb      	str	r3, [r7, #8]
}
 8016424:	bf00      	nop
 8016426:	e7fe      	b.n	8016426 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8016428:	4b1e      	ldr	r3, [pc, #120]	; (80164a4 <xPortStartScheduler+0x134>)
 801642a:	681b      	ldr	r3, [r3, #0]
 801642c:	021b      	lsls	r3, r3, #8
 801642e:	4a1d      	ldr	r2, [pc, #116]	; (80164a4 <xPortStartScheduler+0x134>)
 8016430:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8016432:	4b1c      	ldr	r3, [pc, #112]	; (80164a4 <xPortStartScheduler+0x134>)
 8016434:	681b      	ldr	r3, [r3, #0]
 8016436:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801643a:	4a1a      	ldr	r2, [pc, #104]	; (80164a4 <xPortStartScheduler+0x134>)
 801643c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 801643e:	687b      	ldr	r3, [r7, #4]
 8016440:	b2da      	uxtb	r2, r3
 8016442:	697b      	ldr	r3, [r7, #20]
 8016444:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8016446:	4b18      	ldr	r3, [pc, #96]	; (80164a8 <xPortStartScheduler+0x138>)
 8016448:	681b      	ldr	r3, [r3, #0]
 801644a:	4a17      	ldr	r2, [pc, #92]	; (80164a8 <xPortStartScheduler+0x138>)
 801644c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8016450:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8016452:	4b15      	ldr	r3, [pc, #84]	; (80164a8 <xPortStartScheduler+0x138>)
 8016454:	681b      	ldr	r3, [r3, #0]
 8016456:	4a14      	ldr	r2, [pc, #80]	; (80164a8 <xPortStartScheduler+0x138>)
 8016458:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 801645c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 801645e:	f000 f8dd 	bl	801661c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8016462:	4b12      	ldr	r3, [pc, #72]	; (80164ac <xPortStartScheduler+0x13c>)
 8016464:	2200      	movs	r2, #0
 8016466:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8016468:	f000 f8fc 	bl	8016664 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 801646c:	4b10      	ldr	r3, [pc, #64]	; (80164b0 <xPortStartScheduler+0x140>)
 801646e:	681b      	ldr	r3, [r3, #0]
 8016470:	4a0f      	ldr	r2, [pc, #60]	; (80164b0 <xPortStartScheduler+0x140>)
 8016472:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8016476:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8016478:	f7ff ff66 	bl	8016348 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 801647c:	f7fe fd1a 	bl	8014eb4 <vTaskSwitchContext>
	prvTaskExitError();
 8016480:	f7ff ff20 	bl	80162c4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8016484:	2300      	movs	r3, #0
}
 8016486:	4618      	mov	r0, r3
 8016488:	3718      	adds	r7, #24
 801648a:	46bd      	mov	sp, r7
 801648c:	bd80      	pop	{r7, pc}
 801648e:	bf00      	nop
 8016490:	e000ed00 	.word	0xe000ed00
 8016494:	410fc271 	.word	0x410fc271
 8016498:	410fc270 	.word	0x410fc270
 801649c:	e000e400 	.word	0xe000e400
 80164a0:	200035a4 	.word	0x200035a4
 80164a4:	200035a8 	.word	0x200035a8
 80164a8:	e000ed20 	.word	0xe000ed20
 80164ac:	20000160 	.word	0x20000160
 80164b0:	e000ef34 	.word	0xe000ef34

080164b4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80164b4:	b480      	push	{r7}
 80164b6:	b083      	sub	sp, #12
 80164b8:	af00      	add	r7, sp, #0
	__asm volatile
 80164ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80164be:	f383 8811 	msr	BASEPRI, r3
 80164c2:	f3bf 8f6f 	isb	sy
 80164c6:	f3bf 8f4f 	dsb	sy
 80164ca:	607b      	str	r3, [r7, #4]
}
 80164cc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80164ce:	4b0f      	ldr	r3, [pc, #60]	; (801650c <vPortEnterCritical+0x58>)
 80164d0:	681b      	ldr	r3, [r3, #0]
 80164d2:	3301      	adds	r3, #1
 80164d4:	4a0d      	ldr	r2, [pc, #52]	; (801650c <vPortEnterCritical+0x58>)
 80164d6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80164d8:	4b0c      	ldr	r3, [pc, #48]	; (801650c <vPortEnterCritical+0x58>)
 80164da:	681b      	ldr	r3, [r3, #0]
 80164dc:	2b01      	cmp	r3, #1
 80164de:	d10f      	bne.n	8016500 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80164e0:	4b0b      	ldr	r3, [pc, #44]	; (8016510 <vPortEnterCritical+0x5c>)
 80164e2:	681b      	ldr	r3, [r3, #0]
 80164e4:	b2db      	uxtb	r3, r3
 80164e6:	2b00      	cmp	r3, #0
 80164e8:	d00a      	beq.n	8016500 <vPortEnterCritical+0x4c>
	__asm volatile
 80164ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80164ee:	f383 8811 	msr	BASEPRI, r3
 80164f2:	f3bf 8f6f 	isb	sy
 80164f6:	f3bf 8f4f 	dsb	sy
 80164fa:	603b      	str	r3, [r7, #0]
}
 80164fc:	bf00      	nop
 80164fe:	e7fe      	b.n	80164fe <vPortEnterCritical+0x4a>
	}
}
 8016500:	bf00      	nop
 8016502:	370c      	adds	r7, #12
 8016504:	46bd      	mov	sp, r7
 8016506:	f85d 7b04 	ldr.w	r7, [sp], #4
 801650a:	4770      	bx	lr
 801650c:	20000160 	.word	0x20000160
 8016510:	e000ed04 	.word	0xe000ed04

08016514 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8016514:	b480      	push	{r7}
 8016516:	b083      	sub	sp, #12
 8016518:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801651a:	4b12      	ldr	r3, [pc, #72]	; (8016564 <vPortExitCritical+0x50>)
 801651c:	681b      	ldr	r3, [r3, #0]
 801651e:	2b00      	cmp	r3, #0
 8016520:	d10a      	bne.n	8016538 <vPortExitCritical+0x24>
	__asm volatile
 8016522:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016526:	f383 8811 	msr	BASEPRI, r3
 801652a:	f3bf 8f6f 	isb	sy
 801652e:	f3bf 8f4f 	dsb	sy
 8016532:	607b      	str	r3, [r7, #4]
}
 8016534:	bf00      	nop
 8016536:	e7fe      	b.n	8016536 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8016538:	4b0a      	ldr	r3, [pc, #40]	; (8016564 <vPortExitCritical+0x50>)
 801653a:	681b      	ldr	r3, [r3, #0]
 801653c:	3b01      	subs	r3, #1
 801653e:	4a09      	ldr	r2, [pc, #36]	; (8016564 <vPortExitCritical+0x50>)
 8016540:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8016542:	4b08      	ldr	r3, [pc, #32]	; (8016564 <vPortExitCritical+0x50>)
 8016544:	681b      	ldr	r3, [r3, #0]
 8016546:	2b00      	cmp	r3, #0
 8016548:	d105      	bne.n	8016556 <vPortExitCritical+0x42>
 801654a:	2300      	movs	r3, #0
 801654c:	603b      	str	r3, [r7, #0]
	__asm volatile
 801654e:	683b      	ldr	r3, [r7, #0]
 8016550:	f383 8811 	msr	BASEPRI, r3
}
 8016554:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8016556:	bf00      	nop
 8016558:	370c      	adds	r7, #12
 801655a:	46bd      	mov	sp, r7
 801655c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016560:	4770      	bx	lr
 8016562:	bf00      	nop
 8016564:	20000160 	.word	0x20000160
	...

08016570 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8016570:	f3ef 8009 	mrs	r0, PSP
 8016574:	f3bf 8f6f 	isb	sy
 8016578:	4b15      	ldr	r3, [pc, #84]	; (80165d0 <pxCurrentTCBConst>)
 801657a:	681a      	ldr	r2, [r3, #0]
 801657c:	f01e 0f10 	tst.w	lr, #16
 8016580:	bf08      	it	eq
 8016582:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8016586:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801658a:	6010      	str	r0, [r2, #0]
 801658c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8016590:	f04f 0050 	mov.w	r0, #80	; 0x50
 8016594:	f380 8811 	msr	BASEPRI, r0
 8016598:	f3bf 8f4f 	dsb	sy
 801659c:	f3bf 8f6f 	isb	sy
 80165a0:	f7fe fc88 	bl	8014eb4 <vTaskSwitchContext>
 80165a4:	f04f 0000 	mov.w	r0, #0
 80165a8:	f380 8811 	msr	BASEPRI, r0
 80165ac:	bc09      	pop	{r0, r3}
 80165ae:	6819      	ldr	r1, [r3, #0]
 80165b0:	6808      	ldr	r0, [r1, #0]
 80165b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80165b6:	f01e 0f10 	tst.w	lr, #16
 80165ba:	bf08      	it	eq
 80165bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80165c0:	f380 8809 	msr	PSP, r0
 80165c4:	f3bf 8f6f 	isb	sy
 80165c8:	4770      	bx	lr
 80165ca:	bf00      	nop
 80165cc:	f3af 8000 	nop.w

080165d0 <pxCurrentTCBConst>:
 80165d0:	20002f70 	.word	0x20002f70
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80165d4:	bf00      	nop
 80165d6:	bf00      	nop

080165d8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80165d8:	b580      	push	{r7, lr}
 80165da:	b082      	sub	sp, #8
 80165dc:	af00      	add	r7, sp, #0
	__asm volatile
 80165de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80165e2:	f383 8811 	msr	BASEPRI, r3
 80165e6:	f3bf 8f6f 	isb	sy
 80165ea:	f3bf 8f4f 	dsb	sy
 80165ee:	607b      	str	r3, [r7, #4]
}
 80165f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80165f2:	f7fe fba5 	bl	8014d40 <xTaskIncrementTick>
 80165f6:	4603      	mov	r3, r0
 80165f8:	2b00      	cmp	r3, #0
 80165fa:	d003      	beq.n	8016604 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80165fc:	4b06      	ldr	r3, [pc, #24]	; (8016618 <xPortSysTickHandler+0x40>)
 80165fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016602:	601a      	str	r2, [r3, #0]
 8016604:	2300      	movs	r3, #0
 8016606:	603b      	str	r3, [r7, #0]
	__asm volatile
 8016608:	683b      	ldr	r3, [r7, #0]
 801660a:	f383 8811 	msr	BASEPRI, r3
}
 801660e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8016610:	bf00      	nop
 8016612:	3708      	adds	r7, #8
 8016614:	46bd      	mov	sp, r7
 8016616:	bd80      	pop	{r7, pc}
 8016618:	e000ed04 	.word	0xe000ed04

0801661c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801661c:	b480      	push	{r7}
 801661e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8016620:	4b0b      	ldr	r3, [pc, #44]	; (8016650 <vPortSetupTimerInterrupt+0x34>)
 8016622:	2200      	movs	r2, #0
 8016624:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8016626:	4b0b      	ldr	r3, [pc, #44]	; (8016654 <vPortSetupTimerInterrupt+0x38>)
 8016628:	2200      	movs	r2, #0
 801662a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801662c:	4b0a      	ldr	r3, [pc, #40]	; (8016658 <vPortSetupTimerInterrupt+0x3c>)
 801662e:	681b      	ldr	r3, [r3, #0]
 8016630:	4a0a      	ldr	r2, [pc, #40]	; (801665c <vPortSetupTimerInterrupt+0x40>)
 8016632:	fba2 2303 	umull	r2, r3, r2, r3
 8016636:	099b      	lsrs	r3, r3, #6
 8016638:	4a09      	ldr	r2, [pc, #36]	; (8016660 <vPortSetupTimerInterrupt+0x44>)
 801663a:	3b01      	subs	r3, #1
 801663c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801663e:	4b04      	ldr	r3, [pc, #16]	; (8016650 <vPortSetupTimerInterrupt+0x34>)
 8016640:	2207      	movs	r2, #7
 8016642:	601a      	str	r2, [r3, #0]
}
 8016644:	bf00      	nop
 8016646:	46bd      	mov	sp, r7
 8016648:	f85d 7b04 	ldr.w	r7, [sp], #4
 801664c:	4770      	bx	lr
 801664e:	bf00      	nop
 8016650:	e000e010 	.word	0xe000e010
 8016654:	e000e018 	.word	0xe000e018
 8016658:	20000030 	.word	0x20000030
 801665c:	10624dd3 	.word	0x10624dd3
 8016660:	e000e014 	.word	0xe000e014

08016664 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8016664:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8016674 <vPortEnableVFP+0x10>
 8016668:	6801      	ldr	r1, [r0, #0]
 801666a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 801666e:	6001      	str	r1, [r0, #0]
 8016670:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8016672:	bf00      	nop
 8016674:	e000ed88 	.word	0xe000ed88

08016678 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8016678:	b480      	push	{r7}
 801667a:	b085      	sub	sp, #20
 801667c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801667e:	f3ef 8305 	mrs	r3, IPSR
 8016682:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8016684:	68fb      	ldr	r3, [r7, #12]
 8016686:	2b0f      	cmp	r3, #15
 8016688:	d914      	bls.n	80166b4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801668a:	4a17      	ldr	r2, [pc, #92]	; (80166e8 <vPortValidateInterruptPriority+0x70>)
 801668c:	68fb      	ldr	r3, [r7, #12]
 801668e:	4413      	add	r3, r2
 8016690:	781b      	ldrb	r3, [r3, #0]
 8016692:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8016694:	4b15      	ldr	r3, [pc, #84]	; (80166ec <vPortValidateInterruptPriority+0x74>)
 8016696:	781b      	ldrb	r3, [r3, #0]
 8016698:	7afa      	ldrb	r2, [r7, #11]
 801669a:	429a      	cmp	r2, r3
 801669c:	d20a      	bcs.n	80166b4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 801669e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80166a2:	f383 8811 	msr	BASEPRI, r3
 80166a6:	f3bf 8f6f 	isb	sy
 80166aa:	f3bf 8f4f 	dsb	sy
 80166ae:	607b      	str	r3, [r7, #4]
}
 80166b0:	bf00      	nop
 80166b2:	e7fe      	b.n	80166b2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80166b4:	4b0e      	ldr	r3, [pc, #56]	; (80166f0 <vPortValidateInterruptPriority+0x78>)
 80166b6:	681b      	ldr	r3, [r3, #0]
 80166b8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80166bc:	4b0d      	ldr	r3, [pc, #52]	; (80166f4 <vPortValidateInterruptPriority+0x7c>)
 80166be:	681b      	ldr	r3, [r3, #0]
 80166c0:	429a      	cmp	r2, r3
 80166c2:	d90a      	bls.n	80166da <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80166c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80166c8:	f383 8811 	msr	BASEPRI, r3
 80166cc:	f3bf 8f6f 	isb	sy
 80166d0:	f3bf 8f4f 	dsb	sy
 80166d4:	603b      	str	r3, [r7, #0]
}
 80166d6:	bf00      	nop
 80166d8:	e7fe      	b.n	80166d8 <vPortValidateInterruptPriority+0x60>
	}
 80166da:	bf00      	nop
 80166dc:	3714      	adds	r7, #20
 80166de:	46bd      	mov	sp, r7
 80166e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166e4:	4770      	bx	lr
 80166e6:	bf00      	nop
 80166e8:	e000e3f0 	.word	0xe000e3f0
 80166ec:	200035a4 	.word	0x200035a4
 80166f0:	e000ed0c 	.word	0xe000ed0c
 80166f4:	200035a8 	.word	0x200035a8

080166f8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80166f8:	b580      	push	{r7, lr}
 80166fa:	b08a      	sub	sp, #40	; 0x28
 80166fc:	af00      	add	r7, sp, #0
 80166fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8016700:	2300      	movs	r3, #0
 8016702:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8016704:	f7fe f9d0 	bl	8014aa8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8016708:	4b5b      	ldr	r3, [pc, #364]	; (8016878 <pvPortMalloc+0x180>)
 801670a:	681b      	ldr	r3, [r3, #0]
 801670c:	2b00      	cmp	r3, #0
 801670e:	d101      	bne.n	8016714 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8016710:	f000 f92c 	bl	801696c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8016714:	4b59      	ldr	r3, [pc, #356]	; (801687c <pvPortMalloc+0x184>)
 8016716:	681a      	ldr	r2, [r3, #0]
 8016718:	687b      	ldr	r3, [r7, #4]
 801671a:	4013      	ands	r3, r2
 801671c:	2b00      	cmp	r3, #0
 801671e:	f040 8093 	bne.w	8016848 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8016722:	687b      	ldr	r3, [r7, #4]
 8016724:	2b00      	cmp	r3, #0
 8016726:	d01d      	beq.n	8016764 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8016728:	2208      	movs	r2, #8
 801672a:	687b      	ldr	r3, [r7, #4]
 801672c:	4413      	add	r3, r2
 801672e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8016730:	687b      	ldr	r3, [r7, #4]
 8016732:	f003 0307 	and.w	r3, r3, #7
 8016736:	2b00      	cmp	r3, #0
 8016738:	d014      	beq.n	8016764 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801673a:	687b      	ldr	r3, [r7, #4]
 801673c:	f023 0307 	bic.w	r3, r3, #7
 8016740:	3308      	adds	r3, #8
 8016742:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8016744:	687b      	ldr	r3, [r7, #4]
 8016746:	f003 0307 	and.w	r3, r3, #7
 801674a:	2b00      	cmp	r3, #0
 801674c:	d00a      	beq.n	8016764 <pvPortMalloc+0x6c>
	__asm volatile
 801674e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016752:	f383 8811 	msr	BASEPRI, r3
 8016756:	f3bf 8f6f 	isb	sy
 801675a:	f3bf 8f4f 	dsb	sy
 801675e:	617b      	str	r3, [r7, #20]
}
 8016760:	bf00      	nop
 8016762:	e7fe      	b.n	8016762 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8016764:	687b      	ldr	r3, [r7, #4]
 8016766:	2b00      	cmp	r3, #0
 8016768:	d06e      	beq.n	8016848 <pvPortMalloc+0x150>
 801676a:	4b45      	ldr	r3, [pc, #276]	; (8016880 <pvPortMalloc+0x188>)
 801676c:	681b      	ldr	r3, [r3, #0]
 801676e:	687a      	ldr	r2, [r7, #4]
 8016770:	429a      	cmp	r2, r3
 8016772:	d869      	bhi.n	8016848 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8016774:	4b43      	ldr	r3, [pc, #268]	; (8016884 <pvPortMalloc+0x18c>)
 8016776:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8016778:	4b42      	ldr	r3, [pc, #264]	; (8016884 <pvPortMalloc+0x18c>)
 801677a:	681b      	ldr	r3, [r3, #0]
 801677c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801677e:	e004      	b.n	801678a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8016780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016782:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8016784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016786:	681b      	ldr	r3, [r3, #0]
 8016788:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801678a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801678c:	685b      	ldr	r3, [r3, #4]
 801678e:	687a      	ldr	r2, [r7, #4]
 8016790:	429a      	cmp	r2, r3
 8016792:	d903      	bls.n	801679c <pvPortMalloc+0xa4>
 8016794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016796:	681b      	ldr	r3, [r3, #0]
 8016798:	2b00      	cmp	r3, #0
 801679a:	d1f1      	bne.n	8016780 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 801679c:	4b36      	ldr	r3, [pc, #216]	; (8016878 <pvPortMalloc+0x180>)
 801679e:	681b      	ldr	r3, [r3, #0]
 80167a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80167a2:	429a      	cmp	r2, r3
 80167a4:	d050      	beq.n	8016848 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80167a6:	6a3b      	ldr	r3, [r7, #32]
 80167a8:	681b      	ldr	r3, [r3, #0]
 80167aa:	2208      	movs	r2, #8
 80167ac:	4413      	add	r3, r2
 80167ae:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80167b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80167b2:	681a      	ldr	r2, [r3, #0]
 80167b4:	6a3b      	ldr	r3, [r7, #32]
 80167b6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80167b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80167ba:	685a      	ldr	r2, [r3, #4]
 80167bc:	687b      	ldr	r3, [r7, #4]
 80167be:	1ad2      	subs	r2, r2, r3
 80167c0:	2308      	movs	r3, #8
 80167c2:	005b      	lsls	r3, r3, #1
 80167c4:	429a      	cmp	r2, r3
 80167c6:	d91f      	bls.n	8016808 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80167c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80167ca:	687b      	ldr	r3, [r7, #4]
 80167cc:	4413      	add	r3, r2
 80167ce:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80167d0:	69bb      	ldr	r3, [r7, #24]
 80167d2:	f003 0307 	and.w	r3, r3, #7
 80167d6:	2b00      	cmp	r3, #0
 80167d8:	d00a      	beq.n	80167f0 <pvPortMalloc+0xf8>
	__asm volatile
 80167da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80167de:	f383 8811 	msr	BASEPRI, r3
 80167e2:	f3bf 8f6f 	isb	sy
 80167e6:	f3bf 8f4f 	dsb	sy
 80167ea:	613b      	str	r3, [r7, #16]
}
 80167ec:	bf00      	nop
 80167ee:	e7fe      	b.n	80167ee <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80167f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80167f2:	685a      	ldr	r2, [r3, #4]
 80167f4:	687b      	ldr	r3, [r7, #4]
 80167f6:	1ad2      	subs	r2, r2, r3
 80167f8:	69bb      	ldr	r3, [r7, #24]
 80167fa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80167fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80167fe:	687a      	ldr	r2, [r7, #4]
 8016800:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8016802:	69b8      	ldr	r0, [r7, #24]
 8016804:	f000 f914 	bl	8016a30 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8016808:	4b1d      	ldr	r3, [pc, #116]	; (8016880 <pvPortMalloc+0x188>)
 801680a:	681a      	ldr	r2, [r3, #0]
 801680c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801680e:	685b      	ldr	r3, [r3, #4]
 8016810:	1ad3      	subs	r3, r2, r3
 8016812:	4a1b      	ldr	r2, [pc, #108]	; (8016880 <pvPortMalloc+0x188>)
 8016814:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8016816:	4b1a      	ldr	r3, [pc, #104]	; (8016880 <pvPortMalloc+0x188>)
 8016818:	681a      	ldr	r2, [r3, #0]
 801681a:	4b1b      	ldr	r3, [pc, #108]	; (8016888 <pvPortMalloc+0x190>)
 801681c:	681b      	ldr	r3, [r3, #0]
 801681e:	429a      	cmp	r2, r3
 8016820:	d203      	bcs.n	801682a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8016822:	4b17      	ldr	r3, [pc, #92]	; (8016880 <pvPortMalloc+0x188>)
 8016824:	681b      	ldr	r3, [r3, #0]
 8016826:	4a18      	ldr	r2, [pc, #96]	; (8016888 <pvPortMalloc+0x190>)
 8016828:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 801682a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801682c:	685a      	ldr	r2, [r3, #4]
 801682e:	4b13      	ldr	r3, [pc, #76]	; (801687c <pvPortMalloc+0x184>)
 8016830:	681b      	ldr	r3, [r3, #0]
 8016832:	431a      	orrs	r2, r3
 8016834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016836:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8016838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801683a:	2200      	movs	r2, #0
 801683c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 801683e:	4b13      	ldr	r3, [pc, #76]	; (801688c <pvPortMalloc+0x194>)
 8016840:	681b      	ldr	r3, [r3, #0]
 8016842:	3301      	adds	r3, #1
 8016844:	4a11      	ldr	r2, [pc, #68]	; (801688c <pvPortMalloc+0x194>)
 8016846:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8016848:	f7fe f93c 	bl	8014ac4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 801684c:	69fb      	ldr	r3, [r7, #28]
 801684e:	f003 0307 	and.w	r3, r3, #7
 8016852:	2b00      	cmp	r3, #0
 8016854:	d00a      	beq.n	801686c <pvPortMalloc+0x174>
	__asm volatile
 8016856:	f04f 0350 	mov.w	r3, #80	; 0x50
 801685a:	f383 8811 	msr	BASEPRI, r3
 801685e:	f3bf 8f6f 	isb	sy
 8016862:	f3bf 8f4f 	dsb	sy
 8016866:	60fb      	str	r3, [r7, #12]
}
 8016868:	bf00      	nop
 801686a:	e7fe      	b.n	801686a <pvPortMalloc+0x172>
	return pvReturn;
 801686c:	69fb      	ldr	r3, [r7, #28]
}
 801686e:	4618      	mov	r0, r3
 8016870:	3728      	adds	r7, #40	; 0x28
 8016872:	46bd      	mov	sp, r7
 8016874:	bd80      	pop	{r7, pc}
 8016876:	bf00      	nop
 8016878:	20007434 	.word	0x20007434
 801687c:	20007448 	.word	0x20007448
 8016880:	20007438 	.word	0x20007438
 8016884:	2000742c 	.word	0x2000742c
 8016888:	2000743c 	.word	0x2000743c
 801688c:	20007440 	.word	0x20007440

08016890 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8016890:	b580      	push	{r7, lr}
 8016892:	b086      	sub	sp, #24
 8016894:	af00      	add	r7, sp, #0
 8016896:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8016898:	687b      	ldr	r3, [r7, #4]
 801689a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 801689c:	687b      	ldr	r3, [r7, #4]
 801689e:	2b00      	cmp	r3, #0
 80168a0:	d04d      	beq.n	801693e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80168a2:	2308      	movs	r3, #8
 80168a4:	425b      	negs	r3, r3
 80168a6:	697a      	ldr	r2, [r7, #20]
 80168a8:	4413      	add	r3, r2
 80168aa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80168ac:	697b      	ldr	r3, [r7, #20]
 80168ae:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80168b0:	693b      	ldr	r3, [r7, #16]
 80168b2:	685a      	ldr	r2, [r3, #4]
 80168b4:	4b24      	ldr	r3, [pc, #144]	; (8016948 <vPortFree+0xb8>)
 80168b6:	681b      	ldr	r3, [r3, #0]
 80168b8:	4013      	ands	r3, r2
 80168ba:	2b00      	cmp	r3, #0
 80168bc:	d10a      	bne.n	80168d4 <vPortFree+0x44>
	__asm volatile
 80168be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80168c2:	f383 8811 	msr	BASEPRI, r3
 80168c6:	f3bf 8f6f 	isb	sy
 80168ca:	f3bf 8f4f 	dsb	sy
 80168ce:	60fb      	str	r3, [r7, #12]
}
 80168d0:	bf00      	nop
 80168d2:	e7fe      	b.n	80168d2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80168d4:	693b      	ldr	r3, [r7, #16]
 80168d6:	681b      	ldr	r3, [r3, #0]
 80168d8:	2b00      	cmp	r3, #0
 80168da:	d00a      	beq.n	80168f2 <vPortFree+0x62>
	__asm volatile
 80168dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80168e0:	f383 8811 	msr	BASEPRI, r3
 80168e4:	f3bf 8f6f 	isb	sy
 80168e8:	f3bf 8f4f 	dsb	sy
 80168ec:	60bb      	str	r3, [r7, #8]
}
 80168ee:	bf00      	nop
 80168f0:	e7fe      	b.n	80168f0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80168f2:	693b      	ldr	r3, [r7, #16]
 80168f4:	685a      	ldr	r2, [r3, #4]
 80168f6:	4b14      	ldr	r3, [pc, #80]	; (8016948 <vPortFree+0xb8>)
 80168f8:	681b      	ldr	r3, [r3, #0]
 80168fa:	4013      	ands	r3, r2
 80168fc:	2b00      	cmp	r3, #0
 80168fe:	d01e      	beq.n	801693e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8016900:	693b      	ldr	r3, [r7, #16]
 8016902:	681b      	ldr	r3, [r3, #0]
 8016904:	2b00      	cmp	r3, #0
 8016906:	d11a      	bne.n	801693e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8016908:	693b      	ldr	r3, [r7, #16]
 801690a:	685a      	ldr	r2, [r3, #4]
 801690c:	4b0e      	ldr	r3, [pc, #56]	; (8016948 <vPortFree+0xb8>)
 801690e:	681b      	ldr	r3, [r3, #0]
 8016910:	43db      	mvns	r3, r3
 8016912:	401a      	ands	r2, r3
 8016914:	693b      	ldr	r3, [r7, #16]
 8016916:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8016918:	f7fe f8c6 	bl	8014aa8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 801691c:	693b      	ldr	r3, [r7, #16]
 801691e:	685a      	ldr	r2, [r3, #4]
 8016920:	4b0a      	ldr	r3, [pc, #40]	; (801694c <vPortFree+0xbc>)
 8016922:	681b      	ldr	r3, [r3, #0]
 8016924:	4413      	add	r3, r2
 8016926:	4a09      	ldr	r2, [pc, #36]	; (801694c <vPortFree+0xbc>)
 8016928:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 801692a:	6938      	ldr	r0, [r7, #16]
 801692c:	f000 f880 	bl	8016a30 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8016930:	4b07      	ldr	r3, [pc, #28]	; (8016950 <vPortFree+0xc0>)
 8016932:	681b      	ldr	r3, [r3, #0]
 8016934:	3301      	adds	r3, #1
 8016936:	4a06      	ldr	r2, [pc, #24]	; (8016950 <vPortFree+0xc0>)
 8016938:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 801693a:	f7fe f8c3 	bl	8014ac4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801693e:	bf00      	nop
 8016940:	3718      	adds	r7, #24
 8016942:	46bd      	mov	sp, r7
 8016944:	bd80      	pop	{r7, pc}
 8016946:	bf00      	nop
 8016948:	20007448 	.word	0x20007448
 801694c:	20007438 	.word	0x20007438
 8016950:	20007444 	.word	0x20007444

08016954 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 8016954:	b480      	push	{r7}
 8016956:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 8016958:	4b03      	ldr	r3, [pc, #12]	; (8016968 <xPortGetFreeHeapSize+0x14>)
 801695a:	681b      	ldr	r3, [r3, #0]
}
 801695c:	4618      	mov	r0, r3
 801695e:	46bd      	mov	sp, r7
 8016960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016964:	4770      	bx	lr
 8016966:	bf00      	nop
 8016968:	20007438 	.word	0x20007438

0801696c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 801696c:	b480      	push	{r7}
 801696e:	b085      	sub	sp, #20
 8016970:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8016972:	f44f 537a 	mov.w	r3, #16000	; 0x3e80
 8016976:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8016978:	4b27      	ldr	r3, [pc, #156]	; (8016a18 <prvHeapInit+0xac>)
 801697a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 801697c:	68fb      	ldr	r3, [r7, #12]
 801697e:	f003 0307 	and.w	r3, r3, #7
 8016982:	2b00      	cmp	r3, #0
 8016984:	d00c      	beq.n	80169a0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8016986:	68fb      	ldr	r3, [r7, #12]
 8016988:	3307      	adds	r3, #7
 801698a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 801698c:	68fb      	ldr	r3, [r7, #12]
 801698e:	f023 0307 	bic.w	r3, r3, #7
 8016992:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8016994:	68ba      	ldr	r2, [r7, #8]
 8016996:	68fb      	ldr	r3, [r7, #12]
 8016998:	1ad3      	subs	r3, r2, r3
 801699a:	4a1f      	ldr	r2, [pc, #124]	; (8016a18 <prvHeapInit+0xac>)
 801699c:	4413      	add	r3, r2
 801699e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80169a0:	68fb      	ldr	r3, [r7, #12]
 80169a2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80169a4:	4a1d      	ldr	r2, [pc, #116]	; (8016a1c <prvHeapInit+0xb0>)
 80169a6:	687b      	ldr	r3, [r7, #4]
 80169a8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80169aa:	4b1c      	ldr	r3, [pc, #112]	; (8016a1c <prvHeapInit+0xb0>)
 80169ac:	2200      	movs	r2, #0
 80169ae:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80169b0:	687b      	ldr	r3, [r7, #4]
 80169b2:	68ba      	ldr	r2, [r7, #8]
 80169b4:	4413      	add	r3, r2
 80169b6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80169b8:	2208      	movs	r2, #8
 80169ba:	68fb      	ldr	r3, [r7, #12]
 80169bc:	1a9b      	subs	r3, r3, r2
 80169be:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80169c0:	68fb      	ldr	r3, [r7, #12]
 80169c2:	f023 0307 	bic.w	r3, r3, #7
 80169c6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80169c8:	68fb      	ldr	r3, [r7, #12]
 80169ca:	4a15      	ldr	r2, [pc, #84]	; (8016a20 <prvHeapInit+0xb4>)
 80169cc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80169ce:	4b14      	ldr	r3, [pc, #80]	; (8016a20 <prvHeapInit+0xb4>)
 80169d0:	681b      	ldr	r3, [r3, #0]
 80169d2:	2200      	movs	r2, #0
 80169d4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80169d6:	4b12      	ldr	r3, [pc, #72]	; (8016a20 <prvHeapInit+0xb4>)
 80169d8:	681b      	ldr	r3, [r3, #0]
 80169da:	2200      	movs	r2, #0
 80169dc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80169de:	687b      	ldr	r3, [r7, #4]
 80169e0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80169e2:	683b      	ldr	r3, [r7, #0]
 80169e4:	68fa      	ldr	r2, [r7, #12]
 80169e6:	1ad2      	subs	r2, r2, r3
 80169e8:	683b      	ldr	r3, [r7, #0]
 80169ea:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80169ec:	4b0c      	ldr	r3, [pc, #48]	; (8016a20 <prvHeapInit+0xb4>)
 80169ee:	681a      	ldr	r2, [r3, #0]
 80169f0:	683b      	ldr	r3, [r7, #0]
 80169f2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80169f4:	683b      	ldr	r3, [r7, #0]
 80169f6:	685b      	ldr	r3, [r3, #4]
 80169f8:	4a0a      	ldr	r2, [pc, #40]	; (8016a24 <prvHeapInit+0xb8>)
 80169fa:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80169fc:	683b      	ldr	r3, [r7, #0]
 80169fe:	685b      	ldr	r3, [r3, #4]
 8016a00:	4a09      	ldr	r2, [pc, #36]	; (8016a28 <prvHeapInit+0xbc>)
 8016a02:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8016a04:	4b09      	ldr	r3, [pc, #36]	; (8016a2c <prvHeapInit+0xc0>)
 8016a06:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8016a0a:	601a      	str	r2, [r3, #0]
}
 8016a0c:	bf00      	nop
 8016a0e:	3714      	adds	r7, #20
 8016a10:	46bd      	mov	sp, r7
 8016a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a16:	4770      	bx	lr
 8016a18:	200035ac 	.word	0x200035ac
 8016a1c:	2000742c 	.word	0x2000742c
 8016a20:	20007434 	.word	0x20007434
 8016a24:	2000743c 	.word	0x2000743c
 8016a28:	20007438 	.word	0x20007438
 8016a2c:	20007448 	.word	0x20007448

08016a30 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8016a30:	b480      	push	{r7}
 8016a32:	b085      	sub	sp, #20
 8016a34:	af00      	add	r7, sp, #0
 8016a36:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8016a38:	4b28      	ldr	r3, [pc, #160]	; (8016adc <prvInsertBlockIntoFreeList+0xac>)
 8016a3a:	60fb      	str	r3, [r7, #12]
 8016a3c:	e002      	b.n	8016a44 <prvInsertBlockIntoFreeList+0x14>
 8016a3e:	68fb      	ldr	r3, [r7, #12]
 8016a40:	681b      	ldr	r3, [r3, #0]
 8016a42:	60fb      	str	r3, [r7, #12]
 8016a44:	68fb      	ldr	r3, [r7, #12]
 8016a46:	681b      	ldr	r3, [r3, #0]
 8016a48:	687a      	ldr	r2, [r7, #4]
 8016a4a:	429a      	cmp	r2, r3
 8016a4c:	d8f7      	bhi.n	8016a3e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8016a4e:	68fb      	ldr	r3, [r7, #12]
 8016a50:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8016a52:	68fb      	ldr	r3, [r7, #12]
 8016a54:	685b      	ldr	r3, [r3, #4]
 8016a56:	68ba      	ldr	r2, [r7, #8]
 8016a58:	4413      	add	r3, r2
 8016a5a:	687a      	ldr	r2, [r7, #4]
 8016a5c:	429a      	cmp	r2, r3
 8016a5e:	d108      	bne.n	8016a72 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8016a60:	68fb      	ldr	r3, [r7, #12]
 8016a62:	685a      	ldr	r2, [r3, #4]
 8016a64:	687b      	ldr	r3, [r7, #4]
 8016a66:	685b      	ldr	r3, [r3, #4]
 8016a68:	441a      	add	r2, r3
 8016a6a:	68fb      	ldr	r3, [r7, #12]
 8016a6c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8016a6e:	68fb      	ldr	r3, [r7, #12]
 8016a70:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8016a72:	687b      	ldr	r3, [r7, #4]
 8016a74:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8016a76:	687b      	ldr	r3, [r7, #4]
 8016a78:	685b      	ldr	r3, [r3, #4]
 8016a7a:	68ba      	ldr	r2, [r7, #8]
 8016a7c:	441a      	add	r2, r3
 8016a7e:	68fb      	ldr	r3, [r7, #12]
 8016a80:	681b      	ldr	r3, [r3, #0]
 8016a82:	429a      	cmp	r2, r3
 8016a84:	d118      	bne.n	8016ab8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8016a86:	68fb      	ldr	r3, [r7, #12]
 8016a88:	681a      	ldr	r2, [r3, #0]
 8016a8a:	4b15      	ldr	r3, [pc, #84]	; (8016ae0 <prvInsertBlockIntoFreeList+0xb0>)
 8016a8c:	681b      	ldr	r3, [r3, #0]
 8016a8e:	429a      	cmp	r2, r3
 8016a90:	d00d      	beq.n	8016aae <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8016a92:	687b      	ldr	r3, [r7, #4]
 8016a94:	685a      	ldr	r2, [r3, #4]
 8016a96:	68fb      	ldr	r3, [r7, #12]
 8016a98:	681b      	ldr	r3, [r3, #0]
 8016a9a:	685b      	ldr	r3, [r3, #4]
 8016a9c:	441a      	add	r2, r3
 8016a9e:	687b      	ldr	r3, [r7, #4]
 8016aa0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8016aa2:	68fb      	ldr	r3, [r7, #12]
 8016aa4:	681b      	ldr	r3, [r3, #0]
 8016aa6:	681a      	ldr	r2, [r3, #0]
 8016aa8:	687b      	ldr	r3, [r7, #4]
 8016aaa:	601a      	str	r2, [r3, #0]
 8016aac:	e008      	b.n	8016ac0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8016aae:	4b0c      	ldr	r3, [pc, #48]	; (8016ae0 <prvInsertBlockIntoFreeList+0xb0>)
 8016ab0:	681a      	ldr	r2, [r3, #0]
 8016ab2:	687b      	ldr	r3, [r7, #4]
 8016ab4:	601a      	str	r2, [r3, #0]
 8016ab6:	e003      	b.n	8016ac0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8016ab8:	68fb      	ldr	r3, [r7, #12]
 8016aba:	681a      	ldr	r2, [r3, #0]
 8016abc:	687b      	ldr	r3, [r7, #4]
 8016abe:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8016ac0:	68fa      	ldr	r2, [r7, #12]
 8016ac2:	687b      	ldr	r3, [r7, #4]
 8016ac4:	429a      	cmp	r2, r3
 8016ac6:	d002      	beq.n	8016ace <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8016ac8:	68fb      	ldr	r3, [r7, #12]
 8016aca:	687a      	ldr	r2, [r7, #4]
 8016acc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8016ace:	bf00      	nop
 8016ad0:	3714      	adds	r7, #20
 8016ad2:	46bd      	mov	sp, r7
 8016ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ad8:	4770      	bx	lr
 8016ada:	bf00      	nop
 8016adc:	2000742c 	.word	0x2000742c
 8016ae0:	20007434 	.word	0x20007434

08016ae4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8016ae4:	b580      	push	{r7, lr}
 8016ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8016ae8:	2200      	movs	r2, #0
 8016aea:	4912      	ldr	r1, [pc, #72]	; (8016b34 <MX_USB_DEVICE_Init+0x50>)
 8016aec:	4812      	ldr	r0, [pc, #72]	; (8016b38 <MX_USB_DEVICE_Init+0x54>)
 8016aee:	f7f7 fba9 	bl	800e244 <USBD_Init>
 8016af2:	4603      	mov	r3, r0
 8016af4:	2b00      	cmp	r3, #0
 8016af6:	d001      	beq.n	8016afc <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8016af8:	f7ed fb98 	bl	800422c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8016afc:	490f      	ldr	r1, [pc, #60]	; (8016b3c <MX_USB_DEVICE_Init+0x58>)
 8016afe:	480e      	ldr	r0, [pc, #56]	; (8016b38 <MX_USB_DEVICE_Init+0x54>)
 8016b00:	f7f7 fbd0 	bl	800e2a4 <USBD_RegisterClass>
 8016b04:	4603      	mov	r3, r0
 8016b06:	2b00      	cmp	r3, #0
 8016b08:	d001      	beq.n	8016b0e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8016b0a:	f7ed fb8f 	bl	800422c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8016b0e:	490c      	ldr	r1, [pc, #48]	; (8016b40 <MX_USB_DEVICE_Init+0x5c>)
 8016b10:	4809      	ldr	r0, [pc, #36]	; (8016b38 <MX_USB_DEVICE_Init+0x54>)
 8016b12:	f7f7 faf1 	bl	800e0f8 <USBD_CDC_RegisterInterface>
 8016b16:	4603      	mov	r3, r0
 8016b18:	2b00      	cmp	r3, #0
 8016b1a:	d001      	beq.n	8016b20 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8016b1c:	f7ed fb86 	bl	800422c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8016b20:	4805      	ldr	r0, [pc, #20]	; (8016b38 <MX_USB_DEVICE_Init+0x54>)
 8016b22:	f7f7 fbe6 	bl	800e2f2 <USBD_Start>
 8016b26:	4603      	mov	r3, r0
 8016b28:	2b00      	cmp	r3, #0
 8016b2a:	d001      	beq.n	8016b30 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8016b2c:	f7ed fb7e 	bl	800422c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8016b30:	bf00      	nop
 8016b32:	bd80      	pop	{r7, pc}
 8016b34:	20000178 	.word	0x20000178
 8016b38:	2001302c 	.word	0x2001302c
 8016b3c:	2000005c 	.word	0x2000005c
 8016b40:	20000164 	.word	0x20000164

08016b44 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8016b44:	b580      	push	{r7, lr}
 8016b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8016b48:	2200      	movs	r2, #0
 8016b4a:	4905      	ldr	r1, [pc, #20]	; (8016b60 <CDC_Init_FS+0x1c>)
 8016b4c:	4805      	ldr	r0, [pc, #20]	; (8016b64 <CDC_Init_FS+0x20>)
 8016b4e:	f7f7 fae8 	bl	800e122 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8016b52:	4905      	ldr	r1, [pc, #20]	; (8016b68 <CDC_Init_FS+0x24>)
 8016b54:	4803      	ldr	r0, [pc, #12]	; (8016b64 <CDC_Init_FS+0x20>)
 8016b56:	f7f7 fb02 	bl	800e15e <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8016b5a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8016b5c:	4618      	mov	r0, r3
 8016b5e:	bd80      	pop	{r7, pc}
 8016b60:	20013afc 	.word	0x20013afc
 8016b64:	2001302c 	.word	0x2001302c
 8016b68:	200132fc 	.word	0x200132fc

08016b6c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8016b6c:	b480      	push	{r7}
 8016b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8016b70:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8016b72:	4618      	mov	r0, r3
 8016b74:	46bd      	mov	sp, r7
 8016b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b7a:	4770      	bx	lr

08016b7c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8016b7c:	b480      	push	{r7}
 8016b7e:	b083      	sub	sp, #12
 8016b80:	af00      	add	r7, sp, #0
 8016b82:	4603      	mov	r3, r0
 8016b84:	6039      	str	r1, [r7, #0]
 8016b86:	71fb      	strb	r3, [r7, #7]
 8016b88:	4613      	mov	r3, r2
 8016b8a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8016b8c:	79fb      	ldrb	r3, [r7, #7]
 8016b8e:	2b23      	cmp	r3, #35	; 0x23
 8016b90:	d84a      	bhi.n	8016c28 <CDC_Control_FS+0xac>
 8016b92:	a201      	add	r2, pc, #4	; (adr r2, 8016b98 <CDC_Control_FS+0x1c>)
 8016b94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016b98:	08016c29 	.word	0x08016c29
 8016b9c:	08016c29 	.word	0x08016c29
 8016ba0:	08016c29 	.word	0x08016c29
 8016ba4:	08016c29 	.word	0x08016c29
 8016ba8:	08016c29 	.word	0x08016c29
 8016bac:	08016c29 	.word	0x08016c29
 8016bb0:	08016c29 	.word	0x08016c29
 8016bb4:	08016c29 	.word	0x08016c29
 8016bb8:	08016c29 	.word	0x08016c29
 8016bbc:	08016c29 	.word	0x08016c29
 8016bc0:	08016c29 	.word	0x08016c29
 8016bc4:	08016c29 	.word	0x08016c29
 8016bc8:	08016c29 	.word	0x08016c29
 8016bcc:	08016c29 	.word	0x08016c29
 8016bd0:	08016c29 	.word	0x08016c29
 8016bd4:	08016c29 	.word	0x08016c29
 8016bd8:	08016c29 	.word	0x08016c29
 8016bdc:	08016c29 	.word	0x08016c29
 8016be0:	08016c29 	.word	0x08016c29
 8016be4:	08016c29 	.word	0x08016c29
 8016be8:	08016c29 	.word	0x08016c29
 8016bec:	08016c29 	.word	0x08016c29
 8016bf0:	08016c29 	.word	0x08016c29
 8016bf4:	08016c29 	.word	0x08016c29
 8016bf8:	08016c29 	.word	0x08016c29
 8016bfc:	08016c29 	.word	0x08016c29
 8016c00:	08016c29 	.word	0x08016c29
 8016c04:	08016c29 	.word	0x08016c29
 8016c08:	08016c29 	.word	0x08016c29
 8016c0c:	08016c29 	.word	0x08016c29
 8016c10:	08016c29 	.word	0x08016c29
 8016c14:	08016c29 	.word	0x08016c29
 8016c18:	08016c29 	.word	0x08016c29
 8016c1c:	08016c29 	.word	0x08016c29
 8016c20:	08016c29 	.word	0x08016c29
 8016c24:	08016c29 	.word	0x08016c29
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8016c28:	bf00      	nop
  }

  return (USBD_OK);
 8016c2a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8016c2c:	4618      	mov	r0, r3
 8016c2e:	370c      	adds	r7, #12
 8016c30:	46bd      	mov	sp, r7
 8016c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c36:	4770      	bx	lr

08016c38 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8016c38:	b580      	push	{r7, lr}
 8016c3a:	b082      	sub	sp, #8
 8016c3c:	af00      	add	r7, sp, #0
 8016c3e:	6078      	str	r0, [r7, #4]
 8016c40:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8016c42:	6879      	ldr	r1, [r7, #4]
 8016c44:	4805      	ldr	r0, [pc, #20]	; (8016c5c <CDC_Receive_FS+0x24>)
 8016c46:	f7f7 fa8a 	bl	800e15e <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8016c4a:	4804      	ldr	r0, [pc, #16]	; (8016c5c <CDC_Receive_FS+0x24>)
 8016c4c:	f7f7 fad0 	bl	800e1f0 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8016c50:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8016c52:	4618      	mov	r0, r3
 8016c54:	3708      	adds	r7, #8
 8016c56:	46bd      	mov	sp, r7
 8016c58:	bd80      	pop	{r7, pc}
 8016c5a:	bf00      	nop
 8016c5c:	2001302c 	.word	0x2001302c

08016c60 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8016c60:	b580      	push	{r7, lr}
 8016c62:	b084      	sub	sp, #16
 8016c64:	af00      	add	r7, sp, #0
 8016c66:	6078      	str	r0, [r7, #4]
 8016c68:	460b      	mov	r3, r1
 8016c6a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8016c6c:	2300      	movs	r3, #0
 8016c6e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8016c70:	4b0d      	ldr	r3, [pc, #52]	; (8016ca8 <CDC_Transmit_FS+0x48>)
 8016c72:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8016c76:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8016c78:	68bb      	ldr	r3, [r7, #8]
 8016c7a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8016c7e:	2b00      	cmp	r3, #0
 8016c80:	d001      	beq.n	8016c86 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8016c82:	2301      	movs	r3, #1
 8016c84:	e00b      	b.n	8016c9e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8016c86:	887b      	ldrh	r3, [r7, #2]
 8016c88:	461a      	mov	r2, r3
 8016c8a:	6879      	ldr	r1, [r7, #4]
 8016c8c:	4806      	ldr	r0, [pc, #24]	; (8016ca8 <CDC_Transmit_FS+0x48>)
 8016c8e:	f7f7 fa48 	bl	800e122 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8016c92:	4805      	ldr	r0, [pc, #20]	; (8016ca8 <CDC_Transmit_FS+0x48>)
 8016c94:	f7f7 fa7c 	bl	800e190 <USBD_CDC_TransmitPacket>
 8016c98:	4603      	mov	r3, r0
 8016c9a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8016c9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8016c9e:	4618      	mov	r0, r3
 8016ca0:	3710      	adds	r7, #16
 8016ca2:	46bd      	mov	sp, r7
 8016ca4:	bd80      	pop	{r7, pc}
 8016ca6:	bf00      	nop
 8016ca8:	2001302c 	.word	0x2001302c

08016cac <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8016cac:	b480      	push	{r7}
 8016cae:	b087      	sub	sp, #28
 8016cb0:	af00      	add	r7, sp, #0
 8016cb2:	60f8      	str	r0, [r7, #12]
 8016cb4:	60b9      	str	r1, [r7, #8]
 8016cb6:	4613      	mov	r3, r2
 8016cb8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8016cba:	2300      	movs	r3, #0
 8016cbc:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8016cbe:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8016cc2:	4618      	mov	r0, r3
 8016cc4:	371c      	adds	r7, #28
 8016cc6:	46bd      	mov	sp, r7
 8016cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ccc:	4770      	bx	lr
	...

08016cd0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016cd0:	b480      	push	{r7}
 8016cd2:	b083      	sub	sp, #12
 8016cd4:	af00      	add	r7, sp, #0
 8016cd6:	4603      	mov	r3, r0
 8016cd8:	6039      	str	r1, [r7, #0]
 8016cda:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8016cdc:	683b      	ldr	r3, [r7, #0]
 8016cde:	2212      	movs	r2, #18
 8016ce0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8016ce2:	4b03      	ldr	r3, [pc, #12]	; (8016cf0 <USBD_FS_DeviceDescriptor+0x20>)
}
 8016ce4:	4618      	mov	r0, r3
 8016ce6:	370c      	adds	r7, #12
 8016ce8:	46bd      	mov	sp, r7
 8016cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016cee:	4770      	bx	lr
 8016cf0:	20000194 	.word	0x20000194

08016cf4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016cf4:	b480      	push	{r7}
 8016cf6:	b083      	sub	sp, #12
 8016cf8:	af00      	add	r7, sp, #0
 8016cfa:	4603      	mov	r3, r0
 8016cfc:	6039      	str	r1, [r7, #0]
 8016cfe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8016d00:	683b      	ldr	r3, [r7, #0]
 8016d02:	2204      	movs	r2, #4
 8016d04:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8016d06:	4b03      	ldr	r3, [pc, #12]	; (8016d14 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8016d08:	4618      	mov	r0, r3
 8016d0a:	370c      	adds	r7, #12
 8016d0c:	46bd      	mov	sp, r7
 8016d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d12:	4770      	bx	lr
 8016d14:	200001a8 	.word	0x200001a8

08016d18 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016d18:	b580      	push	{r7, lr}
 8016d1a:	b082      	sub	sp, #8
 8016d1c:	af00      	add	r7, sp, #0
 8016d1e:	4603      	mov	r3, r0
 8016d20:	6039      	str	r1, [r7, #0]
 8016d22:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8016d24:	79fb      	ldrb	r3, [r7, #7]
 8016d26:	2b00      	cmp	r3, #0
 8016d28:	d105      	bne.n	8016d36 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8016d2a:	683a      	ldr	r2, [r7, #0]
 8016d2c:	4907      	ldr	r1, [pc, #28]	; (8016d4c <USBD_FS_ProductStrDescriptor+0x34>)
 8016d2e:	4808      	ldr	r0, [pc, #32]	; (8016d50 <USBD_FS_ProductStrDescriptor+0x38>)
 8016d30:	f7f8 fb11 	bl	800f356 <USBD_GetString>
 8016d34:	e004      	b.n	8016d40 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8016d36:	683a      	ldr	r2, [r7, #0]
 8016d38:	4904      	ldr	r1, [pc, #16]	; (8016d4c <USBD_FS_ProductStrDescriptor+0x34>)
 8016d3a:	4805      	ldr	r0, [pc, #20]	; (8016d50 <USBD_FS_ProductStrDescriptor+0x38>)
 8016d3c:	f7f8 fb0b 	bl	800f356 <USBD_GetString>
  }
  return USBD_StrDesc;
 8016d40:	4b02      	ldr	r3, [pc, #8]	; (8016d4c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8016d42:	4618      	mov	r0, r3
 8016d44:	3708      	adds	r7, #8
 8016d46:	46bd      	mov	sp, r7
 8016d48:	bd80      	pop	{r7, pc}
 8016d4a:	bf00      	nop
 8016d4c:	200142fc 	.word	0x200142fc
 8016d50:	0801aba0 	.word	0x0801aba0

08016d54 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016d54:	b580      	push	{r7, lr}
 8016d56:	b082      	sub	sp, #8
 8016d58:	af00      	add	r7, sp, #0
 8016d5a:	4603      	mov	r3, r0
 8016d5c:	6039      	str	r1, [r7, #0]
 8016d5e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8016d60:	683a      	ldr	r2, [r7, #0]
 8016d62:	4904      	ldr	r1, [pc, #16]	; (8016d74 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8016d64:	4804      	ldr	r0, [pc, #16]	; (8016d78 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8016d66:	f7f8 faf6 	bl	800f356 <USBD_GetString>
  return USBD_StrDesc;
 8016d6a:	4b02      	ldr	r3, [pc, #8]	; (8016d74 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8016d6c:	4618      	mov	r0, r3
 8016d6e:	3708      	adds	r7, #8
 8016d70:	46bd      	mov	sp, r7
 8016d72:	bd80      	pop	{r7, pc}
 8016d74:	200142fc 	.word	0x200142fc
 8016d78:	0801abb8 	.word	0x0801abb8

08016d7c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016d7c:	b580      	push	{r7, lr}
 8016d7e:	b082      	sub	sp, #8
 8016d80:	af00      	add	r7, sp, #0
 8016d82:	4603      	mov	r3, r0
 8016d84:	6039      	str	r1, [r7, #0]
 8016d86:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8016d88:	683b      	ldr	r3, [r7, #0]
 8016d8a:	221a      	movs	r2, #26
 8016d8c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8016d8e:	f000 f843 	bl	8016e18 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8016d92:	4b02      	ldr	r3, [pc, #8]	; (8016d9c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8016d94:	4618      	mov	r0, r3
 8016d96:	3708      	adds	r7, #8
 8016d98:	46bd      	mov	sp, r7
 8016d9a:	bd80      	pop	{r7, pc}
 8016d9c:	200001ac 	.word	0x200001ac

08016da0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016da0:	b580      	push	{r7, lr}
 8016da2:	b082      	sub	sp, #8
 8016da4:	af00      	add	r7, sp, #0
 8016da6:	4603      	mov	r3, r0
 8016da8:	6039      	str	r1, [r7, #0]
 8016daa:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8016dac:	79fb      	ldrb	r3, [r7, #7]
 8016dae:	2b00      	cmp	r3, #0
 8016db0:	d105      	bne.n	8016dbe <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8016db2:	683a      	ldr	r2, [r7, #0]
 8016db4:	4907      	ldr	r1, [pc, #28]	; (8016dd4 <USBD_FS_ConfigStrDescriptor+0x34>)
 8016db6:	4808      	ldr	r0, [pc, #32]	; (8016dd8 <USBD_FS_ConfigStrDescriptor+0x38>)
 8016db8:	f7f8 facd 	bl	800f356 <USBD_GetString>
 8016dbc:	e004      	b.n	8016dc8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8016dbe:	683a      	ldr	r2, [r7, #0]
 8016dc0:	4904      	ldr	r1, [pc, #16]	; (8016dd4 <USBD_FS_ConfigStrDescriptor+0x34>)
 8016dc2:	4805      	ldr	r0, [pc, #20]	; (8016dd8 <USBD_FS_ConfigStrDescriptor+0x38>)
 8016dc4:	f7f8 fac7 	bl	800f356 <USBD_GetString>
  }
  return USBD_StrDesc;
 8016dc8:	4b02      	ldr	r3, [pc, #8]	; (8016dd4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8016dca:	4618      	mov	r0, r3
 8016dcc:	3708      	adds	r7, #8
 8016dce:	46bd      	mov	sp, r7
 8016dd0:	bd80      	pop	{r7, pc}
 8016dd2:	bf00      	nop
 8016dd4:	200142fc 	.word	0x200142fc
 8016dd8:	0801abcc 	.word	0x0801abcc

08016ddc <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016ddc:	b580      	push	{r7, lr}
 8016dde:	b082      	sub	sp, #8
 8016de0:	af00      	add	r7, sp, #0
 8016de2:	4603      	mov	r3, r0
 8016de4:	6039      	str	r1, [r7, #0]
 8016de6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8016de8:	79fb      	ldrb	r3, [r7, #7]
 8016dea:	2b00      	cmp	r3, #0
 8016dec:	d105      	bne.n	8016dfa <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8016dee:	683a      	ldr	r2, [r7, #0]
 8016df0:	4907      	ldr	r1, [pc, #28]	; (8016e10 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8016df2:	4808      	ldr	r0, [pc, #32]	; (8016e14 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8016df4:	f7f8 faaf 	bl	800f356 <USBD_GetString>
 8016df8:	e004      	b.n	8016e04 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8016dfa:	683a      	ldr	r2, [r7, #0]
 8016dfc:	4904      	ldr	r1, [pc, #16]	; (8016e10 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8016dfe:	4805      	ldr	r0, [pc, #20]	; (8016e14 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8016e00:	f7f8 faa9 	bl	800f356 <USBD_GetString>
  }
  return USBD_StrDesc;
 8016e04:	4b02      	ldr	r3, [pc, #8]	; (8016e10 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8016e06:	4618      	mov	r0, r3
 8016e08:	3708      	adds	r7, #8
 8016e0a:	46bd      	mov	sp, r7
 8016e0c:	bd80      	pop	{r7, pc}
 8016e0e:	bf00      	nop
 8016e10:	200142fc 	.word	0x200142fc
 8016e14:	0801abd8 	.word	0x0801abd8

08016e18 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8016e18:	b580      	push	{r7, lr}
 8016e1a:	b084      	sub	sp, #16
 8016e1c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8016e1e:	4b0f      	ldr	r3, [pc, #60]	; (8016e5c <Get_SerialNum+0x44>)
 8016e20:	681b      	ldr	r3, [r3, #0]
 8016e22:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8016e24:	4b0e      	ldr	r3, [pc, #56]	; (8016e60 <Get_SerialNum+0x48>)
 8016e26:	681b      	ldr	r3, [r3, #0]
 8016e28:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8016e2a:	4b0e      	ldr	r3, [pc, #56]	; (8016e64 <Get_SerialNum+0x4c>)
 8016e2c:	681b      	ldr	r3, [r3, #0]
 8016e2e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8016e30:	68fa      	ldr	r2, [r7, #12]
 8016e32:	687b      	ldr	r3, [r7, #4]
 8016e34:	4413      	add	r3, r2
 8016e36:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8016e38:	68fb      	ldr	r3, [r7, #12]
 8016e3a:	2b00      	cmp	r3, #0
 8016e3c:	d009      	beq.n	8016e52 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8016e3e:	2208      	movs	r2, #8
 8016e40:	4909      	ldr	r1, [pc, #36]	; (8016e68 <Get_SerialNum+0x50>)
 8016e42:	68f8      	ldr	r0, [r7, #12]
 8016e44:	f000 f814 	bl	8016e70 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8016e48:	2204      	movs	r2, #4
 8016e4a:	4908      	ldr	r1, [pc, #32]	; (8016e6c <Get_SerialNum+0x54>)
 8016e4c:	68b8      	ldr	r0, [r7, #8]
 8016e4e:	f000 f80f 	bl	8016e70 <IntToUnicode>
  }
}
 8016e52:	bf00      	nop
 8016e54:	3710      	adds	r7, #16
 8016e56:	46bd      	mov	sp, r7
 8016e58:	bd80      	pop	{r7, pc}
 8016e5a:	bf00      	nop
 8016e5c:	1fff7a10 	.word	0x1fff7a10
 8016e60:	1fff7a14 	.word	0x1fff7a14
 8016e64:	1fff7a18 	.word	0x1fff7a18
 8016e68:	200001ae 	.word	0x200001ae
 8016e6c:	200001be 	.word	0x200001be

08016e70 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8016e70:	b480      	push	{r7}
 8016e72:	b087      	sub	sp, #28
 8016e74:	af00      	add	r7, sp, #0
 8016e76:	60f8      	str	r0, [r7, #12]
 8016e78:	60b9      	str	r1, [r7, #8]
 8016e7a:	4613      	mov	r3, r2
 8016e7c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8016e7e:	2300      	movs	r3, #0
 8016e80:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8016e82:	2300      	movs	r3, #0
 8016e84:	75fb      	strb	r3, [r7, #23]
 8016e86:	e027      	b.n	8016ed8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8016e88:	68fb      	ldr	r3, [r7, #12]
 8016e8a:	0f1b      	lsrs	r3, r3, #28
 8016e8c:	2b09      	cmp	r3, #9
 8016e8e:	d80b      	bhi.n	8016ea8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8016e90:	68fb      	ldr	r3, [r7, #12]
 8016e92:	0f1b      	lsrs	r3, r3, #28
 8016e94:	b2da      	uxtb	r2, r3
 8016e96:	7dfb      	ldrb	r3, [r7, #23]
 8016e98:	005b      	lsls	r3, r3, #1
 8016e9a:	4619      	mov	r1, r3
 8016e9c:	68bb      	ldr	r3, [r7, #8]
 8016e9e:	440b      	add	r3, r1
 8016ea0:	3230      	adds	r2, #48	; 0x30
 8016ea2:	b2d2      	uxtb	r2, r2
 8016ea4:	701a      	strb	r2, [r3, #0]
 8016ea6:	e00a      	b.n	8016ebe <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8016ea8:	68fb      	ldr	r3, [r7, #12]
 8016eaa:	0f1b      	lsrs	r3, r3, #28
 8016eac:	b2da      	uxtb	r2, r3
 8016eae:	7dfb      	ldrb	r3, [r7, #23]
 8016eb0:	005b      	lsls	r3, r3, #1
 8016eb2:	4619      	mov	r1, r3
 8016eb4:	68bb      	ldr	r3, [r7, #8]
 8016eb6:	440b      	add	r3, r1
 8016eb8:	3237      	adds	r2, #55	; 0x37
 8016eba:	b2d2      	uxtb	r2, r2
 8016ebc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8016ebe:	68fb      	ldr	r3, [r7, #12]
 8016ec0:	011b      	lsls	r3, r3, #4
 8016ec2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8016ec4:	7dfb      	ldrb	r3, [r7, #23]
 8016ec6:	005b      	lsls	r3, r3, #1
 8016ec8:	3301      	adds	r3, #1
 8016eca:	68ba      	ldr	r2, [r7, #8]
 8016ecc:	4413      	add	r3, r2
 8016ece:	2200      	movs	r2, #0
 8016ed0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8016ed2:	7dfb      	ldrb	r3, [r7, #23]
 8016ed4:	3301      	adds	r3, #1
 8016ed6:	75fb      	strb	r3, [r7, #23]
 8016ed8:	7dfa      	ldrb	r2, [r7, #23]
 8016eda:	79fb      	ldrb	r3, [r7, #7]
 8016edc:	429a      	cmp	r2, r3
 8016ede:	d3d3      	bcc.n	8016e88 <IntToUnicode+0x18>
  }
}
 8016ee0:	bf00      	nop
 8016ee2:	bf00      	nop
 8016ee4:	371c      	adds	r7, #28
 8016ee6:	46bd      	mov	sp, r7
 8016ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016eec:	4770      	bx	lr
	...

08016ef0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8016ef0:	b580      	push	{r7, lr}
 8016ef2:	b08a      	sub	sp, #40	; 0x28
 8016ef4:	af00      	add	r7, sp, #0
 8016ef6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8016ef8:	f107 0314 	add.w	r3, r7, #20
 8016efc:	2200      	movs	r2, #0
 8016efe:	601a      	str	r2, [r3, #0]
 8016f00:	605a      	str	r2, [r3, #4]
 8016f02:	609a      	str	r2, [r3, #8]
 8016f04:	60da      	str	r2, [r3, #12]
 8016f06:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8016f08:	687b      	ldr	r3, [r7, #4]
 8016f0a:	681b      	ldr	r3, [r3, #0]
 8016f0c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8016f10:	d147      	bne.n	8016fa2 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8016f12:	2300      	movs	r3, #0
 8016f14:	613b      	str	r3, [r7, #16]
 8016f16:	4b25      	ldr	r3, [pc, #148]	; (8016fac <HAL_PCD_MspInit+0xbc>)
 8016f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016f1a:	4a24      	ldr	r2, [pc, #144]	; (8016fac <HAL_PCD_MspInit+0xbc>)
 8016f1c:	f043 0301 	orr.w	r3, r3, #1
 8016f20:	6313      	str	r3, [r2, #48]	; 0x30
 8016f22:	4b22      	ldr	r3, [pc, #136]	; (8016fac <HAL_PCD_MspInit+0xbc>)
 8016f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016f26:	f003 0301 	and.w	r3, r3, #1
 8016f2a:	613b      	str	r3, [r7, #16]
 8016f2c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8016f2e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8016f32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8016f34:	2300      	movs	r3, #0
 8016f36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8016f38:	2300      	movs	r3, #0
 8016f3a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8016f3c:	f107 0314 	add.w	r3, r7, #20
 8016f40:	4619      	mov	r1, r3
 8016f42:	481b      	ldr	r0, [pc, #108]	; (8016fb0 <HAL_PCD_MspInit+0xc0>)
 8016f44:	f7ef fdda 	bl	8006afc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8016f48:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8016f4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8016f4e:	2302      	movs	r3, #2
 8016f50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8016f52:	2300      	movs	r3, #0
 8016f54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8016f56:	2300      	movs	r3, #0
 8016f58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8016f5a:	230a      	movs	r3, #10
 8016f5c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8016f5e:	f107 0314 	add.w	r3, r7, #20
 8016f62:	4619      	mov	r1, r3
 8016f64:	4812      	ldr	r0, [pc, #72]	; (8016fb0 <HAL_PCD_MspInit+0xc0>)
 8016f66:	f7ef fdc9 	bl	8006afc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8016f6a:	4b10      	ldr	r3, [pc, #64]	; (8016fac <HAL_PCD_MspInit+0xbc>)
 8016f6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016f6e:	4a0f      	ldr	r2, [pc, #60]	; (8016fac <HAL_PCD_MspInit+0xbc>)
 8016f70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016f74:	6353      	str	r3, [r2, #52]	; 0x34
 8016f76:	2300      	movs	r3, #0
 8016f78:	60fb      	str	r3, [r7, #12]
 8016f7a:	4b0c      	ldr	r3, [pc, #48]	; (8016fac <HAL_PCD_MspInit+0xbc>)
 8016f7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016f7e:	4a0b      	ldr	r2, [pc, #44]	; (8016fac <HAL_PCD_MspInit+0xbc>)
 8016f80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8016f84:	6453      	str	r3, [r2, #68]	; 0x44
 8016f86:	4b09      	ldr	r3, [pc, #36]	; (8016fac <HAL_PCD_MspInit+0xbc>)
 8016f88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016f8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8016f8e:	60fb      	str	r3, [r7, #12]
 8016f90:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8016f92:	2200      	movs	r2, #0
 8016f94:	2105      	movs	r1, #5
 8016f96:	2043      	movs	r0, #67	; 0x43
 8016f98:	f7ef f918 	bl	80061cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8016f9c:	2043      	movs	r0, #67	; 0x43
 8016f9e:	f7ef f931 	bl	8006204 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8016fa2:	bf00      	nop
 8016fa4:	3728      	adds	r7, #40	; 0x28
 8016fa6:	46bd      	mov	sp, r7
 8016fa8:	bd80      	pop	{r7, pc}
 8016faa:	bf00      	nop
 8016fac:	40023800 	.word	0x40023800
 8016fb0:	40020000 	.word	0x40020000

08016fb4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016fb4:	b580      	push	{r7, lr}
 8016fb6:	b082      	sub	sp, #8
 8016fb8:	af00      	add	r7, sp, #0
 8016fba:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8016fbc:	687b      	ldr	r3, [r7, #4]
 8016fbe:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8016fc2:	687b      	ldr	r3, [r7, #4]
 8016fc4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8016fc8:	4619      	mov	r1, r3
 8016fca:	4610      	mov	r0, r2
 8016fcc:	f7f7 f9dc 	bl	800e388 <USBD_LL_SetupStage>
}
 8016fd0:	bf00      	nop
 8016fd2:	3708      	adds	r7, #8
 8016fd4:	46bd      	mov	sp, r7
 8016fd6:	bd80      	pop	{r7, pc}

08016fd8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016fd8:	b580      	push	{r7, lr}
 8016fda:	b082      	sub	sp, #8
 8016fdc:	af00      	add	r7, sp, #0
 8016fde:	6078      	str	r0, [r7, #4]
 8016fe0:	460b      	mov	r3, r1
 8016fe2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8016fe4:	687b      	ldr	r3, [r7, #4]
 8016fe6:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8016fea:	78fa      	ldrb	r2, [r7, #3]
 8016fec:	6879      	ldr	r1, [r7, #4]
 8016fee:	4613      	mov	r3, r2
 8016ff0:	00db      	lsls	r3, r3, #3
 8016ff2:	1a9b      	subs	r3, r3, r2
 8016ff4:	009b      	lsls	r3, r3, #2
 8016ff6:	440b      	add	r3, r1
 8016ff8:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8016ffc:	681a      	ldr	r2, [r3, #0]
 8016ffe:	78fb      	ldrb	r3, [r7, #3]
 8017000:	4619      	mov	r1, r3
 8017002:	f7f7 fa16 	bl	800e432 <USBD_LL_DataOutStage>
}
 8017006:	bf00      	nop
 8017008:	3708      	adds	r7, #8
 801700a:	46bd      	mov	sp, r7
 801700c:	bd80      	pop	{r7, pc}

0801700e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801700e:	b580      	push	{r7, lr}
 8017010:	b082      	sub	sp, #8
 8017012:	af00      	add	r7, sp, #0
 8017014:	6078      	str	r0, [r7, #4]
 8017016:	460b      	mov	r3, r1
 8017018:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801701a:	687b      	ldr	r3, [r7, #4]
 801701c:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8017020:	78fa      	ldrb	r2, [r7, #3]
 8017022:	6879      	ldr	r1, [r7, #4]
 8017024:	4613      	mov	r3, r2
 8017026:	00db      	lsls	r3, r3, #3
 8017028:	1a9b      	subs	r3, r3, r2
 801702a:	009b      	lsls	r3, r3, #2
 801702c:	440b      	add	r3, r1
 801702e:	3348      	adds	r3, #72	; 0x48
 8017030:	681a      	ldr	r2, [r3, #0]
 8017032:	78fb      	ldrb	r3, [r7, #3]
 8017034:	4619      	mov	r1, r3
 8017036:	f7f7 fa5f 	bl	800e4f8 <USBD_LL_DataInStage>
}
 801703a:	bf00      	nop
 801703c:	3708      	adds	r7, #8
 801703e:	46bd      	mov	sp, r7
 8017040:	bd80      	pop	{r7, pc}

08017042 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017042:	b580      	push	{r7, lr}
 8017044:	b082      	sub	sp, #8
 8017046:	af00      	add	r7, sp, #0
 8017048:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801704a:	687b      	ldr	r3, [r7, #4]
 801704c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8017050:	4618      	mov	r0, r3
 8017052:	f7f7 fb73 	bl	800e73c <USBD_LL_SOF>
}
 8017056:	bf00      	nop
 8017058:	3708      	adds	r7, #8
 801705a:	46bd      	mov	sp, r7
 801705c:	bd80      	pop	{r7, pc}

0801705e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801705e:	b580      	push	{r7, lr}
 8017060:	b084      	sub	sp, #16
 8017062:	af00      	add	r7, sp, #0
 8017064:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8017066:	2301      	movs	r3, #1
 8017068:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 801706a:	687b      	ldr	r3, [r7, #4]
 801706c:	68db      	ldr	r3, [r3, #12]
 801706e:	2b00      	cmp	r3, #0
 8017070:	d102      	bne.n	8017078 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8017072:	2300      	movs	r3, #0
 8017074:	73fb      	strb	r3, [r7, #15]
 8017076:	e008      	b.n	801708a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8017078:	687b      	ldr	r3, [r7, #4]
 801707a:	68db      	ldr	r3, [r3, #12]
 801707c:	2b02      	cmp	r3, #2
 801707e:	d102      	bne.n	8017086 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8017080:	2301      	movs	r3, #1
 8017082:	73fb      	strb	r3, [r7, #15]
 8017084:	e001      	b.n	801708a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8017086:	f7ed f8d1 	bl	800422c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 801708a:	687b      	ldr	r3, [r7, #4]
 801708c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8017090:	7bfa      	ldrb	r2, [r7, #15]
 8017092:	4611      	mov	r1, r2
 8017094:	4618      	mov	r0, r3
 8017096:	f7f7 fb13 	bl	800e6c0 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801709a:	687b      	ldr	r3, [r7, #4]
 801709c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80170a0:	4618      	mov	r0, r3
 80170a2:	f7f7 fabf 	bl	800e624 <USBD_LL_Reset>
}
 80170a6:	bf00      	nop
 80170a8:	3710      	adds	r7, #16
 80170aa:	46bd      	mov	sp, r7
 80170ac:	bd80      	pop	{r7, pc}
	...

080170b0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80170b0:	b580      	push	{r7, lr}
 80170b2:	b082      	sub	sp, #8
 80170b4:	af00      	add	r7, sp, #0
 80170b6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80170b8:	687b      	ldr	r3, [r7, #4]
 80170ba:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80170be:	4618      	mov	r0, r3
 80170c0:	f7f7 fb0e 	bl	800e6e0 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80170c4:	687b      	ldr	r3, [r7, #4]
 80170c6:	681b      	ldr	r3, [r3, #0]
 80170c8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80170cc:	681b      	ldr	r3, [r3, #0]
 80170ce:	687a      	ldr	r2, [r7, #4]
 80170d0:	6812      	ldr	r2, [r2, #0]
 80170d2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80170d6:	f043 0301 	orr.w	r3, r3, #1
 80170da:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80170dc:	687b      	ldr	r3, [r7, #4]
 80170de:	6a1b      	ldr	r3, [r3, #32]
 80170e0:	2b00      	cmp	r3, #0
 80170e2:	d005      	beq.n	80170f0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80170e4:	4b04      	ldr	r3, [pc, #16]	; (80170f8 <HAL_PCD_SuspendCallback+0x48>)
 80170e6:	691b      	ldr	r3, [r3, #16]
 80170e8:	4a03      	ldr	r2, [pc, #12]	; (80170f8 <HAL_PCD_SuspendCallback+0x48>)
 80170ea:	f043 0306 	orr.w	r3, r3, #6
 80170ee:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80170f0:	bf00      	nop
 80170f2:	3708      	adds	r7, #8
 80170f4:	46bd      	mov	sp, r7
 80170f6:	bd80      	pop	{r7, pc}
 80170f8:	e000ed00 	.word	0xe000ed00

080170fc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80170fc:	b580      	push	{r7, lr}
 80170fe:	b082      	sub	sp, #8
 8017100:	af00      	add	r7, sp, #0
 8017102:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8017104:	687b      	ldr	r3, [r7, #4]
 8017106:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801710a:	4618      	mov	r0, r3
 801710c:	f7f7 fafe 	bl	800e70c <USBD_LL_Resume>
}
 8017110:	bf00      	nop
 8017112:	3708      	adds	r7, #8
 8017114:	46bd      	mov	sp, r7
 8017116:	bd80      	pop	{r7, pc}

08017118 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017118:	b580      	push	{r7, lr}
 801711a:	b082      	sub	sp, #8
 801711c:	af00      	add	r7, sp, #0
 801711e:	6078      	str	r0, [r7, #4]
 8017120:	460b      	mov	r3, r1
 8017122:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8017124:	687b      	ldr	r3, [r7, #4]
 8017126:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801712a:	78fa      	ldrb	r2, [r7, #3]
 801712c:	4611      	mov	r1, r2
 801712e:	4618      	mov	r0, r3
 8017130:	f7f7 fb4c 	bl	800e7cc <USBD_LL_IsoOUTIncomplete>
}
 8017134:	bf00      	nop
 8017136:	3708      	adds	r7, #8
 8017138:	46bd      	mov	sp, r7
 801713a:	bd80      	pop	{r7, pc}

0801713c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801713c:	b580      	push	{r7, lr}
 801713e:	b082      	sub	sp, #8
 8017140:	af00      	add	r7, sp, #0
 8017142:	6078      	str	r0, [r7, #4]
 8017144:	460b      	mov	r3, r1
 8017146:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8017148:	687b      	ldr	r3, [r7, #4]
 801714a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801714e:	78fa      	ldrb	r2, [r7, #3]
 8017150:	4611      	mov	r1, r2
 8017152:	4618      	mov	r0, r3
 8017154:	f7f7 fb14 	bl	800e780 <USBD_LL_IsoINIncomplete>
}
 8017158:	bf00      	nop
 801715a:	3708      	adds	r7, #8
 801715c:	46bd      	mov	sp, r7
 801715e:	bd80      	pop	{r7, pc}

08017160 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017160:	b580      	push	{r7, lr}
 8017162:	b082      	sub	sp, #8
 8017164:	af00      	add	r7, sp, #0
 8017166:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8017168:	687b      	ldr	r3, [r7, #4]
 801716a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801716e:	4618      	mov	r0, r3
 8017170:	f7f7 fb52 	bl	800e818 <USBD_LL_DevConnected>
}
 8017174:	bf00      	nop
 8017176:	3708      	adds	r7, #8
 8017178:	46bd      	mov	sp, r7
 801717a:	bd80      	pop	{r7, pc}

0801717c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801717c:	b580      	push	{r7, lr}
 801717e:	b082      	sub	sp, #8
 8017180:	af00      	add	r7, sp, #0
 8017182:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8017184:	687b      	ldr	r3, [r7, #4]
 8017186:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801718a:	4618      	mov	r0, r3
 801718c:	f7f7 fb4f 	bl	800e82e <USBD_LL_DevDisconnected>
}
 8017190:	bf00      	nop
 8017192:	3708      	adds	r7, #8
 8017194:	46bd      	mov	sp, r7
 8017196:	bd80      	pop	{r7, pc}

08017198 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8017198:	b580      	push	{r7, lr}
 801719a:	b082      	sub	sp, #8
 801719c:	af00      	add	r7, sp, #0
 801719e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80171a0:	687b      	ldr	r3, [r7, #4]
 80171a2:	781b      	ldrb	r3, [r3, #0]
 80171a4:	2b00      	cmp	r3, #0
 80171a6:	d13c      	bne.n	8017222 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80171a8:	4a20      	ldr	r2, [pc, #128]	; (801722c <USBD_LL_Init+0x94>)
 80171aa:	687b      	ldr	r3, [r7, #4]
 80171ac:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 80171b0:	687b      	ldr	r3, [r7, #4]
 80171b2:	4a1e      	ldr	r2, [pc, #120]	; (801722c <USBD_LL_Init+0x94>)
 80171b4:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80171b8:	4b1c      	ldr	r3, [pc, #112]	; (801722c <USBD_LL_Init+0x94>)
 80171ba:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80171be:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80171c0:	4b1a      	ldr	r3, [pc, #104]	; (801722c <USBD_LL_Init+0x94>)
 80171c2:	2204      	movs	r2, #4
 80171c4:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80171c6:	4b19      	ldr	r3, [pc, #100]	; (801722c <USBD_LL_Init+0x94>)
 80171c8:	2202      	movs	r2, #2
 80171ca:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80171cc:	4b17      	ldr	r3, [pc, #92]	; (801722c <USBD_LL_Init+0x94>)
 80171ce:	2200      	movs	r2, #0
 80171d0:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80171d2:	4b16      	ldr	r3, [pc, #88]	; (801722c <USBD_LL_Init+0x94>)
 80171d4:	2202      	movs	r2, #2
 80171d6:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80171d8:	4b14      	ldr	r3, [pc, #80]	; (801722c <USBD_LL_Init+0x94>)
 80171da:	2200      	movs	r2, #0
 80171dc:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80171de:	4b13      	ldr	r3, [pc, #76]	; (801722c <USBD_LL_Init+0x94>)
 80171e0:	2200      	movs	r2, #0
 80171e2:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80171e4:	4b11      	ldr	r3, [pc, #68]	; (801722c <USBD_LL_Init+0x94>)
 80171e6:	2200      	movs	r2, #0
 80171e8:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80171ea:	4b10      	ldr	r3, [pc, #64]	; (801722c <USBD_LL_Init+0x94>)
 80171ec:	2200      	movs	r2, #0
 80171ee:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80171f0:	4b0e      	ldr	r3, [pc, #56]	; (801722c <USBD_LL_Init+0x94>)
 80171f2:	2200      	movs	r2, #0
 80171f4:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80171f6:	480d      	ldr	r0, [pc, #52]	; (801722c <USBD_LL_Init+0x94>)
 80171f8:	f7f1 f9ed 	bl	80085d6 <HAL_PCD_Init>
 80171fc:	4603      	mov	r3, r0
 80171fe:	2b00      	cmp	r3, #0
 8017200:	d001      	beq.n	8017206 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8017202:	f7ed f813 	bl	800422c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8017206:	2180      	movs	r1, #128	; 0x80
 8017208:	4808      	ldr	r0, [pc, #32]	; (801722c <USBD_LL_Init+0x94>)
 801720a:	f7f2 fb4a 	bl	80098a2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 801720e:	2240      	movs	r2, #64	; 0x40
 8017210:	2100      	movs	r1, #0
 8017212:	4806      	ldr	r0, [pc, #24]	; (801722c <USBD_LL_Init+0x94>)
 8017214:	f7f2 fafe 	bl	8009814 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8017218:	2280      	movs	r2, #128	; 0x80
 801721a:	2101      	movs	r1, #1
 801721c:	4803      	ldr	r0, [pc, #12]	; (801722c <USBD_LL_Init+0x94>)
 801721e:	f7f2 faf9 	bl	8009814 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8017222:	2300      	movs	r3, #0
}
 8017224:	4618      	mov	r0, r3
 8017226:	3708      	adds	r7, #8
 8017228:	46bd      	mov	sp, r7
 801722a:	bd80      	pop	{r7, pc}
 801722c:	200144fc 	.word	0x200144fc

08017230 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8017230:	b580      	push	{r7, lr}
 8017232:	b084      	sub	sp, #16
 8017234:	af00      	add	r7, sp, #0
 8017236:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017238:	2300      	movs	r3, #0
 801723a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801723c:	2300      	movs	r3, #0
 801723e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8017240:	687b      	ldr	r3, [r7, #4]
 8017242:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8017246:	4618      	mov	r0, r3
 8017248:	f7f1 fae2 	bl	8008810 <HAL_PCD_Start>
 801724c:	4603      	mov	r3, r0
 801724e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017250:	7bfb      	ldrb	r3, [r7, #15]
 8017252:	4618      	mov	r0, r3
 8017254:	f000 f942 	bl	80174dc <USBD_Get_USB_Status>
 8017258:	4603      	mov	r3, r0
 801725a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801725c:	7bbb      	ldrb	r3, [r7, #14]
}
 801725e:	4618      	mov	r0, r3
 8017260:	3710      	adds	r7, #16
 8017262:	46bd      	mov	sp, r7
 8017264:	bd80      	pop	{r7, pc}

08017266 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8017266:	b580      	push	{r7, lr}
 8017268:	b084      	sub	sp, #16
 801726a:	af00      	add	r7, sp, #0
 801726c:	6078      	str	r0, [r7, #4]
 801726e:	4608      	mov	r0, r1
 8017270:	4611      	mov	r1, r2
 8017272:	461a      	mov	r2, r3
 8017274:	4603      	mov	r3, r0
 8017276:	70fb      	strb	r3, [r7, #3]
 8017278:	460b      	mov	r3, r1
 801727a:	70bb      	strb	r3, [r7, #2]
 801727c:	4613      	mov	r3, r2
 801727e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017280:	2300      	movs	r3, #0
 8017282:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017284:	2300      	movs	r3, #0
 8017286:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8017288:	687b      	ldr	r3, [r7, #4]
 801728a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 801728e:	78bb      	ldrb	r3, [r7, #2]
 8017290:	883a      	ldrh	r2, [r7, #0]
 8017292:	78f9      	ldrb	r1, [r7, #3]
 8017294:	f7f1 fec6 	bl	8009024 <HAL_PCD_EP_Open>
 8017298:	4603      	mov	r3, r0
 801729a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801729c:	7bfb      	ldrb	r3, [r7, #15]
 801729e:	4618      	mov	r0, r3
 80172a0:	f000 f91c 	bl	80174dc <USBD_Get_USB_Status>
 80172a4:	4603      	mov	r3, r0
 80172a6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80172a8:	7bbb      	ldrb	r3, [r7, #14]
}
 80172aa:	4618      	mov	r0, r3
 80172ac:	3710      	adds	r7, #16
 80172ae:	46bd      	mov	sp, r7
 80172b0:	bd80      	pop	{r7, pc}

080172b2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80172b2:	b580      	push	{r7, lr}
 80172b4:	b084      	sub	sp, #16
 80172b6:	af00      	add	r7, sp, #0
 80172b8:	6078      	str	r0, [r7, #4]
 80172ba:	460b      	mov	r3, r1
 80172bc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80172be:	2300      	movs	r3, #0
 80172c0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80172c2:	2300      	movs	r3, #0
 80172c4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80172c6:	687b      	ldr	r3, [r7, #4]
 80172c8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80172cc:	78fa      	ldrb	r2, [r7, #3]
 80172ce:	4611      	mov	r1, r2
 80172d0:	4618      	mov	r0, r3
 80172d2:	f7f1 ff0f 	bl	80090f4 <HAL_PCD_EP_Close>
 80172d6:	4603      	mov	r3, r0
 80172d8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80172da:	7bfb      	ldrb	r3, [r7, #15]
 80172dc:	4618      	mov	r0, r3
 80172de:	f000 f8fd 	bl	80174dc <USBD_Get_USB_Status>
 80172e2:	4603      	mov	r3, r0
 80172e4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80172e6:	7bbb      	ldrb	r3, [r7, #14]
}
 80172e8:	4618      	mov	r0, r3
 80172ea:	3710      	adds	r7, #16
 80172ec:	46bd      	mov	sp, r7
 80172ee:	bd80      	pop	{r7, pc}

080172f0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80172f0:	b580      	push	{r7, lr}
 80172f2:	b084      	sub	sp, #16
 80172f4:	af00      	add	r7, sp, #0
 80172f6:	6078      	str	r0, [r7, #4]
 80172f8:	460b      	mov	r3, r1
 80172fa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80172fc:	2300      	movs	r3, #0
 80172fe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017300:	2300      	movs	r3, #0
 8017302:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8017304:	687b      	ldr	r3, [r7, #4]
 8017306:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801730a:	78fa      	ldrb	r2, [r7, #3]
 801730c:	4611      	mov	r1, r2
 801730e:	4618      	mov	r0, r3
 8017310:	f7f1 ffe7 	bl	80092e2 <HAL_PCD_EP_SetStall>
 8017314:	4603      	mov	r3, r0
 8017316:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017318:	7bfb      	ldrb	r3, [r7, #15]
 801731a:	4618      	mov	r0, r3
 801731c:	f000 f8de 	bl	80174dc <USBD_Get_USB_Status>
 8017320:	4603      	mov	r3, r0
 8017322:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017324:	7bbb      	ldrb	r3, [r7, #14]
}
 8017326:	4618      	mov	r0, r3
 8017328:	3710      	adds	r7, #16
 801732a:	46bd      	mov	sp, r7
 801732c:	bd80      	pop	{r7, pc}

0801732e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801732e:	b580      	push	{r7, lr}
 8017330:	b084      	sub	sp, #16
 8017332:	af00      	add	r7, sp, #0
 8017334:	6078      	str	r0, [r7, #4]
 8017336:	460b      	mov	r3, r1
 8017338:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801733a:	2300      	movs	r3, #0
 801733c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801733e:	2300      	movs	r3, #0
 8017340:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8017342:	687b      	ldr	r3, [r7, #4]
 8017344:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8017348:	78fa      	ldrb	r2, [r7, #3]
 801734a:	4611      	mov	r1, r2
 801734c:	4618      	mov	r0, r3
 801734e:	f7f2 f82c 	bl	80093aa <HAL_PCD_EP_ClrStall>
 8017352:	4603      	mov	r3, r0
 8017354:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017356:	7bfb      	ldrb	r3, [r7, #15]
 8017358:	4618      	mov	r0, r3
 801735a:	f000 f8bf 	bl	80174dc <USBD_Get_USB_Status>
 801735e:	4603      	mov	r3, r0
 8017360:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017362:	7bbb      	ldrb	r3, [r7, #14]
}
 8017364:	4618      	mov	r0, r3
 8017366:	3710      	adds	r7, #16
 8017368:	46bd      	mov	sp, r7
 801736a:	bd80      	pop	{r7, pc}

0801736c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801736c:	b480      	push	{r7}
 801736e:	b085      	sub	sp, #20
 8017370:	af00      	add	r7, sp, #0
 8017372:	6078      	str	r0, [r7, #4]
 8017374:	460b      	mov	r3, r1
 8017376:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8017378:	687b      	ldr	r3, [r7, #4]
 801737a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801737e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8017380:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8017384:	2b00      	cmp	r3, #0
 8017386:	da0b      	bge.n	80173a0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8017388:	78fb      	ldrb	r3, [r7, #3]
 801738a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801738e:	68f9      	ldr	r1, [r7, #12]
 8017390:	4613      	mov	r3, r2
 8017392:	00db      	lsls	r3, r3, #3
 8017394:	1a9b      	subs	r3, r3, r2
 8017396:	009b      	lsls	r3, r3, #2
 8017398:	440b      	add	r3, r1
 801739a:	333e      	adds	r3, #62	; 0x3e
 801739c:	781b      	ldrb	r3, [r3, #0]
 801739e:	e00b      	b.n	80173b8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80173a0:	78fb      	ldrb	r3, [r7, #3]
 80173a2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80173a6:	68f9      	ldr	r1, [r7, #12]
 80173a8:	4613      	mov	r3, r2
 80173aa:	00db      	lsls	r3, r3, #3
 80173ac:	1a9b      	subs	r3, r3, r2
 80173ae:	009b      	lsls	r3, r3, #2
 80173b0:	440b      	add	r3, r1
 80173b2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80173b6:	781b      	ldrb	r3, [r3, #0]
  }
}
 80173b8:	4618      	mov	r0, r3
 80173ba:	3714      	adds	r7, #20
 80173bc:	46bd      	mov	sp, r7
 80173be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80173c2:	4770      	bx	lr

080173c4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80173c4:	b580      	push	{r7, lr}
 80173c6:	b084      	sub	sp, #16
 80173c8:	af00      	add	r7, sp, #0
 80173ca:	6078      	str	r0, [r7, #4]
 80173cc:	460b      	mov	r3, r1
 80173ce:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80173d0:	2300      	movs	r3, #0
 80173d2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80173d4:	2300      	movs	r3, #0
 80173d6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80173d8:	687b      	ldr	r3, [r7, #4]
 80173da:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80173de:	78fa      	ldrb	r2, [r7, #3]
 80173e0:	4611      	mov	r1, r2
 80173e2:	4618      	mov	r0, r3
 80173e4:	f7f1 fdf9 	bl	8008fda <HAL_PCD_SetAddress>
 80173e8:	4603      	mov	r3, r0
 80173ea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80173ec:	7bfb      	ldrb	r3, [r7, #15]
 80173ee:	4618      	mov	r0, r3
 80173f0:	f000 f874 	bl	80174dc <USBD_Get_USB_Status>
 80173f4:	4603      	mov	r3, r0
 80173f6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80173f8:	7bbb      	ldrb	r3, [r7, #14]
}
 80173fa:	4618      	mov	r0, r3
 80173fc:	3710      	adds	r7, #16
 80173fe:	46bd      	mov	sp, r7
 8017400:	bd80      	pop	{r7, pc}

08017402 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8017402:	b580      	push	{r7, lr}
 8017404:	b086      	sub	sp, #24
 8017406:	af00      	add	r7, sp, #0
 8017408:	60f8      	str	r0, [r7, #12]
 801740a:	607a      	str	r2, [r7, #4]
 801740c:	603b      	str	r3, [r7, #0]
 801740e:	460b      	mov	r3, r1
 8017410:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017412:	2300      	movs	r3, #0
 8017414:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017416:	2300      	movs	r3, #0
 8017418:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801741a:	68fb      	ldr	r3, [r7, #12]
 801741c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8017420:	7af9      	ldrb	r1, [r7, #11]
 8017422:	683b      	ldr	r3, [r7, #0]
 8017424:	687a      	ldr	r2, [r7, #4]
 8017426:	f7f1 ff12 	bl	800924e <HAL_PCD_EP_Transmit>
 801742a:	4603      	mov	r3, r0
 801742c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801742e:	7dfb      	ldrb	r3, [r7, #23]
 8017430:	4618      	mov	r0, r3
 8017432:	f000 f853 	bl	80174dc <USBD_Get_USB_Status>
 8017436:	4603      	mov	r3, r0
 8017438:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801743a:	7dbb      	ldrb	r3, [r7, #22]
}
 801743c:	4618      	mov	r0, r3
 801743e:	3718      	adds	r7, #24
 8017440:	46bd      	mov	sp, r7
 8017442:	bd80      	pop	{r7, pc}

08017444 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8017444:	b580      	push	{r7, lr}
 8017446:	b086      	sub	sp, #24
 8017448:	af00      	add	r7, sp, #0
 801744a:	60f8      	str	r0, [r7, #12]
 801744c:	607a      	str	r2, [r7, #4]
 801744e:	603b      	str	r3, [r7, #0]
 8017450:	460b      	mov	r3, r1
 8017452:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017454:	2300      	movs	r3, #0
 8017456:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017458:	2300      	movs	r3, #0
 801745a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801745c:	68fb      	ldr	r3, [r7, #12]
 801745e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8017462:	7af9      	ldrb	r1, [r7, #11]
 8017464:	683b      	ldr	r3, [r7, #0]
 8017466:	687a      	ldr	r2, [r7, #4]
 8017468:	f7f1 fe8e 	bl	8009188 <HAL_PCD_EP_Receive>
 801746c:	4603      	mov	r3, r0
 801746e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017470:	7dfb      	ldrb	r3, [r7, #23]
 8017472:	4618      	mov	r0, r3
 8017474:	f000 f832 	bl	80174dc <USBD_Get_USB_Status>
 8017478:	4603      	mov	r3, r0
 801747a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801747c:	7dbb      	ldrb	r3, [r7, #22]
}
 801747e:	4618      	mov	r0, r3
 8017480:	3718      	adds	r7, #24
 8017482:	46bd      	mov	sp, r7
 8017484:	bd80      	pop	{r7, pc}

08017486 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017486:	b580      	push	{r7, lr}
 8017488:	b082      	sub	sp, #8
 801748a:	af00      	add	r7, sp, #0
 801748c:	6078      	str	r0, [r7, #4]
 801748e:	460b      	mov	r3, r1
 8017490:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8017492:	687b      	ldr	r3, [r7, #4]
 8017494:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8017498:	78fa      	ldrb	r2, [r7, #3]
 801749a:	4611      	mov	r1, r2
 801749c:	4618      	mov	r0, r3
 801749e:	f7f1 febe 	bl	800921e <HAL_PCD_EP_GetRxCount>
 80174a2:	4603      	mov	r3, r0
}
 80174a4:	4618      	mov	r0, r3
 80174a6:	3708      	adds	r7, #8
 80174a8:	46bd      	mov	sp, r7
 80174aa:	bd80      	pop	{r7, pc}

080174ac <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80174ac:	b480      	push	{r7}
 80174ae:	b083      	sub	sp, #12
 80174b0:	af00      	add	r7, sp, #0
 80174b2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80174b4:	4b03      	ldr	r3, [pc, #12]	; (80174c4 <USBD_static_malloc+0x18>)
}
 80174b6:	4618      	mov	r0, r3
 80174b8:	370c      	adds	r7, #12
 80174ba:	46bd      	mov	sp, r7
 80174bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80174c0:	4770      	bx	lr
 80174c2:	bf00      	nop
 80174c4:	2000744c 	.word	0x2000744c

080174c8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80174c8:	b480      	push	{r7}
 80174ca:	b083      	sub	sp, #12
 80174cc:	af00      	add	r7, sp, #0
 80174ce:	6078      	str	r0, [r7, #4]

}
 80174d0:	bf00      	nop
 80174d2:	370c      	adds	r7, #12
 80174d4:	46bd      	mov	sp, r7
 80174d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80174da:	4770      	bx	lr

080174dc <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80174dc:	b480      	push	{r7}
 80174de:	b085      	sub	sp, #20
 80174e0:	af00      	add	r7, sp, #0
 80174e2:	4603      	mov	r3, r0
 80174e4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80174e6:	2300      	movs	r3, #0
 80174e8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80174ea:	79fb      	ldrb	r3, [r7, #7]
 80174ec:	2b03      	cmp	r3, #3
 80174ee:	d817      	bhi.n	8017520 <USBD_Get_USB_Status+0x44>
 80174f0:	a201      	add	r2, pc, #4	; (adr r2, 80174f8 <USBD_Get_USB_Status+0x1c>)
 80174f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80174f6:	bf00      	nop
 80174f8:	08017509 	.word	0x08017509
 80174fc:	0801750f 	.word	0x0801750f
 8017500:	08017515 	.word	0x08017515
 8017504:	0801751b 	.word	0x0801751b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8017508:	2300      	movs	r3, #0
 801750a:	73fb      	strb	r3, [r7, #15]
    break;
 801750c:	e00b      	b.n	8017526 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801750e:	2303      	movs	r3, #3
 8017510:	73fb      	strb	r3, [r7, #15]
    break;
 8017512:	e008      	b.n	8017526 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8017514:	2301      	movs	r3, #1
 8017516:	73fb      	strb	r3, [r7, #15]
    break;
 8017518:	e005      	b.n	8017526 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801751a:	2303      	movs	r3, #3
 801751c:	73fb      	strb	r3, [r7, #15]
    break;
 801751e:	e002      	b.n	8017526 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8017520:	2303      	movs	r3, #3
 8017522:	73fb      	strb	r3, [r7, #15]
    break;
 8017524:	bf00      	nop
  }
  return usb_status;
 8017526:	7bfb      	ldrb	r3, [r7, #15]
}
 8017528:	4618      	mov	r0, r3
 801752a:	3714      	adds	r7, #20
 801752c:	46bd      	mov	sp, r7
 801752e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017532:	4770      	bx	lr

08017534 <__errno>:
 8017534:	4b01      	ldr	r3, [pc, #4]	; (801753c <__errno+0x8>)
 8017536:	6818      	ldr	r0, [r3, #0]
 8017538:	4770      	bx	lr
 801753a:	bf00      	nop
 801753c:	200001c8 	.word	0x200001c8

08017540 <std>:
 8017540:	2300      	movs	r3, #0
 8017542:	b510      	push	{r4, lr}
 8017544:	4604      	mov	r4, r0
 8017546:	e9c0 3300 	strd	r3, r3, [r0]
 801754a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801754e:	6083      	str	r3, [r0, #8]
 8017550:	8181      	strh	r1, [r0, #12]
 8017552:	6643      	str	r3, [r0, #100]	; 0x64
 8017554:	81c2      	strh	r2, [r0, #14]
 8017556:	6183      	str	r3, [r0, #24]
 8017558:	4619      	mov	r1, r3
 801755a:	2208      	movs	r2, #8
 801755c:	305c      	adds	r0, #92	; 0x5c
 801755e:	f000 f945 	bl	80177ec <memset>
 8017562:	4b05      	ldr	r3, [pc, #20]	; (8017578 <std+0x38>)
 8017564:	6263      	str	r3, [r4, #36]	; 0x24
 8017566:	4b05      	ldr	r3, [pc, #20]	; (801757c <std+0x3c>)
 8017568:	62a3      	str	r3, [r4, #40]	; 0x28
 801756a:	4b05      	ldr	r3, [pc, #20]	; (8017580 <std+0x40>)
 801756c:	62e3      	str	r3, [r4, #44]	; 0x2c
 801756e:	4b05      	ldr	r3, [pc, #20]	; (8017584 <std+0x44>)
 8017570:	6224      	str	r4, [r4, #32]
 8017572:	6323      	str	r3, [r4, #48]	; 0x30
 8017574:	bd10      	pop	{r4, pc}
 8017576:	bf00      	nop
 8017578:	08018359 	.word	0x08018359
 801757c:	0801837b 	.word	0x0801837b
 8017580:	080183b3 	.word	0x080183b3
 8017584:	080183d7 	.word	0x080183d7

08017588 <_cleanup_r>:
 8017588:	4901      	ldr	r1, [pc, #4]	; (8017590 <_cleanup_r+0x8>)
 801758a:	f000 b8af 	b.w	80176ec <_fwalk_reent>
 801758e:	bf00      	nop
 8017590:	080192d5 	.word	0x080192d5

08017594 <__sfmoreglue>:
 8017594:	b570      	push	{r4, r5, r6, lr}
 8017596:	1e4a      	subs	r2, r1, #1
 8017598:	2568      	movs	r5, #104	; 0x68
 801759a:	4355      	muls	r5, r2
 801759c:	460e      	mov	r6, r1
 801759e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80175a2:	f000 f97b 	bl	801789c <_malloc_r>
 80175a6:	4604      	mov	r4, r0
 80175a8:	b140      	cbz	r0, 80175bc <__sfmoreglue+0x28>
 80175aa:	2100      	movs	r1, #0
 80175ac:	e9c0 1600 	strd	r1, r6, [r0]
 80175b0:	300c      	adds	r0, #12
 80175b2:	60a0      	str	r0, [r4, #8]
 80175b4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80175b8:	f000 f918 	bl	80177ec <memset>
 80175bc:	4620      	mov	r0, r4
 80175be:	bd70      	pop	{r4, r5, r6, pc}

080175c0 <__sfp_lock_acquire>:
 80175c0:	4801      	ldr	r0, [pc, #4]	; (80175c8 <__sfp_lock_acquire+0x8>)
 80175c2:	f000 b8f2 	b.w	80177aa <__retarget_lock_acquire_recursive>
 80175c6:	bf00      	nop
 80175c8:	2001490c 	.word	0x2001490c

080175cc <__sfp_lock_release>:
 80175cc:	4801      	ldr	r0, [pc, #4]	; (80175d4 <__sfp_lock_release+0x8>)
 80175ce:	f000 b8ed 	b.w	80177ac <__retarget_lock_release_recursive>
 80175d2:	bf00      	nop
 80175d4:	2001490c 	.word	0x2001490c

080175d8 <__sinit_lock_acquire>:
 80175d8:	4801      	ldr	r0, [pc, #4]	; (80175e0 <__sinit_lock_acquire+0x8>)
 80175da:	f000 b8e6 	b.w	80177aa <__retarget_lock_acquire_recursive>
 80175de:	bf00      	nop
 80175e0:	20014907 	.word	0x20014907

080175e4 <__sinit_lock_release>:
 80175e4:	4801      	ldr	r0, [pc, #4]	; (80175ec <__sinit_lock_release+0x8>)
 80175e6:	f000 b8e1 	b.w	80177ac <__retarget_lock_release_recursive>
 80175ea:	bf00      	nop
 80175ec:	20014907 	.word	0x20014907

080175f0 <__sinit>:
 80175f0:	b510      	push	{r4, lr}
 80175f2:	4604      	mov	r4, r0
 80175f4:	f7ff fff0 	bl	80175d8 <__sinit_lock_acquire>
 80175f8:	69a3      	ldr	r3, [r4, #24]
 80175fa:	b11b      	cbz	r3, 8017604 <__sinit+0x14>
 80175fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017600:	f7ff bff0 	b.w	80175e4 <__sinit_lock_release>
 8017604:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8017608:	6523      	str	r3, [r4, #80]	; 0x50
 801760a:	4b13      	ldr	r3, [pc, #76]	; (8017658 <__sinit+0x68>)
 801760c:	4a13      	ldr	r2, [pc, #76]	; (801765c <__sinit+0x6c>)
 801760e:	681b      	ldr	r3, [r3, #0]
 8017610:	62a2      	str	r2, [r4, #40]	; 0x28
 8017612:	42a3      	cmp	r3, r4
 8017614:	bf04      	itt	eq
 8017616:	2301      	moveq	r3, #1
 8017618:	61a3      	streq	r3, [r4, #24]
 801761a:	4620      	mov	r0, r4
 801761c:	f000 f820 	bl	8017660 <__sfp>
 8017620:	6060      	str	r0, [r4, #4]
 8017622:	4620      	mov	r0, r4
 8017624:	f000 f81c 	bl	8017660 <__sfp>
 8017628:	60a0      	str	r0, [r4, #8]
 801762a:	4620      	mov	r0, r4
 801762c:	f000 f818 	bl	8017660 <__sfp>
 8017630:	2200      	movs	r2, #0
 8017632:	60e0      	str	r0, [r4, #12]
 8017634:	2104      	movs	r1, #4
 8017636:	6860      	ldr	r0, [r4, #4]
 8017638:	f7ff ff82 	bl	8017540 <std>
 801763c:	68a0      	ldr	r0, [r4, #8]
 801763e:	2201      	movs	r2, #1
 8017640:	2109      	movs	r1, #9
 8017642:	f7ff ff7d 	bl	8017540 <std>
 8017646:	68e0      	ldr	r0, [r4, #12]
 8017648:	2202      	movs	r2, #2
 801764a:	2112      	movs	r1, #18
 801764c:	f7ff ff78 	bl	8017540 <std>
 8017650:	2301      	movs	r3, #1
 8017652:	61a3      	str	r3, [r4, #24]
 8017654:	e7d2      	b.n	80175fc <__sinit+0xc>
 8017656:	bf00      	nop
 8017658:	0801eef8 	.word	0x0801eef8
 801765c:	08017589 	.word	0x08017589

08017660 <__sfp>:
 8017660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017662:	4607      	mov	r7, r0
 8017664:	f7ff ffac 	bl	80175c0 <__sfp_lock_acquire>
 8017668:	4b1e      	ldr	r3, [pc, #120]	; (80176e4 <__sfp+0x84>)
 801766a:	681e      	ldr	r6, [r3, #0]
 801766c:	69b3      	ldr	r3, [r6, #24]
 801766e:	b913      	cbnz	r3, 8017676 <__sfp+0x16>
 8017670:	4630      	mov	r0, r6
 8017672:	f7ff ffbd 	bl	80175f0 <__sinit>
 8017676:	3648      	adds	r6, #72	; 0x48
 8017678:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801767c:	3b01      	subs	r3, #1
 801767e:	d503      	bpl.n	8017688 <__sfp+0x28>
 8017680:	6833      	ldr	r3, [r6, #0]
 8017682:	b30b      	cbz	r3, 80176c8 <__sfp+0x68>
 8017684:	6836      	ldr	r6, [r6, #0]
 8017686:	e7f7      	b.n	8017678 <__sfp+0x18>
 8017688:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801768c:	b9d5      	cbnz	r5, 80176c4 <__sfp+0x64>
 801768e:	4b16      	ldr	r3, [pc, #88]	; (80176e8 <__sfp+0x88>)
 8017690:	60e3      	str	r3, [r4, #12]
 8017692:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8017696:	6665      	str	r5, [r4, #100]	; 0x64
 8017698:	f000 f886 	bl	80177a8 <__retarget_lock_init_recursive>
 801769c:	f7ff ff96 	bl	80175cc <__sfp_lock_release>
 80176a0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80176a4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80176a8:	6025      	str	r5, [r4, #0]
 80176aa:	61a5      	str	r5, [r4, #24]
 80176ac:	2208      	movs	r2, #8
 80176ae:	4629      	mov	r1, r5
 80176b0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80176b4:	f000 f89a 	bl	80177ec <memset>
 80176b8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80176bc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80176c0:	4620      	mov	r0, r4
 80176c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80176c4:	3468      	adds	r4, #104	; 0x68
 80176c6:	e7d9      	b.n	801767c <__sfp+0x1c>
 80176c8:	2104      	movs	r1, #4
 80176ca:	4638      	mov	r0, r7
 80176cc:	f7ff ff62 	bl	8017594 <__sfmoreglue>
 80176d0:	4604      	mov	r4, r0
 80176d2:	6030      	str	r0, [r6, #0]
 80176d4:	2800      	cmp	r0, #0
 80176d6:	d1d5      	bne.n	8017684 <__sfp+0x24>
 80176d8:	f7ff ff78 	bl	80175cc <__sfp_lock_release>
 80176dc:	230c      	movs	r3, #12
 80176de:	603b      	str	r3, [r7, #0]
 80176e0:	e7ee      	b.n	80176c0 <__sfp+0x60>
 80176e2:	bf00      	nop
 80176e4:	0801eef8 	.word	0x0801eef8
 80176e8:	ffff0001 	.word	0xffff0001

080176ec <_fwalk_reent>:
 80176ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80176f0:	4606      	mov	r6, r0
 80176f2:	4688      	mov	r8, r1
 80176f4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80176f8:	2700      	movs	r7, #0
 80176fa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80176fe:	f1b9 0901 	subs.w	r9, r9, #1
 8017702:	d505      	bpl.n	8017710 <_fwalk_reent+0x24>
 8017704:	6824      	ldr	r4, [r4, #0]
 8017706:	2c00      	cmp	r4, #0
 8017708:	d1f7      	bne.n	80176fa <_fwalk_reent+0xe>
 801770a:	4638      	mov	r0, r7
 801770c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017710:	89ab      	ldrh	r3, [r5, #12]
 8017712:	2b01      	cmp	r3, #1
 8017714:	d907      	bls.n	8017726 <_fwalk_reent+0x3a>
 8017716:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801771a:	3301      	adds	r3, #1
 801771c:	d003      	beq.n	8017726 <_fwalk_reent+0x3a>
 801771e:	4629      	mov	r1, r5
 8017720:	4630      	mov	r0, r6
 8017722:	47c0      	blx	r8
 8017724:	4307      	orrs	r7, r0
 8017726:	3568      	adds	r5, #104	; 0x68
 8017728:	e7e9      	b.n	80176fe <_fwalk_reent+0x12>
	...

0801772c <__libc_init_array>:
 801772c:	b570      	push	{r4, r5, r6, lr}
 801772e:	4d0d      	ldr	r5, [pc, #52]	; (8017764 <__libc_init_array+0x38>)
 8017730:	4c0d      	ldr	r4, [pc, #52]	; (8017768 <__libc_init_array+0x3c>)
 8017732:	1b64      	subs	r4, r4, r5
 8017734:	10a4      	asrs	r4, r4, #2
 8017736:	2600      	movs	r6, #0
 8017738:	42a6      	cmp	r6, r4
 801773a:	d109      	bne.n	8017750 <__libc_init_array+0x24>
 801773c:	4d0b      	ldr	r5, [pc, #44]	; (801776c <__libc_init_array+0x40>)
 801773e:	4c0c      	ldr	r4, [pc, #48]	; (8017770 <__libc_init_array+0x44>)
 8017740:	f002 fea4 	bl	801a48c <_init>
 8017744:	1b64      	subs	r4, r4, r5
 8017746:	10a4      	asrs	r4, r4, #2
 8017748:	2600      	movs	r6, #0
 801774a:	42a6      	cmp	r6, r4
 801774c:	d105      	bne.n	801775a <__libc_init_array+0x2e>
 801774e:	bd70      	pop	{r4, r5, r6, pc}
 8017750:	f855 3b04 	ldr.w	r3, [r5], #4
 8017754:	4798      	blx	r3
 8017756:	3601      	adds	r6, #1
 8017758:	e7ee      	b.n	8017738 <__libc_init_array+0xc>
 801775a:	f855 3b04 	ldr.w	r3, [r5], #4
 801775e:	4798      	blx	r3
 8017760:	3601      	adds	r6, #1
 8017762:	e7f2      	b.n	801774a <__libc_init_array+0x1e>
 8017764:	0801f2ac 	.word	0x0801f2ac
 8017768:	0801f2ac 	.word	0x0801f2ac
 801776c:	0801f2ac 	.word	0x0801f2ac
 8017770:	0801f2b0 	.word	0x0801f2b0

08017774 <__itoa>:
 8017774:	1e93      	subs	r3, r2, #2
 8017776:	2b22      	cmp	r3, #34	; 0x22
 8017778:	b510      	push	{r4, lr}
 801777a:	460c      	mov	r4, r1
 801777c:	d904      	bls.n	8017788 <__itoa+0x14>
 801777e:	2300      	movs	r3, #0
 8017780:	700b      	strb	r3, [r1, #0]
 8017782:	461c      	mov	r4, r3
 8017784:	4620      	mov	r0, r4
 8017786:	bd10      	pop	{r4, pc}
 8017788:	2a0a      	cmp	r2, #10
 801778a:	d109      	bne.n	80177a0 <__itoa+0x2c>
 801778c:	2800      	cmp	r0, #0
 801778e:	da07      	bge.n	80177a0 <__itoa+0x2c>
 8017790:	232d      	movs	r3, #45	; 0x2d
 8017792:	700b      	strb	r3, [r1, #0]
 8017794:	4240      	negs	r0, r0
 8017796:	2101      	movs	r1, #1
 8017798:	4421      	add	r1, r4
 801779a:	f000 fe37 	bl	801840c <__utoa>
 801779e:	e7f1      	b.n	8017784 <__itoa+0x10>
 80177a0:	2100      	movs	r1, #0
 80177a2:	e7f9      	b.n	8017798 <__itoa+0x24>

080177a4 <itoa>:
 80177a4:	f7ff bfe6 	b.w	8017774 <__itoa>

080177a8 <__retarget_lock_init_recursive>:
 80177a8:	4770      	bx	lr

080177aa <__retarget_lock_acquire_recursive>:
 80177aa:	4770      	bx	lr

080177ac <__retarget_lock_release_recursive>:
 80177ac:	4770      	bx	lr
	...

080177b0 <malloc>:
 80177b0:	4b02      	ldr	r3, [pc, #8]	; (80177bc <malloc+0xc>)
 80177b2:	4601      	mov	r1, r0
 80177b4:	6818      	ldr	r0, [r3, #0]
 80177b6:	f000 b871 	b.w	801789c <_malloc_r>
 80177ba:	bf00      	nop
 80177bc:	200001c8 	.word	0x200001c8

080177c0 <free>:
 80177c0:	4b02      	ldr	r3, [pc, #8]	; (80177cc <free+0xc>)
 80177c2:	4601      	mov	r1, r0
 80177c4:	6818      	ldr	r0, [r3, #0]
 80177c6:	f000 b819 	b.w	80177fc <_free_r>
 80177ca:	bf00      	nop
 80177cc:	200001c8 	.word	0x200001c8

080177d0 <memcpy>:
 80177d0:	440a      	add	r2, r1
 80177d2:	4291      	cmp	r1, r2
 80177d4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80177d8:	d100      	bne.n	80177dc <memcpy+0xc>
 80177da:	4770      	bx	lr
 80177dc:	b510      	push	{r4, lr}
 80177de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80177e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80177e6:	4291      	cmp	r1, r2
 80177e8:	d1f9      	bne.n	80177de <memcpy+0xe>
 80177ea:	bd10      	pop	{r4, pc}

080177ec <memset>:
 80177ec:	4402      	add	r2, r0
 80177ee:	4603      	mov	r3, r0
 80177f0:	4293      	cmp	r3, r2
 80177f2:	d100      	bne.n	80177f6 <memset+0xa>
 80177f4:	4770      	bx	lr
 80177f6:	f803 1b01 	strb.w	r1, [r3], #1
 80177fa:	e7f9      	b.n	80177f0 <memset+0x4>

080177fc <_free_r>:
 80177fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80177fe:	2900      	cmp	r1, #0
 8017800:	d048      	beq.n	8017894 <_free_r+0x98>
 8017802:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017806:	9001      	str	r0, [sp, #4]
 8017808:	2b00      	cmp	r3, #0
 801780a:	f1a1 0404 	sub.w	r4, r1, #4
 801780e:	bfb8      	it	lt
 8017810:	18e4      	addlt	r4, r4, r3
 8017812:	f001 fdb1 	bl	8019378 <__malloc_lock>
 8017816:	4a20      	ldr	r2, [pc, #128]	; (8017898 <_free_r+0x9c>)
 8017818:	9801      	ldr	r0, [sp, #4]
 801781a:	6813      	ldr	r3, [r2, #0]
 801781c:	4615      	mov	r5, r2
 801781e:	b933      	cbnz	r3, 801782e <_free_r+0x32>
 8017820:	6063      	str	r3, [r4, #4]
 8017822:	6014      	str	r4, [r2, #0]
 8017824:	b003      	add	sp, #12
 8017826:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801782a:	f001 bdab 	b.w	8019384 <__malloc_unlock>
 801782e:	42a3      	cmp	r3, r4
 8017830:	d90b      	bls.n	801784a <_free_r+0x4e>
 8017832:	6821      	ldr	r1, [r4, #0]
 8017834:	1862      	adds	r2, r4, r1
 8017836:	4293      	cmp	r3, r2
 8017838:	bf04      	itt	eq
 801783a:	681a      	ldreq	r2, [r3, #0]
 801783c:	685b      	ldreq	r3, [r3, #4]
 801783e:	6063      	str	r3, [r4, #4]
 8017840:	bf04      	itt	eq
 8017842:	1852      	addeq	r2, r2, r1
 8017844:	6022      	streq	r2, [r4, #0]
 8017846:	602c      	str	r4, [r5, #0]
 8017848:	e7ec      	b.n	8017824 <_free_r+0x28>
 801784a:	461a      	mov	r2, r3
 801784c:	685b      	ldr	r3, [r3, #4]
 801784e:	b10b      	cbz	r3, 8017854 <_free_r+0x58>
 8017850:	42a3      	cmp	r3, r4
 8017852:	d9fa      	bls.n	801784a <_free_r+0x4e>
 8017854:	6811      	ldr	r1, [r2, #0]
 8017856:	1855      	adds	r5, r2, r1
 8017858:	42a5      	cmp	r5, r4
 801785a:	d10b      	bne.n	8017874 <_free_r+0x78>
 801785c:	6824      	ldr	r4, [r4, #0]
 801785e:	4421      	add	r1, r4
 8017860:	1854      	adds	r4, r2, r1
 8017862:	42a3      	cmp	r3, r4
 8017864:	6011      	str	r1, [r2, #0]
 8017866:	d1dd      	bne.n	8017824 <_free_r+0x28>
 8017868:	681c      	ldr	r4, [r3, #0]
 801786a:	685b      	ldr	r3, [r3, #4]
 801786c:	6053      	str	r3, [r2, #4]
 801786e:	4421      	add	r1, r4
 8017870:	6011      	str	r1, [r2, #0]
 8017872:	e7d7      	b.n	8017824 <_free_r+0x28>
 8017874:	d902      	bls.n	801787c <_free_r+0x80>
 8017876:	230c      	movs	r3, #12
 8017878:	6003      	str	r3, [r0, #0]
 801787a:	e7d3      	b.n	8017824 <_free_r+0x28>
 801787c:	6825      	ldr	r5, [r4, #0]
 801787e:	1961      	adds	r1, r4, r5
 8017880:	428b      	cmp	r3, r1
 8017882:	bf04      	itt	eq
 8017884:	6819      	ldreq	r1, [r3, #0]
 8017886:	685b      	ldreq	r3, [r3, #4]
 8017888:	6063      	str	r3, [r4, #4]
 801788a:	bf04      	itt	eq
 801788c:	1949      	addeq	r1, r1, r5
 801788e:	6021      	streq	r1, [r4, #0]
 8017890:	6054      	str	r4, [r2, #4]
 8017892:	e7c7      	b.n	8017824 <_free_r+0x28>
 8017894:	b003      	add	sp, #12
 8017896:	bd30      	pop	{r4, r5, pc}
 8017898:	2000766c 	.word	0x2000766c

0801789c <_malloc_r>:
 801789c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801789e:	1ccd      	adds	r5, r1, #3
 80178a0:	f025 0503 	bic.w	r5, r5, #3
 80178a4:	3508      	adds	r5, #8
 80178a6:	2d0c      	cmp	r5, #12
 80178a8:	bf38      	it	cc
 80178aa:	250c      	movcc	r5, #12
 80178ac:	2d00      	cmp	r5, #0
 80178ae:	4606      	mov	r6, r0
 80178b0:	db01      	blt.n	80178b6 <_malloc_r+0x1a>
 80178b2:	42a9      	cmp	r1, r5
 80178b4:	d903      	bls.n	80178be <_malloc_r+0x22>
 80178b6:	230c      	movs	r3, #12
 80178b8:	6033      	str	r3, [r6, #0]
 80178ba:	2000      	movs	r0, #0
 80178bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80178be:	f001 fd5b 	bl	8019378 <__malloc_lock>
 80178c2:	4921      	ldr	r1, [pc, #132]	; (8017948 <_malloc_r+0xac>)
 80178c4:	680a      	ldr	r2, [r1, #0]
 80178c6:	4614      	mov	r4, r2
 80178c8:	b99c      	cbnz	r4, 80178f2 <_malloc_r+0x56>
 80178ca:	4f20      	ldr	r7, [pc, #128]	; (801794c <_malloc_r+0xb0>)
 80178cc:	683b      	ldr	r3, [r7, #0]
 80178ce:	b923      	cbnz	r3, 80178da <_malloc_r+0x3e>
 80178d0:	4621      	mov	r1, r4
 80178d2:	4630      	mov	r0, r6
 80178d4:	f000 fd10 	bl	80182f8 <_sbrk_r>
 80178d8:	6038      	str	r0, [r7, #0]
 80178da:	4629      	mov	r1, r5
 80178dc:	4630      	mov	r0, r6
 80178de:	f000 fd0b 	bl	80182f8 <_sbrk_r>
 80178e2:	1c43      	adds	r3, r0, #1
 80178e4:	d123      	bne.n	801792e <_malloc_r+0x92>
 80178e6:	230c      	movs	r3, #12
 80178e8:	6033      	str	r3, [r6, #0]
 80178ea:	4630      	mov	r0, r6
 80178ec:	f001 fd4a 	bl	8019384 <__malloc_unlock>
 80178f0:	e7e3      	b.n	80178ba <_malloc_r+0x1e>
 80178f2:	6823      	ldr	r3, [r4, #0]
 80178f4:	1b5b      	subs	r3, r3, r5
 80178f6:	d417      	bmi.n	8017928 <_malloc_r+0x8c>
 80178f8:	2b0b      	cmp	r3, #11
 80178fa:	d903      	bls.n	8017904 <_malloc_r+0x68>
 80178fc:	6023      	str	r3, [r4, #0]
 80178fe:	441c      	add	r4, r3
 8017900:	6025      	str	r5, [r4, #0]
 8017902:	e004      	b.n	801790e <_malloc_r+0x72>
 8017904:	6863      	ldr	r3, [r4, #4]
 8017906:	42a2      	cmp	r2, r4
 8017908:	bf0c      	ite	eq
 801790a:	600b      	streq	r3, [r1, #0]
 801790c:	6053      	strne	r3, [r2, #4]
 801790e:	4630      	mov	r0, r6
 8017910:	f001 fd38 	bl	8019384 <__malloc_unlock>
 8017914:	f104 000b 	add.w	r0, r4, #11
 8017918:	1d23      	adds	r3, r4, #4
 801791a:	f020 0007 	bic.w	r0, r0, #7
 801791e:	1ac2      	subs	r2, r0, r3
 8017920:	d0cc      	beq.n	80178bc <_malloc_r+0x20>
 8017922:	1a1b      	subs	r3, r3, r0
 8017924:	50a3      	str	r3, [r4, r2]
 8017926:	e7c9      	b.n	80178bc <_malloc_r+0x20>
 8017928:	4622      	mov	r2, r4
 801792a:	6864      	ldr	r4, [r4, #4]
 801792c:	e7cc      	b.n	80178c8 <_malloc_r+0x2c>
 801792e:	1cc4      	adds	r4, r0, #3
 8017930:	f024 0403 	bic.w	r4, r4, #3
 8017934:	42a0      	cmp	r0, r4
 8017936:	d0e3      	beq.n	8017900 <_malloc_r+0x64>
 8017938:	1a21      	subs	r1, r4, r0
 801793a:	4630      	mov	r0, r6
 801793c:	f000 fcdc 	bl	80182f8 <_sbrk_r>
 8017940:	3001      	adds	r0, #1
 8017942:	d1dd      	bne.n	8017900 <_malloc_r+0x64>
 8017944:	e7cf      	b.n	80178e6 <_malloc_r+0x4a>
 8017946:	bf00      	nop
 8017948:	2000766c 	.word	0x2000766c
 801794c:	20007670 	.word	0x20007670

08017950 <__cvt>:
 8017950:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8017954:	ec55 4b10 	vmov	r4, r5, d0
 8017958:	2d00      	cmp	r5, #0
 801795a:	460e      	mov	r6, r1
 801795c:	4619      	mov	r1, r3
 801795e:	462b      	mov	r3, r5
 8017960:	bfbb      	ittet	lt
 8017962:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8017966:	461d      	movlt	r5, r3
 8017968:	2300      	movge	r3, #0
 801796a:	232d      	movlt	r3, #45	; 0x2d
 801796c:	700b      	strb	r3, [r1, #0]
 801796e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8017970:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8017974:	4691      	mov	r9, r2
 8017976:	f023 0820 	bic.w	r8, r3, #32
 801797a:	bfbc      	itt	lt
 801797c:	4622      	movlt	r2, r4
 801797e:	4614      	movlt	r4, r2
 8017980:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8017984:	d005      	beq.n	8017992 <__cvt+0x42>
 8017986:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 801798a:	d100      	bne.n	801798e <__cvt+0x3e>
 801798c:	3601      	adds	r6, #1
 801798e:	2102      	movs	r1, #2
 8017990:	e000      	b.n	8017994 <__cvt+0x44>
 8017992:	2103      	movs	r1, #3
 8017994:	ab03      	add	r3, sp, #12
 8017996:	9301      	str	r3, [sp, #4]
 8017998:	ab02      	add	r3, sp, #8
 801799a:	9300      	str	r3, [sp, #0]
 801799c:	ec45 4b10 	vmov	d0, r4, r5
 80179a0:	4653      	mov	r3, sl
 80179a2:	4632      	mov	r2, r6
 80179a4:	f000 fe24 	bl	80185f0 <_dtoa_r>
 80179a8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80179ac:	4607      	mov	r7, r0
 80179ae:	d102      	bne.n	80179b6 <__cvt+0x66>
 80179b0:	f019 0f01 	tst.w	r9, #1
 80179b4:	d022      	beq.n	80179fc <__cvt+0xac>
 80179b6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80179ba:	eb07 0906 	add.w	r9, r7, r6
 80179be:	d110      	bne.n	80179e2 <__cvt+0x92>
 80179c0:	783b      	ldrb	r3, [r7, #0]
 80179c2:	2b30      	cmp	r3, #48	; 0x30
 80179c4:	d10a      	bne.n	80179dc <__cvt+0x8c>
 80179c6:	2200      	movs	r2, #0
 80179c8:	2300      	movs	r3, #0
 80179ca:	4620      	mov	r0, r4
 80179cc:	4629      	mov	r1, r5
 80179ce:	f7e9 f87b 	bl	8000ac8 <__aeabi_dcmpeq>
 80179d2:	b918      	cbnz	r0, 80179dc <__cvt+0x8c>
 80179d4:	f1c6 0601 	rsb	r6, r6, #1
 80179d8:	f8ca 6000 	str.w	r6, [sl]
 80179dc:	f8da 3000 	ldr.w	r3, [sl]
 80179e0:	4499      	add	r9, r3
 80179e2:	2200      	movs	r2, #0
 80179e4:	2300      	movs	r3, #0
 80179e6:	4620      	mov	r0, r4
 80179e8:	4629      	mov	r1, r5
 80179ea:	f7e9 f86d 	bl	8000ac8 <__aeabi_dcmpeq>
 80179ee:	b108      	cbz	r0, 80179f4 <__cvt+0xa4>
 80179f0:	f8cd 900c 	str.w	r9, [sp, #12]
 80179f4:	2230      	movs	r2, #48	; 0x30
 80179f6:	9b03      	ldr	r3, [sp, #12]
 80179f8:	454b      	cmp	r3, r9
 80179fa:	d307      	bcc.n	8017a0c <__cvt+0xbc>
 80179fc:	9b03      	ldr	r3, [sp, #12]
 80179fe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8017a00:	1bdb      	subs	r3, r3, r7
 8017a02:	4638      	mov	r0, r7
 8017a04:	6013      	str	r3, [r2, #0]
 8017a06:	b004      	add	sp, #16
 8017a08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017a0c:	1c59      	adds	r1, r3, #1
 8017a0e:	9103      	str	r1, [sp, #12]
 8017a10:	701a      	strb	r2, [r3, #0]
 8017a12:	e7f0      	b.n	80179f6 <__cvt+0xa6>

08017a14 <__exponent>:
 8017a14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8017a16:	4603      	mov	r3, r0
 8017a18:	2900      	cmp	r1, #0
 8017a1a:	bfb8      	it	lt
 8017a1c:	4249      	neglt	r1, r1
 8017a1e:	f803 2b02 	strb.w	r2, [r3], #2
 8017a22:	bfb4      	ite	lt
 8017a24:	222d      	movlt	r2, #45	; 0x2d
 8017a26:	222b      	movge	r2, #43	; 0x2b
 8017a28:	2909      	cmp	r1, #9
 8017a2a:	7042      	strb	r2, [r0, #1]
 8017a2c:	dd2a      	ble.n	8017a84 <__exponent+0x70>
 8017a2e:	f10d 0407 	add.w	r4, sp, #7
 8017a32:	46a4      	mov	ip, r4
 8017a34:	270a      	movs	r7, #10
 8017a36:	46a6      	mov	lr, r4
 8017a38:	460a      	mov	r2, r1
 8017a3a:	fb91 f6f7 	sdiv	r6, r1, r7
 8017a3e:	fb07 1516 	mls	r5, r7, r6, r1
 8017a42:	3530      	adds	r5, #48	; 0x30
 8017a44:	2a63      	cmp	r2, #99	; 0x63
 8017a46:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8017a4a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8017a4e:	4631      	mov	r1, r6
 8017a50:	dcf1      	bgt.n	8017a36 <__exponent+0x22>
 8017a52:	3130      	adds	r1, #48	; 0x30
 8017a54:	f1ae 0502 	sub.w	r5, lr, #2
 8017a58:	f804 1c01 	strb.w	r1, [r4, #-1]
 8017a5c:	1c44      	adds	r4, r0, #1
 8017a5e:	4629      	mov	r1, r5
 8017a60:	4561      	cmp	r1, ip
 8017a62:	d30a      	bcc.n	8017a7a <__exponent+0x66>
 8017a64:	f10d 0209 	add.w	r2, sp, #9
 8017a68:	eba2 020e 	sub.w	r2, r2, lr
 8017a6c:	4565      	cmp	r5, ip
 8017a6e:	bf88      	it	hi
 8017a70:	2200      	movhi	r2, #0
 8017a72:	4413      	add	r3, r2
 8017a74:	1a18      	subs	r0, r3, r0
 8017a76:	b003      	add	sp, #12
 8017a78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017a7a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8017a7e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8017a82:	e7ed      	b.n	8017a60 <__exponent+0x4c>
 8017a84:	2330      	movs	r3, #48	; 0x30
 8017a86:	3130      	adds	r1, #48	; 0x30
 8017a88:	7083      	strb	r3, [r0, #2]
 8017a8a:	70c1      	strb	r1, [r0, #3]
 8017a8c:	1d03      	adds	r3, r0, #4
 8017a8e:	e7f1      	b.n	8017a74 <__exponent+0x60>

08017a90 <_printf_float>:
 8017a90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017a94:	ed2d 8b02 	vpush	{d8}
 8017a98:	b08d      	sub	sp, #52	; 0x34
 8017a9a:	460c      	mov	r4, r1
 8017a9c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8017aa0:	4616      	mov	r6, r2
 8017aa2:	461f      	mov	r7, r3
 8017aa4:	4605      	mov	r5, r0
 8017aa6:	f001 fc51 	bl	801934c <_localeconv_r>
 8017aaa:	f8d0 a000 	ldr.w	sl, [r0]
 8017aae:	4650      	mov	r0, sl
 8017ab0:	f7e8 fb8e 	bl	80001d0 <strlen>
 8017ab4:	2300      	movs	r3, #0
 8017ab6:	930a      	str	r3, [sp, #40]	; 0x28
 8017ab8:	6823      	ldr	r3, [r4, #0]
 8017aba:	9305      	str	r3, [sp, #20]
 8017abc:	f8d8 3000 	ldr.w	r3, [r8]
 8017ac0:	f894 b018 	ldrb.w	fp, [r4, #24]
 8017ac4:	3307      	adds	r3, #7
 8017ac6:	f023 0307 	bic.w	r3, r3, #7
 8017aca:	f103 0208 	add.w	r2, r3, #8
 8017ace:	f8c8 2000 	str.w	r2, [r8]
 8017ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017ad6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8017ada:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8017ade:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8017ae2:	9307      	str	r3, [sp, #28]
 8017ae4:	f8cd 8018 	str.w	r8, [sp, #24]
 8017ae8:	ee08 0a10 	vmov	s16, r0
 8017aec:	4b9f      	ldr	r3, [pc, #636]	; (8017d6c <_printf_float+0x2dc>)
 8017aee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8017af2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8017af6:	f7e9 f819 	bl	8000b2c <__aeabi_dcmpun>
 8017afa:	bb88      	cbnz	r0, 8017b60 <_printf_float+0xd0>
 8017afc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8017b00:	4b9a      	ldr	r3, [pc, #616]	; (8017d6c <_printf_float+0x2dc>)
 8017b02:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8017b06:	f7e8 fff3 	bl	8000af0 <__aeabi_dcmple>
 8017b0a:	bb48      	cbnz	r0, 8017b60 <_printf_float+0xd0>
 8017b0c:	2200      	movs	r2, #0
 8017b0e:	2300      	movs	r3, #0
 8017b10:	4640      	mov	r0, r8
 8017b12:	4649      	mov	r1, r9
 8017b14:	f7e8 ffe2 	bl	8000adc <__aeabi_dcmplt>
 8017b18:	b110      	cbz	r0, 8017b20 <_printf_float+0x90>
 8017b1a:	232d      	movs	r3, #45	; 0x2d
 8017b1c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8017b20:	4b93      	ldr	r3, [pc, #588]	; (8017d70 <_printf_float+0x2e0>)
 8017b22:	4894      	ldr	r0, [pc, #592]	; (8017d74 <_printf_float+0x2e4>)
 8017b24:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8017b28:	bf94      	ite	ls
 8017b2a:	4698      	movls	r8, r3
 8017b2c:	4680      	movhi	r8, r0
 8017b2e:	2303      	movs	r3, #3
 8017b30:	6123      	str	r3, [r4, #16]
 8017b32:	9b05      	ldr	r3, [sp, #20]
 8017b34:	f023 0204 	bic.w	r2, r3, #4
 8017b38:	6022      	str	r2, [r4, #0]
 8017b3a:	f04f 0900 	mov.w	r9, #0
 8017b3e:	9700      	str	r7, [sp, #0]
 8017b40:	4633      	mov	r3, r6
 8017b42:	aa0b      	add	r2, sp, #44	; 0x2c
 8017b44:	4621      	mov	r1, r4
 8017b46:	4628      	mov	r0, r5
 8017b48:	f000 f9d8 	bl	8017efc <_printf_common>
 8017b4c:	3001      	adds	r0, #1
 8017b4e:	f040 8090 	bne.w	8017c72 <_printf_float+0x1e2>
 8017b52:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8017b56:	b00d      	add	sp, #52	; 0x34
 8017b58:	ecbd 8b02 	vpop	{d8}
 8017b5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017b60:	4642      	mov	r2, r8
 8017b62:	464b      	mov	r3, r9
 8017b64:	4640      	mov	r0, r8
 8017b66:	4649      	mov	r1, r9
 8017b68:	f7e8 ffe0 	bl	8000b2c <__aeabi_dcmpun>
 8017b6c:	b140      	cbz	r0, 8017b80 <_printf_float+0xf0>
 8017b6e:	464b      	mov	r3, r9
 8017b70:	2b00      	cmp	r3, #0
 8017b72:	bfbc      	itt	lt
 8017b74:	232d      	movlt	r3, #45	; 0x2d
 8017b76:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8017b7a:	487f      	ldr	r0, [pc, #508]	; (8017d78 <_printf_float+0x2e8>)
 8017b7c:	4b7f      	ldr	r3, [pc, #508]	; (8017d7c <_printf_float+0x2ec>)
 8017b7e:	e7d1      	b.n	8017b24 <_printf_float+0x94>
 8017b80:	6863      	ldr	r3, [r4, #4]
 8017b82:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8017b86:	9206      	str	r2, [sp, #24]
 8017b88:	1c5a      	adds	r2, r3, #1
 8017b8a:	d13f      	bne.n	8017c0c <_printf_float+0x17c>
 8017b8c:	2306      	movs	r3, #6
 8017b8e:	6063      	str	r3, [r4, #4]
 8017b90:	9b05      	ldr	r3, [sp, #20]
 8017b92:	6861      	ldr	r1, [r4, #4]
 8017b94:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8017b98:	2300      	movs	r3, #0
 8017b9a:	9303      	str	r3, [sp, #12]
 8017b9c:	ab0a      	add	r3, sp, #40	; 0x28
 8017b9e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8017ba2:	ab09      	add	r3, sp, #36	; 0x24
 8017ba4:	ec49 8b10 	vmov	d0, r8, r9
 8017ba8:	9300      	str	r3, [sp, #0]
 8017baa:	6022      	str	r2, [r4, #0]
 8017bac:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8017bb0:	4628      	mov	r0, r5
 8017bb2:	f7ff fecd 	bl	8017950 <__cvt>
 8017bb6:	9b06      	ldr	r3, [sp, #24]
 8017bb8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8017bba:	2b47      	cmp	r3, #71	; 0x47
 8017bbc:	4680      	mov	r8, r0
 8017bbe:	d108      	bne.n	8017bd2 <_printf_float+0x142>
 8017bc0:	1cc8      	adds	r0, r1, #3
 8017bc2:	db02      	blt.n	8017bca <_printf_float+0x13a>
 8017bc4:	6863      	ldr	r3, [r4, #4]
 8017bc6:	4299      	cmp	r1, r3
 8017bc8:	dd41      	ble.n	8017c4e <_printf_float+0x1be>
 8017bca:	f1ab 0b02 	sub.w	fp, fp, #2
 8017bce:	fa5f fb8b 	uxtb.w	fp, fp
 8017bd2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8017bd6:	d820      	bhi.n	8017c1a <_printf_float+0x18a>
 8017bd8:	3901      	subs	r1, #1
 8017bda:	465a      	mov	r2, fp
 8017bdc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8017be0:	9109      	str	r1, [sp, #36]	; 0x24
 8017be2:	f7ff ff17 	bl	8017a14 <__exponent>
 8017be6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8017be8:	1813      	adds	r3, r2, r0
 8017bea:	2a01      	cmp	r2, #1
 8017bec:	4681      	mov	r9, r0
 8017bee:	6123      	str	r3, [r4, #16]
 8017bf0:	dc02      	bgt.n	8017bf8 <_printf_float+0x168>
 8017bf2:	6822      	ldr	r2, [r4, #0]
 8017bf4:	07d2      	lsls	r2, r2, #31
 8017bf6:	d501      	bpl.n	8017bfc <_printf_float+0x16c>
 8017bf8:	3301      	adds	r3, #1
 8017bfa:	6123      	str	r3, [r4, #16]
 8017bfc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8017c00:	2b00      	cmp	r3, #0
 8017c02:	d09c      	beq.n	8017b3e <_printf_float+0xae>
 8017c04:	232d      	movs	r3, #45	; 0x2d
 8017c06:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8017c0a:	e798      	b.n	8017b3e <_printf_float+0xae>
 8017c0c:	9a06      	ldr	r2, [sp, #24]
 8017c0e:	2a47      	cmp	r2, #71	; 0x47
 8017c10:	d1be      	bne.n	8017b90 <_printf_float+0x100>
 8017c12:	2b00      	cmp	r3, #0
 8017c14:	d1bc      	bne.n	8017b90 <_printf_float+0x100>
 8017c16:	2301      	movs	r3, #1
 8017c18:	e7b9      	b.n	8017b8e <_printf_float+0xfe>
 8017c1a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8017c1e:	d118      	bne.n	8017c52 <_printf_float+0x1c2>
 8017c20:	2900      	cmp	r1, #0
 8017c22:	6863      	ldr	r3, [r4, #4]
 8017c24:	dd0b      	ble.n	8017c3e <_printf_float+0x1ae>
 8017c26:	6121      	str	r1, [r4, #16]
 8017c28:	b913      	cbnz	r3, 8017c30 <_printf_float+0x1a0>
 8017c2a:	6822      	ldr	r2, [r4, #0]
 8017c2c:	07d0      	lsls	r0, r2, #31
 8017c2e:	d502      	bpl.n	8017c36 <_printf_float+0x1a6>
 8017c30:	3301      	adds	r3, #1
 8017c32:	440b      	add	r3, r1
 8017c34:	6123      	str	r3, [r4, #16]
 8017c36:	65a1      	str	r1, [r4, #88]	; 0x58
 8017c38:	f04f 0900 	mov.w	r9, #0
 8017c3c:	e7de      	b.n	8017bfc <_printf_float+0x16c>
 8017c3e:	b913      	cbnz	r3, 8017c46 <_printf_float+0x1b6>
 8017c40:	6822      	ldr	r2, [r4, #0]
 8017c42:	07d2      	lsls	r2, r2, #31
 8017c44:	d501      	bpl.n	8017c4a <_printf_float+0x1ba>
 8017c46:	3302      	adds	r3, #2
 8017c48:	e7f4      	b.n	8017c34 <_printf_float+0x1a4>
 8017c4a:	2301      	movs	r3, #1
 8017c4c:	e7f2      	b.n	8017c34 <_printf_float+0x1a4>
 8017c4e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8017c52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017c54:	4299      	cmp	r1, r3
 8017c56:	db05      	blt.n	8017c64 <_printf_float+0x1d4>
 8017c58:	6823      	ldr	r3, [r4, #0]
 8017c5a:	6121      	str	r1, [r4, #16]
 8017c5c:	07d8      	lsls	r0, r3, #31
 8017c5e:	d5ea      	bpl.n	8017c36 <_printf_float+0x1a6>
 8017c60:	1c4b      	adds	r3, r1, #1
 8017c62:	e7e7      	b.n	8017c34 <_printf_float+0x1a4>
 8017c64:	2900      	cmp	r1, #0
 8017c66:	bfd4      	ite	le
 8017c68:	f1c1 0202 	rsble	r2, r1, #2
 8017c6c:	2201      	movgt	r2, #1
 8017c6e:	4413      	add	r3, r2
 8017c70:	e7e0      	b.n	8017c34 <_printf_float+0x1a4>
 8017c72:	6823      	ldr	r3, [r4, #0]
 8017c74:	055a      	lsls	r2, r3, #21
 8017c76:	d407      	bmi.n	8017c88 <_printf_float+0x1f8>
 8017c78:	6923      	ldr	r3, [r4, #16]
 8017c7a:	4642      	mov	r2, r8
 8017c7c:	4631      	mov	r1, r6
 8017c7e:	4628      	mov	r0, r5
 8017c80:	47b8      	blx	r7
 8017c82:	3001      	adds	r0, #1
 8017c84:	d12c      	bne.n	8017ce0 <_printf_float+0x250>
 8017c86:	e764      	b.n	8017b52 <_printf_float+0xc2>
 8017c88:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8017c8c:	f240 80e0 	bls.w	8017e50 <_printf_float+0x3c0>
 8017c90:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8017c94:	2200      	movs	r2, #0
 8017c96:	2300      	movs	r3, #0
 8017c98:	f7e8 ff16 	bl	8000ac8 <__aeabi_dcmpeq>
 8017c9c:	2800      	cmp	r0, #0
 8017c9e:	d034      	beq.n	8017d0a <_printf_float+0x27a>
 8017ca0:	4a37      	ldr	r2, [pc, #220]	; (8017d80 <_printf_float+0x2f0>)
 8017ca2:	2301      	movs	r3, #1
 8017ca4:	4631      	mov	r1, r6
 8017ca6:	4628      	mov	r0, r5
 8017ca8:	47b8      	blx	r7
 8017caa:	3001      	adds	r0, #1
 8017cac:	f43f af51 	beq.w	8017b52 <_printf_float+0xc2>
 8017cb0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8017cb4:	429a      	cmp	r2, r3
 8017cb6:	db02      	blt.n	8017cbe <_printf_float+0x22e>
 8017cb8:	6823      	ldr	r3, [r4, #0]
 8017cba:	07d8      	lsls	r0, r3, #31
 8017cbc:	d510      	bpl.n	8017ce0 <_printf_float+0x250>
 8017cbe:	ee18 3a10 	vmov	r3, s16
 8017cc2:	4652      	mov	r2, sl
 8017cc4:	4631      	mov	r1, r6
 8017cc6:	4628      	mov	r0, r5
 8017cc8:	47b8      	blx	r7
 8017cca:	3001      	adds	r0, #1
 8017ccc:	f43f af41 	beq.w	8017b52 <_printf_float+0xc2>
 8017cd0:	f04f 0800 	mov.w	r8, #0
 8017cd4:	f104 091a 	add.w	r9, r4, #26
 8017cd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017cda:	3b01      	subs	r3, #1
 8017cdc:	4543      	cmp	r3, r8
 8017cde:	dc09      	bgt.n	8017cf4 <_printf_float+0x264>
 8017ce0:	6823      	ldr	r3, [r4, #0]
 8017ce2:	079b      	lsls	r3, r3, #30
 8017ce4:	f100 8105 	bmi.w	8017ef2 <_printf_float+0x462>
 8017ce8:	68e0      	ldr	r0, [r4, #12]
 8017cea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8017cec:	4298      	cmp	r0, r3
 8017cee:	bfb8      	it	lt
 8017cf0:	4618      	movlt	r0, r3
 8017cf2:	e730      	b.n	8017b56 <_printf_float+0xc6>
 8017cf4:	2301      	movs	r3, #1
 8017cf6:	464a      	mov	r2, r9
 8017cf8:	4631      	mov	r1, r6
 8017cfa:	4628      	mov	r0, r5
 8017cfc:	47b8      	blx	r7
 8017cfe:	3001      	adds	r0, #1
 8017d00:	f43f af27 	beq.w	8017b52 <_printf_float+0xc2>
 8017d04:	f108 0801 	add.w	r8, r8, #1
 8017d08:	e7e6      	b.n	8017cd8 <_printf_float+0x248>
 8017d0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017d0c:	2b00      	cmp	r3, #0
 8017d0e:	dc39      	bgt.n	8017d84 <_printf_float+0x2f4>
 8017d10:	4a1b      	ldr	r2, [pc, #108]	; (8017d80 <_printf_float+0x2f0>)
 8017d12:	2301      	movs	r3, #1
 8017d14:	4631      	mov	r1, r6
 8017d16:	4628      	mov	r0, r5
 8017d18:	47b8      	blx	r7
 8017d1a:	3001      	adds	r0, #1
 8017d1c:	f43f af19 	beq.w	8017b52 <_printf_float+0xc2>
 8017d20:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8017d24:	4313      	orrs	r3, r2
 8017d26:	d102      	bne.n	8017d2e <_printf_float+0x29e>
 8017d28:	6823      	ldr	r3, [r4, #0]
 8017d2a:	07d9      	lsls	r1, r3, #31
 8017d2c:	d5d8      	bpl.n	8017ce0 <_printf_float+0x250>
 8017d2e:	ee18 3a10 	vmov	r3, s16
 8017d32:	4652      	mov	r2, sl
 8017d34:	4631      	mov	r1, r6
 8017d36:	4628      	mov	r0, r5
 8017d38:	47b8      	blx	r7
 8017d3a:	3001      	adds	r0, #1
 8017d3c:	f43f af09 	beq.w	8017b52 <_printf_float+0xc2>
 8017d40:	f04f 0900 	mov.w	r9, #0
 8017d44:	f104 0a1a 	add.w	sl, r4, #26
 8017d48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017d4a:	425b      	negs	r3, r3
 8017d4c:	454b      	cmp	r3, r9
 8017d4e:	dc01      	bgt.n	8017d54 <_printf_float+0x2c4>
 8017d50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017d52:	e792      	b.n	8017c7a <_printf_float+0x1ea>
 8017d54:	2301      	movs	r3, #1
 8017d56:	4652      	mov	r2, sl
 8017d58:	4631      	mov	r1, r6
 8017d5a:	4628      	mov	r0, r5
 8017d5c:	47b8      	blx	r7
 8017d5e:	3001      	adds	r0, #1
 8017d60:	f43f aef7 	beq.w	8017b52 <_printf_float+0xc2>
 8017d64:	f109 0901 	add.w	r9, r9, #1
 8017d68:	e7ee      	b.n	8017d48 <_printf_float+0x2b8>
 8017d6a:	bf00      	nop
 8017d6c:	7fefffff 	.word	0x7fefffff
 8017d70:	0801eefc 	.word	0x0801eefc
 8017d74:	0801ef00 	.word	0x0801ef00
 8017d78:	0801ef08 	.word	0x0801ef08
 8017d7c:	0801ef04 	.word	0x0801ef04
 8017d80:	0801ef0c 	.word	0x0801ef0c
 8017d84:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8017d86:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8017d88:	429a      	cmp	r2, r3
 8017d8a:	bfa8      	it	ge
 8017d8c:	461a      	movge	r2, r3
 8017d8e:	2a00      	cmp	r2, #0
 8017d90:	4691      	mov	r9, r2
 8017d92:	dc37      	bgt.n	8017e04 <_printf_float+0x374>
 8017d94:	f04f 0b00 	mov.w	fp, #0
 8017d98:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8017d9c:	f104 021a 	add.w	r2, r4, #26
 8017da0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8017da2:	9305      	str	r3, [sp, #20]
 8017da4:	eba3 0309 	sub.w	r3, r3, r9
 8017da8:	455b      	cmp	r3, fp
 8017daa:	dc33      	bgt.n	8017e14 <_printf_float+0x384>
 8017dac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8017db0:	429a      	cmp	r2, r3
 8017db2:	db3b      	blt.n	8017e2c <_printf_float+0x39c>
 8017db4:	6823      	ldr	r3, [r4, #0]
 8017db6:	07da      	lsls	r2, r3, #31
 8017db8:	d438      	bmi.n	8017e2c <_printf_float+0x39c>
 8017dba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8017dbc:	9b05      	ldr	r3, [sp, #20]
 8017dbe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8017dc0:	1ad3      	subs	r3, r2, r3
 8017dc2:	eba2 0901 	sub.w	r9, r2, r1
 8017dc6:	4599      	cmp	r9, r3
 8017dc8:	bfa8      	it	ge
 8017dca:	4699      	movge	r9, r3
 8017dcc:	f1b9 0f00 	cmp.w	r9, #0
 8017dd0:	dc35      	bgt.n	8017e3e <_printf_float+0x3ae>
 8017dd2:	f04f 0800 	mov.w	r8, #0
 8017dd6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8017dda:	f104 0a1a 	add.w	sl, r4, #26
 8017dde:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8017de2:	1a9b      	subs	r3, r3, r2
 8017de4:	eba3 0309 	sub.w	r3, r3, r9
 8017de8:	4543      	cmp	r3, r8
 8017dea:	f77f af79 	ble.w	8017ce0 <_printf_float+0x250>
 8017dee:	2301      	movs	r3, #1
 8017df0:	4652      	mov	r2, sl
 8017df2:	4631      	mov	r1, r6
 8017df4:	4628      	mov	r0, r5
 8017df6:	47b8      	blx	r7
 8017df8:	3001      	adds	r0, #1
 8017dfa:	f43f aeaa 	beq.w	8017b52 <_printf_float+0xc2>
 8017dfe:	f108 0801 	add.w	r8, r8, #1
 8017e02:	e7ec      	b.n	8017dde <_printf_float+0x34e>
 8017e04:	4613      	mov	r3, r2
 8017e06:	4631      	mov	r1, r6
 8017e08:	4642      	mov	r2, r8
 8017e0a:	4628      	mov	r0, r5
 8017e0c:	47b8      	blx	r7
 8017e0e:	3001      	adds	r0, #1
 8017e10:	d1c0      	bne.n	8017d94 <_printf_float+0x304>
 8017e12:	e69e      	b.n	8017b52 <_printf_float+0xc2>
 8017e14:	2301      	movs	r3, #1
 8017e16:	4631      	mov	r1, r6
 8017e18:	4628      	mov	r0, r5
 8017e1a:	9205      	str	r2, [sp, #20]
 8017e1c:	47b8      	blx	r7
 8017e1e:	3001      	adds	r0, #1
 8017e20:	f43f ae97 	beq.w	8017b52 <_printf_float+0xc2>
 8017e24:	9a05      	ldr	r2, [sp, #20]
 8017e26:	f10b 0b01 	add.w	fp, fp, #1
 8017e2a:	e7b9      	b.n	8017da0 <_printf_float+0x310>
 8017e2c:	ee18 3a10 	vmov	r3, s16
 8017e30:	4652      	mov	r2, sl
 8017e32:	4631      	mov	r1, r6
 8017e34:	4628      	mov	r0, r5
 8017e36:	47b8      	blx	r7
 8017e38:	3001      	adds	r0, #1
 8017e3a:	d1be      	bne.n	8017dba <_printf_float+0x32a>
 8017e3c:	e689      	b.n	8017b52 <_printf_float+0xc2>
 8017e3e:	9a05      	ldr	r2, [sp, #20]
 8017e40:	464b      	mov	r3, r9
 8017e42:	4442      	add	r2, r8
 8017e44:	4631      	mov	r1, r6
 8017e46:	4628      	mov	r0, r5
 8017e48:	47b8      	blx	r7
 8017e4a:	3001      	adds	r0, #1
 8017e4c:	d1c1      	bne.n	8017dd2 <_printf_float+0x342>
 8017e4e:	e680      	b.n	8017b52 <_printf_float+0xc2>
 8017e50:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8017e52:	2a01      	cmp	r2, #1
 8017e54:	dc01      	bgt.n	8017e5a <_printf_float+0x3ca>
 8017e56:	07db      	lsls	r3, r3, #31
 8017e58:	d538      	bpl.n	8017ecc <_printf_float+0x43c>
 8017e5a:	2301      	movs	r3, #1
 8017e5c:	4642      	mov	r2, r8
 8017e5e:	4631      	mov	r1, r6
 8017e60:	4628      	mov	r0, r5
 8017e62:	47b8      	blx	r7
 8017e64:	3001      	adds	r0, #1
 8017e66:	f43f ae74 	beq.w	8017b52 <_printf_float+0xc2>
 8017e6a:	ee18 3a10 	vmov	r3, s16
 8017e6e:	4652      	mov	r2, sl
 8017e70:	4631      	mov	r1, r6
 8017e72:	4628      	mov	r0, r5
 8017e74:	47b8      	blx	r7
 8017e76:	3001      	adds	r0, #1
 8017e78:	f43f ae6b 	beq.w	8017b52 <_printf_float+0xc2>
 8017e7c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8017e80:	2200      	movs	r2, #0
 8017e82:	2300      	movs	r3, #0
 8017e84:	f7e8 fe20 	bl	8000ac8 <__aeabi_dcmpeq>
 8017e88:	b9d8      	cbnz	r0, 8017ec2 <_printf_float+0x432>
 8017e8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017e8c:	f108 0201 	add.w	r2, r8, #1
 8017e90:	3b01      	subs	r3, #1
 8017e92:	4631      	mov	r1, r6
 8017e94:	4628      	mov	r0, r5
 8017e96:	47b8      	blx	r7
 8017e98:	3001      	adds	r0, #1
 8017e9a:	d10e      	bne.n	8017eba <_printf_float+0x42a>
 8017e9c:	e659      	b.n	8017b52 <_printf_float+0xc2>
 8017e9e:	2301      	movs	r3, #1
 8017ea0:	4652      	mov	r2, sl
 8017ea2:	4631      	mov	r1, r6
 8017ea4:	4628      	mov	r0, r5
 8017ea6:	47b8      	blx	r7
 8017ea8:	3001      	adds	r0, #1
 8017eaa:	f43f ae52 	beq.w	8017b52 <_printf_float+0xc2>
 8017eae:	f108 0801 	add.w	r8, r8, #1
 8017eb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017eb4:	3b01      	subs	r3, #1
 8017eb6:	4543      	cmp	r3, r8
 8017eb8:	dcf1      	bgt.n	8017e9e <_printf_float+0x40e>
 8017eba:	464b      	mov	r3, r9
 8017ebc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8017ec0:	e6dc      	b.n	8017c7c <_printf_float+0x1ec>
 8017ec2:	f04f 0800 	mov.w	r8, #0
 8017ec6:	f104 0a1a 	add.w	sl, r4, #26
 8017eca:	e7f2      	b.n	8017eb2 <_printf_float+0x422>
 8017ecc:	2301      	movs	r3, #1
 8017ece:	4642      	mov	r2, r8
 8017ed0:	e7df      	b.n	8017e92 <_printf_float+0x402>
 8017ed2:	2301      	movs	r3, #1
 8017ed4:	464a      	mov	r2, r9
 8017ed6:	4631      	mov	r1, r6
 8017ed8:	4628      	mov	r0, r5
 8017eda:	47b8      	blx	r7
 8017edc:	3001      	adds	r0, #1
 8017ede:	f43f ae38 	beq.w	8017b52 <_printf_float+0xc2>
 8017ee2:	f108 0801 	add.w	r8, r8, #1
 8017ee6:	68e3      	ldr	r3, [r4, #12]
 8017ee8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8017eea:	1a5b      	subs	r3, r3, r1
 8017eec:	4543      	cmp	r3, r8
 8017eee:	dcf0      	bgt.n	8017ed2 <_printf_float+0x442>
 8017ef0:	e6fa      	b.n	8017ce8 <_printf_float+0x258>
 8017ef2:	f04f 0800 	mov.w	r8, #0
 8017ef6:	f104 0919 	add.w	r9, r4, #25
 8017efa:	e7f4      	b.n	8017ee6 <_printf_float+0x456>

08017efc <_printf_common>:
 8017efc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017f00:	4616      	mov	r6, r2
 8017f02:	4699      	mov	r9, r3
 8017f04:	688a      	ldr	r2, [r1, #8]
 8017f06:	690b      	ldr	r3, [r1, #16]
 8017f08:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8017f0c:	4293      	cmp	r3, r2
 8017f0e:	bfb8      	it	lt
 8017f10:	4613      	movlt	r3, r2
 8017f12:	6033      	str	r3, [r6, #0]
 8017f14:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8017f18:	4607      	mov	r7, r0
 8017f1a:	460c      	mov	r4, r1
 8017f1c:	b10a      	cbz	r2, 8017f22 <_printf_common+0x26>
 8017f1e:	3301      	adds	r3, #1
 8017f20:	6033      	str	r3, [r6, #0]
 8017f22:	6823      	ldr	r3, [r4, #0]
 8017f24:	0699      	lsls	r1, r3, #26
 8017f26:	bf42      	ittt	mi
 8017f28:	6833      	ldrmi	r3, [r6, #0]
 8017f2a:	3302      	addmi	r3, #2
 8017f2c:	6033      	strmi	r3, [r6, #0]
 8017f2e:	6825      	ldr	r5, [r4, #0]
 8017f30:	f015 0506 	ands.w	r5, r5, #6
 8017f34:	d106      	bne.n	8017f44 <_printf_common+0x48>
 8017f36:	f104 0a19 	add.w	sl, r4, #25
 8017f3a:	68e3      	ldr	r3, [r4, #12]
 8017f3c:	6832      	ldr	r2, [r6, #0]
 8017f3e:	1a9b      	subs	r3, r3, r2
 8017f40:	42ab      	cmp	r3, r5
 8017f42:	dc26      	bgt.n	8017f92 <_printf_common+0x96>
 8017f44:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8017f48:	1e13      	subs	r3, r2, #0
 8017f4a:	6822      	ldr	r2, [r4, #0]
 8017f4c:	bf18      	it	ne
 8017f4e:	2301      	movne	r3, #1
 8017f50:	0692      	lsls	r2, r2, #26
 8017f52:	d42b      	bmi.n	8017fac <_printf_common+0xb0>
 8017f54:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8017f58:	4649      	mov	r1, r9
 8017f5a:	4638      	mov	r0, r7
 8017f5c:	47c0      	blx	r8
 8017f5e:	3001      	adds	r0, #1
 8017f60:	d01e      	beq.n	8017fa0 <_printf_common+0xa4>
 8017f62:	6823      	ldr	r3, [r4, #0]
 8017f64:	68e5      	ldr	r5, [r4, #12]
 8017f66:	6832      	ldr	r2, [r6, #0]
 8017f68:	f003 0306 	and.w	r3, r3, #6
 8017f6c:	2b04      	cmp	r3, #4
 8017f6e:	bf08      	it	eq
 8017f70:	1aad      	subeq	r5, r5, r2
 8017f72:	68a3      	ldr	r3, [r4, #8]
 8017f74:	6922      	ldr	r2, [r4, #16]
 8017f76:	bf0c      	ite	eq
 8017f78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8017f7c:	2500      	movne	r5, #0
 8017f7e:	4293      	cmp	r3, r2
 8017f80:	bfc4      	itt	gt
 8017f82:	1a9b      	subgt	r3, r3, r2
 8017f84:	18ed      	addgt	r5, r5, r3
 8017f86:	2600      	movs	r6, #0
 8017f88:	341a      	adds	r4, #26
 8017f8a:	42b5      	cmp	r5, r6
 8017f8c:	d11a      	bne.n	8017fc4 <_printf_common+0xc8>
 8017f8e:	2000      	movs	r0, #0
 8017f90:	e008      	b.n	8017fa4 <_printf_common+0xa8>
 8017f92:	2301      	movs	r3, #1
 8017f94:	4652      	mov	r2, sl
 8017f96:	4649      	mov	r1, r9
 8017f98:	4638      	mov	r0, r7
 8017f9a:	47c0      	blx	r8
 8017f9c:	3001      	adds	r0, #1
 8017f9e:	d103      	bne.n	8017fa8 <_printf_common+0xac>
 8017fa0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8017fa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017fa8:	3501      	adds	r5, #1
 8017faa:	e7c6      	b.n	8017f3a <_printf_common+0x3e>
 8017fac:	18e1      	adds	r1, r4, r3
 8017fae:	1c5a      	adds	r2, r3, #1
 8017fb0:	2030      	movs	r0, #48	; 0x30
 8017fb2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8017fb6:	4422      	add	r2, r4
 8017fb8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8017fbc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8017fc0:	3302      	adds	r3, #2
 8017fc2:	e7c7      	b.n	8017f54 <_printf_common+0x58>
 8017fc4:	2301      	movs	r3, #1
 8017fc6:	4622      	mov	r2, r4
 8017fc8:	4649      	mov	r1, r9
 8017fca:	4638      	mov	r0, r7
 8017fcc:	47c0      	blx	r8
 8017fce:	3001      	adds	r0, #1
 8017fd0:	d0e6      	beq.n	8017fa0 <_printf_common+0xa4>
 8017fd2:	3601      	adds	r6, #1
 8017fd4:	e7d9      	b.n	8017f8a <_printf_common+0x8e>
	...

08017fd8 <_printf_i>:
 8017fd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8017fdc:	460c      	mov	r4, r1
 8017fde:	4691      	mov	r9, r2
 8017fe0:	7e27      	ldrb	r7, [r4, #24]
 8017fe2:	990c      	ldr	r1, [sp, #48]	; 0x30
 8017fe4:	2f78      	cmp	r7, #120	; 0x78
 8017fe6:	4680      	mov	r8, r0
 8017fe8:	469a      	mov	sl, r3
 8017fea:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8017fee:	d807      	bhi.n	8018000 <_printf_i+0x28>
 8017ff0:	2f62      	cmp	r7, #98	; 0x62
 8017ff2:	d80a      	bhi.n	801800a <_printf_i+0x32>
 8017ff4:	2f00      	cmp	r7, #0
 8017ff6:	f000 80d8 	beq.w	80181aa <_printf_i+0x1d2>
 8017ffa:	2f58      	cmp	r7, #88	; 0x58
 8017ffc:	f000 80a3 	beq.w	8018146 <_printf_i+0x16e>
 8018000:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8018004:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8018008:	e03a      	b.n	8018080 <_printf_i+0xa8>
 801800a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801800e:	2b15      	cmp	r3, #21
 8018010:	d8f6      	bhi.n	8018000 <_printf_i+0x28>
 8018012:	a001      	add	r0, pc, #4	; (adr r0, 8018018 <_printf_i+0x40>)
 8018014:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8018018:	08018071 	.word	0x08018071
 801801c:	08018085 	.word	0x08018085
 8018020:	08018001 	.word	0x08018001
 8018024:	08018001 	.word	0x08018001
 8018028:	08018001 	.word	0x08018001
 801802c:	08018001 	.word	0x08018001
 8018030:	08018085 	.word	0x08018085
 8018034:	08018001 	.word	0x08018001
 8018038:	08018001 	.word	0x08018001
 801803c:	08018001 	.word	0x08018001
 8018040:	08018001 	.word	0x08018001
 8018044:	08018191 	.word	0x08018191
 8018048:	080180b5 	.word	0x080180b5
 801804c:	08018173 	.word	0x08018173
 8018050:	08018001 	.word	0x08018001
 8018054:	08018001 	.word	0x08018001
 8018058:	080181b3 	.word	0x080181b3
 801805c:	08018001 	.word	0x08018001
 8018060:	080180b5 	.word	0x080180b5
 8018064:	08018001 	.word	0x08018001
 8018068:	08018001 	.word	0x08018001
 801806c:	0801817b 	.word	0x0801817b
 8018070:	680b      	ldr	r3, [r1, #0]
 8018072:	1d1a      	adds	r2, r3, #4
 8018074:	681b      	ldr	r3, [r3, #0]
 8018076:	600a      	str	r2, [r1, #0]
 8018078:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801807c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8018080:	2301      	movs	r3, #1
 8018082:	e0a3      	b.n	80181cc <_printf_i+0x1f4>
 8018084:	6825      	ldr	r5, [r4, #0]
 8018086:	6808      	ldr	r0, [r1, #0]
 8018088:	062e      	lsls	r6, r5, #24
 801808a:	f100 0304 	add.w	r3, r0, #4
 801808e:	d50a      	bpl.n	80180a6 <_printf_i+0xce>
 8018090:	6805      	ldr	r5, [r0, #0]
 8018092:	600b      	str	r3, [r1, #0]
 8018094:	2d00      	cmp	r5, #0
 8018096:	da03      	bge.n	80180a0 <_printf_i+0xc8>
 8018098:	232d      	movs	r3, #45	; 0x2d
 801809a:	426d      	negs	r5, r5
 801809c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80180a0:	485e      	ldr	r0, [pc, #376]	; (801821c <_printf_i+0x244>)
 80180a2:	230a      	movs	r3, #10
 80180a4:	e019      	b.n	80180da <_printf_i+0x102>
 80180a6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80180aa:	6805      	ldr	r5, [r0, #0]
 80180ac:	600b      	str	r3, [r1, #0]
 80180ae:	bf18      	it	ne
 80180b0:	b22d      	sxthne	r5, r5
 80180b2:	e7ef      	b.n	8018094 <_printf_i+0xbc>
 80180b4:	680b      	ldr	r3, [r1, #0]
 80180b6:	6825      	ldr	r5, [r4, #0]
 80180b8:	1d18      	adds	r0, r3, #4
 80180ba:	6008      	str	r0, [r1, #0]
 80180bc:	0628      	lsls	r0, r5, #24
 80180be:	d501      	bpl.n	80180c4 <_printf_i+0xec>
 80180c0:	681d      	ldr	r5, [r3, #0]
 80180c2:	e002      	b.n	80180ca <_printf_i+0xf2>
 80180c4:	0669      	lsls	r1, r5, #25
 80180c6:	d5fb      	bpl.n	80180c0 <_printf_i+0xe8>
 80180c8:	881d      	ldrh	r5, [r3, #0]
 80180ca:	4854      	ldr	r0, [pc, #336]	; (801821c <_printf_i+0x244>)
 80180cc:	2f6f      	cmp	r7, #111	; 0x6f
 80180ce:	bf0c      	ite	eq
 80180d0:	2308      	moveq	r3, #8
 80180d2:	230a      	movne	r3, #10
 80180d4:	2100      	movs	r1, #0
 80180d6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80180da:	6866      	ldr	r6, [r4, #4]
 80180dc:	60a6      	str	r6, [r4, #8]
 80180de:	2e00      	cmp	r6, #0
 80180e0:	bfa2      	ittt	ge
 80180e2:	6821      	ldrge	r1, [r4, #0]
 80180e4:	f021 0104 	bicge.w	r1, r1, #4
 80180e8:	6021      	strge	r1, [r4, #0]
 80180ea:	b90d      	cbnz	r5, 80180f0 <_printf_i+0x118>
 80180ec:	2e00      	cmp	r6, #0
 80180ee:	d04d      	beq.n	801818c <_printf_i+0x1b4>
 80180f0:	4616      	mov	r6, r2
 80180f2:	fbb5 f1f3 	udiv	r1, r5, r3
 80180f6:	fb03 5711 	mls	r7, r3, r1, r5
 80180fa:	5dc7      	ldrb	r7, [r0, r7]
 80180fc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8018100:	462f      	mov	r7, r5
 8018102:	42bb      	cmp	r3, r7
 8018104:	460d      	mov	r5, r1
 8018106:	d9f4      	bls.n	80180f2 <_printf_i+0x11a>
 8018108:	2b08      	cmp	r3, #8
 801810a:	d10b      	bne.n	8018124 <_printf_i+0x14c>
 801810c:	6823      	ldr	r3, [r4, #0]
 801810e:	07df      	lsls	r7, r3, #31
 8018110:	d508      	bpl.n	8018124 <_printf_i+0x14c>
 8018112:	6923      	ldr	r3, [r4, #16]
 8018114:	6861      	ldr	r1, [r4, #4]
 8018116:	4299      	cmp	r1, r3
 8018118:	bfde      	ittt	le
 801811a:	2330      	movle	r3, #48	; 0x30
 801811c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8018120:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8018124:	1b92      	subs	r2, r2, r6
 8018126:	6122      	str	r2, [r4, #16]
 8018128:	f8cd a000 	str.w	sl, [sp]
 801812c:	464b      	mov	r3, r9
 801812e:	aa03      	add	r2, sp, #12
 8018130:	4621      	mov	r1, r4
 8018132:	4640      	mov	r0, r8
 8018134:	f7ff fee2 	bl	8017efc <_printf_common>
 8018138:	3001      	adds	r0, #1
 801813a:	d14c      	bne.n	80181d6 <_printf_i+0x1fe>
 801813c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8018140:	b004      	add	sp, #16
 8018142:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018146:	4835      	ldr	r0, [pc, #212]	; (801821c <_printf_i+0x244>)
 8018148:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801814c:	6823      	ldr	r3, [r4, #0]
 801814e:	680e      	ldr	r6, [r1, #0]
 8018150:	061f      	lsls	r7, r3, #24
 8018152:	f856 5b04 	ldr.w	r5, [r6], #4
 8018156:	600e      	str	r6, [r1, #0]
 8018158:	d514      	bpl.n	8018184 <_printf_i+0x1ac>
 801815a:	07d9      	lsls	r1, r3, #31
 801815c:	bf44      	itt	mi
 801815e:	f043 0320 	orrmi.w	r3, r3, #32
 8018162:	6023      	strmi	r3, [r4, #0]
 8018164:	b91d      	cbnz	r5, 801816e <_printf_i+0x196>
 8018166:	6823      	ldr	r3, [r4, #0]
 8018168:	f023 0320 	bic.w	r3, r3, #32
 801816c:	6023      	str	r3, [r4, #0]
 801816e:	2310      	movs	r3, #16
 8018170:	e7b0      	b.n	80180d4 <_printf_i+0xfc>
 8018172:	6823      	ldr	r3, [r4, #0]
 8018174:	f043 0320 	orr.w	r3, r3, #32
 8018178:	6023      	str	r3, [r4, #0]
 801817a:	2378      	movs	r3, #120	; 0x78
 801817c:	4828      	ldr	r0, [pc, #160]	; (8018220 <_printf_i+0x248>)
 801817e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8018182:	e7e3      	b.n	801814c <_printf_i+0x174>
 8018184:	065e      	lsls	r6, r3, #25
 8018186:	bf48      	it	mi
 8018188:	b2ad      	uxthmi	r5, r5
 801818a:	e7e6      	b.n	801815a <_printf_i+0x182>
 801818c:	4616      	mov	r6, r2
 801818e:	e7bb      	b.n	8018108 <_printf_i+0x130>
 8018190:	680b      	ldr	r3, [r1, #0]
 8018192:	6826      	ldr	r6, [r4, #0]
 8018194:	6960      	ldr	r0, [r4, #20]
 8018196:	1d1d      	adds	r5, r3, #4
 8018198:	600d      	str	r5, [r1, #0]
 801819a:	0635      	lsls	r5, r6, #24
 801819c:	681b      	ldr	r3, [r3, #0]
 801819e:	d501      	bpl.n	80181a4 <_printf_i+0x1cc>
 80181a0:	6018      	str	r0, [r3, #0]
 80181a2:	e002      	b.n	80181aa <_printf_i+0x1d2>
 80181a4:	0671      	lsls	r1, r6, #25
 80181a6:	d5fb      	bpl.n	80181a0 <_printf_i+0x1c8>
 80181a8:	8018      	strh	r0, [r3, #0]
 80181aa:	2300      	movs	r3, #0
 80181ac:	6123      	str	r3, [r4, #16]
 80181ae:	4616      	mov	r6, r2
 80181b0:	e7ba      	b.n	8018128 <_printf_i+0x150>
 80181b2:	680b      	ldr	r3, [r1, #0]
 80181b4:	1d1a      	adds	r2, r3, #4
 80181b6:	600a      	str	r2, [r1, #0]
 80181b8:	681e      	ldr	r6, [r3, #0]
 80181ba:	6862      	ldr	r2, [r4, #4]
 80181bc:	2100      	movs	r1, #0
 80181be:	4630      	mov	r0, r6
 80181c0:	f7e8 f80e 	bl	80001e0 <memchr>
 80181c4:	b108      	cbz	r0, 80181ca <_printf_i+0x1f2>
 80181c6:	1b80      	subs	r0, r0, r6
 80181c8:	6060      	str	r0, [r4, #4]
 80181ca:	6863      	ldr	r3, [r4, #4]
 80181cc:	6123      	str	r3, [r4, #16]
 80181ce:	2300      	movs	r3, #0
 80181d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80181d4:	e7a8      	b.n	8018128 <_printf_i+0x150>
 80181d6:	6923      	ldr	r3, [r4, #16]
 80181d8:	4632      	mov	r2, r6
 80181da:	4649      	mov	r1, r9
 80181dc:	4640      	mov	r0, r8
 80181de:	47d0      	blx	sl
 80181e0:	3001      	adds	r0, #1
 80181e2:	d0ab      	beq.n	801813c <_printf_i+0x164>
 80181e4:	6823      	ldr	r3, [r4, #0]
 80181e6:	079b      	lsls	r3, r3, #30
 80181e8:	d413      	bmi.n	8018212 <_printf_i+0x23a>
 80181ea:	68e0      	ldr	r0, [r4, #12]
 80181ec:	9b03      	ldr	r3, [sp, #12]
 80181ee:	4298      	cmp	r0, r3
 80181f0:	bfb8      	it	lt
 80181f2:	4618      	movlt	r0, r3
 80181f4:	e7a4      	b.n	8018140 <_printf_i+0x168>
 80181f6:	2301      	movs	r3, #1
 80181f8:	4632      	mov	r2, r6
 80181fa:	4649      	mov	r1, r9
 80181fc:	4640      	mov	r0, r8
 80181fe:	47d0      	blx	sl
 8018200:	3001      	adds	r0, #1
 8018202:	d09b      	beq.n	801813c <_printf_i+0x164>
 8018204:	3501      	adds	r5, #1
 8018206:	68e3      	ldr	r3, [r4, #12]
 8018208:	9903      	ldr	r1, [sp, #12]
 801820a:	1a5b      	subs	r3, r3, r1
 801820c:	42ab      	cmp	r3, r5
 801820e:	dcf2      	bgt.n	80181f6 <_printf_i+0x21e>
 8018210:	e7eb      	b.n	80181ea <_printf_i+0x212>
 8018212:	2500      	movs	r5, #0
 8018214:	f104 0619 	add.w	r6, r4, #25
 8018218:	e7f5      	b.n	8018206 <_printf_i+0x22e>
 801821a:	bf00      	nop
 801821c:	0801ef0e 	.word	0x0801ef0e
 8018220:	0801ef1f 	.word	0x0801ef1f

08018224 <cleanup_glue>:
 8018224:	b538      	push	{r3, r4, r5, lr}
 8018226:	460c      	mov	r4, r1
 8018228:	6809      	ldr	r1, [r1, #0]
 801822a:	4605      	mov	r5, r0
 801822c:	b109      	cbz	r1, 8018232 <cleanup_glue+0xe>
 801822e:	f7ff fff9 	bl	8018224 <cleanup_glue>
 8018232:	4621      	mov	r1, r4
 8018234:	4628      	mov	r0, r5
 8018236:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801823a:	f7ff badf 	b.w	80177fc <_free_r>
	...

08018240 <_reclaim_reent>:
 8018240:	4b2c      	ldr	r3, [pc, #176]	; (80182f4 <_reclaim_reent+0xb4>)
 8018242:	681b      	ldr	r3, [r3, #0]
 8018244:	4283      	cmp	r3, r0
 8018246:	b570      	push	{r4, r5, r6, lr}
 8018248:	4604      	mov	r4, r0
 801824a:	d051      	beq.n	80182f0 <_reclaim_reent+0xb0>
 801824c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 801824e:	b143      	cbz	r3, 8018262 <_reclaim_reent+0x22>
 8018250:	68db      	ldr	r3, [r3, #12]
 8018252:	2b00      	cmp	r3, #0
 8018254:	d14a      	bne.n	80182ec <_reclaim_reent+0xac>
 8018256:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8018258:	6819      	ldr	r1, [r3, #0]
 801825a:	b111      	cbz	r1, 8018262 <_reclaim_reent+0x22>
 801825c:	4620      	mov	r0, r4
 801825e:	f7ff facd 	bl	80177fc <_free_r>
 8018262:	6961      	ldr	r1, [r4, #20]
 8018264:	b111      	cbz	r1, 801826c <_reclaim_reent+0x2c>
 8018266:	4620      	mov	r0, r4
 8018268:	f7ff fac8 	bl	80177fc <_free_r>
 801826c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 801826e:	b111      	cbz	r1, 8018276 <_reclaim_reent+0x36>
 8018270:	4620      	mov	r0, r4
 8018272:	f7ff fac3 	bl	80177fc <_free_r>
 8018276:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8018278:	b111      	cbz	r1, 8018280 <_reclaim_reent+0x40>
 801827a:	4620      	mov	r0, r4
 801827c:	f7ff fabe 	bl	80177fc <_free_r>
 8018280:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8018282:	b111      	cbz	r1, 801828a <_reclaim_reent+0x4a>
 8018284:	4620      	mov	r0, r4
 8018286:	f7ff fab9 	bl	80177fc <_free_r>
 801828a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 801828c:	b111      	cbz	r1, 8018294 <_reclaim_reent+0x54>
 801828e:	4620      	mov	r0, r4
 8018290:	f7ff fab4 	bl	80177fc <_free_r>
 8018294:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8018296:	b111      	cbz	r1, 801829e <_reclaim_reent+0x5e>
 8018298:	4620      	mov	r0, r4
 801829a:	f7ff faaf 	bl	80177fc <_free_r>
 801829e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80182a0:	b111      	cbz	r1, 80182a8 <_reclaim_reent+0x68>
 80182a2:	4620      	mov	r0, r4
 80182a4:	f7ff faaa 	bl	80177fc <_free_r>
 80182a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80182aa:	b111      	cbz	r1, 80182b2 <_reclaim_reent+0x72>
 80182ac:	4620      	mov	r0, r4
 80182ae:	f7ff faa5 	bl	80177fc <_free_r>
 80182b2:	69a3      	ldr	r3, [r4, #24]
 80182b4:	b1e3      	cbz	r3, 80182f0 <_reclaim_reent+0xb0>
 80182b6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80182b8:	4620      	mov	r0, r4
 80182ba:	4798      	blx	r3
 80182bc:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80182be:	b1b9      	cbz	r1, 80182f0 <_reclaim_reent+0xb0>
 80182c0:	4620      	mov	r0, r4
 80182c2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80182c6:	f7ff bfad 	b.w	8018224 <cleanup_glue>
 80182ca:	5949      	ldr	r1, [r1, r5]
 80182cc:	b941      	cbnz	r1, 80182e0 <_reclaim_reent+0xa0>
 80182ce:	3504      	adds	r5, #4
 80182d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80182d2:	2d80      	cmp	r5, #128	; 0x80
 80182d4:	68d9      	ldr	r1, [r3, #12]
 80182d6:	d1f8      	bne.n	80182ca <_reclaim_reent+0x8a>
 80182d8:	4620      	mov	r0, r4
 80182da:	f7ff fa8f 	bl	80177fc <_free_r>
 80182de:	e7ba      	b.n	8018256 <_reclaim_reent+0x16>
 80182e0:	680e      	ldr	r6, [r1, #0]
 80182e2:	4620      	mov	r0, r4
 80182e4:	f7ff fa8a 	bl	80177fc <_free_r>
 80182e8:	4631      	mov	r1, r6
 80182ea:	e7ef      	b.n	80182cc <_reclaim_reent+0x8c>
 80182ec:	2500      	movs	r5, #0
 80182ee:	e7ef      	b.n	80182d0 <_reclaim_reent+0x90>
 80182f0:	bd70      	pop	{r4, r5, r6, pc}
 80182f2:	bf00      	nop
 80182f4:	200001c8 	.word	0x200001c8

080182f8 <_sbrk_r>:
 80182f8:	b538      	push	{r3, r4, r5, lr}
 80182fa:	4d06      	ldr	r5, [pc, #24]	; (8018314 <_sbrk_r+0x1c>)
 80182fc:	2300      	movs	r3, #0
 80182fe:	4604      	mov	r4, r0
 8018300:	4608      	mov	r0, r1
 8018302:	602b      	str	r3, [r5, #0]
 8018304:	f7ec fb94 	bl	8004a30 <_sbrk>
 8018308:	1c43      	adds	r3, r0, #1
 801830a:	d102      	bne.n	8018312 <_sbrk_r+0x1a>
 801830c:	682b      	ldr	r3, [r5, #0]
 801830e:	b103      	cbz	r3, 8018312 <_sbrk_r+0x1a>
 8018310:	6023      	str	r3, [r4, #0]
 8018312:	bd38      	pop	{r3, r4, r5, pc}
 8018314:	20014910 	.word	0x20014910

08018318 <siprintf>:
 8018318:	b40e      	push	{r1, r2, r3}
 801831a:	b500      	push	{lr}
 801831c:	b09c      	sub	sp, #112	; 0x70
 801831e:	ab1d      	add	r3, sp, #116	; 0x74
 8018320:	9002      	str	r0, [sp, #8]
 8018322:	9006      	str	r0, [sp, #24]
 8018324:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8018328:	4809      	ldr	r0, [pc, #36]	; (8018350 <siprintf+0x38>)
 801832a:	9107      	str	r1, [sp, #28]
 801832c:	9104      	str	r1, [sp, #16]
 801832e:	4909      	ldr	r1, [pc, #36]	; (8018354 <siprintf+0x3c>)
 8018330:	f853 2b04 	ldr.w	r2, [r3], #4
 8018334:	9105      	str	r1, [sp, #20]
 8018336:	6800      	ldr	r0, [r0, #0]
 8018338:	9301      	str	r3, [sp, #4]
 801833a:	a902      	add	r1, sp, #8
 801833c:	f001 fc10 	bl	8019b60 <_svfiprintf_r>
 8018340:	9b02      	ldr	r3, [sp, #8]
 8018342:	2200      	movs	r2, #0
 8018344:	701a      	strb	r2, [r3, #0]
 8018346:	b01c      	add	sp, #112	; 0x70
 8018348:	f85d eb04 	ldr.w	lr, [sp], #4
 801834c:	b003      	add	sp, #12
 801834e:	4770      	bx	lr
 8018350:	200001c8 	.word	0x200001c8
 8018354:	ffff0208 	.word	0xffff0208

08018358 <__sread>:
 8018358:	b510      	push	{r4, lr}
 801835a:	460c      	mov	r4, r1
 801835c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018360:	f001 fcfe 	bl	8019d60 <_read_r>
 8018364:	2800      	cmp	r0, #0
 8018366:	bfab      	itete	ge
 8018368:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801836a:	89a3      	ldrhlt	r3, [r4, #12]
 801836c:	181b      	addge	r3, r3, r0
 801836e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8018372:	bfac      	ite	ge
 8018374:	6563      	strge	r3, [r4, #84]	; 0x54
 8018376:	81a3      	strhlt	r3, [r4, #12]
 8018378:	bd10      	pop	{r4, pc}

0801837a <__swrite>:
 801837a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801837e:	461f      	mov	r7, r3
 8018380:	898b      	ldrh	r3, [r1, #12]
 8018382:	05db      	lsls	r3, r3, #23
 8018384:	4605      	mov	r5, r0
 8018386:	460c      	mov	r4, r1
 8018388:	4616      	mov	r6, r2
 801838a:	d505      	bpl.n	8018398 <__swrite+0x1e>
 801838c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018390:	2302      	movs	r3, #2
 8018392:	2200      	movs	r2, #0
 8018394:	f000 ffde 	bl	8019354 <_lseek_r>
 8018398:	89a3      	ldrh	r3, [r4, #12]
 801839a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801839e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80183a2:	81a3      	strh	r3, [r4, #12]
 80183a4:	4632      	mov	r2, r6
 80183a6:	463b      	mov	r3, r7
 80183a8:	4628      	mov	r0, r5
 80183aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80183ae:	f000 b86f 	b.w	8018490 <_write_r>

080183b2 <__sseek>:
 80183b2:	b510      	push	{r4, lr}
 80183b4:	460c      	mov	r4, r1
 80183b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80183ba:	f000 ffcb 	bl	8019354 <_lseek_r>
 80183be:	1c43      	adds	r3, r0, #1
 80183c0:	89a3      	ldrh	r3, [r4, #12]
 80183c2:	bf15      	itete	ne
 80183c4:	6560      	strne	r0, [r4, #84]	; 0x54
 80183c6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80183ca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80183ce:	81a3      	strheq	r3, [r4, #12]
 80183d0:	bf18      	it	ne
 80183d2:	81a3      	strhne	r3, [r4, #12]
 80183d4:	bd10      	pop	{r4, pc}

080183d6 <__sclose>:
 80183d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80183da:	f000 b86b 	b.w	80184b4 <_close_r>

080183de <strcat>:
 80183de:	b510      	push	{r4, lr}
 80183e0:	4602      	mov	r2, r0
 80183e2:	7814      	ldrb	r4, [r2, #0]
 80183e4:	4613      	mov	r3, r2
 80183e6:	3201      	adds	r2, #1
 80183e8:	2c00      	cmp	r4, #0
 80183ea:	d1fa      	bne.n	80183e2 <strcat+0x4>
 80183ec:	3b01      	subs	r3, #1
 80183ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80183f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80183f6:	2a00      	cmp	r2, #0
 80183f8:	d1f9      	bne.n	80183ee <strcat+0x10>
 80183fa:	bd10      	pop	{r4, pc}

080183fc <strcpy>:
 80183fc:	4603      	mov	r3, r0
 80183fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8018402:	f803 2b01 	strb.w	r2, [r3], #1
 8018406:	2a00      	cmp	r2, #0
 8018408:	d1f9      	bne.n	80183fe <strcpy+0x2>
 801840a:	4770      	bx	lr

0801840c <__utoa>:
 801840c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801840e:	4c1f      	ldr	r4, [pc, #124]	; (801848c <__utoa+0x80>)
 8018410:	b08b      	sub	sp, #44	; 0x2c
 8018412:	4605      	mov	r5, r0
 8018414:	460b      	mov	r3, r1
 8018416:	466e      	mov	r6, sp
 8018418:	f104 0c20 	add.w	ip, r4, #32
 801841c:	6820      	ldr	r0, [r4, #0]
 801841e:	6861      	ldr	r1, [r4, #4]
 8018420:	4637      	mov	r7, r6
 8018422:	c703      	stmia	r7!, {r0, r1}
 8018424:	3408      	adds	r4, #8
 8018426:	4564      	cmp	r4, ip
 8018428:	463e      	mov	r6, r7
 801842a:	d1f7      	bne.n	801841c <__utoa+0x10>
 801842c:	7921      	ldrb	r1, [r4, #4]
 801842e:	7139      	strb	r1, [r7, #4]
 8018430:	1e91      	subs	r1, r2, #2
 8018432:	6820      	ldr	r0, [r4, #0]
 8018434:	6038      	str	r0, [r7, #0]
 8018436:	2922      	cmp	r1, #34	; 0x22
 8018438:	f04f 0100 	mov.w	r1, #0
 801843c:	d904      	bls.n	8018448 <__utoa+0x3c>
 801843e:	7019      	strb	r1, [r3, #0]
 8018440:	460b      	mov	r3, r1
 8018442:	4618      	mov	r0, r3
 8018444:	b00b      	add	sp, #44	; 0x2c
 8018446:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018448:	1e58      	subs	r0, r3, #1
 801844a:	4684      	mov	ip, r0
 801844c:	fbb5 f7f2 	udiv	r7, r5, r2
 8018450:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 8018454:	fb02 5617 	mls	r6, r2, r7, r5
 8018458:	4476      	add	r6, lr
 801845a:	460c      	mov	r4, r1
 801845c:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8018460:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8018464:	462e      	mov	r6, r5
 8018466:	42b2      	cmp	r2, r6
 8018468:	f101 0101 	add.w	r1, r1, #1
 801846c:	463d      	mov	r5, r7
 801846e:	d9ed      	bls.n	801844c <__utoa+0x40>
 8018470:	2200      	movs	r2, #0
 8018472:	545a      	strb	r2, [r3, r1]
 8018474:	1919      	adds	r1, r3, r4
 8018476:	1aa5      	subs	r5, r4, r2
 8018478:	42aa      	cmp	r2, r5
 801847a:	dae2      	bge.n	8018442 <__utoa+0x36>
 801847c:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8018480:	780e      	ldrb	r6, [r1, #0]
 8018482:	7006      	strb	r6, [r0, #0]
 8018484:	3201      	adds	r2, #1
 8018486:	f801 5901 	strb.w	r5, [r1], #-1
 801848a:	e7f4      	b.n	8018476 <__utoa+0x6a>
 801848c:	0801ef30 	.word	0x0801ef30

08018490 <_write_r>:
 8018490:	b538      	push	{r3, r4, r5, lr}
 8018492:	4d07      	ldr	r5, [pc, #28]	; (80184b0 <_write_r+0x20>)
 8018494:	4604      	mov	r4, r0
 8018496:	4608      	mov	r0, r1
 8018498:	4611      	mov	r1, r2
 801849a:	2200      	movs	r2, #0
 801849c:	602a      	str	r2, [r5, #0]
 801849e:	461a      	mov	r2, r3
 80184a0:	f7ec fa75 	bl	800498e <_write>
 80184a4:	1c43      	adds	r3, r0, #1
 80184a6:	d102      	bne.n	80184ae <_write_r+0x1e>
 80184a8:	682b      	ldr	r3, [r5, #0]
 80184aa:	b103      	cbz	r3, 80184ae <_write_r+0x1e>
 80184ac:	6023      	str	r3, [r4, #0]
 80184ae:	bd38      	pop	{r3, r4, r5, pc}
 80184b0:	20014910 	.word	0x20014910

080184b4 <_close_r>:
 80184b4:	b538      	push	{r3, r4, r5, lr}
 80184b6:	4d06      	ldr	r5, [pc, #24]	; (80184d0 <_close_r+0x1c>)
 80184b8:	2300      	movs	r3, #0
 80184ba:	4604      	mov	r4, r0
 80184bc:	4608      	mov	r0, r1
 80184be:	602b      	str	r3, [r5, #0]
 80184c0:	f7ec fa81 	bl	80049c6 <_close>
 80184c4:	1c43      	adds	r3, r0, #1
 80184c6:	d102      	bne.n	80184ce <_close_r+0x1a>
 80184c8:	682b      	ldr	r3, [r5, #0]
 80184ca:	b103      	cbz	r3, 80184ce <_close_r+0x1a>
 80184cc:	6023      	str	r3, [r4, #0]
 80184ce:	bd38      	pop	{r3, r4, r5, pc}
 80184d0:	20014910 	.word	0x20014910

080184d4 <quorem>:
 80184d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80184d8:	6903      	ldr	r3, [r0, #16]
 80184da:	690c      	ldr	r4, [r1, #16]
 80184dc:	42a3      	cmp	r3, r4
 80184de:	4607      	mov	r7, r0
 80184e0:	f2c0 8081 	blt.w	80185e6 <quorem+0x112>
 80184e4:	3c01      	subs	r4, #1
 80184e6:	f101 0814 	add.w	r8, r1, #20
 80184ea:	f100 0514 	add.w	r5, r0, #20
 80184ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80184f2:	9301      	str	r3, [sp, #4]
 80184f4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80184f8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80184fc:	3301      	adds	r3, #1
 80184fe:	429a      	cmp	r2, r3
 8018500:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8018504:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8018508:	fbb2 f6f3 	udiv	r6, r2, r3
 801850c:	d331      	bcc.n	8018572 <quorem+0x9e>
 801850e:	f04f 0e00 	mov.w	lr, #0
 8018512:	4640      	mov	r0, r8
 8018514:	46ac      	mov	ip, r5
 8018516:	46f2      	mov	sl, lr
 8018518:	f850 2b04 	ldr.w	r2, [r0], #4
 801851c:	b293      	uxth	r3, r2
 801851e:	fb06 e303 	mla	r3, r6, r3, lr
 8018522:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8018526:	b29b      	uxth	r3, r3
 8018528:	ebaa 0303 	sub.w	r3, sl, r3
 801852c:	0c12      	lsrs	r2, r2, #16
 801852e:	f8dc a000 	ldr.w	sl, [ip]
 8018532:	fb06 e202 	mla	r2, r6, r2, lr
 8018536:	fa13 f38a 	uxtah	r3, r3, sl
 801853a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801853e:	fa1f fa82 	uxth.w	sl, r2
 8018542:	f8dc 2000 	ldr.w	r2, [ip]
 8018546:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 801854a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801854e:	b29b      	uxth	r3, r3
 8018550:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8018554:	4581      	cmp	r9, r0
 8018556:	f84c 3b04 	str.w	r3, [ip], #4
 801855a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801855e:	d2db      	bcs.n	8018518 <quorem+0x44>
 8018560:	f855 300b 	ldr.w	r3, [r5, fp]
 8018564:	b92b      	cbnz	r3, 8018572 <quorem+0x9e>
 8018566:	9b01      	ldr	r3, [sp, #4]
 8018568:	3b04      	subs	r3, #4
 801856a:	429d      	cmp	r5, r3
 801856c:	461a      	mov	r2, r3
 801856e:	d32e      	bcc.n	80185ce <quorem+0xfa>
 8018570:	613c      	str	r4, [r7, #16]
 8018572:	4638      	mov	r0, r7
 8018574:	f001 f98a 	bl	801988c <__mcmp>
 8018578:	2800      	cmp	r0, #0
 801857a:	db24      	blt.n	80185c6 <quorem+0xf2>
 801857c:	3601      	adds	r6, #1
 801857e:	4628      	mov	r0, r5
 8018580:	f04f 0c00 	mov.w	ip, #0
 8018584:	f858 2b04 	ldr.w	r2, [r8], #4
 8018588:	f8d0 e000 	ldr.w	lr, [r0]
 801858c:	b293      	uxth	r3, r2
 801858e:	ebac 0303 	sub.w	r3, ip, r3
 8018592:	0c12      	lsrs	r2, r2, #16
 8018594:	fa13 f38e 	uxtah	r3, r3, lr
 8018598:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 801859c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80185a0:	b29b      	uxth	r3, r3
 80185a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80185a6:	45c1      	cmp	r9, r8
 80185a8:	f840 3b04 	str.w	r3, [r0], #4
 80185ac:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80185b0:	d2e8      	bcs.n	8018584 <quorem+0xb0>
 80185b2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80185b6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80185ba:	b922      	cbnz	r2, 80185c6 <quorem+0xf2>
 80185bc:	3b04      	subs	r3, #4
 80185be:	429d      	cmp	r5, r3
 80185c0:	461a      	mov	r2, r3
 80185c2:	d30a      	bcc.n	80185da <quorem+0x106>
 80185c4:	613c      	str	r4, [r7, #16]
 80185c6:	4630      	mov	r0, r6
 80185c8:	b003      	add	sp, #12
 80185ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80185ce:	6812      	ldr	r2, [r2, #0]
 80185d0:	3b04      	subs	r3, #4
 80185d2:	2a00      	cmp	r2, #0
 80185d4:	d1cc      	bne.n	8018570 <quorem+0x9c>
 80185d6:	3c01      	subs	r4, #1
 80185d8:	e7c7      	b.n	801856a <quorem+0x96>
 80185da:	6812      	ldr	r2, [r2, #0]
 80185dc:	3b04      	subs	r3, #4
 80185de:	2a00      	cmp	r2, #0
 80185e0:	d1f0      	bne.n	80185c4 <quorem+0xf0>
 80185e2:	3c01      	subs	r4, #1
 80185e4:	e7eb      	b.n	80185be <quorem+0xea>
 80185e6:	2000      	movs	r0, #0
 80185e8:	e7ee      	b.n	80185c8 <quorem+0xf4>
 80185ea:	0000      	movs	r0, r0
 80185ec:	0000      	movs	r0, r0
	...

080185f0 <_dtoa_r>:
 80185f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80185f4:	ed2d 8b02 	vpush	{d8}
 80185f8:	ec57 6b10 	vmov	r6, r7, d0
 80185fc:	b095      	sub	sp, #84	; 0x54
 80185fe:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8018600:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8018604:	9105      	str	r1, [sp, #20]
 8018606:	e9cd 6702 	strd	r6, r7, [sp, #8]
 801860a:	4604      	mov	r4, r0
 801860c:	9209      	str	r2, [sp, #36]	; 0x24
 801860e:	930f      	str	r3, [sp, #60]	; 0x3c
 8018610:	b975      	cbnz	r5, 8018630 <_dtoa_r+0x40>
 8018612:	2010      	movs	r0, #16
 8018614:	f7ff f8cc 	bl	80177b0 <malloc>
 8018618:	4602      	mov	r2, r0
 801861a:	6260      	str	r0, [r4, #36]	; 0x24
 801861c:	b920      	cbnz	r0, 8018628 <_dtoa_r+0x38>
 801861e:	4bb2      	ldr	r3, [pc, #712]	; (80188e8 <_dtoa_r+0x2f8>)
 8018620:	21ea      	movs	r1, #234	; 0xea
 8018622:	48b2      	ldr	r0, [pc, #712]	; (80188ec <_dtoa_r+0x2fc>)
 8018624:	f001 fbae 	bl	8019d84 <__assert_func>
 8018628:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801862c:	6005      	str	r5, [r0, #0]
 801862e:	60c5      	str	r5, [r0, #12]
 8018630:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8018632:	6819      	ldr	r1, [r3, #0]
 8018634:	b151      	cbz	r1, 801864c <_dtoa_r+0x5c>
 8018636:	685a      	ldr	r2, [r3, #4]
 8018638:	604a      	str	r2, [r1, #4]
 801863a:	2301      	movs	r3, #1
 801863c:	4093      	lsls	r3, r2
 801863e:	608b      	str	r3, [r1, #8]
 8018640:	4620      	mov	r0, r4
 8018642:	f000 fee5 	bl	8019410 <_Bfree>
 8018646:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8018648:	2200      	movs	r2, #0
 801864a:	601a      	str	r2, [r3, #0]
 801864c:	1e3b      	subs	r3, r7, #0
 801864e:	bfb9      	ittee	lt
 8018650:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8018654:	9303      	strlt	r3, [sp, #12]
 8018656:	2300      	movge	r3, #0
 8018658:	f8c8 3000 	strge.w	r3, [r8]
 801865c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8018660:	4ba3      	ldr	r3, [pc, #652]	; (80188f0 <_dtoa_r+0x300>)
 8018662:	bfbc      	itt	lt
 8018664:	2201      	movlt	r2, #1
 8018666:	f8c8 2000 	strlt.w	r2, [r8]
 801866a:	ea33 0309 	bics.w	r3, r3, r9
 801866e:	d11b      	bne.n	80186a8 <_dtoa_r+0xb8>
 8018670:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8018672:	f242 730f 	movw	r3, #9999	; 0x270f
 8018676:	6013      	str	r3, [r2, #0]
 8018678:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801867c:	4333      	orrs	r3, r6
 801867e:	f000 857a 	beq.w	8019176 <_dtoa_r+0xb86>
 8018682:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8018684:	b963      	cbnz	r3, 80186a0 <_dtoa_r+0xb0>
 8018686:	4b9b      	ldr	r3, [pc, #620]	; (80188f4 <_dtoa_r+0x304>)
 8018688:	e024      	b.n	80186d4 <_dtoa_r+0xe4>
 801868a:	4b9b      	ldr	r3, [pc, #620]	; (80188f8 <_dtoa_r+0x308>)
 801868c:	9300      	str	r3, [sp, #0]
 801868e:	3308      	adds	r3, #8
 8018690:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8018692:	6013      	str	r3, [r2, #0]
 8018694:	9800      	ldr	r0, [sp, #0]
 8018696:	b015      	add	sp, #84	; 0x54
 8018698:	ecbd 8b02 	vpop	{d8}
 801869c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80186a0:	4b94      	ldr	r3, [pc, #592]	; (80188f4 <_dtoa_r+0x304>)
 80186a2:	9300      	str	r3, [sp, #0]
 80186a4:	3303      	adds	r3, #3
 80186a6:	e7f3      	b.n	8018690 <_dtoa_r+0xa0>
 80186a8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80186ac:	2200      	movs	r2, #0
 80186ae:	ec51 0b17 	vmov	r0, r1, d7
 80186b2:	2300      	movs	r3, #0
 80186b4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80186b8:	f7e8 fa06 	bl	8000ac8 <__aeabi_dcmpeq>
 80186bc:	4680      	mov	r8, r0
 80186be:	b158      	cbz	r0, 80186d8 <_dtoa_r+0xe8>
 80186c0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80186c2:	2301      	movs	r3, #1
 80186c4:	6013      	str	r3, [r2, #0]
 80186c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80186c8:	2b00      	cmp	r3, #0
 80186ca:	f000 8551 	beq.w	8019170 <_dtoa_r+0xb80>
 80186ce:	488b      	ldr	r0, [pc, #556]	; (80188fc <_dtoa_r+0x30c>)
 80186d0:	6018      	str	r0, [r3, #0]
 80186d2:	1e43      	subs	r3, r0, #1
 80186d4:	9300      	str	r3, [sp, #0]
 80186d6:	e7dd      	b.n	8018694 <_dtoa_r+0xa4>
 80186d8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80186dc:	aa12      	add	r2, sp, #72	; 0x48
 80186de:	a913      	add	r1, sp, #76	; 0x4c
 80186e0:	4620      	mov	r0, r4
 80186e2:	f001 f977 	bl	80199d4 <__d2b>
 80186e6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80186ea:	4683      	mov	fp, r0
 80186ec:	2d00      	cmp	r5, #0
 80186ee:	d07c      	beq.n	80187ea <_dtoa_r+0x1fa>
 80186f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80186f2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80186f6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80186fa:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80186fe:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8018702:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8018706:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801870a:	4b7d      	ldr	r3, [pc, #500]	; (8018900 <_dtoa_r+0x310>)
 801870c:	2200      	movs	r2, #0
 801870e:	4630      	mov	r0, r6
 8018710:	4639      	mov	r1, r7
 8018712:	f7e7 fdb9 	bl	8000288 <__aeabi_dsub>
 8018716:	a36e      	add	r3, pc, #440	; (adr r3, 80188d0 <_dtoa_r+0x2e0>)
 8018718:	e9d3 2300 	ldrd	r2, r3, [r3]
 801871c:	f7e7 ff6c 	bl	80005f8 <__aeabi_dmul>
 8018720:	a36d      	add	r3, pc, #436	; (adr r3, 80188d8 <_dtoa_r+0x2e8>)
 8018722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018726:	f7e7 fdb1 	bl	800028c <__adddf3>
 801872a:	4606      	mov	r6, r0
 801872c:	4628      	mov	r0, r5
 801872e:	460f      	mov	r7, r1
 8018730:	f7e7 fef8 	bl	8000524 <__aeabi_i2d>
 8018734:	a36a      	add	r3, pc, #424	; (adr r3, 80188e0 <_dtoa_r+0x2f0>)
 8018736:	e9d3 2300 	ldrd	r2, r3, [r3]
 801873a:	f7e7 ff5d 	bl	80005f8 <__aeabi_dmul>
 801873e:	4602      	mov	r2, r0
 8018740:	460b      	mov	r3, r1
 8018742:	4630      	mov	r0, r6
 8018744:	4639      	mov	r1, r7
 8018746:	f7e7 fda1 	bl	800028c <__adddf3>
 801874a:	4606      	mov	r6, r0
 801874c:	460f      	mov	r7, r1
 801874e:	f7e8 fa03 	bl	8000b58 <__aeabi_d2iz>
 8018752:	2200      	movs	r2, #0
 8018754:	4682      	mov	sl, r0
 8018756:	2300      	movs	r3, #0
 8018758:	4630      	mov	r0, r6
 801875a:	4639      	mov	r1, r7
 801875c:	f7e8 f9be 	bl	8000adc <__aeabi_dcmplt>
 8018760:	b148      	cbz	r0, 8018776 <_dtoa_r+0x186>
 8018762:	4650      	mov	r0, sl
 8018764:	f7e7 fede 	bl	8000524 <__aeabi_i2d>
 8018768:	4632      	mov	r2, r6
 801876a:	463b      	mov	r3, r7
 801876c:	f7e8 f9ac 	bl	8000ac8 <__aeabi_dcmpeq>
 8018770:	b908      	cbnz	r0, 8018776 <_dtoa_r+0x186>
 8018772:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8018776:	f1ba 0f16 	cmp.w	sl, #22
 801877a:	d854      	bhi.n	8018826 <_dtoa_r+0x236>
 801877c:	4b61      	ldr	r3, [pc, #388]	; (8018904 <_dtoa_r+0x314>)
 801877e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8018782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018786:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801878a:	f7e8 f9a7 	bl	8000adc <__aeabi_dcmplt>
 801878e:	2800      	cmp	r0, #0
 8018790:	d04b      	beq.n	801882a <_dtoa_r+0x23a>
 8018792:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8018796:	2300      	movs	r3, #0
 8018798:	930e      	str	r3, [sp, #56]	; 0x38
 801879a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801879c:	1b5d      	subs	r5, r3, r5
 801879e:	1e6b      	subs	r3, r5, #1
 80187a0:	9304      	str	r3, [sp, #16]
 80187a2:	bf43      	ittte	mi
 80187a4:	2300      	movmi	r3, #0
 80187a6:	f1c5 0801 	rsbmi	r8, r5, #1
 80187aa:	9304      	strmi	r3, [sp, #16]
 80187ac:	f04f 0800 	movpl.w	r8, #0
 80187b0:	f1ba 0f00 	cmp.w	sl, #0
 80187b4:	db3b      	blt.n	801882e <_dtoa_r+0x23e>
 80187b6:	9b04      	ldr	r3, [sp, #16]
 80187b8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 80187bc:	4453      	add	r3, sl
 80187be:	9304      	str	r3, [sp, #16]
 80187c0:	2300      	movs	r3, #0
 80187c2:	9306      	str	r3, [sp, #24]
 80187c4:	9b05      	ldr	r3, [sp, #20]
 80187c6:	2b09      	cmp	r3, #9
 80187c8:	d869      	bhi.n	801889e <_dtoa_r+0x2ae>
 80187ca:	2b05      	cmp	r3, #5
 80187cc:	bfc4      	itt	gt
 80187ce:	3b04      	subgt	r3, #4
 80187d0:	9305      	strgt	r3, [sp, #20]
 80187d2:	9b05      	ldr	r3, [sp, #20]
 80187d4:	f1a3 0302 	sub.w	r3, r3, #2
 80187d8:	bfcc      	ite	gt
 80187da:	2500      	movgt	r5, #0
 80187dc:	2501      	movle	r5, #1
 80187de:	2b03      	cmp	r3, #3
 80187e0:	d869      	bhi.n	80188b6 <_dtoa_r+0x2c6>
 80187e2:	e8df f003 	tbb	[pc, r3]
 80187e6:	4e2c      	.short	0x4e2c
 80187e8:	5a4c      	.short	0x5a4c
 80187ea:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80187ee:	441d      	add	r5, r3
 80187f0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80187f4:	2b20      	cmp	r3, #32
 80187f6:	bfc1      	itttt	gt
 80187f8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80187fc:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8018800:	fa09 f303 	lslgt.w	r3, r9, r3
 8018804:	fa26 f000 	lsrgt.w	r0, r6, r0
 8018808:	bfda      	itte	le
 801880a:	f1c3 0320 	rsble	r3, r3, #32
 801880e:	fa06 f003 	lslle.w	r0, r6, r3
 8018812:	4318      	orrgt	r0, r3
 8018814:	f7e7 fe76 	bl	8000504 <__aeabi_ui2d>
 8018818:	2301      	movs	r3, #1
 801881a:	4606      	mov	r6, r0
 801881c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8018820:	3d01      	subs	r5, #1
 8018822:	9310      	str	r3, [sp, #64]	; 0x40
 8018824:	e771      	b.n	801870a <_dtoa_r+0x11a>
 8018826:	2301      	movs	r3, #1
 8018828:	e7b6      	b.n	8018798 <_dtoa_r+0x1a8>
 801882a:	900e      	str	r0, [sp, #56]	; 0x38
 801882c:	e7b5      	b.n	801879a <_dtoa_r+0x1aa>
 801882e:	f1ca 0300 	rsb	r3, sl, #0
 8018832:	9306      	str	r3, [sp, #24]
 8018834:	2300      	movs	r3, #0
 8018836:	eba8 080a 	sub.w	r8, r8, sl
 801883a:	930d      	str	r3, [sp, #52]	; 0x34
 801883c:	e7c2      	b.n	80187c4 <_dtoa_r+0x1d4>
 801883e:	2300      	movs	r3, #0
 8018840:	9308      	str	r3, [sp, #32]
 8018842:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018844:	2b00      	cmp	r3, #0
 8018846:	dc39      	bgt.n	80188bc <_dtoa_r+0x2cc>
 8018848:	f04f 0901 	mov.w	r9, #1
 801884c:	f8cd 9004 	str.w	r9, [sp, #4]
 8018850:	464b      	mov	r3, r9
 8018852:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8018856:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8018858:	2200      	movs	r2, #0
 801885a:	6042      	str	r2, [r0, #4]
 801885c:	2204      	movs	r2, #4
 801885e:	f102 0614 	add.w	r6, r2, #20
 8018862:	429e      	cmp	r6, r3
 8018864:	6841      	ldr	r1, [r0, #4]
 8018866:	d92f      	bls.n	80188c8 <_dtoa_r+0x2d8>
 8018868:	4620      	mov	r0, r4
 801886a:	f000 fd91 	bl	8019390 <_Balloc>
 801886e:	9000      	str	r0, [sp, #0]
 8018870:	2800      	cmp	r0, #0
 8018872:	d14b      	bne.n	801890c <_dtoa_r+0x31c>
 8018874:	4b24      	ldr	r3, [pc, #144]	; (8018908 <_dtoa_r+0x318>)
 8018876:	4602      	mov	r2, r0
 8018878:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 801887c:	e6d1      	b.n	8018622 <_dtoa_r+0x32>
 801887e:	2301      	movs	r3, #1
 8018880:	e7de      	b.n	8018840 <_dtoa_r+0x250>
 8018882:	2300      	movs	r3, #0
 8018884:	9308      	str	r3, [sp, #32]
 8018886:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018888:	eb0a 0903 	add.w	r9, sl, r3
 801888c:	f109 0301 	add.w	r3, r9, #1
 8018890:	2b01      	cmp	r3, #1
 8018892:	9301      	str	r3, [sp, #4]
 8018894:	bfb8      	it	lt
 8018896:	2301      	movlt	r3, #1
 8018898:	e7dd      	b.n	8018856 <_dtoa_r+0x266>
 801889a:	2301      	movs	r3, #1
 801889c:	e7f2      	b.n	8018884 <_dtoa_r+0x294>
 801889e:	2501      	movs	r5, #1
 80188a0:	2300      	movs	r3, #0
 80188a2:	9305      	str	r3, [sp, #20]
 80188a4:	9508      	str	r5, [sp, #32]
 80188a6:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 80188aa:	2200      	movs	r2, #0
 80188ac:	f8cd 9004 	str.w	r9, [sp, #4]
 80188b0:	2312      	movs	r3, #18
 80188b2:	9209      	str	r2, [sp, #36]	; 0x24
 80188b4:	e7cf      	b.n	8018856 <_dtoa_r+0x266>
 80188b6:	2301      	movs	r3, #1
 80188b8:	9308      	str	r3, [sp, #32]
 80188ba:	e7f4      	b.n	80188a6 <_dtoa_r+0x2b6>
 80188bc:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80188c0:	f8cd 9004 	str.w	r9, [sp, #4]
 80188c4:	464b      	mov	r3, r9
 80188c6:	e7c6      	b.n	8018856 <_dtoa_r+0x266>
 80188c8:	3101      	adds	r1, #1
 80188ca:	6041      	str	r1, [r0, #4]
 80188cc:	0052      	lsls	r2, r2, #1
 80188ce:	e7c6      	b.n	801885e <_dtoa_r+0x26e>
 80188d0:	636f4361 	.word	0x636f4361
 80188d4:	3fd287a7 	.word	0x3fd287a7
 80188d8:	8b60c8b3 	.word	0x8b60c8b3
 80188dc:	3fc68a28 	.word	0x3fc68a28
 80188e0:	509f79fb 	.word	0x509f79fb
 80188e4:	3fd34413 	.word	0x3fd34413
 80188e8:	0801ef62 	.word	0x0801ef62
 80188ec:	0801ef79 	.word	0x0801ef79
 80188f0:	7ff00000 	.word	0x7ff00000
 80188f4:	0801ef5e 	.word	0x0801ef5e
 80188f8:	0801ef55 	.word	0x0801ef55
 80188fc:	0801ef0d 	.word	0x0801ef0d
 8018900:	3ff80000 	.word	0x3ff80000
 8018904:	0801f078 	.word	0x0801f078
 8018908:	0801efd8 	.word	0x0801efd8
 801890c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801890e:	9a00      	ldr	r2, [sp, #0]
 8018910:	601a      	str	r2, [r3, #0]
 8018912:	9b01      	ldr	r3, [sp, #4]
 8018914:	2b0e      	cmp	r3, #14
 8018916:	f200 80ad 	bhi.w	8018a74 <_dtoa_r+0x484>
 801891a:	2d00      	cmp	r5, #0
 801891c:	f000 80aa 	beq.w	8018a74 <_dtoa_r+0x484>
 8018920:	f1ba 0f00 	cmp.w	sl, #0
 8018924:	dd36      	ble.n	8018994 <_dtoa_r+0x3a4>
 8018926:	4ac3      	ldr	r2, [pc, #780]	; (8018c34 <_dtoa_r+0x644>)
 8018928:	f00a 030f 	and.w	r3, sl, #15
 801892c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8018930:	ed93 7b00 	vldr	d7, [r3]
 8018934:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8018938:	ea4f 172a 	mov.w	r7, sl, asr #4
 801893c:	eeb0 8a47 	vmov.f32	s16, s14
 8018940:	eef0 8a67 	vmov.f32	s17, s15
 8018944:	d016      	beq.n	8018974 <_dtoa_r+0x384>
 8018946:	4bbc      	ldr	r3, [pc, #752]	; (8018c38 <_dtoa_r+0x648>)
 8018948:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801894c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8018950:	f7e7 ff7c 	bl	800084c <__aeabi_ddiv>
 8018954:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8018958:	f007 070f 	and.w	r7, r7, #15
 801895c:	2503      	movs	r5, #3
 801895e:	4eb6      	ldr	r6, [pc, #728]	; (8018c38 <_dtoa_r+0x648>)
 8018960:	b957      	cbnz	r7, 8018978 <_dtoa_r+0x388>
 8018962:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8018966:	ec53 2b18 	vmov	r2, r3, d8
 801896a:	f7e7 ff6f 	bl	800084c <__aeabi_ddiv>
 801896e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8018972:	e029      	b.n	80189c8 <_dtoa_r+0x3d8>
 8018974:	2502      	movs	r5, #2
 8018976:	e7f2      	b.n	801895e <_dtoa_r+0x36e>
 8018978:	07f9      	lsls	r1, r7, #31
 801897a:	d508      	bpl.n	801898e <_dtoa_r+0x39e>
 801897c:	ec51 0b18 	vmov	r0, r1, d8
 8018980:	e9d6 2300 	ldrd	r2, r3, [r6]
 8018984:	f7e7 fe38 	bl	80005f8 <__aeabi_dmul>
 8018988:	ec41 0b18 	vmov	d8, r0, r1
 801898c:	3501      	adds	r5, #1
 801898e:	107f      	asrs	r7, r7, #1
 8018990:	3608      	adds	r6, #8
 8018992:	e7e5      	b.n	8018960 <_dtoa_r+0x370>
 8018994:	f000 80a6 	beq.w	8018ae4 <_dtoa_r+0x4f4>
 8018998:	f1ca 0600 	rsb	r6, sl, #0
 801899c:	4ba5      	ldr	r3, [pc, #660]	; (8018c34 <_dtoa_r+0x644>)
 801899e:	4fa6      	ldr	r7, [pc, #664]	; (8018c38 <_dtoa_r+0x648>)
 80189a0:	f006 020f 	and.w	r2, r6, #15
 80189a4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80189a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80189ac:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80189b0:	f7e7 fe22 	bl	80005f8 <__aeabi_dmul>
 80189b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80189b8:	1136      	asrs	r6, r6, #4
 80189ba:	2300      	movs	r3, #0
 80189bc:	2502      	movs	r5, #2
 80189be:	2e00      	cmp	r6, #0
 80189c0:	f040 8085 	bne.w	8018ace <_dtoa_r+0x4de>
 80189c4:	2b00      	cmp	r3, #0
 80189c6:	d1d2      	bne.n	801896e <_dtoa_r+0x37e>
 80189c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80189ca:	2b00      	cmp	r3, #0
 80189cc:	f000 808c 	beq.w	8018ae8 <_dtoa_r+0x4f8>
 80189d0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80189d4:	4b99      	ldr	r3, [pc, #612]	; (8018c3c <_dtoa_r+0x64c>)
 80189d6:	2200      	movs	r2, #0
 80189d8:	4630      	mov	r0, r6
 80189da:	4639      	mov	r1, r7
 80189dc:	f7e8 f87e 	bl	8000adc <__aeabi_dcmplt>
 80189e0:	2800      	cmp	r0, #0
 80189e2:	f000 8081 	beq.w	8018ae8 <_dtoa_r+0x4f8>
 80189e6:	9b01      	ldr	r3, [sp, #4]
 80189e8:	2b00      	cmp	r3, #0
 80189ea:	d07d      	beq.n	8018ae8 <_dtoa_r+0x4f8>
 80189ec:	f1b9 0f00 	cmp.w	r9, #0
 80189f0:	dd3c      	ble.n	8018a6c <_dtoa_r+0x47c>
 80189f2:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 80189f6:	9307      	str	r3, [sp, #28]
 80189f8:	2200      	movs	r2, #0
 80189fa:	4b91      	ldr	r3, [pc, #580]	; (8018c40 <_dtoa_r+0x650>)
 80189fc:	4630      	mov	r0, r6
 80189fe:	4639      	mov	r1, r7
 8018a00:	f7e7 fdfa 	bl	80005f8 <__aeabi_dmul>
 8018a04:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8018a08:	3501      	adds	r5, #1
 8018a0a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8018a0e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8018a12:	4628      	mov	r0, r5
 8018a14:	f7e7 fd86 	bl	8000524 <__aeabi_i2d>
 8018a18:	4632      	mov	r2, r6
 8018a1a:	463b      	mov	r3, r7
 8018a1c:	f7e7 fdec 	bl	80005f8 <__aeabi_dmul>
 8018a20:	4b88      	ldr	r3, [pc, #544]	; (8018c44 <_dtoa_r+0x654>)
 8018a22:	2200      	movs	r2, #0
 8018a24:	f7e7 fc32 	bl	800028c <__adddf3>
 8018a28:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8018a2c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8018a30:	9303      	str	r3, [sp, #12]
 8018a32:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8018a34:	2b00      	cmp	r3, #0
 8018a36:	d15c      	bne.n	8018af2 <_dtoa_r+0x502>
 8018a38:	4b83      	ldr	r3, [pc, #524]	; (8018c48 <_dtoa_r+0x658>)
 8018a3a:	2200      	movs	r2, #0
 8018a3c:	4630      	mov	r0, r6
 8018a3e:	4639      	mov	r1, r7
 8018a40:	f7e7 fc22 	bl	8000288 <__aeabi_dsub>
 8018a44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8018a48:	4606      	mov	r6, r0
 8018a4a:	460f      	mov	r7, r1
 8018a4c:	f7e8 f864 	bl	8000b18 <__aeabi_dcmpgt>
 8018a50:	2800      	cmp	r0, #0
 8018a52:	f040 8296 	bne.w	8018f82 <_dtoa_r+0x992>
 8018a56:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8018a5a:	4630      	mov	r0, r6
 8018a5c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8018a60:	4639      	mov	r1, r7
 8018a62:	f7e8 f83b 	bl	8000adc <__aeabi_dcmplt>
 8018a66:	2800      	cmp	r0, #0
 8018a68:	f040 8288 	bne.w	8018f7c <_dtoa_r+0x98c>
 8018a6c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8018a70:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8018a74:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8018a76:	2b00      	cmp	r3, #0
 8018a78:	f2c0 8158 	blt.w	8018d2c <_dtoa_r+0x73c>
 8018a7c:	f1ba 0f0e 	cmp.w	sl, #14
 8018a80:	f300 8154 	bgt.w	8018d2c <_dtoa_r+0x73c>
 8018a84:	4b6b      	ldr	r3, [pc, #428]	; (8018c34 <_dtoa_r+0x644>)
 8018a86:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8018a8a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8018a8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018a90:	2b00      	cmp	r3, #0
 8018a92:	f280 80e3 	bge.w	8018c5c <_dtoa_r+0x66c>
 8018a96:	9b01      	ldr	r3, [sp, #4]
 8018a98:	2b00      	cmp	r3, #0
 8018a9a:	f300 80df 	bgt.w	8018c5c <_dtoa_r+0x66c>
 8018a9e:	f040 826d 	bne.w	8018f7c <_dtoa_r+0x98c>
 8018aa2:	4b69      	ldr	r3, [pc, #420]	; (8018c48 <_dtoa_r+0x658>)
 8018aa4:	2200      	movs	r2, #0
 8018aa6:	4640      	mov	r0, r8
 8018aa8:	4649      	mov	r1, r9
 8018aaa:	f7e7 fda5 	bl	80005f8 <__aeabi_dmul>
 8018aae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8018ab2:	f7e8 f827 	bl	8000b04 <__aeabi_dcmpge>
 8018ab6:	9e01      	ldr	r6, [sp, #4]
 8018ab8:	4637      	mov	r7, r6
 8018aba:	2800      	cmp	r0, #0
 8018abc:	f040 8243 	bne.w	8018f46 <_dtoa_r+0x956>
 8018ac0:	9d00      	ldr	r5, [sp, #0]
 8018ac2:	2331      	movs	r3, #49	; 0x31
 8018ac4:	f805 3b01 	strb.w	r3, [r5], #1
 8018ac8:	f10a 0a01 	add.w	sl, sl, #1
 8018acc:	e23f      	b.n	8018f4e <_dtoa_r+0x95e>
 8018ace:	07f2      	lsls	r2, r6, #31
 8018ad0:	d505      	bpl.n	8018ade <_dtoa_r+0x4ee>
 8018ad2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8018ad6:	f7e7 fd8f 	bl	80005f8 <__aeabi_dmul>
 8018ada:	3501      	adds	r5, #1
 8018adc:	2301      	movs	r3, #1
 8018ade:	1076      	asrs	r6, r6, #1
 8018ae0:	3708      	adds	r7, #8
 8018ae2:	e76c      	b.n	80189be <_dtoa_r+0x3ce>
 8018ae4:	2502      	movs	r5, #2
 8018ae6:	e76f      	b.n	80189c8 <_dtoa_r+0x3d8>
 8018ae8:	9b01      	ldr	r3, [sp, #4]
 8018aea:	f8cd a01c 	str.w	sl, [sp, #28]
 8018aee:	930c      	str	r3, [sp, #48]	; 0x30
 8018af0:	e78d      	b.n	8018a0e <_dtoa_r+0x41e>
 8018af2:	9900      	ldr	r1, [sp, #0]
 8018af4:	980c      	ldr	r0, [sp, #48]	; 0x30
 8018af6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8018af8:	4b4e      	ldr	r3, [pc, #312]	; (8018c34 <_dtoa_r+0x644>)
 8018afa:	ed9d 7b02 	vldr	d7, [sp, #8]
 8018afe:	4401      	add	r1, r0
 8018b00:	9102      	str	r1, [sp, #8]
 8018b02:	9908      	ldr	r1, [sp, #32]
 8018b04:	eeb0 8a47 	vmov.f32	s16, s14
 8018b08:	eef0 8a67 	vmov.f32	s17, s15
 8018b0c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8018b10:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8018b14:	2900      	cmp	r1, #0
 8018b16:	d045      	beq.n	8018ba4 <_dtoa_r+0x5b4>
 8018b18:	494c      	ldr	r1, [pc, #304]	; (8018c4c <_dtoa_r+0x65c>)
 8018b1a:	2000      	movs	r0, #0
 8018b1c:	f7e7 fe96 	bl	800084c <__aeabi_ddiv>
 8018b20:	ec53 2b18 	vmov	r2, r3, d8
 8018b24:	f7e7 fbb0 	bl	8000288 <__aeabi_dsub>
 8018b28:	9d00      	ldr	r5, [sp, #0]
 8018b2a:	ec41 0b18 	vmov	d8, r0, r1
 8018b2e:	4639      	mov	r1, r7
 8018b30:	4630      	mov	r0, r6
 8018b32:	f7e8 f811 	bl	8000b58 <__aeabi_d2iz>
 8018b36:	900c      	str	r0, [sp, #48]	; 0x30
 8018b38:	f7e7 fcf4 	bl	8000524 <__aeabi_i2d>
 8018b3c:	4602      	mov	r2, r0
 8018b3e:	460b      	mov	r3, r1
 8018b40:	4630      	mov	r0, r6
 8018b42:	4639      	mov	r1, r7
 8018b44:	f7e7 fba0 	bl	8000288 <__aeabi_dsub>
 8018b48:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8018b4a:	3330      	adds	r3, #48	; 0x30
 8018b4c:	f805 3b01 	strb.w	r3, [r5], #1
 8018b50:	ec53 2b18 	vmov	r2, r3, d8
 8018b54:	4606      	mov	r6, r0
 8018b56:	460f      	mov	r7, r1
 8018b58:	f7e7 ffc0 	bl	8000adc <__aeabi_dcmplt>
 8018b5c:	2800      	cmp	r0, #0
 8018b5e:	d165      	bne.n	8018c2c <_dtoa_r+0x63c>
 8018b60:	4632      	mov	r2, r6
 8018b62:	463b      	mov	r3, r7
 8018b64:	4935      	ldr	r1, [pc, #212]	; (8018c3c <_dtoa_r+0x64c>)
 8018b66:	2000      	movs	r0, #0
 8018b68:	f7e7 fb8e 	bl	8000288 <__aeabi_dsub>
 8018b6c:	ec53 2b18 	vmov	r2, r3, d8
 8018b70:	f7e7 ffb4 	bl	8000adc <__aeabi_dcmplt>
 8018b74:	2800      	cmp	r0, #0
 8018b76:	f040 80b9 	bne.w	8018cec <_dtoa_r+0x6fc>
 8018b7a:	9b02      	ldr	r3, [sp, #8]
 8018b7c:	429d      	cmp	r5, r3
 8018b7e:	f43f af75 	beq.w	8018a6c <_dtoa_r+0x47c>
 8018b82:	4b2f      	ldr	r3, [pc, #188]	; (8018c40 <_dtoa_r+0x650>)
 8018b84:	ec51 0b18 	vmov	r0, r1, d8
 8018b88:	2200      	movs	r2, #0
 8018b8a:	f7e7 fd35 	bl	80005f8 <__aeabi_dmul>
 8018b8e:	4b2c      	ldr	r3, [pc, #176]	; (8018c40 <_dtoa_r+0x650>)
 8018b90:	ec41 0b18 	vmov	d8, r0, r1
 8018b94:	2200      	movs	r2, #0
 8018b96:	4630      	mov	r0, r6
 8018b98:	4639      	mov	r1, r7
 8018b9a:	f7e7 fd2d 	bl	80005f8 <__aeabi_dmul>
 8018b9e:	4606      	mov	r6, r0
 8018ba0:	460f      	mov	r7, r1
 8018ba2:	e7c4      	b.n	8018b2e <_dtoa_r+0x53e>
 8018ba4:	ec51 0b17 	vmov	r0, r1, d7
 8018ba8:	f7e7 fd26 	bl	80005f8 <__aeabi_dmul>
 8018bac:	9b02      	ldr	r3, [sp, #8]
 8018bae:	9d00      	ldr	r5, [sp, #0]
 8018bb0:	930c      	str	r3, [sp, #48]	; 0x30
 8018bb2:	ec41 0b18 	vmov	d8, r0, r1
 8018bb6:	4639      	mov	r1, r7
 8018bb8:	4630      	mov	r0, r6
 8018bba:	f7e7 ffcd 	bl	8000b58 <__aeabi_d2iz>
 8018bbe:	9011      	str	r0, [sp, #68]	; 0x44
 8018bc0:	f7e7 fcb0 	bl	8000524 <__aeabi_i2d>
 8018bc4:	4602      	mov	r2, r0
 8018bc6:	460b      	mov	r3, r1
 8018bc8:	4630      	mov	r0, r6
 8018bca:	4639      	mov	r1, r7
 8018bcc:	f7e7 fb5c 	bl	8000288 <__aeabi_dsub>
 8018bd0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8018bd2:	3330      	adds	r3, #48	; 0x30
 8018bd4:	f805 3b01 	strb.w	r3, [r5], #1
 8018bd8:	9b02      	ldr	r3, [sp, #8]
 8018bda:	429d      	cmp	r5, r3
 8018bdc:	4606      	mov	r6, r0
 8018bde:	460f      	mov	r7, r1
 8018be0:	f04f 0200 	mov.w	r2, #0
 8018be4:	d134      	bne.n	8018c50 <_dtoa_r+0x660>
 8018be6:	4b19      	ldr	r3, [pc, #100]	; (8018c4c <_dtoa_r+0x65c>)
 8018be8:	ec51 0b18 	vmov	r0, r1, d8
 8018bec:	f7e7 fb4e 	bl	800028c <__adddf3>
 8018bf0:	4602      	mov	r2, r0
 8018bf2:	460b      	mov	r3, r1
 8018bf4:	4630      	mov	r0, r6
 8018bf6:	4639      	mov	r1, r7
 8018bf8:	f7e7 ff8e 	bl	8000b18 <__aeabi_dcmpgt>
 8018bfc:	2800      	cmp	r0, #0
 8018bfe:	d175      	bne.n	8018cec <_dtoa_r+0x6fc>
 8018c00:	ec53 2b18 	vmov	r2, r3, d8
 8018c04:	4911      	ldr	r1, [pc, #68]	; (8018c4c <_dtoa_r+0x65c>)
 8018c06:	2000      	movs	r0, #0
 8018c08:	f7e7 fb3e 	bl	8000288 <__aeabi_dsub>
 8018c0c:	4602      	mov	r2, r0
 8018c0e:	460b      	mov	r3, r1
 8018c10:	4630      	mov	r0, r6
 8018c12:	4639      	mov	r1, r7
 8018c14:	f7e7 ff62 	bl	8000adc <__aeabi_dcmplt>
 8018c18:	2800      	cmp	r0, #0
 8018c1a:	f43f af27 	beq.w	8018a6c <_dtoa_r+0x47c>
 8018c1e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8018c20:	1e6b      	subs	r3, r5, #1
 8018c22:	930c      	str	r3, [sp, #48]	; 0x30
 8018c24:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8018c28:	2b30      	cmp	r3, #48	; 0x30
 8018c2a:	d0f8      	beq.n	8018c1e <_dtoa_r+0x62e>
 8018c2c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8018c30:	e04a      	b.n	8018cc8 <_dtoa_r+0x6d8>
 8018c32:	bf00      	nop
 8018c34:	0801f078 	.word	0x0801f078
 8018c38:	0801f050 	.word	0x0801f050
 8018c3c:	3ff00000 	.word	0x3ff00000
 8018c40:	40240000 	.word	0x40240000
 8018c44:	401c0000 	.word	0x401c0000
 8018c48:	40140000 	.word	0x40140000
 8018c4c:	3fe00000 	.word	0x3fe00000
 8018c50:	4baf      	ldr	r3, [pc, #700]	; (8018f10 <_dtoa_r+0x920>)
 8018c52:	f7e7 fcd1 	bl	80005f8 <__aeabi_dmul>
 8018c56:	4606      	mov	r6, r0
 8018c58:	460f      	mov	r7, r1
 8018c5a:	e7ac      	b.n	8018bb6 <_dtoa_r+0x5c6>
 8018c5c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8018c60:	9d00      	ldr	r5, [sp, #0]
 8018c62:	4642      	mov	r2, r8
 8018c64:	464b      	mov	r3, r9
 8018c66:	4630      	mov	r0, r6
 8018c68:	4639      	mov	r1, r7
 8018c6a:	f7e7 fdef 	bl	800084c <__aeabi_ddiv>
 8018c6e:	f7e7 ff73 	bl	8000b58 <__aeabi_d2iz>
 8018c72:	9002      	str	r0, [sp, #8]
 8018c74:	f7e7 fc56 	bl	8000524 <__aeabi_i2d>
 8018c78:	4642      	mov	r2, r8
 8018c7a:	464b      	mov	r3, r9
 8018c7c:	f7e7 fcbc 	bl	80005f8 <__aeabi_dmul>
 8018c80:	4602      	mov	r2, r0
 8018c82:	460b      	mov	r3, r1
 8018c84:	4630      	mov	r0, r6
 8018c86:	4639      	mov	r1, r7
 8018c88:	f7e7 fafe 	bl	8000288 <__aeabi_dsub>
 8018c8c:	9e02      	ldr	r6, [sp, #8]
 8018c8e:	9f01      	ldr	r7, [sp, #4]
 8018c90:	3630      	adds	r6, #48	; 0x30
 8018c92:	f805 6b01 	strb.w	r6, [r5], #1
 8018c96:	9e00      	ldr	r6, [sp, #0]
 8018c98:	1bae      	subs	r6, r5, r6
 8018c9a:	42b7      	cmp	r7, r6
 8018c9c:	4602      	mov	r2, r0
 8018c9e:	460b      	mov	r3, r1
 8018ca0:	d137      	bne.n	8018d12 <_dtoa_r+0x722>
 8018ca2:	f7e7 faf3 	bl	800028c <__adddf3>
 8018ca6:	4642      	mov	r2, r8
 8018ca8:	464b      	mov	r3, r9
 8018caa:	4606      	mov	r6, r0
 8018cac:	460f      	mov	r7, r1
 8018cae:	f7e7 ff33 	bl	8000b18 <__aeabi_dcmpgt>
 8018cb2:	b9c8      	cbnz	r0, 8018ce8 <_dtoa_r+0x6f8>
 8018cb4:	4642      	mov	r2, r8
 8018cb6:	464b      	mov	r3, r9
 8018cb8:	4630      	mov	r0, r6
 8018cba:	4639      	mov	r1, r7
 8018cbc:	f7e7 ff04 	bl	8000ac8 <__aeabi_dcmpeq>
 8018cc0:	b110      	cbz	r0, 8018cc8 <_dtoa_r+0x6d8>
 8018cc2:	9b02      	ldr	r3, [sp, #8]
 8018cc4:	07d9      	lsls	r1, r3, #31
 8018cc6:	d40f      	bmi.n	8018ce8 <_dtoa_r+0x6f8>
 8018cc8:	4620      	mov	r0, r4
 8018cca:	4659      	mov	r1, fp
 8018ccc:	f000 fba0 	bl	8019410 <_Bfree>
 8018cd0:	2300      	movs	r3, #0
 8018cd2:	702b      	strb	r3, [r5, #0]
 8018cd4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8018cd6:	f10a 0001 	add.w	r0, sl, #1
 8018cda:	6018      	str	r0, [r3, #0]
 8018cdc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8018cde:	2b00      	cmp	r3, #0
 8018ce0:	f43f acd8 	beq.w	8018694 <_dtoa_r+0xa4>
 8018ce4:	601d      	str	r5, [r3, #0]
 8018ce6:	e4d5      	b.n	8018694 <_dtoa_r+0xa4>
 8018ce8:	f8cd a01c 	str.w	sl, [sp, #28]
 8018cec:	462b      	mov	r3, r5
 8018cee:	461d      	mov	r5, r3
 8018cf0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8018cf4:	2a39      	cmp	r2, #57	; 0x39
 8018cf6:	d108      	bne.n	8018d0a <_dtoa_r+0x71a>
 8018cf8:	9a00      	ldr	r2, [sp, #0]
 8018cfa:	429a      	cmp	r2, r3
 8018cfc:	d1f7      	bne.n	8018cee <_dtoa_r+0x6fe>
 8018cfe:	9a07      	ldr	r2, [sp, #28]
 8018d00:	9900      	ldr	r1, [sp, #0]
 8018d02:	3201      	adds	r2, #1
 8018d04:	9207      	str	r2, [sp, #28]
 8018d06:	2230      	movs	r2, #48	; 0x30
 8018d08:	700a      	strb	r2, [r1, #0]
 8018d0a:	781a      	ldrb	r2, [r3, #0]
 8018d0c:	3201      	adds	r2, #1
 8018d0e:	701a      	strb	r2, [r3, #0]
 8018d10:	e78c      	b.n	8018c2c <_dtoa_r+0x63c>
 8018d12:	4b7f      	ldr	r3, [pc, #508]	; (8018f10 <_dtoa_r+0x920>)
 8018d14:	2200      	movs	r2, #0
 8018d16:	f7e7 fc6f 	bl	80005f8 <__aeabi_dmul>
 8018d1a:	2200      	movs	r2, #0
 8018d1c:	2300      	movs	r3, #0
 8018d1e:	4606      	mov	r6, r0
 8018d20:	460f      	mov	r7, r1
 8018d22:	f7e7 fed1 	bl	8000ac8 <__aeabi_dcmpeq>
 8018d26:	2800      	cmp	r0, #0
 8018d28:	d09b      	beq.n	8018c62 <_dtoa_r+0x672>
 8018d2a:	e7cd      	b.n	8018cc8 <_dtoa_r+0x6d8>
 8018d2c:	9a08      	ldr	r2, [sp, #32]
 8018d2e:	2a00      	cmp	r2, #0
 8018d30:	f000 80c4 	beq.w	8018ebc <_dtoa_r+0x8cc>
 8018d34:	9a05      	ldr	r2, [sp, #20]
 8018d36:	2a01      	cmp	r2, #1
 8018d38:	f300 80a8 	bgt.w	8018e8c <_dtoa_r+0x89c>
 8018d3c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8018d3e:	2a00      	cmp	r2, #0
 8018d40:	f000 80a0 	beq.w	8018e84 <_dtoa_r+0x894>
 8018d44:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8018d48:	9e06      	ldr	r6, [sp, #24]
 8018d4a:	4645      	mov	r5, r8
 8018d4c:	9a04      	ldr	r2, [sp, #16]
 8018d4e:	2101      	movs	r1, #1
 8018d50:	441a      	add	r2, r3
 8018d52:	4620      	mov	r0, r4
 8018d54:	4498      	add	r8, r3
 8018d56:	9204      	str	r2, [sp, #16]
 8018d58:	f000 fc16 	bl	8019588 <__i2b>
 8018d5c:	4607      	mov	r7, r0
 8018d5e:	2d00      	cmp	r5, #0
 8018d60:	dd0b      	ble.n	8018d7a <_dtoa_r+0x78a>
 8018d62:	9b04      	ldr	r3, [sp, #16]
 8018d64:	2b00      	cmp	r3, #0
 8018d66:	dd08      	ble.n	8018d7a <_dtoa_r+0x78a>
 8018d68:	42ab      	cmp	r3, r5
 8018d6a:	9a04      	ldr	r2, [sp, #16]
 8018d6c:	bfa8      	it	ge
 8018d6e:	462b      	movge	r3, r5
 8018d70:	eba8 0803 	sub.w	r8, r8, r3
 8018d74:	1aed      	subs	r5, r5, r3
 8018d76:	1ad3      	subs	r3, r2, r3
 8018d78:	9304      	str	r3, [sp, #16]
 8018d7a:	9b06      	ldr	r3, [sp, #24]
 8018d7c:	b1fb      	cbz	r3, 8018dbe <_dtoa_r+0x7ce>
 8018d7e:	9b08      	ldr	r3, [sp, #32]
 8018d80:	2b00      	cmp	r3, #0
 8018d82:	f000 809f 	beq.w	8018ec4 <_dtoa_r+0x8d4>
 8018d86:	2e00      	cmp	r6, #0
 8018d88:	dd11      	ble.n	8018dae <_dtoa_r+0x7be>
 8018d8a:	4639      	mov	r1, r7
 8018d8c:	4632      	mov	r2, r6
 8018d8e:	4620      	mov	r0, r4
 8018d90:	f000 fcb6 	bl	8019700 <__pow5mult>
 8018d94:	465a      	mov	r2, fp
 8018d96:	4601      	mov	r1, r0
 8018d98:	4607      	mov	r7, r0
 8018d9a:	4620      	mov	r0, r4
 8018d9c:	f000 fc0a 	bl	80195b4 <__multiply>
 8018da0:	4659      	mov	r1, fp
 8018da2:	9007      	str	r0, [sp, #28]
 8018da4:	4620      	mov	r0, r4
 8018da6:	f000 fb33 	bl	8019410 <_Bfree>
 8018daa:	9b07      	ldr	r3, [sp, #28]
 8018dac:	469b      	mov	fp, r3
 8018dae:	9b06      	ldr	r3, [sp, #24]
 8018db0:	1b9a      	subs	r2, r3, r6
 8018db2:	d004      	beq.n	8018dbe <_dtoa_r+0x7ce>
 8018db4:	4659      	mov	r1, fp
 8018db6:	4620      	mov	r0, r4
 8018db8:	f000 fca2 	bl	8019700 <__pow5mult>
 8018dbc:	4683      	mov	fp, r0
 8018dbe:	2101      	movs	r1, #1
 8018dc0:	4620      	mov	r0, r4
 8018dc2:	f000 fbe1 	bl	8019588 <__i2b>
 8018dc6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8018dc8:	2b00      	cmp	r3, #0
 8018dca:	4606      	mov	r6, r0
 8018dcc:	dd7c      	ble.n	8018ec8 <_dtoa_r+0x8d8>
 8018dce:	461a      	mov	r2, r3
 8018dd0:	4601      	mov	r1, r0
 8018dd2:	4620      	mov	r0, r4
 8018dd4:	f000 fc94 	bl	8019700 <__pow5mult>
 8018dd8:	9b05      	ldr	r3, [sp, #20]
 8018dda:	2b01      	cmp	r3, #1
 8018ddc:	4606      	mov	r6, r0
 8018dde:	dd76      	ble.n	8018ece <_dtoa_r+0x8de>
 8018de0:	2300      	movs	r3, #0
 8018de2:	9306      	str	r3, [sp, #24]
 8018de4:	6933      	ldr	r3, [r6, #16]
 8018de6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8018dea:	6918      	ldr	r0, [r3, #16]
 8018dec:	f000 fb7c 	bl	80194e8 <__hi0bits>
 8018df0:	f1c0 0020 	rsb	r0, r0, #32
 8018df4:	9b04      	ldr	r3, [sp, #16]
 8018df6:	4418      	add	r0, r3
 8018df8:	f010 001f 	ands.w	r0, r0, #31
 8018dfc:	f000 8086 	beq.w	8018f0c <_dtoa_r+0x91c>
 8018e00:	f1c0 0320 	rsb	r3, r0, #32
 8018e04:	2b04      	cmp	r3, #4
 8018e06:	dd7f      	ble.n	8018f08 <_dtoa_r+0x918>
 8018e08:	f1c0 001c 	rsb	r0, r0, #28
 8018e0c:	9b04      	ldr	r3, [sp, #16]
 8018e0e:	4403      	add	r3, r0
 8018e10:	4480      	add	r8, r0
 8018e12:	4405      	add	r5, r0
 8018e14:	9304      	str	r3, [sp, #16]
 8018e16:	f1b8 0f00 	cmp.w	r8, #0
 8018e1a:	dd05      	ble.n	8018e28 <_dtoa_r+0x838>
 8018e1c:	4659      	mov	r1, fp
 8018e1e:	4642      	mov	r2, r8
 8018e20:	4620      	mov	r0, r4
 8018e22:	f000 fcc7 	bl	80197b4 <__lshift>
 8018e26:	4683      	mov	fp, r0
 8018e28:	9b04      	ldr	r3, [sp, #16]
 8018e2a:	2b00      	cmp	r3, #0
 8018e2c:	dd05      	ble.n	8018e3a <_dtoa_r+0x84a>
 8018e2e:	4631      	mov	r1, r6
 8018e30:	461a      	mov	r2, r3
 8018e32:	4620      	mov	r0, r4
 8018e34:	f000 fcbe 	bl	80197b4 <__lshift>
 8018e38:	4606      	mov	r6, r0
 8018e3a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8018e3c:	2b00      	cmp	r3, #0
 8018e3e:	d069      	beq.n	8018f14 <_dtoa_r+0x924>
 8018e40:	4631      	mov	r1, r6
 8018e42:	4658      	mov	r0, fp
 8018e44:	f000 fd22 	bl	801988c <__mcmp>
 8018e48:	2800      	cmp	r0, #0
 8018e4a:	da63      	bge.n	8018f14 <_dtoa_r+0x924>
 8018e4c:	2300      	movs	r3, #0
 8018e4e:	4659      	mov	r1, fp
 8018e50:	220a      	movs	r2, #10
 8018e52:	4620      	mov	r0, r4
 8018e54:	f000 fafe 	bl	8019454 <__multadd>
 8018e58:	9b08      	ldr	r3, [sp, #32]
 8018e5a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8018e5e:	4683      	mov	fp, r0
 8018e60:	2b00      	cmp	r3, #0
 8018e62:	f000 818f 	beq.w	8019184 <_dtoa_r+0xb94>
 8018e66:	4639      	mov	r1, r7
 8018e68:	2300      	movs	r3, #0
 8018e6a:	220a      	movs	r2, #10
 8018e6c:	4620      	mov	r0, r4
 8018e6e:	f000 faf1 	bl	8019454 <__multadd>
 8018e72:	f1b9 0f00 	cmp.w	r9, #0
 8018e76:	4607      	mov	r7, r0
 8018e78:	f300 808e 	bgt.w	8018f98 <_dtoa_r+0x9a8>
 8018e7c:	9b05      	ldr	r3, [sp, #20]
 8018e7e:	2b02      	cmp	r3, #2
 8018e80:	dc50      	bgt.n	8018f24 <_dtoa_r+0x934>
 8018e82:	e089      	b.n	8018f98 <_dtoa_r+0x9a8>
 8018e84:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8018e86:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8018e8a:	e75d      	b.n	8018d48 <_dtoa_r+0x758>
 8018e8c:	9b01      	ldr	r3, [sp, #4]
 8018e8e:	1e5e      	subs	r6, r3, #1
 8018e90:	9b06      	ldr	r3, [sp, #24]
 8018e92:	42b3      	cmp	r3, r6
 8018e94:	bfbf      	itttt	lt
 8018e96:	9b06      	ldrlt	r3, [sp, #24]
 8018e98:	9606      	strlt	r6, [sp, #24]
 8018e9a:	1af2      	sublt	r2, r6, r3
 8018e9c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8018e9e:	bfb6      	itet	lt
 8018ea0:	189b      	addlt	r3, r3, r2
 8018ea2:	1b9e      	subge	r6, r3, r6
 8018ea4:	930d      	strlt	r3, [sp, #52]	; 0x34
 8018ea6:	9b01      	ldr	r3, [sp, #4]
 8018ea8:	bfb8      	it	lt
 8018eaa:	2600      	movlt	r6, #0
 8018eac:	2b00      	cmp	r3, #0
 8018eae:	bfb5      	itete	lt
 8018eb0:	eba8 0503 	sublt.w	r5, r8, r3
 8018eb4:	9b01      	ldrge	r3, [sp, #4]
 8018eb6:	2300      	movlt	r3, #0
 8018eb8:	4645      	movge	r5, r8
 8018eba:	e747      	b.n	8018d4c <_dtoa_r+0x75c>
 8018ebc:	9e06      	ldr	r6, [sp, #24]
 8018ebe:	9f08      	ldr	r7, [sp, #32]
 8018ec0:	4645      	mov	r5, r8
 8018ec2:	e74c      	b.n	8018d5e <_dtoa_r+0x76e>
 8018ec4:	9a06      	ldr	r2, [sp, #24]
 8018ec6:	e775      	b.n	8018db4 <_dtoa_r+0x7c4>
 8018ec8:	9b05      	ldr	r3, [sp, #20]
 8018eca:	2b01      	cmp	r3, #1
 8018ecc:	dc18      	bgt.n	8018f00 <_dtoa_r+0x910>
 8018ece:	9b02      	ldr	r3, [sp, #8]
 8018ed0:	b9b3      	cbnz	r3, 8018f00 <_dtoa_r+0x910>
 8018ed2:	9b03      	ldr	r3, [sp, #12]
 8018ed4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8018ed8:	b9a3      	cbnz	r3, 8018f04 <_dtoa_r+0x914>
 8018eda:	9b03      	ldr	r3, [sp, #12]
 8018edc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8018ee0:	0d1b      	lsrs	r3, r3, #20
 8018ee2:	051b      	lsls	r3, r3, #20
 8018ee4:	b12b      	cbz	r3, 8018ef2 <_dtoa_r+0x902>
 8018ee6:	9b04      	ldr	r3, [sp, #16]
 8018ee8:	3301      	adds	r3, #1
 8018eea:	9304      	str	r3, [sp, #16]
 8018eec:	f108 0801 	add.w	r8, r8, #1
 8018ef0:	2301      	movs	r3, #1
 8018ef2:	9306      	str	r3, [sp, #24]
 8018ef4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8018ef6:	2b00      	cmp	r3, #0
 8018ef8:	f47f af74 	bne.w	8018de4 <_dtoa_r+0x7f4>
 8018efc:	2001      	movs	r0, #1
 8018efe:	e779      	b.n	8018df4 <_dtoa_r+0x804>
 8018f00:	2300      	movs	r3, #0
 8018f02:	e7f6      	b.n	8018ef2 <_dtoa_r+0x902>
 8018f04:	9b02      	ldr	r3, [sp, #8]
 8018f06:	e7f4      	b.n	8018ef2 <_dtoa_r+0x902>
 8018f08:	d085      	beq.n	8018e16 <_dtoa_r+0x826>
 8018f0a:	4618      	mov	r0, r3
 8018f0c:	301c      	adds	r0, #28
 8018f0e:	e77d      	b.n	8018e0c <_dtoa_r+0x81c>
 8018f10:	40240000 	.word	0x40240000
 8018f14:	9b01      	ldr	r3, [sp, #4]
 8018f16:	2b00      	cmp	r3, #0
 8018f18:	dc38      	bgt.n	8018f8c <_dtoa_r+0x99c>
 8018f1a:	9b05      	ldr	r3, [sp, #20]
 8018f1c:	2b02      	cmp	r3, #2
 8018f1e:	dd35      	ble.n	8018f8c <_dtoa_r+0x99c>
 8018f20:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8018f24:	f1b9 0f00 	cmp.w	r9, #0
 8018f28:	d10d      	bne.n	8018f46 <_dtoa_r+0x956>
 8018f2a:	4631      	mov	r1, r6
 8018f2c:	464b      	mov	r3, r9
 8018f2e:	2205      	movs	r2, #5
 8018f30:	4620      	mov	r0, r4
 8018f32:	f000 fa8f 	bl	8019454 <__multadd>
 8018f36:	4601      	mov	r1, r0
 8018f38:	4606      	mov	r6, r0
 8018f3a:	4658      	mov	r0, fp
 8018f3c:	f000 fca6 	bl	801988c <__mcmp>
 8018f40:	2800      	cmp	r0, #0
 8018f42:	f73f adbd 	bgt.w	8018ac0 <_dtoa_r+0x4d0>
 8018f46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018f48:	9d00      	ldr	r5, [sp, #0]
 8018f4a:	ea6f 0a03 	mvn.w	sl, r3
 8018f4e:	f04f 0800 	mov.w	r8, #0
 8018f52:	4631      	mov	r1, r6
 8018f54:	4620      	mov	r0, r4
 8018f56:	f000 fa5b 	bl	8019410 <_Bfree>
 8018f5a:	2f00      	cmp	r7, #0
 8018f5c:	f43f aeb4 	beq.w	8018cc8 <_dtoa_r+0x6d8>
 8018f60:	f1b8 0f00 	cmp.w	r8, #0
 8018f64:	d005      	beq.n	8018f72 <_dtoa_r+0x982>
 8018f66:	45b8      	cmp	r8, r7
 8018f68:	d003      	beq.n	8018f72 <_dtoa_r+0x982>
 8018f6a:	4641      	mov	r1, r8
 8018f6c:	4620      	mov	r0, r4
 8018f6e:	f000 fa4f 	bl	8019410 <_Bfree>
 8018f72:	4639      	mov	r1, r7
 8018f74:	4620      	mov	r0, r4
 8018f76:	f000 fa4b 	bl	8019410 <_Bfree>
 8018f7a:	e6a5      	b.n	8018cc8 <_dtoa_r+0x6d8>
 8018f7c:	2600      	movs	r6, #0
 8018f7e:	4637      	mov	r7, r6
 8018f80:	e7e1      	b.n	8018f46 <_dtoa_r+0x956>
 8018f82:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8018f84:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8018f88:	4637      	mov	r7, r6
 8018f8a:	e599      	b.n	8018ac0 <_dtoa_r+0x4d0>
 8018f8c:	9b08      	ldr	r3, [sp, #32]
 8018f8e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8018f92:	2b00      	cmp	r3, #0
 8018f94:	f000 80fd 	beq.w	8019192 <_dtoa_r+0xba2>
 8018f98:	2d00      	cmp	r5, #0
 8018f9a:	dd05      	ble.n	8018fa8 <_dtoa_r+0x9b8>
 8018f9c:	4639      	mov	r1, r7
 8018f9e:	462a      	mov	r2, r5
 8018fa0:	4620      	mov	r0, r4
 8018fa2:	f000 fc07 	bl	80197b4 <__lshift>
 8018fa6:	4607      	mov	r7, r0
 8018fa8:	9b06      	ldr	r3, [sp, #24]
 8018faa:	2b00      	cmp	r3, #0
 8018fac:	d05c      	beq.n	8019068 <_dtoa_r+0xa78>
 8018fae:	6879      	ldr	r1, [r7, #4]
 8018fb0:	4620      	mov	r0, r4
 8018fb2:	f000 f9ed 	bl	8019390 <_Balloc>
 8018fb6:	4605      	mov	r5, r0
 8018fb8:	b928      	cbnz	r0, 8018fc6 <_dtoa_r+0x9d6>
 8018fba:	4b80      	ldr	r3, [pc, #512]	; (80191bc <_dtoa_r+0xbcc>)
 8018fbc:	4602      	mov	r2, r0
 8018fbe:	f240 21ea 	movw	r1, #746	; 0x2ea
 8018fc2:	f7ff bb2e 	b.w	8018622 <_dtoa_r+0x32>
 8018fc6:	693a      	ldr	r2, [r7, #16]
 8018fc8:	3202      	adds	r2, #2
 8018fca:	0092      	lsls	r2, r2, #2
 8018fcc:	f107 010c 	add.w	r1, r7, #12
 8018fd0:	300c      	adds	r0, #12
 8018fd2:	f7fe fbfd 	bl	80177d0 <memcpy>
 8018fd6:	2201      	movs	r2, #1
 8018fd8:	4629      	mov	r1, r5
 8018fda:	4620      	mov	r0, r4
 8018fdc:	f000 fbea 	bl	80197b4 <__lshift>
 8018fe0:	9b00      	ldr	r3, [sp, #0]
 8018fe2:	3301      	adds	r3, #1
 8018fe4:	9301      	str	r3, [sp, #4]
 8018fe6:	9b00      	ldr	r3, [sp, #0]
 8018fe8:	444b      	add	r3, r9
 8018fea:	9307      	str	r3, [sp, #28]
 8018fec:	9b02      	ldr	r3, [sp, #8]
 8018fee:	f003 0301 	and.w	r3, r3, #1
 8018ff2:	46b8      	mov	r8, r7
 8018ff4:	9306      	str	r3, [sp, #24]
 8018ff6:	4607      	mov	r7, r0
 8018ff8:	9b01      	ldr	r3, [sp, #4]
 8018ffa:	4631      	mov	r1, r6
 8018ffc:	3b01      	subs	r3, #1
 8018ffe:	4658      	mov	r0, fp
 8019000:	9302      	str	r3, [sp, #8]
 8019002:	f7ff fa67 	bl	80184d4 <quorem>
 8019006:	4603      	mov	r3, r0
 8019008:	3330      	adds	r3, #48	; 0x30
 801900a:	9004      	str	r0, [sp, #16]
 801900c:	4641      	mov	r1, r8
 801900e:	4658      	mov	r0, fp
 8019010:	9308      	str	r3, [sp, #32]
 8019012:	f000 fc3b 	bl	801988c <__mcmp>
 8019016:	463a      	mov	r2, r7
 8019018:	4681      	mov	r9, r0
 801901a:	4631      	mov	r1, r6
 801901c:	4620      	mov	r0, r4
 801901e:	f000 fc51 	bl	80198c4 <__mdiff>
 8019022:	68c2      	ldr	r2, [r0, #12]
 8019024:	9b08      	ldr	r3, [sp, #32]
 8019026:	4605      	mov	r5, r0
 8019028:	bb02      	cbnz	r2, 801906c <_dtoa_r+0xa7c>
 801902a:	4601      	mov	r1, r0
 801902c:	4658      	mov	r0, fp
 801902e:	f000 fc2d 	bl	801988c <__mcmp>
 8019032:	9b08      	ldr	r3, [sp, #32]
 8019034:	4602      	mov	r2, r0
 8019036:	4629      	mov	r1, r5
 8019038:	4620      	mov	r0, r4
 801903a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 801903e:	f000 f9e7 	bl	8019410 <_Bfree>
 8019042:	9b05      	ldr	r3, [sp, #20]
 8019044:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8019046:	9d01      	ldr	r5, [sp, #4]
 8019048:	ea43 0102 	orr.w	r1, r3, r2
 801904c:	9b06      	ldr	r3, [sp, #24]
 801904e:	430b      	orrs	r3, r1
 8019050:	9b08      	ldr	r3, [sp, #32]
 8019052:	d10d      	bne.n	8019070 <_dtoa_r+0xa80>
 8019054:	2b39      	cmp	r3, #57	; 0x39
 8019056:	d029      	beq.n	80190ac <_dtoa_r+0xabc>
 8019058:	f1b9 0f00 	cmp.w	r9, #0
 801905c:	dd01      	ble.n	8019062 <_dtoa_r+0xa72>
 801905e:	9b04      	ldr	r3, [sp, #16]
 8019060:	3331      	adds	r3, #49	; 0x31
 8019062:	9a02      	ldr	r2, [sp, #8]
 8019064:	7013      	strb	r3, [r2, #0]
 8019066:	e774      	b.n	8018f52 <_dtoa_r+0x962>
 8019068:	4638      	mov	r0, r7
 801906a:	e7b9      	b.n	8018fe0 <_dtoa_r+0x9f0>
 801906c:	2201      	movs	r2, #1
 801906e:	e7e2      	b.n	8019036 <_dtoa_r+0xa46>
 8019070:	f1b9 0f00 	cmp.w	r9, #0
 8019074:	db06      	blt.n	8019084 <_dtoa_r+0xa94>
 8019076:	9905      	ldr	r1, [sp, #20]
 8019078:	ea41 0909 	orr.w	r9, r1, r9
 801907c:	9906      	ldr	r1, [sp, #24]
 801907e:	ea59 0101 	orrs.w	r1, r9, r1
 8019082:	d120      	bne.n	80190c6 <_dtoa_r+0xad6>
 8019084:	2a00      	cmp	r2, #0
 8019086:	ddec      	ble.n	8019062 <_dtoa_r+0xa72>
 8019088:	4659      	mov	r1, fp
 801908a:	2201      	movs	r2, #1
 801908c:	4620      	mov	r0, r4
 801908e:	9301      	str	r3, [sp, #4]
 8019090:	f000 fb90 	bl	80197b4 <__lshift>
 8019094:	4631      	mov	r1, r6
 8019096:	4683      	mov	fp, r0
 8019098:	f000 fbf8 	bl	801988c <__mcmp>
 801909c:	2800      	cmp	r0, #0
 801909e:	9b01      	ldr	r3, [sp, #4]
 80190a0:	dc02      	bgt.n	80190a8 <_dtoa_r+0xab8>
 80190a2:	d1de      	bne.n	8019062 <_dtoa_r+0xa72>
 80190a4:	07da      	lsls	r2, r3, #31
 80190a6:	d5dc      	bpl.n	8019062 <_dtoa_r+0xa72>
 80190a8:	2b39      	cmp	r3, #57	; 0x39
 80190aa:	d1d8      	bne.n	801905e <_dtoa_r+0xa6e>
 80190ac:	9a02      	ldr	r2, [sp, #8]
 80190ae:	2339      	movs	r3, #57	; 0x39
 80190b0:	7013      	strb	r3, [r2, #0]
 80190b2:	462b      	mov	r3, r5
 80190b4:	461d      	mov	r5, r3
 80190b6:	3b01      	subs	r3, #1
 80190b8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80190bc:	2a39      	cmp	r2, #57	; 0x39
 80190be:	d050      	beq.n	8019162 <_dtoa_r+0xb72>
 80190c0:	3201      	adds	r2, #1
 80190c2:	701a      	strb	r2, [r3, #0]
 80190c4:	e745      	b.n	8018f52 <_dtoa_r+0x962>
 80190c6:	2a00      	cmp	r2, #0
 80190c8:	dd03      	ble.n	80190d2 <_dtoa_r+0xae2>
 80190ca:	2b39      	cmp	r3, #57	; 0x39
 80190cc:	d0ee      	beq.n	80190ac <_dtoa_r+0xabc>
 80190ce:	3301      	adds	r3, #1
 80190d0:	e7c7      	b.n	8019062 <_dtoa_r+0xa72>
 80190d2:	9a01      	ldr	r2, [sp, #4]
 80190d4:	9907      	ldr	r1, [sp, #28]
 80190d6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80190da:	428a      	cmp	r2, r1
 80190dc:	d02a      	beq.n	8019134 <_dtoa_r+0xb44>
 80190de:	4659      	mov	r1, fp
 80190e0:	2300      	movs	r3, #0
 80190e2:	220a      	movs	r2, #10
 80190e4:	4620      	mov	r0, r4
 80190e6:	f000 f9b5 	bl	8019454 <__multadd>
 80190ea:	45b8      	cmp	r8, r7
 80190ec:	4683      	mov	fp, r0
 80190ee:	f04f 0300 	mov.w	r3, #0
 80190f2:	f04f 020a 	mov.w	r2, #10
 80190f6:	4641      	mov	r1, r8
 80190f8:	4620      	mov	r0, r4
 80190fa:	d107      	bne.n	801910c <_dtoa_r+0xb1c>
 80190fc:	f000 f9aa 	bl	8019454 <__multadd>
 8019100:	4680      	mov	r8, r0
 8019102:	4607      	mov	r7, r0
 8019104:	9b01      	ldr	r3, [sp, #4]
 8019106:	3301      	adds	r3, #1
 8019108:	9301      	str	r3, [sp, #4]
 801910a:	e775      	b.n	8018ff8 <_dtoa_r+0xa08>
 801910c:	f000 f9a2 	bl	8019454 <__multadd>
 8019110:	4639      	mov	r1, r7
 8019112:	4680      	mov	r8, r0
 8019114:	2300      	movs	r3, #0
 8019116:	220a      	movs	r2, #10
 8019118:	4620      	mov	r0, r4
 801911a:	f000 f99b 	bl	8019454 <__multadd>
 801911e:	4607      	mov	r7, r0
 8019120:	e7f0      	b.n	8019104 <_dtoa_r+0xb14>
 8019122:	f1b9 0f00 	cmp.w	r9, #0
 8019126:	9a00      	ldr	r2, [sp, #0]
 8019128:	bfcc      	ite	gt
 801912a:	464d      	movgt	r5, r9
 801912c:	2501      	movle	r5, #1
 801912e:	4415      	add	r5, r2
 8019130:	f04f 0800 	mov.w	r8, #0
 8019134:	4659      	mov	r1, fp
 8019136:	2201      	movs	r2, #1
 8019138:	4620      	mov	r0, r4
 801913a:	9301      	str	r3, [sp, #4]
 801913c:	f000 fb3a 	bl	80197b4 <__lshift>
 8019140:	4631      	mov	r1, r6
 8019142:	4683      	mov	fp, r0
 8019144:	f000 fba2 	bl	801988c <__mcmp>
 8019148:	2800      	cmp	r0, #0
 801914a:	dcb2      	bgt.n	80190b2 <_dtoa_r+0xac2>
 801914c:	d102      	bne.n	8019154 <_dtoa_r+0xb64>
 801914e:	9b01      	ldr	r3, [sp, #4]
 8019150:	07db      	lsls	r3, r3, #31
 8019152:	d4ae      	bmi.n	80190b2 <_dtoa_r+0xac2>
 8019154:	462b      	mov	r3, r5
 8019156:	461d      	mov	r5, r3
 8019158:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801915c:	2a30      	cmp	r2, #48	; 0x30
 801915e:	d0fa      	beq.n	8019156 <_dtoa_r+0xb66>
 8019160:	e6f7      	b.n	8018f52 <_dtoa_r+0x962>
 8019162:	9a00      	ldr	r2, [sp, #0]
 8019164:	429a      	cmp	r2, r3
 8019166:	d1a5      	bne.n	80190b4 <_dtoa_r+0xac4>
 8019168:	f10a 0a01 	add.w	sl, sl, #1
 801916c:	2331      	movs	r3, #49	; 0x31
 801916e:	e779      	b.n	8019064 <_dtoa_r+0xa74>
 8019170:	4b13      	ldr	r3, [pc, #76]	; (80191c0 <_dtoa_r+0xbd0>)
 8019172:	f7ff baaf 	b.w	80186d4 <_dtoa_r+0xe4>
 8019176:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8019178:	2b00      	cmp	r3, #0
 801917a:	f47f aa86 	bne.w	801868a <_dtoa_r+0x9a>
 801917e:	4b11      	ldr	r3, [pc, #68]	; (80191c4 <_dtoa_r+0xbd4>)
 8019180:	f7ff baa8 	b.w	80186d4 <_dtoa_r+0xe4>
 8019184:	f1b9 0f00 	cmp.w	r9, #0
 8019188:	dc03      	bgt.n	8019192 <_dtoa_r+0xba2>
 801918a:	9b05      	ldr	r3, [sp, #20]
 801918c:	2b02      	cmp	r3, #2
 801918e:	f73f aec9 	bgt.w	8018f24 <_dtoa_r+0x934>
 8019192:	9d00      	ldr	r5, [sp, #0]
 8019194:	4631      	mov	r1, r6
 8019196:	4658      	mov	r0, fp
 8019198:	f7ff f99c 	bl	80184d4 <quorem>
 801919c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80191a0:	f805 3b01 	strb.w	r3, [r5], #1
 80191a4:	9a00      	ldr	r2, [sp, #0]
 80191a6:	1aaa      	subs	r2, r5, r2
 80191a8:	4591      	cmp	r9, r2
 80191aa:	ddba      	ble.n	8019122 <_dtoa_r+0xb32>
 80191ac:	4659      	mov	r1, fp
 80191ae:	2300      	movs	r3, #0
 80191b0:	220a      	movs	r2, #10
 80191b2:	4620      	mov	r0, r4
 80191b4:	f000 f94e 	bl	8019454 <__multadd>
 80191b8:	4683      	mov	fp, r0
 80191ba:	e7eb      	b.n	8019194 <_dtoa_r+0xba4>
 80191bc:	0801efd8 	.word	0x0801efd8
 80191c0:	0801ef0c 	.word	0x0801ef0c
 80191c4:	0801ef55 	.word	0x0801ef55

080191c8 <__sflush_r>:
 80191c8:	898a      	ldrh	r2, [r1, #12]
 80191ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80191ce:	4605      	mov	r5, r0
 80191d0:	0710      	lsls	r0, r2, #28
 80191d2:	460c      	mov	r4, r1
 80191d4:	d458      	bmi.n	8019288 <__sflush_r+0xc0>
 80191d6:	684b      	ldr	r3, [r1, #4]
 80191d8:	2b00      	cmp	r3, #0
 80191da:	dc05      	bgt.n	80191e8 <__sflush_r+0x20>
 80191dc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80191de:	2b00      	cmp	r3, #0
 80191e0:	dc02      	bgt.n	80191e8 <__sflush_r+0x20>
 80191e2:	2000      	movs	r0, #0
 80191e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80191e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80191ea:	2e00      	cmp	r6, #0
 80191ec:	d0f9      	beq.n	80191e2 <__sflush_r+0x1a>
 80191ee:	2300      	movs	r3, #0
 80191f0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80191f4:	682f      	ldr	r7, [r5, #0]
 80191f6:	602b      	str	r3, [r5, #0]
 80191f8:	d032      	beq.n	8019260 <__sflush_r+0x98>
 80191fa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80191fc:	89a3      	ldrh	r3, [r4, #12]
 80191fe:	075a      	lsls	r2, r3, #29
 8019200:	d505      	bpl.n	801920e <__sflush_r+0x46>
 8019202:	6863      	ldr	r3, [r4, #4]
 8019204:	1ac0      	subs	r0, r0, r3
 8019206:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8019208:	b10b      	cbz	r3, 801920e <__sflush_r+0x46>
 801920a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801920c:	1ac0      	subs	r0, r0, r3
 801920e:	2300      	movs	r3, #0
 8019210:	4602      	mov	r2, r0
 8019212:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8019214:	6a21      	ldr	r1, [r4, #32]
 8019216:	4628      	mov	r0, r5
 8019218:	47b0      	blx	r6
 801921a:	1c43      	adds	r3, r0, #1
 801921c:	89a3      	ldrh	r3, [r4, #12]
 801921e:	d106      	bne.n	801922e <__sflush_r+0x66>
 8019220:	6829      	ldr	r1, [r5, #0]
 8019222:	291d      	cmp	r1, #29
 8019224:	d82c      	bhi.n	8019280 <__sflush_r+0xb8>
 8019226:	4a2a      	ldr	r2, [pc, #168]	; (80192d0 <__sflush_r+0x108>)
 8019228:	40ca      	lsrs	r2, r1
 801922a:	07d6      	lsls	r6, r2, #31
 801922c:	d528      	bpl.n	8019280 <__sflush_r+0xb8>
 801922e:	2200      	movs	r2, #0
 8019230:	6062      	str	r2, [r4, #4]
 8019232:	04d9      	lsls	r1, r3, #19
 8019234:	6922      	ldr	r2, [r4, #16]
 8019236:	6022      	str	r2, [r4, #0]
 8019238:	d504      	bpl.n	8019244 <__sflush_r+0x7c>
 801923a:	1c42      	adds	r2, r0, #1
 801923c:	d101      	bne.n	8019242 <__sflush_r+0x7a>
 801923e:	682b      	ldr	r3, [r5, #0]
 8019240:	b903      	cbnz	r3, 8019244 <__sflush_r+0x7c>
 8019242:	6560      	str	r0, [r4, #84]	; 0x54
 8019244:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8019246:	602f      	str	r7, [r5, #0]
 8019248:	2900      	cmp	r1, #0
 801924a:	d0ca      	beq.n	80191e2 <__sflush_r+0x1a>
 801924c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8019250:	4299      	cmp	r1, r3
 8019252:	d002      	beq.n	801925a <__sflush_r+0x92>
 8019254:	4628      	mov	r0, r5
 8019256:	f7fe fad1 	bl	80177fc <_free_r>
 801925a:	2000      	movs	r0, #0
 801925c:	6360      	str	r0, [r4, #52]	; 0x34
 801925e:	e7c1      	b.n	80191e4 <__sflush_r+0x1c>
 8019260:	6a21      	ldr	r1, [r4, #32]
 8019262:	2301      	movs	r3, #1
 8019264:	4628      	mov	r0, r5
 8019266:	47b0      	blx	r6
 8019268:	1c41      	adds	r1, r0, #1
 801926a:	d1c7      	bne.n	80191fc <__sflush_r+0x34>
 801926c:	682b      	ldr	r3, [r5, #0]
 801926e:	2b00      	cmp	r3, #0
 8019270:	d0c4      	beq.n	80191fc <__sflush_r+0x34>
 8019272:	2b1d      	cmp	r3, #29
 8019274:	d001      	beq.n	801927a <__sflush_r+0xb2>
 8019276:	2b16      	cmp	r3, #22
 8019278:	d101      	bne.n	801927e <__sflush_r+0xb6>
 801927a:	602f      	str	r7, [r5, #0]
 801927c:	e7b1      	b.n	80191e2 <__sflush_r+0x1a>
 801927e:	89a3      	ldrh	r3, [r4, #12]
 8019280:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019284:	81a3      	strh	r3, [r4, #12]
 8019286:	e7ad      	b.n	80191e4 <__sflush_r+0x1c>
 8019288:	690f      	ldr	r7, [r1, #16]
 801928a:	2f00      	cmp	r7, #0
 801928c:	d0a9      	beq.n	80191e2 <__sflush_r+0x1a>
 801928e:	0793      	lsls	r3, r2, #30
 8019290:	680e      	ldr	r6, [r1, #0]
 8019292:	bf08      	it	eq
 8019294:	694b      	ldreq	r3, [r1, #20]
 8019296:	600f      	str	r7, [r1, #0]
 8019298:	bf18      	it	ne
 801929a:	2300      	movne	r3, #0
 801929c:	eba6 0807 	sub.w	r8, r6, r7
 80192a0:	608b      	str	r3, [r1, #8]
 80192a2:	f1b8 0f00 	cmp.w	r8, #0
 80192a6:	dd9c      	ble.n	80191e2 <__sflush_r+0x1a>
 80192a8:	6a21      	ldr	r1, [r4, #32]
 80192aa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80192ac:	4643      	mov	r3, r8
 80192ae:	463a      	mov	r2, r7
 80192b0:	4628      	mov	r0, r5
 80192b2:	47b0      	blx	r6
 80192b4:	2800      	cmp	r0, #0
 80192b6:	dc06      	bgt.n	80192c6 <__sflush_r+0xfe>
 80192b8:	89a3      	ldrh	r3, [r4, #12]
 80192ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80192be:	81a3      	strh	r3, [r4, #12]
 80192c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80192c4:	e78e      	b.n	80191e4 <__sflush_r+0x1c>
 80192c6:	4407      	add	r7, r0
 80192c8:	eba8 0800 	sub.w	r8, r8, r0
 80192cc:	e7e9      	b.n	80192a2 <__sflush_r+0xda>
 80192ce:	bf00      	nop
 80192d0:	20400001 	.word	0x20400001

080192d4 <_fflush_r>:
 80192d4:	b538      	push	{r3, r4, r5, lr}
 80192d6:	690b      	ldr	r3, [r1, #16]
 80192d8:	4605      	mov	r5, r0
 80192da:	460c      	mov	r4, r1
 80192dc:	b913      	cbnz	r3, 80192e4 <_fflush_r+0x10>
 80192de:	2500      	movs	r5, #0
 80192e0:	4628      	mov	r0, r5
 80192e2:	bd38      	pop	{r3, r4, r5, pc}
 80192e4:	b118      	cbz	r0, 80192ee <_fflush_r+0x1a>
 80192e6:	6983      	ldr	r3, [r0, #24]
 80192e8:	b90b      	cbnz	r3, 80192ee <_fflush_r+0x1a>
 80192ea:	f7fe f981 	bl	80175f0 <__sinit>
 80192ee:	4b14      	ldr	r3, [pc, #80]	; (8019340 <_fflush_r+0x6c>)
 80192f0:	429c      	cmp	r4, r3
 80192f2:	d11b      	bne.n	801932c <_fflush_r+0x58>
 80192f4:	686c      	ldr	r4, [r5, #4]
 80192f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80192fa:	2b00      	cmp	r3, #0
 80192fc:	d0ef      	beq.n	80192de <_fflush_r+0xa>
 80192fe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8019300:	07d0      	lsls	r0, r2, #31
 8019302:	d404      	bmi.n	801930e <_fflush_r+0x3a>
 8019304:	0599      	lsls	r1, r3, #22
 8019306:	d402      	bmi.n	801930e <_fflush_r+0x3a>
 8019308:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801930a:	f7fe fa4e 	bl	80177aa <__retarget_lock_acquire_recursive>
 801930e:	4628      	mov	r0, r5
 8019310:	4621      	mov	r1, r4
 8019312:	f7ff ff59 	bl	80191c8 <__sflush_r>
 8019316:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8019318:	07da      	lsls	r2, r3, #31
 801931a:	4605      	mov	r5, r0
 801931c:	d4e0      	bmi.n	80192e0 <_fflush_r+0xc>
 801931e:	89a3      	ldrh	r3, [r4, #12]
 8019320:	059b      	lsls	r3, r3, #22
 8019322:	d4dd      	bmi.n	80192e0 <_fflush_r+0xc>
 8019324:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8019326:	f7fe fa41 	bl	80177ac <__retarget_lock_release_recursive>
 801932a:	e7d9      	b.n	80192e0 <_fflush_r+0xc>
 801932c:	4b05      	ldr	r3, [pc, #20]	; (8019344 <_fflush_r+0x70>)
 801932e:	429c      	cmp	r4, r3
 8019330:	d101      	bne.n	8019336 <_fflush_r+0x62>
 8019332:	68ac      	ldr	r4, [r5, #8]
 8019334:	e7df      	b.n	80192f6 <_fflush_r+0x22>
 8019336:	4b04      	ldr	r3, [pc, #16]	; (8019348 <_fflush_r+0x74>)
 8019338:	429c      	cmp	r4, r3
 801933a:	bf08      	it	eq
 801933c:	68ec      	ldreq	r4, [r5, #12]
 801933e:	e7da      	b.n	80192f6 <_fflush_r+0x22>
 8019340:	0801eeb8 	.word	0x0801eeb8
 8019344:	0801eed8 	.word	0x0801eed8
 8019348:	0801ee98 	.word	0x0801ee98

0801934c <_localeconv_r>:
 801934c:	4800      	ldr	r0, [pc, #0]	; (8019350 <_localeconv_r+0x4>)
 801934e:	4770      	bx	lr
 8019350:	2000031c 	.word	0x2000031c

08019354 <_lseek_r>:
 8019354:	b538      	push	{r3, r4, r5, lr}
 8019356:	4d07      	ldr	r5, [pc, #28]	; (8019374 <_lseek_r+0x20>)
 8019358:	4604      	mov	r4, r0
 801935a:	4608      	mov	r0, r1
 801935c:	4611      	mov	r1, r2
 801935e:	2200      	movs	r2, #0
 8019360:	602a      	str	r2, [r5, #0]
 8019362:	461a      	mov	r2, r3
 8019364:	f7eb fb56 	bl	8004a14 <_lseek>
 8019368:	1c43      	adds	r3, r0, #1
 801936a:	d102      	bne.n	8019372 <_lseek_r+0x1e>
 801936c:	682b      	ldr	r3, [r5, #0]
 801936e:	b103      	cbz	r3, 8019372 <_lseek_r+0x1e>
 8019370:	6023      	str	r3, [r4, #0]
 8019372:	bd38      	pop	{r3, r4, r5, pc}
 8019374:	20014910 	.word	0x20014910

08019378 <__malloc_lock>:
 8019378:	4801      	ldr	r0, [pc, #4]	; (8019380 <__malloc_lock+0x8>)
 801937a:	f7fe ba16 	b.w	80177aa <__retarget_lock_acquire_recursive>
 801937e:	bf00      	nop
 8019380:	20014908 	.word	0x20014908

08019384 <__malloc_unlock>:
 8019384:	4801      	ldr	r0, [pc, #4]	; (801938c <__malloc_unlock+0x8>)
 8019386:	f7fe ba11 	b.w	80177ac <__retarget_lock_release_recursive>
 801938a:	bf00      	nop
 801938c:	20014908 	.word	0x20014908

08019390 <_Balloc>:
 8019390:	b570      	push	{r4, r5, r6, lr}
 8019392:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8019394:	4604      	mov	r4, r0
 8019396:	460d      	mov	r5, r1
 8019398:	b976      	cbnz	r6, 80193b8 <_Balloc+0x28>
 801939a:	2010      	movs	r0, #16
 801939c:	f7fe fa08 	bl	80177b0 <malloc>
 80193a0:	4602      	mov	r2, r0
 80193a2:	6260      	str	r0, [r4, #36]	; 0x24
 80193a4:	b920      	cbnz	r0, 80193b0 <_Balloc+0x20>
 80193a6:	4b18      	ldr	r3, [pc, #96]	; (8019408 <_Balloc+0x78>)
 80193a8:	4818      	ldr	r0, [pc, #96]	; (801940c <_Balloc+0x7c>)
 80193aa:	2166      	movs	r1, #102	; 0x66
 80193ac:	f000 fcea 	bl	8019d84 <__assert_func>
 80193b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80193b4:	6006      	str	r6, [r0, #0]
 80193b6:	60c6      	str	r6, [r0, #12]
 80193b8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80193ba:	68f3      	ldr	r3, [r6, #12]
 80193bc:	b183      	cbz	r3, 80193e0 <_Balloc+0x50>
 80193be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80193c0:	68db      	ldr	r3, [r3, #12]
 80193c2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80193c6:	b9b8      	cbnz	r0, 80193f8 <_Balloc+0x68>
 80193c8:	2101      	movs	r1, #1
 80193ca:	fa01 f605 	lsl.w	r6, r1, r5
 80193ce:	1d72      	adds	r2, r6, #5
 80193d0:	0092      	lsls	r2, r2, #2
 80193d2:	4620      	mov	r0, r4
 80193d4:	f000 fb5a 	bl	8019a8c <_calloc_r>
 80193d8:	b160      	cbz	r0, 80193f4 <_Balloc+0x64>
 80193da:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80193de:	e00e      	b.n	80193fe <_Balloc+0x6e>
 80193e0:	2221      	movs	r2, #33	; 0x21
 80193e2:	2104      	movs	r1, #4
 80193e4:	4620      	mov	r0, r4
 80193e6:	f000 fb51 	bl	8019a8c <_calloc_r>
 80193ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80193ec:	60f0      	str	r0, [r6, #12]
 80193ee:	68db      	ldr	r3, [r3, #12]
 80193f0:	2b00      	cmp	r3, #0
 80193f2:	d1e4      	bne.n	80193be <_Balloc+0x2e>
 80193f4:	2000      	movs	r0, #0
 80193f6:	bd70      	pop	{r4, r5, r6, pc}
 80193f8:	6802      	ldr	r2, [r0, #0]
 80193fa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80193fe:	2300      	movs	r3, #0
 8019400:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8019404:	e7f7      	b.n	80193f6 <_Balloc+0x66>
 8019406:	bf00      	nop
 8019408:	0801ef62 	.word	0x0801ef62
 801940c:	0801efe9 	.word	0x0801efe9

08019410 <_Bfree>:
 8019410:	b570      	push	{r4, r5, r6, lr}
 8019412:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8019414:	4605      	mov	r5, r0
 8019416:	460c      	mov	r4, r1
 8019418:	b976      	cbnz	r6, 8019438 <_Bfree+0x28>
 801941a:	2010      	movs	r0, #16
 801941c:	f7fe f9c8 	bl	80177b0 <malloc>
 8019420:	4602      	mov	r2, r0
 8019422:	6268      	str	r0, [r5, #36]	; 0x24
 8019424:	b920      	cbnz	r0, 8019430 <_Bfree+0x20>
 8019426:	4b09      	ldr	r3, [pc, #36]	; (801944c <_Bfree+0x3c>)
 8019428:	4809      	ldr	r0, [pc, #36]	; (8019450 <_Bfree+0x40>)
 801942a:	218a      	movs	r1, #138	; 0x8a
 801942c:	f000 fcaa 	bl	8019d84 <__assert_func>
 8019430:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8019434:	6006      	str	r6, [r0, #0]
 8019436:	60c6      	str	r6, [r0, #12]
 8019438:	b13c      	cbz	r4, 801944a <_Bfree+0x3a>
 801943a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801943c:	6862      	ldr	r2, [r4, #4]
 801943e:	68db      	ldr	r3, [r3, #12]
 8019440:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8019444:	6021      	str	r1, [r4, #0]
 8019446:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801944a:	bd70      	pop	{r4, r5, r6, pc}
 801944c:	0801ef62 	.word	0x0801ef62
 8019450:	0801efe9 	.word	0x0801efe9

08019454 <__multadd>:
 8019454:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019458:	690e      	ldr	r6, [r1, #16]
 801945a:	4607      	mov	r7, r0
 801945c:	4698      	mov	r8, r3
 801945e:	460c      	mov	r4, r1
 8019460:	f101 0014 	add.w	r0, r1, #20
 8019464:	2300      	movs	r3, #0
 8019466:	6805      	ldr	r5, [r0, #0]
 8019468:	b2a9      	uxth	r1, r5
 801946a:	fb02 8101 	mla	r1, r2, r1, r8
 801946e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8019472:	0c2d      	lsrs	r5, r5, #16
 8019474:	fb02 c505 	mla	r5, r2, r5, ip
 8019478:	b289      	uxth	r1, r1
 801947a:	3301      	adds	r3, #1
 801947c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8019480:	429e      	cmp	r6, r3
 8019482:	f840 1b04 	str.w	r1, [r0], #4
 8019486:	ea4f 4815 	mov.w	r8, r5, lsr #16
 801948a:	dcec      	bgt.n	8019466 <__multadd+0x12>
 801948c:	f1b8 0f00 	cmp.w	r8, #0
 8019490:	d022      	beq.n	80194d8 <__multadd+0x84>
 8019492:	68a3      	ldr	r3, [r4, #8]
 8019494:	42b3      	cmp	r3, r6
 8019496:	dc19      	bgt.n	80194cc <__multadd+0x78>
 8019498:	6861      	ldr	r1, [r4, #4]
 801949a:	4638      	mov	r0, r7
 801949c:	3101      	adds	r1, #1
 801949e:	f7ff ff77 	bl	8019390 <_Balloc>
 80194a2:	4605      	mov	r5, r0
 80194a4:	b928      	cbnz	r0, 80194b2 <__multadd+0x5e>
 80194a6:	4602      	mov	r2, r0
 80194a8:	4b0d      	ldr	r3, [pc, #52]	; (80194e0 <__multadd+0x8c>)
 80194aa:	480e      	ldr	r0, [pc, #56]	; (80194e4 <__multadd+0x90>)
 80194ac:	21b5      	movs	r1, #181	; 0xb5
 80194ae:	f000 fc69 	bl	8019d84 <__assert_func>
 80194b2:	6922      	ldr	r2, [r4, #16]
 80194b4:	3202      	adds	r2, #2
 80194b6:	f104 010c 	add.w	r1, r4, #12
 80194ba:	0092      	lsls	r2, r2, #2
 80194bc:	300c      	adds	r0, #12
 80194be:	f7fe f987 	bl	80177d0 <memcpy>
 80194c2:	4621      	mov	r1, r4
 80194c4:	4638      	mov	r0, r7
 80194c6:	f7ff ffa3 	bl	8019410 <_Bfree>
 80194ca:	462c      	mov	r4, r5
 80194cc:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80194d0:	3601      	adds	r6, #1
 80194d2:	f8c3 8014 	str.w	r8, [r3, #20]
 80194d6:	6126      	str	r6, [r4, #16]
 80194d8:	4620      	mov	r0, r4
 80194da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80194de:	bf00      	nop
 80194e0:	0801efd8 	.word	0x0801efd8
 80194e4:	0801efe9 	.word	0x0801efe9

080194e8 <__hi0bits>:
 80194e8:	0c03      	lsrs	r3, r0, #16
 80194ea:	041b      	lsls	r3, r3, #16
 80194ec:	b9d3      	cbnz	r3, 8019524 <__hi0bits+0x3c>
 80194ee:	0400      	lsls	r0, r0, #16
 80194f0:	2310      	movs	r3, #16
 80194f2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80194f6:	bf04      	itt	eq
 80194f8:	0200      	lsleq	r0, r0, #8
 80194fa:	3308      	addeq	r3, #8
 80194fc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8019500:	bf04      	itt	eq
 8019502:	0100      	lsleq	r0, r0, #4
 8019504:	3304      	addeq	r3, #4
 8019506:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801950a:	bf04      	itt	eq
 801950c:	0080      	lsleq	r0, r0, #2
 801950e:	3302      	addeq	r3, #2
 8019510:	2800      	cmp	r0, #0
 8019512:	db05      	blt.n	8019520 <__hi0bits+0x38>
 8019514:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8019518:	f103 0301 	add.w	r3, r3, #1
 801951c:	bf08      	it	eq
 801951e:	2320      	moveq	r3, #32
 8019520:	4618      	mov	r0, r3
 8019522:	4770      	bx	lr
 8019524:	2300      	movs	r3, #0
 8019526:	e7e4      	b.n	80194f2 <__hi0bits+0xa>

08019528 <__lo0bits>:
 8019528:	6803      	ldr	r3, [r0, #0]
 801952a:	f013 0207 	ands.w	r2, r3, #7
 801952e:	4601      	mov	r1, r0
 8019530:	d00b      	beq.n	801954a <__lo0bits+0x22>
 8019532:	07da      	lsls	r2, r3, #31
 8019534:	d424      	bmi.n	8019580 <__lo0bits+0x58>
 8019536:	0798      	lsls	r0, r3, #30
 8019538:	bf49      	itett	mi
 801953a:	085b      	lsrmi	r3, r3, #1
 801953c:	089b      	lsrpl	r3, r3, #2
 801953e:	2001      	movmi	r0, #1
 8019540:	600b      	strmi	r3, [r1, #0]
 8019542:	bf5c      	itt	pl
 8019544:	600b      	strpl	r3, [r1, #0]
 8019546:	2002      	movpl	r0, #2
 8019548:	4770      	bx	lr
 801954a:	b298      	uxth	r0, r3
 801954c:	b9b0      	cbnz	r0, 801957c <__lo0bits+0x54>
 801954e:	0c1b      	lsrs	r3, r3, #16
 8019550:	2010      	movs	r0, #16
 8019552:	f013 0fff 	tst.w	r3, #255	; 0xff
 8019556:	bf04      	itt	eq
 8019558:	0a1b      	lsreq	r3, r3, #8
 801955a:	3008      	addeq	r0, #8
 801955c:	071a      	lsls	r2, r3, #28
 801955e:	bf04      	itt	eq
 8019560:	091b      	lsreq	r3, r3, #4
 8019562:	3004      	addeq	r0, #4
 8019564:	079a      	lsls	r2, r3, #30
 8019566:	bf04      	itt	eq
 8019568:	089b      	lsreq	r3, r3, #2
 801956a:	3002      	addeq	r0, #2
 801956c:	07da      	lsls	r2, r3, #31
 801956e:	d403      	bmi.n	8019578 <__lo0bits+0x50>
 8019570:	085b      	lsrs	r3, r3, #1
 8019572:	f100 0001 	add.w	r0, r0, #1
 8019576:	d005      	beq.n	8019584 <__lo0bits+0x5c>
 8019578:	600b      	str	r3, [r1, #0]
 801957a:	4770      	bx	lr
 801957c:	4610      	mov	r0, r2
 801957e:	e7e8      	b.n	8019552 <__lo0bits+0x2a>
 8019580:	2000      	movs	r0, #0
 8019582:	4770      	bx	lr
 8019584:	2020      	movs	r0, #32
 8019586:	4770      	bx	lr

08019588 <__i2b>:
 8019588:	b510      	push	{r4, lr}
 801958a:	460c      	mov	r4, r1
 801958c:	2101      	movs	r1, #1
 801958e:	f7ff feff 	bl	8019390 <_Balloc>
 8019592:	4602      	mov	r2, r0
 8019594:	b928      	cbnz	r0, 80195a2 <__i2b+0x1a>
 8019596:	4b05      	ldr	r3, [pc, #20]	; (80195ac <__i2b+0x24>)
 8019598:	4805      	ldr	r0, [pc, #20]	; (80195b0 <__i2b+0x28>)
 801959a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801959e:	f000 fbf1 	bl	8019d84 <__assert_func>
 80195a2:	2301      	movs	r3, #1
 80195a4:	6144      	str	r4, [r0, #20]
 80195a6:	6103      	str	r3, [r0, #16]
 80195a8:	bd10      	pop	{r4, pc}
 80195aa:	bf00      	nop
 80195ac:	0801efd8 	.word	0x0801efd8
 80195b0:	0801efe9 	.word	0x0801efe9

080195b4 <__multiply>:
 80195b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80195b8:	4614      	mov	r4, r2
 80195ba:	690a      	ldr	r2, [r1, #16]
 80195bc:	6923      	ldr	r3, [r4, #16]
 80195be:	429a      	cmp	r2, r3
 80195c0:	bfb8      	it	lt
 80195c2:	460b      	movlt	r3, r1
 80195c4:	460d      	mov	r5, r1
 80195c6:	bfbc      	itt	lt
 80195c8:	4625      	movlt	r5, r4
 80195ca:	461c      	movlt	r4, r3
 80195cc:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80195d0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80195d4:	68ab      	ldr	r3, [r5, #8]
 80195d6:	6869      	ldr	r1, [r5, #4]
 80195d8:	eb0a 0709 	add.w	r7, sl, r9
 80195dc:	42bb      	cmp	r3, r7
 80195de:	b085      	sub	sp, #20
 80195e0:	bfb8      	it	lt
 80195e2:	3101      	addlt	r1, #1
 80195e4:	f7ff fed4 	bl	8019390 <_Balloc>
 80195e8:	b930      	cbnz	r0, 80195f8 <__multiply+0x44>
 80195ea:	4602      	mov	r2, r0
 80195ec:	4b42      	ldr	r3, [pc, #264]	; (80196f8 <__multiply+0x144>)
 80195ee:	4843      	ldr	r0, [pc, #268]	; (80196fc <__multiply+0x148>)
 80195f0:	f240 115d 	movw	r1, #349	; 0x15d
 80195f4:	f000 fbc6 	bl	8019d84 <__assert_func>
 80195f8:	f100 0614 	add.w	r6, r0, #20
 80195fc:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8019600:	4633      	mov	r3, r6
 8019602:	2200      	movs	r2, #0
 8019604:	4543      	cmp	r3, r8
 8019606:	d31e      	bcc.n	8019646 <__multiply+0x92>
 8019608:	f105 0c14 	add.w	ip, r5, #20
 801960c:	f104 0314 	add.w	r3, r4, #20
 8019610:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8019614:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8019618:	9202      	str	r2, [sp, #8]
 801961a:	ebac 0205 	sub.w	r2, ip, r5
 801961e:	3a15      	subs	r2, #21
 8019620:	f022 0203 	bic.w	r2, r2, #3
 8019624:	3204      	adds	r2, #4
 8019626:	f105 0115 	add.w	r1, r5, #21
 801962a:	458c      	cmp	ip, r1
 801962c:	bf38      	it	cc
 801962e:	2204      	movcc	r2, #4
 8019630:	9201      	str	r2, [sp, #4]
 8019632:	9a02      	ldr	r2, [sp, #8]
 8019634:	9303      	str	r3, [sp, #12]
 8019636:	429a      	cmp	r2, r3
 8019638:	d808      	bhi.n	801964c <__multiply+0x98>
 801963a:	2f00      	cmp	r7, #0
 801963c:	dc55      	bgt.n	80196ea <__multiply+0x136>
 801963e:	6107      	str	r7, [r0, #16]
 8019640:	b005      	add	sp, #20
 8019642:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019646:	f843 2b04 	str.w	r2, [r3], #4
 801964a:	e7db      	b.n	8019604 <__multiply+0x50>
 801964c:	f8b3 a000 	ldrh.w	sl, [r3]
 8019650:	f1ba 0f00 	cmp.w	sl, #0
 8019654:	d020      	beq.n	8019698 <__multiply+0xe4>
 8019656:	f105 0e14 	add.w	lr, r5, #20
 801965a:	46b1      	mov	r9, r6
 801965c:	2200      	movs	r2, #0
 801965e:	f85e 4b04 	ldr.w	r4, [lr], #4
 8019662:	f8d9 b000 	ldr.w	fp, [r9]
 8019666:	b2a1      	uxth	r1, r4
 8019668:	fa1f fb8b 	uxth.w	fp, fp
 801966c:	fb0a b101 	mla	r1, sl, r1, fp
 8019670:	4411      	add	r1, r2
 8019672:	f8d9 2000 	ldr.w	r2, [r9]
 8019676:	0c24      	lsrs	r4, r4, #16
 8019678:	0c12      	lsrs	r2, r2, #16
 801967a:	fb0a 2404 	mla	r4, sl, r4, r2
 801967e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8019682:	b289      	uxth	r1, r1
 8019684:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8019688:	45f4      	cmp	ip, lr
 801968a:	f849 1b04 	str.w	r1, [r9], #4
 801968e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8019692:	d8e4      	bhi.n	801965e <__multiply+0xaa>
 8019694:	9901      	ldr	r1, [sp, #4]
 8019696:	5072      	str	r2, [r6, r1]
 8019698:	9a03      	ldr	r2, [sp, #12]
 801969a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801969e:	3304      	adds	r3, #4
 80196a0:	f1b9 0f00 	cmp.w	r9, #0
 80196a4:	d01f      	beq.n	80196e6 <__multiply+0x132>
 80196a6:	6834      	ldr	r4, [r6, #0]
 80196a8:	f105 0114 	add.w	r1, r5, #20
 80196ac:	46b6      	mov	lr, r6
 80196ae:	f04f 0a00 	mov.w	sl, #0
 80196b2:	880a      	ldrh	r2, [r1, #0]
 80196b4:	f8be b002 	ldrh.w	fp, [lr, #2]
 80196b8:	fb09 b202 	mla	r2, r9, r2, fp
 80196bc:	4492      	add	sl, r2
 80196be:	b2a4      	uxth	r4, r4
 80196c0:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80196c4:	f84e 4b04 	str.w	r4, [lr], #4
 80196c8:	f851 4b04 	ldr.w	r4, [r1], #4
 80196cc:	f8be 2000 	ldrh.w	r2, [lr]
 80196d0:	0c24      	lsrs	r4, r4, #16
 80196d2:	fb09 2404 	mla	r4, r9, r4, r2
 80196d6:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80196da:	458c      	cmp	ip, r1
 80196dc:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80196e0:	d8e7      	bhi.n	80196b2 <__multiply+0xfe>
 80196e2:	9a01      	ldr	r2, [sp, #4]
 80196e4:	50b4      	str	r4, [r6, r2]
 80196e6:	3604      	adds	r6, #4
 80196e8:	e7a3      	b.n	8019632 <__multiply+0x7e>
 80196ea:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80196ee:	2b00      	cmp	r3, #0
 80196f0:	d1a5      	bne.n	801963e <__multiply+0x8a>
 80196f2:	3f01      	subs	r7, #1
 80196f4:	e7a1      	b.n	801963a <__multiply+0x86>
 80196f6:	bf00      	nop
 80196f8:	0801efd8 	.word	0x0801efd8
 80196fc:	0801efe9 	.word	0x0801efe9

08019700 <__pow5mult>:
 8019700:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019704:	4615      	mov	r5, r2
 8019706:	f012 0203 	ands.w	r2, r2, #3
 801970a:	4606      	mov	r6, r0
 801970c:	460f      	mov	r7, r1
 801970e:	d007      	beq.n	8019720 <__pow5mult+0x20>
 8019710:	4c25      	ldr	r4, [pc, #148]	; (80197a8 <__pow5mult+0xa8>)
 8019712:	3a01      	subs	r2, #1
 8019714:	2300      	movs	r3, #0
 8019716:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801971a:	f7ff fe9b 	bl	8019454 <__multadd>
 801971e:	4607      	mov	r7, r0
 8019720:	10ad      	asrs	r5, r5, #2
 8019722:	d03d      	beq.n	80197a0 <__pow5mult+0xa0>
 8019724:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8019726:	b97c      	cbnz	r4, 8019748 <__pow5mult+0x48>
 8019728:	2010      	movs	r0, #16
 801972a:	f7fe f841 	bl	80177b0 <malloc>
 801972e:	4602      	mov	r2, r0
 8019730:	6270      	str	r0, [r6, #36]	; 0x24
 8019732:	b928      	cbnz	r0, 8019740 <__pow5mult+0x40>
 8019734:	4b1d      	ldr	r3, [pc, #116]	; (80197ac <__pow5mult+0xac>)
 8019736:	481e      	ldr	r0, [pc, #120]	; (80197b0 <__pow5mult+0xb0>)
 8019738:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801973c:	f000 fb22 	bl	8019d84 <__assert_func>
 8019740:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8019744:	6004      	str	r4, [r0, #0]
 8019746:	60c4      	str	r4, [r0, #12]
 8019748:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801974c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8019750:	b94c      	cbnz	r4, 8019766 <__pow5mult+0x66>
 8019752:	f240 2171 	movw	r1, #625	; 0x271
 8019756:	4630      	mov	r0, r6
 8019758:	f7ff ff16 	bl	8019588 <__i2b>
 801975c:	2300      	movs	r3, #0
 801975e:	f8c8 0008 	str.w	r0, [r8, #8]
 8019762:	4604      	mov	r4, r0
 8019764:	6003      	str	r3, [r0, #0]
 8019766:	f04f 0900 	mov.w	r9, #0
 801976a:	07eb      	lsls	r3, r5, #31
 801976c:	d50a      	bpl.n	8019784 <__pow5mult+0x84>
 801976e:	4639      	mov	r1, r7
 8019770:	4622      	mov	r2, r4
 8019772:	4630      	mov	r0, r6
 8019774:	f7ff ff1e 	bl	80195b4 <__multiply>
 8019778:	4639      	mov	r1, r7
 801977a:	4680      	mov	r8, r0
 801977c:	4630      	mov	r0, r6
 801977e:	f7ff fe47 	bl	8019410 <_Bfree>
 8019782:	4647      	mov	r7, r8
 8019784:	106d      	asrs	r5, r5, #1
 8019786:	d00b      	beq.n	80197a0 <__pow5mult+0xa0>
 8019788:	6820      	ldr	r0, [r4, #0]
 801978a:	b938      	cbnz	r0, 801979c <__pow5mult+0x9c>
 801978c:	4622      	mov	r2, r4
 801978e:	4621      	mov	r1, r4
 8019790:	4630      	mov	r0, r6
 8019792:	f7ff ff0f 	bl	80195b4 <__multiply>
 8019796:	6020      	str	r0, [r4, #0]
 8019798:	f8c0 9000 	str.w	r9, [r0]
 801979c:	4604      	mov	r4, r0
 801979e:	e7e4      	b.n	801976a <__pow5mult+0x6a>
 80197a0:	4638      	mov	r0, r7
 80197a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80197a6:	bf00      	nop
 80197a8:	0801f140 	.word	0x0801f140
 80197ac:	0801ef62 	.word	0x0801ef62
 80197b0:	0801efe9 	.word	0x0801efe9

080197b4 <__lshift>:
 80197b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80197b8:	460c      	mov	r4, r1
 80197ba:	6849      	ldr	r1, [r1, #4]
 80197bc:	6923      	ldr	r3, [r4, #16]
 80197be:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80197c2:	68a3      	ldr	r3, [r4, #8]
 80197c4:	4607      	mov	r7, r0
 80197c6:	4691      	mov	r9, r2
 80197c8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80197cc:	f108 0601 	add.w	r6, r8, #1
 80197d0:	42b3      	cmp	r3, r6
 80197d2:	db0b      	blt.n	80197ec <__lshift+0x38>
 80197d4:	4638      	mov	r0, r7
 80197d6:	f7ff fddb 	bl	8019390 <_Balloc>
 80197da:	4605      	mov	r5, r0
 80197dc:	b948      	cbnz	r0, 80197f2 <__lshift+0x3e>
 80197de:	4602      	mov	r2, r0
 80197e0:	4b28      	ldr	r3, [pc, #160]	; (8019884 <__lshift+0xd0>)
 80197e2:	4829      	ldr	r0, [pc, #164]	; (8019888 <__lshift+0xd4>)
 80197e4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80197e8:	f000 facc 	bl	8019d84 <__assert_func>
 80197ec:	3101      	adds	r1, #1
 80197ee:	005b      	lsls	r3, r3, #1
 80197f0:	e7ee      	b.n	80197d0 <__lshift+0x1c>
 80197f2:	2300      	movs	r3, #0
 80197f4:	f100 0114 	add.w	r1, r0, #20
 80197f8:	f100 0210 	add.w	r2, r0, #16
 80197fc:	4618      	mov	r0, r3
 80197fe:	4553      	cmp	r3, sl
 8019800:	db33      	blt.n	801986a <__lshift+0xb6>
 8019802:	6920      	ldr	r0, [r4, #16]
 8019804:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8019808:	f104 0314 	add.w	r3, r4, #20
 801980c:	f019 091f 	ands.w	r9, r9, #31
 8019810:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8019814:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8019818:	d02b      	beq.n	8019872 <__lshift+0xbe>
 801981a:	f1c9 0e20 	rsb	lr, r9, #32
 801981e:	468a      	mov	sl, r1
 8019820:	2200      	movs	r2, #0
 8019822:	6818      	ldr	r0, [r3, #0]
 8019824:	fa00 f009 	lsl.w	r0, r0, r9
 8019828:	4302      	orrs	r2, r0
 801982a:	f84a 2b04 	str.w	r2, [sl], #4
 801982e:	f853 2b04 	ldr.w	r2, [r3], #4
 8019832:	459c      	cmp	ip, r3
 8019834:	fa22 f20e 	lsr.w	r2, r2, lr
 8019838:	d8f3      	bhi.n	8019822 <__lshift+0x6e>
 801983a:	ebac 0304 	sub.w	r3, ip, r4
 801983e:	3b15      	subs	r3, #21
 8019840:	f023 0303 	bic.w	r3, r3, #3
 8019844:	3304      	adds	r3, #4
 8019846:	f104 0015 	add.w	r0, r4, #21
 801984a:	4584      	cmp	ip, r0
 801984c:	bf38      	it	cc
 801984e:	2304      	movcc	r3, #4
 8019850:	50ca      	str	r2, [r1, r3]
 8019852:	b10a      	cbz	r2, 8019858 <__lshift+0xa4>
 8019854:	f108 0602 	add.w	r6, r8, #2
 8019858:	3e01      	subs	r6, #1
 801985a:	4638      	mov	r0, r7
 801985c:	612e      	str	r6, [r5, #16]
 801985e:	4621      	mov	r1, r4
 8019860:	f7ff fdd6 	bl	8019410 <_Bfree>
 8019864:	4628      	mov	r0, r5
 8019866:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801986a:	f842 0f04 	str.w	r0, [r2, #4]!
 801986e:	3301      	adds	r3, #1
 8019870:	e7c5      	b.n	80197fe <__lshift+0x4a>
 8019872:	3904      	subs	r1, #4
 8019874:	f853 2b04 	ldr.w	r2, [r3], #4
 8019878:	f841 2f04 	str.w	r2, [r1, #4]!
 801987c:	459c      	cmp	ip, r3
 801987e:	d8f9      	bhi.n	8019874 <__lshift+0xc0>
 8019880:	e7ea      	b.n	8019858 <__lshift+0xa4>
 8019882:	bf00      	nop
 8019884:	0801efd8 	.word	0x0801efd8
 8019888:	0801efe9 	.word	0x0801efe9

0801988c <__mcmp>:
 801988c:	b530      	push	{r4, r5, lr}
 801988e:	6902      	ldr	r2, [r0, #16]
 8019890:	690c      	ldr	r4, [r1, #16]
 8019892:	1b12      	subs	r2, r2, r4
 8019894:	d10e      	bne.n	80198b4 <__mcmp+0x28>
 8019896:	f100 0314 	add.w	r3, r0, #20
 801989a:	3114      	adds	r1, #20
 801989c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80198a0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80198a4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80198a8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80198ac:	42a5      	cmp	r5, r4
 80198ae:	d003      	beq.n	80198b8 <__mcmp+0x2c>
 80198b0:	d305      	bcc.n	80198be <__mcmp+0x32>
 80198b2:	2201      	movs	r2, #1
 80198b4:	4610      	mov	r0, r2
 80198b6:	bd30      	pop	{r4, r5, pc}
 80198b8:	4283      	cmp	r3, r0
 80198ba:	d3f3      	bcc.n	80198a4 <__mcmp+0x18>
 80198bc:	e7fa      	b.n	80198b4 <__mcmp+0x28>
 80198be:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80198c2:	e7f7      	b.n	80198b4 <__mcmp+0x28>

080198c4 <__mdiff>:
 80198c4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80198c8:	460c      	mov	r4, r1
 80198ca:	4606      	mov	r6, r0
 80198cc:	4611      	mov	r1, r2
 80198ce:	4620      	mov	r0, r4
 80198d0:	4617      	mov	r7, r2
 80198d2:	f7ff ffdb 	bl	801988c <__mcmp>
 80198d6:	1e05      	subs	r5, r0, #0
 80198d8:	d110      	bne.n	80198fc <__mdiff+0x38>
 80198da:	4629      	mov	r1, r5
 80198dc:	4630      	mov	r0, r6
 80198de:	f7ff fd57 	bl	8019390 <_Balloc>
 80198e2:	b930      	cbnz	r0, 80198f2 <__mdiff+0x2e>
 80198e4:	4b39      	ldr	r3, [pc, #228]	; (80199cc <__mdiff+0x108>)
 80198e6:	4602      	mov	r2, r0
 80198e8:	f240 2132 	movw	r1, #562	; 0x232
 80198ec:	4838      	ldr	r0, [pc, #224]	; (80199d0 <__mdiff+0x10c>)
 80198ee:	f000 fa49 	bl	8019d84 <__assert_func>
 80198f2:	2301      	movs	r3, #1
 80198f4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80198f8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80198fc:	bfa4      	itt	ge
 80198fe:	463b      	movge	r3, r7
 8019900:	4627      	movge	r7, r4
 8019902:	4630      	mov	r0, r6
 8019904:	6879      	ldr	r1, [r7, #4]
 8019906:	bfa6      	itte	ge
 8019908:	461c      	movge	r4, r3
 801990a:	2500      	movge	r5, #0
 801990c:	2501      	movlt	r5, #1
 801990e:	f7ff fd3f 	bl	8019390 <_Balloc>
 8019912:	b920      	cbnz	r0, 801991e <__mdiff+0x5a>
 8019914:	4b2d      	ldr	r3, [pc, #180]	; (80199cc <__mdiff+0x108>)
 8019916:	4602      	mov	r2, r0
 8019918:	f44f 7110 	mov.w	r1, #576	; 0x240
 801991c:	e7e6      	b.n	80198ec <__mdiff+0x28>
 801991e:	693e      	ldr	r6, [r7, #16]
 8019920:	60c5      	str	r5, [r0, #12]
 8019922:	6925      	ldr	r5, [r4, #16]
 8019924:	f107 0114 	add.w	r1, r7, #20
 8019928:	f104 0914 	add.w	r9, r4, #20
 801992c:	f100 0e14 	add.w	lr, r0, #20
 8019930:	f107 0210 	add.w	r2, r7, #16
 8019934:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8019938:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 801993c:	46f2      	mov	sl, lr
 801993e:	2700      	movs	r7, #0
 8019940:	f859 3b04 	ldr.w	r3, [r9], #4
 8019944:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8019948:	fa1f f883 	uxth.w	r8, r3
 801994c:	fa17 f78b 	uxtah	r7, r7, fp
 8019950:	0c1b      	lsrs	r3, r3, #16
 8019952:	eba7 0808 	sub.w	r8, r7, r8
 8019956:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801995a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801995e:	fa1f f888 	uxth.w	r8, r8
 8019962:	141f      	asrs	r7, r3, #16
 8019964:	454d      	cmp	r5, r9
 8019966:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801996a:	f84a 3b04 	str.w	r3, [sl], #4
 801996e:	d8e7      	bhi.n	8019940 <__mdiff+0x7c>
 8019970:	1b2b      	subs	r3, r5, r4
 8019972:	3b15      	subs	r3, #21
 8019974:	f023 0303 	bic.w	r3, r3, #3
 8019978:	3304      	adds	r3, #4
 801997a:	3415      	adds	r4, #21
 801997c:	42a5      	cmp	r5, r4
 801997e:	bf38      	it	cc
 8019980:	2304      	movcc	r3, #4
 8019982:	4419      	add	r1, r3
 8019984:	4473      	add	r3, lr
 8019986:	469e      	mov	lr, r3
 8019988:	460d      	mov	r5, r1
 801998a:	4565      	cmp	r5, ip
 801998c:	d30e      	bcc.n	80199ac <__mdiff+0xe8>
 801998e:	f10c 0203 	add.w	r2, ip, #3
 8019992:	1a52      	subs	r2, r2, r1
 8019994:	f022 0203 	bic.w	r2, r2, #3
 8019998:	3903      	subs	r1, #3
 801999a:	458c      	cmp	ip, r1
 801999c:	bf38      	it	cc
 801999e:	2200      	movcc	r2, #0
 80199a0:	441a      	add	r2, r3
 80199a2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80199a6:	b17b      	cbz	r3, 80199c8 <__mdiff+0x104>
 80199a8:	6106      	str	r6, [r0, #16]
 80199aa:	e7a5      	b.n	80198f8 <__mdiff+0x34>
 80199ac:	f855 8b04 	ldr.w	r8, [r5], #4
 80199b0:	fa17 f488 	uxtah	r4, r7, r8
 80199b4:	1422      	asrs	r2, r4, #16
 80199b6:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80199ba:	b2a4      	uxth	r4, r4
 80199bc:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80199c0:	f84e 4b04 	str.w	r4, [lr], #4
 80199c4:	1417      	asrs	r7, r2, #16
 80199c6:	e7e0      	b.n	801998a <__mdiff+0xc6>
 80199c8:	3e01      	subs	r6, #1
 80199ca:	e7ea      	b.n	80199a2 <__mdiff+0xde>
 80199cc:	0801efd8 	.word	0x0801efd8
 80199d0:	0801efe9 	.word	0x0801efe9

080199d4 <__d2b>:
 80199d4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80199d8:	4689      	mov	r9, r1
 80199da:	2101      	movs	r1, #1
 80199dc:	ec57 6b10 	vmov	r6, r7, d0
 80199e0:	4690      	mov	r8, r2
 80199e2:	f7ff fcd5 	bl	8019390 <_Balloc>
 80199e6:	4604      	mov	r4, r0
 80199e8:	b930      	cbnz	r0, 80199f8 <__d2b+0x24>
 80199ea:	4602      	mov	r2, r0
 80199ec:	4b25      	ldr	r3, [pc, #148]	; (8019a84 <__d2b+0xb0>)
 80199ee:	4826      	ldr	r0, [pc, #152]	; (8019a88 <__d2b+0xb4>)
 80199f0:	f240 310a 	movw	r1, #778	; 0x30a
 80199f4:	f000 f9c6 	bl	8019d84 <__assert_func>
 80199f8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80199fc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8019a00:	bb35      	cbnz	r5, 8019a50 <__d2b+0x7c>
 8019a02:	2e00      	cmp	r6, #0
 8019a04:	9301      	str	r3, [sp, #4]
 8019a06:	d028      	beq.n	8019a5a <__d2b+0x86>
 8019a08:	4668      	mov	r0, sp
 8019a0a:	9600      	str	r6, [sp, #0]
 8019a0c:	f7ff fd8c 	bl	8019528 <__lo0bits>
 8019a10:	9900      	ldr	r1, [sp, #0]
 8019a12:	b300      	cbz	r0, 8019a56 <__d2b+0x82>
 8019a14:	9a01      	ldr	r2, [sp, #4]
 8019a16:	f1c0 0320 	rsb	r3, r0, #32
 8019a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8019a1e:	430b      	orrs	r3, r1
 8019a20:	40c2      	lsrs	r2, r0
 8019a22:	6163      	str	r3, [r4, #20]
 8019a24:	9201      	str	r2, [sp, #4]
 8019a26:	9b01      	ldr	r3, [sp, #4]
 8019a28:	61a3      	str	r3, [r4, #24]
 8019a2a:	2b00      	cmp	r3, #0
 8019a2c:	bf14      	ite	ne
 8019a2e:	2202      	movne	r2, #2
 8019a30:	2201      	moveq	r2, #1
 8019a32:	6122      	str	r2, [r4, #16]
 8019a34:	b1d5      	cbz	r5, 8019a6c <__d2b+0x98>
 8019a36:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8019a3a:	4405      	add	r5, r0
 8019a3c:	f8c9 5000 	str.w	r5, [r9]
 8019a40:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8019a44:	f8c8 0000 	str.w	r0, [r8]
 8019a48:	4620      	mov	r0, r4
 8019a4a:	b003      	add	sp, #12
 8019a4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8019a50:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8019a54:	e7d5      	b.n	8019a02 <__d2b+0x2e>
 8019a56:	6161      	str	r1, [r4, #20]
 8019a58:	e7e5      	b.n	8019a26 <__d2b+0x52>
 8019a5a:	a801      	add	r0, sp, #4
 8019a5c:	f7ff fd64 	bl	8019528 <__lo0bits>
 8019a60:	9b01      	ldr	r3, [sp, #4]
 8019a62:	6163      	str	r3, [r4, #20]
 8019a64:	2201      	movs	r2, #1
 8019a66:	6122      	str	r2, [r4, #16]
 8019a68:	3020      	adds	r0, #32
 8019a6a:	e7e3      	b.n	8019a34 <__d2b+0x60>
 8019a6c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8019a70:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8019a74:	f8c9 0000 	str.w	r0, [r9]
 8019a78:	6918      	ldr	r0, [r3, #16]
 8019a7a:	f7ff fd35 	bl	80194e8 <__hi0bits>
 8019a7e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8019a82:	e7df      	b.n	8019a44 <__d2b+0x70>
 8019a84:	0801efd8 	.word	0x0801efd8
 8019a88:	0801efe9 	.word	0x0801efe9

08019a8c <_calloc_r>:
 8019a8c:	b513      	push	{r0, r1, r4, lr}
 8019a8e:	434a      	muls	r2, r1
 8019a90:	4611      	mov	r1, r2
 8019a92:	9201      	str	r2, [sp, #4]
 8019a94:	f7fd ff02 	bl	801789c <_malloc_r>
 8019a98:	4604      	mov	r4, r0
 8019a9a:	b118      	cbz	r0, 8019aa4 <_calloc_r+0x18>
 8019a9c:	9a01      	ldr	r2, [sp, #4]
 8019a9e:	2100      	movs	r1, #0
 8019aa0:	f7fd fea4 	bl	80177ec <memset>
 8019aa4:	4620      	mov	r0, r4
 8019aa6:	b002      	add	sp, #8
 8019aa8:	bd10      	pop	{r4, pc}

08019aaa <__ssputs_r>:
 8019aaa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019aae:	688e      	ldr	r6, [r1, #8]
 8019ab0:	429e      	cmp	r6, r3
 8019ab2:	4682      	mov	sl, r0
 8019ab4:	460c      	mov	r4, r1
 8019ab6:	4690      	mov	r8, r2
 8019ab8:	461f      	mov	r7, r3
 8019aba:	d838      	bhi.n	8019b2e <__ssputs_r+0x84>
 8019abc:	898a      	ldrh	r2, [r1, #12]
 8019abe:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8019ac2:	d032      	beq.n	8019b2a <__ssputs_r+0x80>
 8019ac4:	6825      	ldr	r5, [r4, #0]
 8019ac6:	6909      	ldr	r1, [r1, #16]
 8019ac8:	eba5 0901 	sub.w	r9, r5, r1
 8019acc:	6965      	ldr	r5, [r4, #20]
 8019ace:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8019ad2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8019ad6:	3301      	adds	r3, #1
 8019ad8:	444b      	add	r3, r9
 8019ada:	106d      	asrs	r5, r5, #1
 8019adc:	429d      	cmp	r5, r3
 8019ade:	bf38      	it	cc
 8019ae0:	461d      	movcc	r5, r3
 8019ae2:	0553      	lsls	r3, r2, #21
 8019ae4:	d531      	bpl.n	8019b4a <__ssputs_r+0xa0>
 8019ae6:	4629      	mov	r1, r5
 8019ae8:	f7fd fed8 	bl	801789c <_malloc_r>
 8019aec:	4606      	mov	r6, r0
 8019aee:	b950      	cbnz	r0, 8019b06 <__ssputs_r+0x5c>
 8019af0:	230c      	movs	r3, #12
 8019af2:	f8ca 3000 	str.w	r3, [sl]
 8019af6:	89a3      	ldrh	r3, [r4, #12]
 8019af8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019afc:	81a3      	strh	r3, [r4, #12]
 8019afe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8019b02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019b06:	6921      	ldr	r1, [r4, #16]
 8019b08:	464a      	mov	r2, r9
 8019b0a:	f7fd fe61 	bl	80177d0 <memcpy>
 8019b0e:	89a3      	ldrh	r3, [r4, #12]
 8019b10:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8019b14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8019b18:	81a3      	strh	r3, [r4, #12]
 8019b1a:	6126      	str	r6, [r4, #16]
 8019b1c:	6165      	str	r5, [r4, #20]
 8019b1e:	444e      	add	r6, r9
 8019b20:	eba5 0509 	sub.w	r5, r5, r9
 8019b24:	6026      	str	r6, [r4, #0]
 8019b26:	60a5      	str	r5, [r4, #8]
 8019b28:	463e      	mov	r6, r7
 8019b2a:	42be      	cmp	r6, r7
 8019b2c:	d900      	bls.n	8019b30 <__ssputs_r+0x86>
 8019b2e:	463e      	mov	r6, r7
 8019b30:	4632      	mov	r2, r6
 8019b32:	6820      	ldr	r0, [r4, #0]
 8019b34:	4641      	mov	r1, r8
 8019b36:	f000 f967 	bl	8019e08 <memmove>
 8019b3a:	68a3      	ldr	r3, [r4, #8]
 8019b3c:	6822      	ldr	r2, [r4, #0]
 8019b3e:	1b9b      	subs	r3, r3, r6
 8019b40:	4432      	add	r2, r6
 8019b42:	60a3      	str	r3, [r4, #8]
 8019b44:	6022      	str	r2, [r4, #0]
 8019b46:	2000      	movs	r0, #0
 8019b48:	e7db      	b.n	8019b02 <__ssputs_r+0x58>
 8019b4a:	462a      	mov	r2, r5
 8019b4c:	f000 f976 	bl	8019e3c <_realloc_r>
 8019b50:	4606      	mov	r6, r0
 8019b52:	2800      	cmp	r0, #0
 8019b54:	d1e1      	bne.n	8019b1a <__ssputs_r+0x70>
 8019b56:	6921      	ldr	r1, [r4, #16]
 8019b58:	4650      	mov	r0, sl
 8019b5a:	f7fd fe4f 	bl	80177fc <_free_r>
 8019b5e:	e7c7      	b.n	8019af0 <__ssputs_r+0x46>

08019b60 <_svfiprintf_r>:
 8019b60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019b64:	4698      	mov	r8, r3
 8019b66:	898b      	ldrh	r3, [r1, #12]
 8019b68:	061b      	lsls	r3, r3, #24
 8019b6a:	b09d      	sub	sp, #116	; 0x74
 8019b6c:	4607      	mov	r7, r0
 8019b6e:	460d      	mov	r5, r1
 8019b70:	4614      	mov	r4, r2
 8019b72:	d50e      	bpl.n	8019b92 <_svfiprintf_r+0x32>
 8019b74:	690b      	ldr	r3, [r1, #16]
 8019b76:	b963      	cbnz	r3, 8019b92 <_svfiprintf_r+0x32>
 8019b78:	2140      	movs	r1, #64	; 0x40
 8019b7a:	f7fd fe8f 	bl	801789c <_malloc_r>
 8019b7e:	6028      	str	r0, [r5, #0]
 8019b80:	6128      	str	r0, [r5, #16]
 8019b82:	b920      	cbnz	r0, 8019b8e <_svfiprintf_r+0x2e>
 8019b84:	230c      	movs	r3, #12
 8019b86:	603b      	str	r3, [r7, #0]
 8019b88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8019b8c:	e0d1      	b.n	8019d32 <_svfiprintf_r+0x1d2>
 8019b8e:	2340      	movs	r3, #64	; 0x40
 8019b90:	616b      	str	r3, [r5, #20]
 8019b92:	2300      	movs	r3, #0
 8019b94:	9309      	str	r3, [sp, #36]	; 0x24
 8019b96:	2320      	movs	r3, #32
 8019b98:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8019b9c:	f8cd 800c 	str.w	r8, [sp, #12]
 8019ba0:	2330      	movs	r3, #48	; 0x30
 8019ba2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8019d4c <_svfiprintf_r+0x1ec>
 8019ba6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8019baa:	f04f 0901 	mov.w	r9, #1
 8019bae:	4623      	mov	r3, r4
 8019bb0:	469a      	mov	sl, r3
 8019bb2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019bb6:	b10a      	cbz	r2, 8019bbc <_svfiprintf_r+0x5c>
 8019bb8:	2a25      	cmp	r2, #37	; 0x25
 8019bba:	d1f9      	bne.n	8019bb0 <_svfiprintf_r+0x50>
 8019bbc:	ebba 0b04 	subs.w	fp, sl, r4
 8019bc0:	d00b      	beq.n	8019bda <_svfiprintf_r+0x7a>
 8019bc2:	465b      	mov	r3, fp
 8019bc4:	4622      	mov	r2, r4
 8019bc6:	4629      	mov	r1, r5
 8019bc8:	4638      	mov	r0, r7
 8019bca:	f7ff ff6e 	bl	8019aaa <__ssputs_r>
 8019bce:	3001      	adds	r0, #1
 8019bd0:	f000 80aa 	beq.w	8019d28 <_svfiprintf_r+0x1c8>
 8019bd4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8019bd6:	445a      	add	r2, fp
 8019bd8:	9209      	str	r2, [sp, #36]	; 0x24
 8019bda:	f89a 3000 	ldrb.w	r3, [sl]
 8019bde:	2b00      	cmp	r3, #0
 8019be0:	f000 80a2 	beq.w	8019d28 <_svfiprintf_r+0x1c8>
 8019be4:	2300      	movs	r3, #0
 8019be6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8019bea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019bee:	f10a 0a01 	add.w	sl, sl, #1
 8019bf2:	9304      	str	r3, [sp, #16]
 8019bf4:	9307      	str	r3, [sp, #28]
 8019bf6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8019bfa:	931a      	str	r3, [sp, #104]	; 0x68
 8019bfc:	4654      	mov	r4, sl
 8019bfe:	2205      	movs	r2, #5
 8019c00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019c04:	4851      	ldr	r0, [pc, #324]	; (8019d4c <_svfiprintf_r+0x1ec>)
 8019c06:	f7e6 faeb 	bl	80001e0 <memchr>
 8019c0a:	9a04      	ldr	r2, [sp, #16]
 8019c0c:	b9d8      	cbnz	r0, 8019c46 <_svfiprintf_r+0xe6>
 8019c0e:	06d0      	lsls	r0, r2, #27
 8019c10:	bf44      	itt	mi
 8019c12:	2320      	movmi	r3, #32
 8019c14:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8019c18:	0711      	lsls	r1, r2, #28
 8019c1a:	bf44      	itt	mi
 8019c1c:	232b      	movmi	r3, #43	; 0x2b
 8019c1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8019c22:	f89a 3000 	ldrb.w	r3, [sl]
 8019c26:	2b2a      	cmp	r3, #42	; 0x2a
 8019c28:	d015      	beq.n	8019c56 <_svfiprintf_r+0xf6>
 8019c2a:	9a07      	ldr	r2, [sp, #28]
 8019c2c:	4654      	mov	r4, sl
 8019c2e:	2000      	movs	r0, #0
 8019c30:	f04f 0c0a 	mov.w	ip, #10
 8019c34:	4621      	mov	r1, r4
 8019c36:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019c3a:	3b30      	subs	r3, #48	; 0x30
 8019c3c:	2b09      	cmp	r3, #9
 8019c3e:	d94e      	bls.n	8019cde <_svfiprintf_r+0x17e>
 8019c40:	b1b0      	cbz	r0, 8019c70 <_svfiprintf_r+0x110>
 8019c42:	9207      	str	r2, [sp, #28]
 8019c44:	e014      	b.n	8019c70 <_svfiprintf_r+0x110>
 8019c46:	eba0 0308 	sub.w	r3, r0, r8
 8019c4a:	fa09 f303 	lsl.w	r3, r9, r3
 8019c4e:	4313      	orrs	r3, r2
 8019c50:	9304      	str	r3, [sp, #16]
 8019c52:	46a2      	mov	sl, r4
 8019c54:	e7d2      	b.n	8019bfc <_svfiprintf_r+0x9c>
 8019c56:	9b03      	ldr	r3, [sp, #12]
 8019c58:	1d19      	adds	r1, r3, #4
 8019c5a:	681b      	ldr	r3, [r3, #0]
 8019c5c:	9103      	str	r1, [sp, #12]
 8019c5e:	2b00      	cmp	r3, #0
 8019c60:	bfbb      	ittet	lt
 8019c62:	425b      	neglt	r3, r3
 8019c64:	f042 0202 	orrlt.w	r2, r2, #2
 8019c68:	9307      	strge	r3, [sp, #28]
 8019c6a:	9307      	strlt	r3, [sp, #28]
 8019c6c:	bfb8      	it	lt
 8019c6e:	9204      	strlt	r2, [sp, #16]
 8019c70:	7823      	ldrb	r3, [r4, #0]
 8019c72:	2b2e      	cmp	r3, #46	; 0x2e
 8019c74:	d10c      	bne.n	8019c90 <_svfiprintf_r+0x130>
 8019c76:	7863      	ldrb	r3, [r4, #1]
 8019c78:	2b2a      	cmp	r3, #42	; 0x2a
 8019c7a:	d135      	bne.n	8019ce8 <_svfiprintf_r+0x188>
 8019c7c:	9b03      	ldr	r3, [sp, #12]
 8019c7e:	1d1a      	adds	r2, r3, #4
 8019c80:	681b      	ldr	r3, [r3, #0]
 8019c82:	9203      	str	r2, [sp, #12]
 8019c84:	2b00      	cmp	r3, #0
 8019c86:	bfb8      	it	lt
 8019c88:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8019c8c:	3402      	adds	r4, #2
 8019c8e:	9305      	str	r3, [sp, #20]
 8019c90:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8019d5c <_svfiprintf_r+0x1fc>
 8019c94:	7821      	ldrb	r1, [r4, #0]
 8019c96:	2203      	movs	r2, #3
 8019c98:	4650      	mov	r0, sl
 8019c9a:	f7e6 faa1 	bl	80001e0 <memchr>
 8019c9e:	b140      	cbz	r0, 8019cb2 <_svfiprintf_r+0x152>
 8019ca0:	2340      	movs	r3, #64	; 0x40
 8019ca2:	eba0 000a 	sub.w	r0, r0, sl
 8019ca6:	fa03 f000 	lsl.w	r0, r3, r0
 8019caa:	9b04      	ldr	r3, [sp, #16]
 8019cac:	4303      	orrs	r3, r0
 8019cae:	3401      	adds	r4, #1
 8019cb0:	9304      	str	r3, [sp, #16]
 8019cb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019cb6:	4826      	ldr	r0, [pc, #152]	; (8019d50 <_svfiprintf_r+0x1f0>)
 8019cb8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8019cbc:	2206      	movs	r2, #6
 8019cbe:	f7e6 fa8f 	bl	80001e0 <memchr>
 8019cc2:	2800      	cmp	r0, #0
 8019cc4:	d038      	beq.n	8019d38 <_svfiprintf_r+0x1d8>
 8019cc6:	4b23      	ldr	r3, [pc, #140]	; (8019d54 <_svfiprintf_r+0x1f4>)
 8019cc8:	bb1b      	cbnz	r3, 8019d12 <_svfiprintf_r+0x1b2>
 8019cca:	9b03      	ldr	r3, [sp, #12]
 8019ccc:	3307      	adds	r3, #7
 8019cce:	f023 0307 	bic.w	r3, r3, #7
 8019cd2:	3308      	adds	r3, #8
 8019cd4:	9303      	str	r3, [sp, #12]
 8019cd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019cd8:	4433      	add	r3, r6
 8019cda:	9309      	str	r3, [sp, #36]	; 0x24
 8019cdc:	e767      	b.n	8019bae <_svfiprintf_r+0x4e>
 8019cde:	fb0c 3202 	mla	r2, ip, r2, r3
 8019ce2:	460c      	mov	r4, r1
 8019ce4:	2001      	movs	r0, #1
 8019ce6:	e7a5      	b.n	8019c34 <_svfiprintf_r+0xd4>
 8019ce8:	2300      	movs	r3, #0
 8019cea:	3401      	adds	r4, #1
 8019cec:	9305      	str	r3, [sp, #20]
 8019cee:	4619      	mov	r1, r3
 8019cf0:	f04f 0c0a 	mov.w	ip, #10
 8019cf4:	4620      	mov	r0, r4
 8019cf6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019cfa:	3a30      	subs	r2, #48	; 0x30
 8019cfc:	2a09      	cmp	r2, #9
 8019cfe:	d903      	bls.n	8019d08 <_svfiprintf_r+0x1a8>
 8019d00:	2b00      	cmp	r3, #0
 8019d02:	d0c5      	beq.n	8019c90 <_svfiprintf_r+0x130>
 8019d04:	9105      	str	r1, [sp, #20]
 8019d06:	e7c3      	b.n	8019c90 <_svfiprintf_r+0x130>
 8019d08:	fb0c 2101 	mla	r1, ip, r1, r2
 8019d0c:	4604      	mov	r4, r0
 8019d0e:	2301      	movs	r3, #1
 8019d10:	e7f0      	b.n	8019cf4 <_svfiprintf_r+0x194>
 8019d12:	ab03      	add	r3, sp, #12
 8019d14:	9300      	str	r3, [sp, #0]
 8019d16:	462a      	mov	r2, r5
 8019d18:	4b0f      	ldr	r3, [pc, #60]	; (8019d58 <_svfiprintf_r+0x1f8>)
 8019d1a:	a904      	add	r1, sp, #16
 8019d1c:	4638      	mov	r0, r7
 8019d1e:	f7fd feb7 	bl	8017a90 <_printf_float>
 8019d22:	1c42      	adds	r2, r0, #1
 8019d24:	4606      	mov	r6, r0
 8019d26:	d1d6      	bne.n	8019cd6 <_svfiprintf_r+0x176>
 8019d28:	89ab      	ldrh	r3, [r5, #12]
 8019d2a:	065b      	lsls	r3, r3, #25
 8019d2c:	f53f af2c 	bmi.w	8019b88 <_svfiprintf_r+0x28>
 8019d30:	9809      	ldr	r0, [sp, #36]	; 0x24
 8019d32:	b01d      	add	sp, #116	; 0x74
 8019d34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019d38:	ab03      	add	r3, sp, #12
 8019d3a:	9300      	str	r3, [sp, #0]
 8019d3c:	462a      	mov	r2, r5
 8019d3e:	4b06      	ldr	r3, [pc, #24]	; (8019d58 <_svfiprintf_r+0x1f8>)
 8019d40:	a904      	add	r1, sp, #16
 8019d42:	4638      	mov	r0, r7
 8019d44:	f7fe f948 	bl	8017fd8 <_printf_i>
 8019d48:	e7eb      	b.n	8019d22 <_svfiprintf_r+0x1c2>
 8019d4a:	bf00      	nop
 8019d4c:	0801f14c 	.word	0x0801f14c
 8019d50:	0801f156 	.word	0x0801f156
 8019d54:	08017a91 	.word	0x08017a91
 8019d58:	08019aab 	.word	0x08019aab
 8019d5c:	0801f152 	.word	0x0801f152

08019d60 <_read_r>:
 8019d60:	b538      	push	{r3, r4, r5, lr}
 8019d62:	4d07      	ldr	r5, [pc, #28]	; (8019d80 <_read_r+0x20>)
 8019d64:	4604      	mov	r4, r0
 8019d66:	4608      	mov	r0, r1
 8019d68:	4611      	mov	r1, r2
 8019d6a:	2200      	movs	r2, #0
 8019d6c:	602a      	str	r2, [r5, #0]
 8019d6e:	461a      	mov	r2, r3
 8019d70:	f7ea fdf0 	bl	8004954 <_read>
 8019d74:	1c43      	adds	r3, r0, #1
 8019d76:	d102      	bne.n	8019d7e <_read_r+0x1e>
 8019d78:	682b      	ldr	r3, [r5, #0]
 8019d7a:	b103      	cbz	r3, 8019d7e <_read_r+0x1e>
 8019d7c:	6023      	str	r3, [r4, #0]
 8019d7e:	bd38      	pop	{r3, r4, r5, pc}
 8019d80:	20014910 	.word	0x20014910

08019d84 <__assert_func>:
 8019d84:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8019d86:	4614      	mov	r4, r2
 8019d88:	461a      	mov	r2, r3
 8019d8a:	4b09      	ldr	r3, [pc, #36]	; (8019db0 <__assert_func+0x2c>)
 8019d8c:	681b      	ldr	r3, [r3, #0]
 8019d8e:	4605      	mov	r5, r0
 8019d90:	68d8      	ldr	r0, [r3, #12]
 8019d92:	b14c      	cbz	r4, 8019da8 <__assert_func+0x24>
 8019d94:	4b07      	ldr	r3, [pc, #28]	; (8019db4 <__assert_func+0x30>)
 8019d96:	9100      	str	r1, [sp, #0]
 8019d98:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8019d9c:	4906      	ldr	r1, [pc, #24]	; (8019db8 <__assert_func+0x34>)
 8019d9e:	462b      	mov	r3, r5
 8019da0:	f000 f80e 	bl	8019dc0 <fiprintf>
 8019da4:	f000 fa98 	bl	801a2d8 <abort>
 8019da8:	4b04      	ldr	r3, [pc, #16]	; (8019dbc <__assert_func+0x38>)
 8019daa:	461c      	mov	r4, r3
 8019dac:	e7f3      	b.n	8019d96 <__assert_func+0x12>
 8019dae:	bf00      	nop
 8019db0:	200001c8 	.word	0x200001c8
 8019db4:	0801f15d 	.word	0x0801f15d
 8019db8:	0801f16a 	.word	0x0801f16a
 8019dbc:	0801f198 	.word	0x0801f198

08019dc0 <fiprintf>:
 8019dc0:	b40e      	push	{r1, r2, r3}
 8019dc2:	b503      	push	{r0, r1, lr}
 8019dc4:	4601      	mov	r1, r0
 8019dc6:	ab03      	add	r3, sp, #12
 8019dc8:	4805      	ldr	r0, [pc, #20]	; (8019de0 <fiprintf+0x20>)
 8019dca:	f853 2b04 	ldr.w	r2, [r3], #4
 8019dce:	6800      	ldr	r0, [r0, #0]
 8019dd0:	9301      	str	r3, [sp, #4]
 8019dd2:	f000 f883 	bl	8019edc <_vfiprintf_r>
 8019dd6:	b002      	add	sp, #8
 8019dd8:	f85d eb04 	ldr.w	lr, [sp], #4
 8019ddc:	b003      	add	sp, #12
 8019dde:	4770      	bx	lr
 8019de0:	200001c8 	.word	0x200001c8

08019de4 <__ascii_mbtowc>:
 8019de4:	b082      	sub	sp, #8
 8019de6:	b901      	cbnz	r1, 8019dea <__ascii_mbtowc+0x6>
 8019de8:	a901      	add	r1, sp, #4
 8019dea:	b142      	cbz	r2, 8019dfe <__ascii_mbtowc+0x1a>
 8019dec:	b14b      	cbz	r3, 8019e02 <__ascii_mbtowc+0x1e>
 8019dee:	7813      	ldrb	r3, [r2, #0]
 8019df0:	600b      	str	r3, [r1, #0]
 8019df2:	7812      	ldrb	r2, [r2, #0]
 8019df4:	1e10      	subs	r0, r2, #0
 8019df6:	bf18      	it	ne
 8019df8:	2001      	movne	r0, #1
 8019dfa:	b002      	add	sp, #8
 8019dfc:	4770      	bx	lr
 8019dfe:	4610      	mov	r0, r2
 8019e00:	e7fb      	b.n	8019dfa <__ascii_mbtowc+0x16>
 8019e02:	f06f 0001 	mvn.w	r0, #1
 8019e06:	e7f8      	b.n	8019dfa <__ascii_mbtowc+0x16>

08019e08 <memmove>:
 8019e08:	4288      	cmp	r0, r1
 8019e0a:	b510      	push	{r4, lr}
 8019e0c:	eb01 0402 	add.w	r4, r1, r2
 8019e10:	d902      	bls.n	8019e18 <memmove+0x10>
 8019e12:	4284      	cmp	r4, r0
 8019e14:	4623      	mov	r3, r4
 8019e16:	d807      	bhi.n	8019e28 <memmove+0x20>
 8019e18:	1e43      	subs	r3, r0, #1
 8019e1a:	42a1      	cmp	r1, r4
 8019e1c:	d008      	beq.n	8019e30 <memmove+0x28>
 8019e1e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8019e22:	f803 2f01 	strb.w	r2, [r3, #1]!
 8019e26:	e7f8      	b.n	8019e1a <memmove+0x12>
 8019e28:	4402      	add	r2, r0
 8019e2a:	4601      	mov	r1, r0
 8019e2c:	428a      	cmp	r2, r1
 8019e2e:	d100      	bne.n	8019e32 <memmove+0x2a>
 8019e30:	bd10      	pop	{r4, pc}
 8019e32:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8019e36:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8019e3a:	e7f7      	b.n	8019e2c <memmove+0x24>

08019e3c <_realloc_r>:
 8019e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019e3e:	4607      	mov	r7, r0
 8019e40:	4614      	mov	r4, r2
 8019e42:	460e      	mov	r6, r1
 8019e44:	b921      	cbnz	r1, 8019e50 <_realloc_r+0x14>
 8019e46:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8019e4a:	4611      	mov	r1, r2
 8019e4c:	f7fd bd26 	b.w	801789c <_malloc_r>
 8019e50:	b922      	cbnz	r2, 8019e5c <_realloc_r+0x20>
 8019e52:	f7fd fcd3 	bl	80177fc <_free_r>
 8019e56:	4625      	mov	r5, r4
 8019e58:	4628      	mov	r0, r5
 8019e5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019e5c:	f000 faa8 	bl	801a3b0 <_malloc_usable_size_r>
 8019e60:	42a0      	cmp	r0, r4
 8019e62:	d20f      	bcs.n	8019e84 <_realloc_r+0x48>
 8019e64:	4621      	mov	r1, r4
 8019e66:	4638      	mov	r0, r7
 8019e68:	f7fd fd18 	bl	801789c <_malloc_r>
 8019e6c:	4605      	mov	r5, r0
 8019e6e:	2800      	cmp	r0, #0
 8019e70:	d0f2      	beq.n	8019e58 <_realloc_r+0x1c>
 8019e72:	4631      	mov	r1, r6
 8019e74:	4622      	mov	r2, r4
 8019e76:	f7fd fcab 	bl	80177d0 <memcpy>
 8019e7a:	4631      	mov	r1, r6
 8019e7c:	4638      	mov	r0, r7
 8019e7e:	f7fd fcbd 	bl	80177fc <_free_r>
 8019e82:	e7e9      	b.n	8019e58 <_realloc_r+0x1c>
 8019e84:	4635      	mov	r5, r6
 8019e86:	e7e7      	b.n	8019e58 <_realloc_r+0x1c>

08019e88 <__sfputc_r>:
 8019e88:	6893      	ldr	r3, [r2, #8]
 8019e8a:	3b01      	subs	r3, #1
 8019e8c:	2b00      	cmp	r3, #0
 8019e8e:	b410      	push	{r4}
 8019e90:	6093      	str	r3, [r2, #8]
 8019e92:	da08      	bge.n	8019ea6 <__sfputc_r+0x1e>
 8019e94:	6994      	ldr	r4, [r2, #24]
 8019e96:	42a3      	cmp	r3, r4
 8019e98:	db01      	blt.n	8019e9e <__sfputc_r+0x16>
 8019e9a:	290a      	cmp	r1, #10
 8019e9c:	d103      	bne.n	8019ea6 <__sfputc_r+0x1e>
 8019e9e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019ea2:	f000 b94b 	b.w	801a13c <__swbuf_r>
 8019ea6:	6813      	ldr	r3, [r2, #0]
 8019ea8:	1c58      	adds	r0, r3, #1
 8019eaa:	6010      	str	r0, [r2, #0]
 8019eac:	7019      	strb	r1, [r3, #0]
 8019eae:	4608      	mov	r0, r1
 8019eb0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019eb4:	4770      	bx	lr

08019eb6 <__sfputs_r>:
 8019eb6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019eb8:	4606      	mov	r6, r0
 8019eba:	460f      	mov	r7, r1
 8019ebc:	4614      	mov	r4, r2
 8019ebe:	18d5      	adds	r5, r2, r3
 8019ec0:	42ac      	cmp	r4, r5
 8019ec2:	d101      	bne.n	8019ec8 <__sfputs_r+0x12>
 8019ec4:	2000      	movs	r0, #0
 8019ec6:	e007      	b.n	8019ed8 <__sfputs_r+0x22>
 8019ec8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019ecc:	463a      	mov	r2, r7
 8019ece:	4630      	mov	r0, r6
 8019ed0:	f7ff ffda 	bl	8019e88 <__sfputc_r>
 8019ed4:	1c43      	adds	r3, r0, #1
 8019ed6:	d1f3      	bne.n	8019ec0 <__sfputs_r+0xa>
 8019ed8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08019edc <_vfiprintf_r>:
 8019edc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019ee0:	460d      	mov	r5, r1
 8019ee2:	b09d      	sub	sp, #116	; 0x74
 8019ee4:	4614      	mov	r4, r2
 8019ee6:	4698      	mov	r8, r3
 8019ee8:	4606      	mov	r6, r0
 8019eea:	b118      	cbz	r0, 8019ef4 <_vfiprintf_r+0x18>
 8019eec:	6983      	ldr	r3, [r0, #24]
 8019eee:	b90b      	cbnz	r3, 8019ef4 <_vfiprintf_r+0x18>
 8019ef0:	f7fd fb7e 	bl	80175f0 <__sinit>
 8019ef4:	4b89      	ldr	r3, [pc, #548]	; (801a11c <_vfiprintf_r+0x240>)
 8019ef6:	429d      	cmp	r5, r3
 8019ef8:	d11b      	bne.n	8019f32 <_vfiprintf_r+0x56>
 8019efa:	6875      	ldr	r5, [r6, #4]
 8019efc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8019efe:	07d9      	lsls	r1, r3, #31
 8019f00:	d405      	bmi.n	8019f0e <_vfiprintf_r+0x32>
 8019f02:	89ab      	ldrh	r3, [r5, #12]
 8019f04:	059a      	lsls	r2, r3, #22
 8019f06:	d402      	bmi.n	8019f0e <_vfiprintf_r+0x32>
 8019f08:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8019f0a:	f7fd fc4e 	bl	80177aa <__retarget_lock_acquire_recursive>
 8019f0e:	89ab      	ldrh	r3, [r5, #12]
 8019f10:	071b      	lsls	r3, r3, #28
 8019f12:	d501      	bpl.n	8019f18 <_vfiprintf_r+0x3c>
 8019f14:	692b      	ldr	r3, [r5, #16]
 8019f16:	b9eb      	cbnz	r3, 8019f54 <_vfiprintf_r+0x78>
 8019f18:	4629      	mov	r1, r5
 8019f1a:	4630      	mov	r0, r6
 8019f1c:	f000 f96e 	bl	801a1fc <__swsetup_r>
 8019f20:	b1c0      	cbz	r0, 8019f54 <_vfiprintf_r+0x78>
 8019f22:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8019f24:	07dc      	lsls	r4, r3, #31
 8019f26:	d50e      	bpl.n	8019f46 <_vfiprintf_r+0x6a>
 8019f28:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8019f2c:	b01d      	add	sp, #116	; 0x74
 8019f2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019f32:	4b7b      	ldr	r3, [pc, #492]	; (801a120 <_vfiprintf_r+0x244>)
 8019f34:	429d      	cmp	r5, r3
 8019f36:	d101      	bne.n	8019f3c <_vfiprintf_r+0x60>
 8019f38:	68b5      	ldr	r5, [r6, #8]
 8019f3a:	e7df      	b.n	8019efc <_vfiprintf_r+0x20>
 8019f3c:	4b79      	ldr	r3, [pc, #484]	; (801a124 <_vfiprintf_r+0x248>)
 8019f3e:	429d      	cmp	r5, r3
 8019f40:	bf08      	it	eq
 8019f42:	68f5      	ldreq	r5, [r6, #12]
 8019f44:	e7da      	b.n	8019efc <_vfiprintf_r+0x20>
 8019f46:	89ab      	ldrh	r3, [r5, #12]
 8019f48:	0598      	lsls	r0, r3, #22
 8019f4a:	d4ed      	bmi.n	8019f28 <_vfiprintf_r+0x4c>
 8019f4c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8019f4e:	f7fd fc2d 	bl	80177ac <__retarget_lock_release_recursive>
 8019f52:	e7e9      	b.n	8019f28 <_vfiprintf_r+0x4c>
 8019f54:	2300      	movs	r3, #0
 8019f56:	9309      	str	r3, [sp, #36]	; 0x24
 8019f58:	2320      	movs	r3, #32
 8019f5a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8019f5e:	f8cd 800c 	str.w	r8, [sp, #12]
 8019f62:	2330      	movs	r3, #48	; 0x30
 8019f64:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801a128 <_vfiprintf_r+0x24c>
 8019f68:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8019f6c:	f04f 0901 	mov.w	r9, #1
 8019f70:	4623      	mov	r3, r4
 8019f72:	469a      	mov	sl, r3
 8019f74:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019f78:	b10a      	cbz	r2, 8019f7e <_vfiprintf_r+0xa2>
 8019f7a:	2a25      	cmp	r2, #37	; 0x25
 8019f7c:	d1f9      	bne.n	8019f72 <_vfiprintf_r+0x96>
 8019f7e:	ebba 0b04 	subs.w	fp, sl, r4
 8019f82:	d00b      	beq.n	8019f9c <_vfiprintf_r+0xc0>
 8019f84:	465b      	mov	r3, fp
 8019f86:	4622      	mov	r2, r4
 8019f88:	4629      	mov	r1, r5
 8019f8a:	4630      	mov	r0, r6
 8019f8c:	f7ff ff93 	bl	8019eb6 <__sfputs_r>
 8019f90:	3001      	adds	r0, #1
 8019f92:	f000 80aa 	beq.w	801a0ea <_vfiprintf_r+0x20e>
 8019f96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8019f98:	445a      	add	r2, fp
 8019f9a:	9209      	str	r2, [sp, #36]	; 0x24
 8019f9c:	f89a 3000 	ldrb.w	r3, [sl]
 8019fa0:	2b00      	cmp	r3, #0
 8019fa2:	f000 80a2 	beq.w	801a0ea <_vfiprintf_r+0x20e>
 8019fa6:	2300      	movs	r3, #0
 8019fa8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8019fac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019fb0:	f10a 0a01 	add.w	sl, sl, #1
 8019fb4:	9304      	str	r3, [sp, #16]
 8019fb6:	9307      	str	r3, [sp, #28]
 8019fb8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8019fbc:	931a      	str	r3, [sp, #104]	; 0x68
 8019fbe:	4654      	mov	r4, sl
 8019fc0:	2205      	movs	r2, #5
 8019fc2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019fc6:	4858      	ldr	r0, [pc, #352]	; (801a128 <_vfiprintf_r+0x24c>)
 8019fc8:	f7e6 f90a 	bl	80001e0 <memchr>
 8019fcc:	9a04      	ldr	r2, [sp, #16]
 8019fce:	b9d8      	cbnz	r0, 801a008 <_vfiprintf_r+0x12c>
 8019fd0:	06d1      	lsls	r1, r2, #27
 8019fd2:	bf44      	itt	mi
 8019fd4:	2320      	movmi	r3, #32
 8019fd6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8019fda:	0713      	lsls	r3, r2, #28
 8019fdc:	bf44      	itt	mi
 8019fde:	232b      	movmi	r3, #43	; 0x2b
 8019fe0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8019fe4:	f89a 3000 	ldrb.w	r3, [sl]
 8019fe8:	2b2a      	cmp	r3, #42	; 0x2a
 8019fea:	d015      	beq.n	801a018 <_vfiprintf_r+0x13c>
 8019fec:	9a07      	ldr	r2, [sp, #28]
 8019fee:	4654      	mov	r4, sl
 8019ff0:	2000      	movs	r0, #0
 8019ff2:	f04f 0c0a 	mov.w	ip, #10
 8019ff6:	4621      	mov	r1, r4
 8019ff8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019ffc:	3b30      	subs	r3, #48	; 0x30
 8019ffe:	2b09      	cmp	r3, #9
 801a000:	d94e      	bls.n	801a0a0 <_vfiprintf_r+0x1c4>
 801a002:	b1b0      	cbz	r0, 801a032 <_vfiprintf_r+0x156>
 801a004:	9207      	str	r2, [sp, #28]
 801a006:	e014      	b.n	801a032 <_vfiprintf_r+0x156>
 801a008:	eba0 0308 	sub.w	r3, r0, r8
 801a00c:	fa09 f303 	lsl.w	r3, r9, r3
 801a010:	4313      	orrs	r3, r2
 801a012:	9304      	str	r3, [sp, #16]
 801a014:	46a2      	mov	sl, r4
 801a016:	e7d2      	b.n	8019fbe <_vfiprintf_r+0xe2>
 801a018:	9b03      	ldr	r3, [sp, #12]
 801a01a:	1d19      	adds	r1, r3, #4
 801a01c:	681b      	ldr	r3, [r3, #0]
 801a01e:	9103      	str	r1, [sp, #12]
 801a020:	2b00      	cmp	r3, #0
 801a022:	bfbb      	ittet	lt
 801a024:	425b      	neglt	r3, r3
 801a026:	f042 0202 	orrlt.w	r2, r2, #2
 801a02a:	9307      	strge	r3, [sp, #28]
 801a02c:	9307      	strlt	r3, [sp, #28]
 801a02e:	bfb8      	it	lt
 801a030:	9204      	strlt	r2, [sp, #16]
 801a032:	7823      	ldrb	r3, [r4, #0]
 801a034:	2b2e      	cmp	r3, #46	; 0x2e
 801a036:	d10c      	bne.n	801a052 <_vfiprintf_r+0x176>
 801a038:	7863      	ldrb	r3, [r4, #1]
 801a03a:	2b2a      	cmp	r3, #42	; 0x2a
 801a03c:	d135      	bne.n	801a0aa <_vfiprintf_r+0x1ce>
 801a03e:	9b03      	ldr	r3, [sp, #12]
 801a040:	1d1a      	adds	r2, r3, #4
 801a042:	681b      	ldr	r3, [r3, #0]
 801a044:	9203      	str	r2, [sp, #12]
 801a046:	2b00      	cmp	r3, #0
 801a048:	bfb8      	it	lt
 801a04a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801a04e:	3402      	adds	r4, #2
 801a050:	9305      	str	r3, [sp, #20]
 801a052:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801a138 <_vfiprintf_r+0x25c>
 801a056:	7821      	ldrb	r1, [r4, #0]
 801a058:	2203      	movs	r2, #3
 801a05a:	4650      	mov	r0, sl
 801a05c:	f7e6 f8c0 	bl	80001e0 <memchr>
 801a060:	b140      	cbz	r0, 801a074 <_vfiprintf_r+0x198>
 801a062:	2340      	movs	r3, #64	; 0x40
 801a064:	eba0 000a 	sub.w	r0, r0, sl
 801a068:	fa03 f000 	lsl.w	r0, r3, r0
 801a06c:	9b04      	ldr	r3, [sp, #16]
 801a06e:	4303      	orrs	r3, r0
 801a070:	3401      	adds	r4, #1
 801a072:	9304      	str	r3, [sp, #16]
 801a074:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a078:	482c      	ldr	r0, [pc, #176]	; (801a12c <_vfiprintf_r+0x250>)
 801a07a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801a07e:	2206      	movs	r2, #6
 801a080:	f7e6 f8ae 	bl	80001e0 <memchr>
 801a084:	2800      	cmp	r0, #0
 801a086:	d03f      	beq.n	801a108 <_vfiprintf_r+0x22c>
 801a088:	4b29      	ldr	r3, [pc, #164]	; (801a130 <_vfiprintf_r+0x254>)
 801a08a:	bb1b      	cbnz	r3, 801a0d4 <_vfiprintf_r+0x1f8>
 801a08c:	9b03      	ldr	r3, [sp, #12]
 801a08e:	3307      	adds	r3, #7
 801a090:	f023 0307 	bic.w	r3, r3, #7
 801a094:	3308      	adds	r3, #8
 801a096:	9303      	str	r3, [sp, #12]
 801a098:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a09a:	443b      	add	r3, r7
 801a09c:	9309      	str	r3, [sp, #36]	; 0x24
 801a09e:	e767      	b.n	8019f70 <_vfiprintf_r+0x94>
 801a0a0:	fb0c 3202 	mla	r2, ip, r2, r3
 801a0a4:	460c      	mov	r4, r1
 801a0a6:	2001      	movs	r0, #1
 801a0a8:	e7a5      	b.n	8019ff6 <_vfiprintf_r+0x11a>
 801a0aa:	2300      	movs	r3, #0
 801a0ac:	3401      	adds	r4, #1
 801a0ae:	9305      	str	r3, [sp, #20]
 801a0b0:	4619      	mov	r1, r3
 801a0b2:	f04f 0c0a 	mov.w	ip, #10
 801a0b6:	4620      	mov	r0, r4
 801a0b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 801a0bc:	3a30      	subs	r2, #48	; 0x30
 801a0be:	2a09      	cmp	r2, #9
 801a0c0:	d903      	bls.n	801a0ca <_vfiprintf_r+0x1ee>
 801a0c2:	2b00      	cmp	r3, #0
 801a0c4:	d0c5      	beq.n	801a052 <_vfiprintf_r+0x176>
 801a0c6:	9105      	str	r1, [sp, #20]
 801a0c8:	e7c3      	b.n	801a052 <_vfiprintf_r+0x176>
 801a0ca:	fb0c 2101 	mla	r1, ip, r1, r2
 801a0ce:	4604      	mov	r4, r0
 801a0d0:	2301      	movs	r3, #1
 801a0d2:	e7f0      	b.n	801a0b6 <_vfiprintf_r+0x1da>
 801a0d4:	ab03      	add	r3, sp, #12
 801a0d6:	9300      	str	r3, [sp, #0]
 801a0d8:	462a      	mov	r2, r5
 801a0da:	4b16      	ldr	r3, [pc, #88]	; (801a134 <_vfiprintf_r+0x258>)
 801a0dc:	a904      	add	r1, sp, #16
 801a0de:	4630      	mov	r0, r6
 801a0e0:	f7fd fcd6 	bl	8017a90 <_printf_float>
 801a0e4:	4607      	mov	r7, r0
 801a0e6:	1c78      	adds	r0, r7, #1
 801a0e8:	d1d6      	bne.n	801a098 <_vfiprintf_r+0x1bc>
 801a0ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801a0ec:	07d9      	lsls	r1, r3, #31
 801a0ee:	d405      	bmi.n	801a0fc <_vfiprintf_r+0x220>
 801a0f0:	89ab      	ldrh	r3, [r5, #12]
 801a0f2:	059a      	lsls	r2, r3, #22
 801a0f4:	d402      	bmi.n	801a0fc <_vfiprintf_r+0x220>
 801a0f6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801a0f8:	f7fd fb58 	bl	80177ac <__retarget_lock_release_recursive>
 801a0fc:	89ab      	ldrh	r3, [r5, #12]
 801a0fe:	065b      	lsls	r3, r3, #25
 801a100:	f53f af12 	bmi.w	8019f28 <_vfiprintf_r+0x4c>
 801a104:	9809      	ldr	r0, [sp, #36]	; 0x24
 801a106:	e711      	b.n	8019f2c <_vfiprintf_r+0x50>
 801a108:	ab03      	add	r3, sp, #12
 801a10a:	9300      	str	r3, [sp, #0]
 801a10c:	462a      	mov	r2, r5
 801a10e:	4b09      	ldr	r3, [pc, #36]	; (801a134 <_vfiprintf_r+0x258>)
 801a110:	a904      	add	r1, sp, #16
 801a112:	4630      	mov	r0, r6
 801a114:	f7fd ff60 	bl	8017fd8 <_printf_i>
 801a118:	e7e4      	b.n	801a0e4 <_vfiprintf_r+0x208>
 801a11a:	bf00      	nop
 801a11c:	0801eeb8 	.word	0x0801eeb8
 801a120:	0801eed8 	.word	0x0801eed8
 801a124:	0801ee98 	.word	0x0801ee98
 801a128:	0801f14c 	.word	0x0801f14c
 801a12c:	0801f156 	.word	0x0801f156
 801a130:	08017a91 	.word	0x08017a91
 801a134:	08019eb7 	.word	0x08019eb7
 801a138:	0801f152 	.word	0x0801f152

0801a13c <__swbuf_r>:
 801a13c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a13e:	460e      	mov	r6, r1
 801a140:	4614      	mov	r4, r2
 801a142:	4605      	mov	r5, r0
 801a144:	b118      	cbz	r0, 801a14e <__swbuf_r+0x12>
 801a146:	6983      	ldr	r3, [r0, #24]
 801a148:	b90b      	cbnz	r3, 801a14e <__swbuf_r+0x12>
 801a14a:	f7fd fa51 	bl	80175f0 <__sinit>
 801a14e:	4b21      	ldr	r3, [pc, #132]	; (801a1d4 <__swbuf_r+0x98>)
 801a150:	429c      	cmp	r4, r3
 801a152:	d12b      	bne.n	801a1ac <__swbuf_r+0x70>
 801a154:	686c      	ldr	r4, [r5, #4]
 801a156:	69a3      	ldr	r3, [r4, #24]
 801a158:	60a3      	str	r3, [r4, #8]
 801a15a:	89a3      	ldrh	r3, [r4, #12]
 801a15c:	071a      	lsls	r2, r3, #28
 801a15e:	d52f      	bpl.n	801a1c0 <__swbuf_r+0x84>
 801a160:	6923      	ldr	r3, [r4, #16]
 801a162:	b36b      	cbz	r3, 801a1c0 <__swbuf_r+0x84>
 801a164:	6923      	ldr	r3, [r4, #16]
 801a166:	6820      	ldr	r0, [r4, #0]
 801a168:	1ac0      	subs	r0, r0, r3
 801a16a:	6963      	ldr	r3, [r4, #20]
 801a16c:	b2f6      	uxtb	r6, r6
 801a16e:	4283      	cmp	r3, r0
 801a170:	4637      	mov	r7, r6
 801a172:	dc04      	bgt.n	801a17e <__swbuf_r+0x42>
 801a174:	4621      	mov	r1, r4
 801a176:	4628      	mov	r0, r5
 801a178:	f7ff f8ac 	bl	80192d4 <_fflush_r>
 801a17c:	bb30      	cbnz	r0, 801a1cc <__swbuf_r+0x90>
 801a17e:	68a3      	ldr	r3, [r4, #8]
 801a180:	3b01      	subs	r3, #1
 801a182:	60a3      	str	r3, [r4, #8]
 801a184:	6823      	ldr	r3, [r4, #0]
 801a186:	1c5a      	adds	r2, r3, #1
 801a188:	6022      	str	r2, [r4, #0]
 801a18a:	701e      	strb	r6, [r3, #0]
 801a18c:	6963      	ldr	r3, [r4, #20]
 801a18e:	3001      	adds	r0, #1
 801a190:	4283      	cmp	r3, r0
 801a192:	d004      	beq.n	801a19e <__swbuf_r+0x62>
 801a194:	89a3      	ldrh	r3, [r4, #12]
 801a196:	07db      	lsls	r3, r3, #31
 801a198:	d506      	bpl.n	801a1a8 <__swbuf_r+0x6c>
 801a19a:	2e0a      	cmp	r6, #10
 801a19c:	d104      	bne.n	801a1a8 <__swbuf_r+0x6c>
 801a19e:	4621      	mov	r1, r4
 801a1a0:	4628      	mov	r0, r5
 801a1a2:	f7ff f897 	bl	80192d4 <_fflush_r>
 801a1a6:	b988      	cbnz	r0, 801a1cc <__swbuf_r+0x90>
 801a1a8:	4638      	mov	r0, r7
 801a1aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a1ac:	4b0a      	ldr	r3, [pc, #40]	; (801a1d8 <__swbuf_r+0x9c>)
 801a1ae:	429c      	cmp	r4, r3
 801a1b0:	d101      	bne.n	801a1b6 <__swbuf_r+0x7a>
 801a1b2:	68ac      	ldr	r4, [r5, #8]
 801a1b4:	e7cf      	b.n	801a156 <__swbuf_r+0x1a>
 801a1b6:	4b09      	ldr	r3, [pc, #36]	; (801a1dc <__swbuf_r+0xa0>)
 801a1b8:	429c      	cmp	r4, r3
 801a1ba:	bf08      	it	eq
 801a1bc:	68ec      	ldreq	r4, [r5, #12]
 801a1be:	e7ca      	b.n	801a156 <__swbuf_r+0x1a>
 801a1c0:	4621      	mov	r1, r4
 801a1c2:	4628      	mov	r0, r5
 801a1c4:	f000 f81a 	bl	801a1fc <__swsetup_r>
 801a1c8:	2800      	cmp	r0, #0
 801a1ca:	d0cb      	beq.n	801a164 <__swbuf_r+0x28>
 801a1cc:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 801a1d0:	e7ea      	b.n	801a1a8 <__swbuf_r+0x6c>
 801a1d2:	bf00      	nop
 801a1d4:	0801eeb8 	.word	0x0801eeb8
 801a1d8:	0801eed8 	.word	0x0801eed8
 801a1dc:	0801ee98 	.word	0x0801ee98

0801a1e0 <__ascii_wctomb>:
 801a1e0:	b149      	cbz	r1, 801a1f6 <__ascii_wctomb+0x16>
 801a1e2:	2aff      	cmp	r2, #255	; 0xff
 801a1e4:	bf85      	ittet	hi
 801a1e6:	238a      	movhi	r3, #138	; 0x8a
 801a1e8:	6003      	strhi	r3, [r0, #0]
 801a1ea:	700a      	strbls	r2, [r1, #0]
 801a1ec:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 801a1f0:	bf98      	it	ls
 801a1f2:	2001      	movls	r0, #1
 801a1f4:	4770      	bx	lr
 801a1f6:	4608      	mov	r0, r1
 801a1f8:	4770      	bx	lr
	...

0801a1fc <__swsetup_r>:
 801a1fc:	4b32      	ldr	r3, [pc, #200]	; (801a2c8 <__swsetup_r+0xcc>)
 801a1fe:	b570      	push	{r4, r5, r6, lr}
 801a200:	681d      	ldr	r5, [r3, #0]
 801a202:	4606      	mov	r6, r0
 801a204:	460c      	mov	r4, r1
 801a206:	b125      	cbz	r5, 801a212 <__swsetup_r+0x16>
 801a208:	69ab      	ldr	r3, [r5, #24]
 801a20a:	b913      	cbnz	r3, 801a212 <__swsetup_r+0x16>
 801a20c:	4628      	mov	r0, r5
 801a20e:	f7fd f9ef 	bl	80175f0 <__sinit>
 801a212:	4b2e      	ldr	r3, [pc, #184]	; (801a2cc <__swsetup_r+0xd0>)
 801a214:	429c      	cmp	r4, r3
 801a216:	d10f      	bne.n	801a238 <__swsetup_r+0x3c>
 801a218:	686c      	ldr	r4, [r5, #4]
 801a21a:	89a3      	ldrh	r3, [r4, #12]
 801a21c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801a220:	0719      	lsls	r1, r3, #28
 801a222:	d42c      	bmi.n	801a27e <__swsetup_r+0x82>
 801a224:	06dd      	lsls	r5, r3, #27
 801a226:	d411      	bmi.n	801a24c <__swsetup_r+0x50>
 801a228:	2309      	movs	r3, #9
 801a22a:	6033      	str	r3, [r6, #0]
 801a22c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801a230:	81a3      	strh	r3, [r4, #12]
 801a232:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801a236:	e03e      	b.n	801a2b6 <__swsetup_r+0xba>
 801a238:	4b25      	ldr	r3, [pc, #148]	; (801a2d0 <__swsetup_r+0xd4>)
 801a23a:	429c      	cmp	r4, r3
 801a23c:	d101      	bne.n	801a242 <__swsetup_r+0x46>
 801a23e:	68ac      	ldr	r4, [r5, #8]
 801a240:	e7eb      	b.n	801a21a <__swsetup_r+0x1e>
 801a242:	4b24      	ldr	r3, [pc, #144]	; (801a2d4 <__swsetup_r+0xd8>)
 801a244:	429c      	cmp	r4, r3
 801a246:	bf08      	it	eq
 801a248:	68ec      	ldreq	r4, [r5, #12]
 801a24a:	e7e6      	b.n	801a21a <__swsetup_r+0x1e>
 801a24c:	0758      	lsls	r0, r3, #29
 801a24e:	d512      	bpl.n	801a276 <__swsetup_r+0x7a>
 801a250:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801a252:	b141      	cbz	r1, 801a266 <__swsetup_r+0x6a>
 801a254:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801a258:	4299      	cmp	r1, r3
 801a25a:	d002      	beq.n	801a262 <__swsetup_r+0x66>
 801a25c:	4630      	mov	r0, r6
 801a25e:	f7fd facd 	bl	80177fc <_free_r>
 801a262:	2300      	movs	r3, #0
 801a264:	6363      	str	r3, [r4, #52]	; 0x34
 801a266:	89a3      	ldrh	r3, [r4, #12]
 801a268:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801a26c:	81a3      	strh	r3, [r4, #12]
 801a26e:	2300      	movs	r3, #0
 801a270:	6063      	str	r3, [r4, #4]
 801a272:	6923      	ldr	r3, [r4, #16]
 801a274:	6023      	str	r3, [r4, #0]
 801a276:	89a3      	ldrh	r3, [r4, #12]
 801a278:	f043 0308 	orr.w	r3, r3, #8
 801a27c:	81a3      	strh	r3, [r4, #12]
 801a27e:	6923      	ldr	r3, [r4, #16]
 801a280:	b94b      	cbnz	r3, 801a296 <__swsetup_r+0x9a>
 801a282:	89a3      	ldrh	r3, [r4, #12]
 801a284:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801a288:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801a28c:	d003      	beq.n	801a296 <__swsetup_r+0x9a>
 801a28e:	4621      	mov	r1, r4
 801a290:	4630      	mov	r0, r6
 801a292:	f000 f84d 	bl	801a330 <__smakebuf_r>
 801a296:	89a0      	ldrh	r0, [r4, #12]
 801a298:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801a29c:	f010 0301 	ands.w	r3, r0, #1
 801a2a0:	d00a      	beq.n	801a2b8 <__swsetup_r+0xbc>
 801a2a2:	2300      	movs	r3, #0
 801a2a4:	60a3      	str	r3, [r4, #8]
 801a2a6:	6963      	ldr	r3, [r4, #20]
 801a2a8:	425b      	negs	r3, r3
 801a2aa:	61a3      	str	r3, [r4, #24]
 801a2ac:	6923      	ldr	r3, [r4, #16]
 801a2ae:	b943      	cbnz	r3, 801a2c2 <__swsetup_r+0xc6>
 801a2b0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801a2b4:	d1ba      	bne.n	801a22c <__swsetup_r+0x30>
 801a2b6:	bd70      	pop	{r4, r5, r6, pc}
 801a2b8:	0781      	lsls	r1, r0, #30
 801a2ba:	bf58      	it	pl
 801a2bc:	6963      	ldrpl	r3, [r4, #20]
 801a2be:	60a3      	str	r3, [r4, #8]
 801a2c0:	e7f4      	b.n	801a2ac <__swsetup_r+0xb0>
 801a2c2:	2000      	movs	r0, #0
 801a2c4:	e7f7      	b.n	801a2b6 <__swsetup_r+0xba>
 801a2c6:	bf00      	nop
 801a2c8:	200001c8 	.word	0x200001c8
 801a2cc:	0801eeb8 	.word	0x0801eeb8
 801a2d0:	0801eed8 	.word	0x0801eed8
 801a2d4:	0801ee98 	.word	0x0801ee98

0801a2d8 <abort>:
 801a2d8:	b508      	push	{r3, lr}
 801a2da:	2006      	movs	r0, #6
 801a2dc:	f000 f898 	bl	801a410 <raise>
 801a2e0:	2001      	movs	r0, #1
 801a2e2:	f7ea fb2d 	bl	8004940 <_exit>

0801a2e6 <__swhatbuf_r>:
 801a2e6:	b570      	push	{r4, r5, r6, lr}
 801a2e8:	460e      	mov	r6, r1
 801a2ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a2ee:	2900      	cmp	r1, #0
 801a2f0:	b096      	sub	sp, #88	; 0x58
 801a2f2:	4614      	mov	r4, r2
 801a2f4:	461d      	mov	r5, r3
 801a2f6:	da07      	bge.n	801a308 <__swhatbuf_r+0x22>
 801a2f8:	2300      	movs	r3, #0
 801a2fa:	602b      	str	r3, [r5, #0]
 801a2fc:	89b3      	ldrh	r3, [r6, #12]
 801a2fe:	061a      	lsls	r2, r3, #24
 801a300:	d410      	bmi.n	801a324 <__swhatbuf_r+0x3e>
 801a302:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801a306:	e00e      	b.n	801a326 <__swhatbuf_r+0x40>
 801a308:	466a      	mov	r2, sp
 801a30a:	f000 f89d 	bl	801a448 <_fstat_r>
 801a30e:	2800      	cmp	r0, #0
 801a310:	dbf2      	blt.n	801a2f8 <__swhatbuf_r+0x12>
 801a312:	9a01      	ldr	r2, [sp, #4]
 801a314:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801a318:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801a31c:	425a      	negs	r2, r3
 801a31e:	415a      	adcs	r2, r3
 801a320:	602a      	str	r2, [r5, #0]
 801a322:	e7ee      	b.n	801a302 <__swhatbuf_r+0x1c>
 801a324:	2340      	movs	r3, #64	; 0x40
 801a326:	2000      	movs	r0, #0
 801a328:	6023      	str	r3, [r4, #0]
 801a32a:	b016      	add	sp, #88	; 0x58
 801a32c:	bd70      	pop	{r4, r5, r6, pc}
	...

0801a330 <__smakebuf_r>:
 801a330:	898b      	ldrh	r3, [r1, #12]
 801a332:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801a334:	079d      	lsls	r5, r3, #30
 801a336:	4606      	mov	r6, r0
 801a338:	460c      	mov	r4, r1
 801a33a:	d507      	bpl.n	801a34c <__smakebuf_r+0x1c>
 801a33c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801a340:	6023      	str	r3, [r4, #0]
 801a342:	6123      	str	r3, [r4, #16]
 801a344:	2301      	movs	r3, #1
 801a346:	6163      	str	r3, [r4, #20]
 801a348:	b002      	add	sp, #8
 801a34a:	bd70      	pop	{r4, r5, r6, pc}
 801a34c:	ab01      	add	r3, sp, #4
 801a34e:	466a      	mov	r2, sp
 801a350:	f7ff ffc9 	bl	801a2e6 <__swhatbuf_r>
 801a354:	9900      	ldr	r1, [sp, #0]
 801a356:	4605      	mov	r5, r0
 801a358:	4630      	mov	r0, r6
 801a35a:	f7fd fa9f 	bl	801789c <_malloc_r>
 801a35e:	b948      	cbnz	r0, 801a374 <__smakebuf_r+0x44>
 801a360:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a364:	059a      	lsls	r2, r3, #22
 801a366:	d4ef      	bmi.n	801a348 <__smakebuf_r+0x18>
 801a368:	f023 0303 	bic.w	r3, r3, #3
 801a36c:	f043 0302 	orr.w	r3, r3, #2
 801a370:	81a3      	strh	r3, [r4, #12]
 801a372:	e7e3      	b.n	801a33c <__smakebuf_r+0xc>
 801a374:	4b0d      	ldr	r3, [pc, #52]	; (801a3ac <__smakebuf_r+0x7c>)
 801a376:	62b3      	str	r3, [r6, #40]	; 0x28
 801a378:	89a3      	ldrh	r3, [r4, #12]
 801a37a:	6020      	str	r0, [r4, #0]
 801a37c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a380:	81a3      	strh	r3, [r4, #12]
 801a382:	9b00      	ldr	r3, [sp, #0]
 801a384:	6163      	str	r3, [r4, #20]
 801a386:	9b01      	ldr	r3, [sp, #4]
 801a388:	6120      	str	r0, [r4, #16]
 801a38a:	b15b      	cbz	r3, 801a3a4 <__smakebuf_r+0x74>
 801a38c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a390:	4630      	mov	r0, r6
 801a392:	f000 f86b 	bl	801a46c <_isatty_r>
 801a396:	b128      	cbz	r0, 801a3a4 <__smakebuf_r+0x74>
 801a398:	89a3      	ldrh	r3, [r4, #12]
 801a39a:	f023 0303 	bic.w	r3, r3, #3
 801a39e:	f043 0301 	orr.w	r3, r3, #1
 801a3a2:	81a3      	strh	r3, [r4, #12]
 801a3a4:	89a0      	ldrh	r0, [r4, #12]
 801a3a6:	4305      	orrs	r5, r0
 801a3a8:	81a5      	strh	r5, [r4, #12]
 801a3aa:	e7cd      	b.n	801a348 <__smakebuf_r+0x18>
 801a3ac:	08017589 	.word	0x08017589

0801a3b0 <_malloc_usable_size_r>:
 801a3b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a3b4:	1f18      	subs	r0, r3, #4
 801a3b6:	2b00      	cmp	r3, #0
 801a3b8:	bfbc      	itt	lt
 801a3ba:	580b      	ldrlt	r3, [r1, r0]
 801a3bc:	18c0      	addlt	r0, r0, r3
 801a3be:	4770      	bx	lr

0801a3c0 <_raise_r>:
 801a3c0:	291f      	cmp	r1, #31
 801a3c2:	b538      	push	{r3, r4, r5, lr}
 801a3c4:	4604      	mov	r4, r0
 801a3c6:	460d      	mov	r5, r1
 801a3c8:	d904      	bls.n	801a3d4 <_raise_r+0x14>
 801a3ca:	2316      	movs	r3, #22
 801a3cc:	6003      	str	r3, [r0, #0]
 801a3ce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801a3d2:	bd38      	pop	{r3, r4, r5, pc}
 801a3d4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801a3d6:	b112      	cbz	r2, 801a3de <_raise_r+0x1e>
 801a3d8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801a3dc:	b94b      	cbnz	r3, 801a3f2 <_raise_r+0x32>
 801a3de:	4620      	mov	r0, r4
 801a3e0:	f000 f830 	bl	801a444 <_getpid_r>
 801a3e4:	462a      	mov	r2, r5
 801a3e6:	4601      	mov	r1, r0
 801a3e8:	4620      	mov	r0, r4
 801a3ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a3ee:	f000 b817 	b.w	801a420 <_kill_r>
 801a3f2:	2b01      	cmp	r3, #1
 801a3f4:	d00a      	beq.n	801a40c <_raise_r+0x4c>
 801a3f6:	1c59      	adds	r1, r3, #1
 801a3f8:	d103      	bne.n	801a402 <_raise_r+0x42>
 801a3fa:	2316      	movs	r3, #22
 801a3fc:	6003      	str	r3, [r0, #0]
 801a3fe:	2001      	movs	r0, #1
 801a400:	e7e7      	b.n	801a3d2 <_raise_r+0x12>
 801a402:	2400      	movs	r4, #0
 801a404:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801a408:	4628      	mov	r0, r5
 801a40a:	4798      	blx	r3
 801a40c:	2000      	movs	r0, #0
 801a40e:	e7e0      	b.n	801a3d2 <_raise_r+0x12>

0801a410 <raise>:
 801a410:	4b02      	ldr	r3, [pc, #8]	; (801a41c <raise+0xc>)
 801a412:	4601      	mov	r1, r0
 801a414:	6818      	ldr	r0, [r3, #0]
 801a416:	f7ff bfd3 	b.w	801a3c0 <_raise_r>
 801a41a:	bf00      	nop
 801a41c:	200001c8 	.word	0x200001c8

0801a420 <_kill_r>:
 801a420:	b538      	push	{r3, r4, r5, lr}
 801a422:	4d07      	ldr	r5, [pc, #28]	; (801a440 <_kill_r+0x20>)
 801a424:	2300      	movs	r3, #0
 801a426:	4604      	mov	r4, r0
 801a428:	4608      	mov	r0, r1
 801a42a:	4611      	mov	r1, r2
 801a42c:	602b      	str	r3, [r5, #0]
 801a42e:	f7ea fa77 	bl	8004920 <_kill>
 801a432:	1c43      	adds	r3, r0, #1
 801a434:	d102      	bne.n	801a43c <_kill_r+0x1c>
 801a436:	682b      	ldr	r3, [r5, #0]
 801a438:	b103      	cbz	r3, 801a43c <_kill_r+0x1c>
 801a43a:	6023      	str	r3, [r4, #0]
 801a43c:	bd38      	pop	{r3, r4, r5, pc}
 801a43e:	bf00      	nop
 801a440:	20014910 	.word	0x20014910

0801a444 <_getpid_r>:
 801a444:	f7ea ba64 	b.w	8004910 <_getpid>

0801a448 <_fstat_r>:
 801a448:	b538      	push	{r3, r4, r5, lr}
 801a44a:	4d07      	ldr	r5, [pc, #28]	; (801a468 <_fstat_r+0x20>)
 801a44c:	2300      	movs	r3, #0
 801a44e:	4604      	mov	r4, r0
 801a450:	4608      	mov	r0, r1
 801a452:	4611      	mov	r1, r2
 801a454:	602b      	str	r3, [r5, #0]
 801a456:	f7ea fac2 	bl	80049de <_fstat>
 801a45a:	1c43      	adds	r3, r0, #1
 801a45c:	d102      	bne.n	801a464 <_fstat_r+0x1c>
 801a45e:	682b      	ldr	r3, [r5, #0]
 801a460:	b103      	cbz	r3, 801a464 <_fstat_r+0x1c>
 801a462:	6023      	str	r3, [r4, #0]
 801a464:	bd38      	pop	{r3, r4, r5, pc}
 801a466:	bf00      	nop
 801a468:	20014910 	.word	0x20014910

0801a46c <_isatty_r>:
 801a46c:	b538      	push	{r3, r4, r5, lr}
 801a46e:	4d06      	ldr	r5, [pc, #24]	; (801a488 <_isatty_r+0x1c>)
 801a470:	2300      	movs	r3, #0
 801a472:	4604      	mov	r4, r0
 801a474:	4608      	mov	r0, r1
 801a476:	602b      	str	r3, [r5, #0]
 801a478:	f7ea fac1 	bl	80049fe <_isatty>
 801a47c:	1c43      	adds	r3, r0, #1
 801a47e:	d102      	bne.n	801a486 <_isatty_r+0x1a>
 801a480:	682b      	ldr	r3, [r5, #0]
 801a482:	b103      	cbz	r3, 801a486 <_isatty_r+0x1a>
 801a484:	6023      	str	r3, [r4, #0]
 801a486:	bd38      	pop	{r3, r4, r5, pc}
 801a488:	20014910 	.word	0x20014910

0801a48c <_init>:
 801a48c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a48e:	bf00      	nop
 801a490:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a492:	bc08      	pop	{r3}
 801a494:	469e      	mov	lr, r3
 801a496:	4770      	bx	lr

0801a498 <_fini>:
 801a498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a49a:	bf00      	nop
 801a49c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a49e:	bc08      	pop	{r3}
 801a4a0:	469e      	mov	lr, r3
 801a4a2:	4770      	bx	lr
