
*** Running vivado
    with args -log extra_effects.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source extra_effects.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source extra_effects.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 395.828 ; gain = 71.062
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/User/Vivado/Vitis_HLS/2022.2/bin/final/solution3/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/User/Vivado/Vivado/2022.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental {C:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.srcs/utils_1/imports/synth_1/extra_effects.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.srcs/utils_1/imports/synth_1/extra_effects.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top extra_effects -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20736
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/User/Vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
CRITICAL WARNING: [Synth 8-9339] data object 'frame_out7_width' is already declared [C:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.srcs/sources_1/new/extra_effects.v:103]
INFO: [Synth 8-6826] previous declaration of 'frame_out7_width' is from here [C:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.srcs/sources_1/new/extra_effects.v:84]
CRITICAL WARNING: [Synth 8-11152] second declaration of 'frame_out7_width' is ignored [C:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.srcs/sources_1/new/extra_effects.v:103]
CRITICAL WARNING: [Synth 8-9339] data object 'frame_out7_height' is already declared [C:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.srcs/sources_1/new/extra_effects.v:104]
INFO: [Synth 8-6826] previous declaration of 'frame_out7_height' is from here [C:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.srcs/sources_1/new/extra_effects.v:85]
CRITICAL WARNING: [Synth 8-11152] second declaration of 'frame_out7_height' is ignored [C:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.srcs/sources_1/new/extra_effects.v:104]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1240.324 ; gain = 408.297
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'extra_effects' [C:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.srcs/sources_1/new/extra_effects.v:22]
WARNING: [Synth 8-567] referenced signal 'frame_out3_pixel_we0' should be on the sensitivity list [C:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.srcs/sources_1/new/extra_effects.v:126]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.runs/synth_1/.Xil/Vivado-26528-LAPTOP-L9T64LL4/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [C:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.runs/synth_1/.Xil/Vivado-26528-LAPTOP-L9T64LL4/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_1' [C:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.runs/synth_1/.Xil/Vivado-26528-LAPTOP-L9T64LL4/realtime/blk_mem_gen_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_1' (0#1) [C:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.runs/synth_1/.Xil/Vivado-26528-LAPTOP-L9T64LL4/realtime/blk_mem_gen_1_stub.v:5]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.srcs/sources_1/new/extra_effects.v:147]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [C:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.runs/synth_1/.Xil/Vivado-26528-LAPTOP-L9T64LL4/realtime/ila_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (0#1) [C:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.runs/synth_1/.Xil/Vivado-26528-LAPTOP-L9T64LL4/realtime/ila_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.runs/synth_1/.Xil/Vivado-26528-LAPTOP-L9T64LL4/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.runs/synth_1/.Xil/Vivado-26528-LAPTOP-L9T64LL4/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'image_processing_0' [C:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.runs/synth_1/.Xil/Vivado-26528-LAPTOP-L9T64LL4/realtime/image_processing_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'image_processing_0' (0#1) [C:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.runs/synth_1/.Xil/Vivado-26528-LAPTOP-L9T64LL4/realtime/image_processing_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'extra_effects' (0#1) [C:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.srcs/sources_1/new/extra_effects.v:22]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'your_ila'. This will prevent further optimization [C:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.srcs/sources_1/new/extra_effects.v:147]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'your_image'. This will prevent further optimization [C:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.srcs/sources_1/new/extra_effects.v:167]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1333.324 ; gain = 501.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1333.324 ; gain = 501.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1333.324 ; gain = 501.297
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1333.324 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.gen/sources_1/ip/image_processing_0/image_processing_0/image_processing_0_in_context.xdc] for cell 'your_image'
Finished Parsing XDC File [c:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.gen/sources_1/ip/image_processing_0/image_processing_0/image_processing_0_in_context.xdc] for cell 'your_image'
Parsing XDC File [c:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'your_instance_name'
Finished Parsing XDC File [c:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'your_instance_name'
Parsing XDC File [c:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'your_'
Finished Parsing XDC File [c:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'your_'
Parsing XDC File [c:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'your_ila'
Finished Parsing XDC File [c:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'your_ila'
Parsing XDC File [c:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [c:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'instance_name'
Parsing XDC File [C:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.srcs/constrs_1/new/const.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'ap_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.srcs/constrs_1/new/const.xdc:2]
WARNING: [Constraints 18-619] A clock with name 'ap_clk' already exists, overwriting the previous clock with the same name. [C:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.srcs/constrs_1/new/const.xdc:3]
Finished Parsing XDC File [C:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.srcs/constrs_1/new/const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.srcs/constrs_1/new/const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/extra_effects_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/extra_effects_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1333.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1333.324 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'your_' at clock pin 'clka' is different from the actual clock period '7.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'your_image' at clock pin 'ap_clk' is different from the actual clock period '7.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'your_instance_name' at clock pin 'clka' is different from the actual clock period '7.667', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/User/Vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1333.324 ; gain = 501.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1333.324 ; gain = 501.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ap_clk. (constraint file  {c:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ap_clk. (constraint file  {c:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for your_image. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for your_instance_name. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for your_. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for your_ila. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for instance_name. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1333.324 ; gain = 501.297
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'done_reg' [C:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.srcs/sources_1/new/extra_effects.v:129]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1333.324 ; gain = 501.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 1333.324 ; gain = 501.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'ap_clk'
WARNING: [Synth 8-565] redefining clock 'ap_clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:46 . Memory (MB): peak = 1333.324 ; gain = 501.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:46 . Memory (MB): peak = 1333.324 ; gain = 501.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:46 . Memory (MB): peak = 1348.680 ; gain = 516.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:52 . Memory (MB): peak = 1354.957 ; gain = 522.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:52 . Memory (MB): peak = 1354.957 ; gain = 522.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:53 . Memory (MB): peak = 1354.957 ; gain = 522.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:53 . Memory (MB): peak = 1354.957 ; gain = 522.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:53 . Memory (MB): peak = 1354.957 ; gain = 522.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:53 . Memory (MB): peak = 1354.957 ; gain = 522.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |blk_mem_gen_0      |         1|
|2     |blk_mem_gen_1      |         1|
|3     |ila_0              |         1|
|4     |clk_wiz_0          |         1|
|5     |image_processing_0 |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |blk_mem_gen      |     2|
|3     |clk_wiz          |     1|
|4     |ila              |     1|
|5     |image_processing |     1|
|6     |LD               |     1|
|7     |IBUF             |     2|
|8     |OBUF             |     3|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:53 . Memory (MB): peak = 1354.957 ; gain = 522.930
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:50 . Memory (MB): peak = 1354.957 ; gain = 522.930
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:54 . Memory (MB): peak = 1354.957 ; gain = 522.930
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1367.008 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1373.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instance 

Synth Design complete, checksum: 7e1a2981
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 10 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:01:02 . Memory (MB): peak = 1373.625 ; gain = 923.094
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/P V S Sukeerthi/Desktop/project_ff/project_ff.runs/synth_1/extra_effects.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file extra_effects_utilization_synth.rpt -pb extra_effects_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 10 11:18:06 2024...
