/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Feb 11 10:14:00 2015
 *                 Full Compile MD5 Checksum  f7f4bd55341805fcfe958ba5e47e65f4
 *                     (minus title and desc)
 *                 MD5 Checksum               95b679a9655597a92593cae55222c397
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_GENET_1_INTRL2_1_H__
#define BCHP_GENET_1_INTRL2_1_H__

/***************************************************************************
 *GENET_1_INTRL2_1
 ***************************************************************************/
#define BCHP_GENET_1_INTRL2_1_CPU_STATUS         0x00b80240 /* [RO] CPU interrupt Status Register */
#define BCHP_GENET_1_INTRL2_1_CPU_SET            0x00b80244 /* [WO] CPU interrupt Set Register */
#define BCHP_GENET_1_INTRL2_1_CPU_CLEAR          0x00b80248 /* [WO] CPU interrupt Clear Register */
#define BCHP_GENET_1_INTRL2_1_CPU_MASK_STATUS    0x00b8024c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_GENET_1_INTRL2_1_CPU_MASK_SET       0x00b80250 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_GENET_1_INTRL2_1_CPU_MASK_CLEAR     0x00b80254 /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_GENET_1_INTRL2_1_PCI_STATUS         0x00b80258 /* [RO] PCI interrupt Status Register */
#define BCHP_GENET_1_INTRL2_1_PCI_SET            0x00b8025c /* [WO] PCI interrupt Set Register */
#define BCHP_GENET_1_INTRL2_1_PCI_CLEAR          0x00b80260 /* [WO] PCI interrupt Clear Register */
#define BCHP_GENET_1_INTRL2_1_PCI_MASK_STATUS    0x00b80264 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_GENET_1_INTRL2_1_PCI_MASK_SET       0x00b80268 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_GENET_1_INTRL2_1_PCI_MASK_CLEAR     0x00b8026c /* [WO] PCI interrupt Mask Clear Register */

#endif /* #ifndef BCHP_GENET_1_INTRL2_1_H__ */

/* End of File */
