Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 17 12:56:55 2019
| Host         : BJRR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line151/nolabel_line36/r_BCD_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line151/nolabel_line36/r_BCD_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line151/nolabel_line36/r_BCD_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line151/nolabel_line36/r_BCD_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line151/nolabel_line36/r_BCD_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line151/nolabel_line36/r_BCD_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line151/nolabel_line36/r_BCD_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line151/nolabel_line36/r_BCD_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line151/nolabel_line36/r_BCD_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line151/nolabel_line36/r_BCD_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line151/nolabel_line36/r_BCD_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line151/nolabel_line36/r_BCD_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line151/nolabel_line36/r_BCD_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line151/nolabel_line36/r_BCD_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: nolabel_line151/nolabel_line37/nolabel_line22/nolabel_line34/clk_1Hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 37 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.398     -115.087                     48                  295        0.202        0.000                      0                  295        4.500        0.000                       0                   171  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.398     -115.087                     48                  295        0.202        0.000                      0                  295        4.500        0.000                       0                   171  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           48  Failing Endpoints,  Worst Slack       -2.398ns,  Total Violation     -115.087ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.398ns  (required time - arrival time)
  Source:                 nolabel_line129/monedas_10_ingresadas_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line129/monto_ingresado_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.022ns  (logic 9.386ns (85.159%)  route 1.636ns (14.841%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=3 LUT4=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.571     5.092    nolabel_line129/clk_IBUF_BUFG
    SLICE_X55Y5          FDRE                                         r  nolabel_line129/monedas_10_ingresadas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDRE (Prop_fdre_C_Q)         0.419     5.511 r  nolabel_line129/monedas_10_ingresadas_reg[0]/Q
                         net (fo=2, routed)           0.209     5.720    nolabel_line129/monedas_10_ingresadas[0]
    SLICE_X54Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.768     6.488 r  nolabel_line129/monedas_10_ingresadas0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.488    nolabel_line129/monedas_10_ingresadas0_carry_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.811 r  nolabel_line129/monedas_10_ingresadas0_carry__0/O[1]
                         net (fo=1, routed)           0.579     7.390    nolabel_line129/nolabel_line118/flip2/monto_ingresado1_1[1]
    SLICE_X57Y6          LUT4 (Prop_lut4_I0_O)        0.306     7.696 r  nolabel_line129/nolabel_line118/flip2/monedas_10_ingresadas[6]_i_1/O
                         net (fo=2, routed)           0.406     8.102    nolabel_line129/nolabel_line118_n_9
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[6]_P[13])
                                                      3.841    11.943 r  nolabel_line129/monto_ingresado1/P[13]
                         net (fo=1, routed)           0.438    12.381    nolabel_line129/monto_ingresado1_n_92
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_C[13]_PCOUT[47])
                                                      2.016    14.397 r  nolabel_line129/monto_ingresado0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.399    nolabel_line129/monto_ingresado0_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[0])
                                                      1.713    16.112 r  nolabel_line129/monto_ingresado0__0/PCOUT[0]
                         net (fo=1, routed)           0.002    16.114    nolabel_line129/monto_ingresado0__0_n_153
    DSP48_X1Y5           DSP48E1                                      r  nolabel_line129/monto_ingresado_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.537    14.878    nolabel_line129/clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  nolabel_line129/monto_ingresado_reg/CLK
                         clock pessimism              0.274    15.152    
                         clock uncertainty           -0.035    15.116    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    13.716    nolabel_line129/monto_ingresado_reg
  -------------------------------------------------------------------
                         required time                         13.716    
                         arrival time                         -16.114    
  -------------------------------------------------------------------
                         slack                                 -2.398    

Slack (VIOLATED) :        -2.398ns  (required time - arrival time)
  Source:                 nolabel_line129/monedas_10_ingresadas_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line129/monto_ingresado_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.022ns  (logic 9.386ns (85.159%)  route 1.636ns (14.841%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=3 LUT4=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.571     5.092    nolabel_line129/clk_IBUF_BUFG
    SLICE_X55Y5          FDRE                                         r  nolabel_line129/monedas_10_ingresadas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDRE (Prop_fdre_C_Q)         0.419     5.511 r  nolabel_line129/monedas_10_ingresadas_reg[0]/Q
                         net (fo=2, routed)           0.209     5.720    nolabel_line129/monedas_10_ingresadas[0]
    SLICE_X54Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.768     6.488 r  nolabel_line129/monedas_10_ingresadas0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.488    nolabel_line129/monedas_10_ingresadas0_carry_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.811 r  nolabel_line129/monedas_10_ingresadas0_carry__0/O[1]
                         net (fo=1, routed)           0.579     7.390    nolabel_line129/nolabel_line118/flip2/monto_ingresado1_1[1]
    SLICE_X57Y6          LUT4 (Prop_lut4_I0_O)        0.306     7.696 r  nolabel_line129/nolabel_line118/flip2/monedas_10_ingresadas[6]_i_1/O
                         net (fo=2, routed)           0.406     8.102    nolabel_line129/nolabel_line118_n_9
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[6]_P[13])
                                                      3.841    11.943 r  nolabel_line129/monto_ingresado1/P[13]
                         net (fo=1, routed)           0.438    12.381    nolabel_line129/monto_ingresado1_n_92
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_C[13]_PCOUT[47])
                                                      2.016    14.397 r  nolabel_line129/monto_ingresado0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.399    nolabel_line129/monto_ingresado0_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[10])
                                                      1.713    16.112 r  nolabel_line129/monto_ingresado0__0/PCOUT[10]
                         net (fo=1, routed)           0.002    16.114    nolabel_line129/monto_ingresado0__0_n_143
    DSP48_X1Y5           DSP48E1                                      r  nolabel_line129/monto_ingresado_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.537    14.878    nolabel_line129/clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  nolabel_line129/monto_ingresado_reg/CLK
                         clock pessimism              0.274    15.152    
                         clock uncertainty           -0.035    15.116    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    13.716    nolabel_line129/monto_ingresado_reg
  -------------------------------------------------------------------
                         required time                         13.716    
                         arrival time                         -16.114    
  -------------------------------------------------------------------
                         slack                                 -2.398    

Slack (VIOLATED) :        -2.398ns  (required time - arrival time)
  Source:                 nolabel_line129/monedas_10_ingresadas_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line129/monto_ingresado_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.022ns  (logic 9.386ns (85.159%)  route 1.636ns (14.841%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=3 LUT4=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.571     5.092    nolabel_line129/clk_IBUF_BUFG
    SLICE_X55Y5          FDRE                                         r  nolabel_line129/monedas_10_ingresadas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDRE (Prop_fdre_C_Q)         0.419     5.511 r  nolabel_line129/monedas_10_ingresadas_reg[0]/Q
                         net (fo=2, routed)           0.209     5.720    nolabel_line129/monedas_10_ingresadas[0]
    SLICE_X54Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.768     6.488 r  nolabel_line129/monedas_10_ingresadas0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.488    nolabel_line129/monedas_10_ingresadas0_carry_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.811 r  nolabel_line129/monedas_10_ingresadas0_carry__0/O[1]
                         net (fo=1, routed)           0.579     7.390    nolabel_line129/nolabel_line118/flip2/monto_ingresado1_1[1]
    SLICE_X57Y6          LUT4 (Prop_lut4_I0_O)        0.306     7.696 r  nolabel_line129/nolabel_line118/flip2/monedas_10_ingresadas[6]_i_1/O
                         net (fo=2, routed)           0.406     8.102    nolabel_line129/nolabel_line118_n_9
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[6]_P[13])
                                                      3.841    11.943 r  nolabel_line129/monto_ingresado1/P[13]
                         net (fo=1, routed)           0.438    12.381    nolabel_line129/monto_ingresado1_n_92
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_C[13]_PCOUT[47])
                                                      2.016    14.397 r  nolabel_line129/monto_ingresado0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.399    nolabel_line129/monto_ingresado0_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[11])
                                                      1.713    16.112 r  nolabel_line129/monto_ingresado0__0/PCOUT[11]
                         net (fo=1, routed)           0.002    16.114    nolabel_line129/monto_ingresado0__0_n_142
    DSP48_X1Y5           DSP48E1                                      r  nolabel_line129/monto_ingresado_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.537    14.878    nolabel_line129/clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  nolabel_line129/monto_ingresado_reg/CLK
                         clock pessimism              0.274    15.152    
                         clock uncertainty           -0.035    15.116    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    13.716    nolabel_line129/monto_ingresado_reg
  -------------------------------------------------------------------
                         required time                         13.716    
                         arrival time                         -16.114    
  -------------------------------------------------------------------
                         slack                                 -2.398    

Slack (VIOLATED) :        -2.398ns  (required time - arrival time)
  Source:                 nolabel_line129/monedas_10_ingresadas_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line129/monto_ingresado_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.022ns  (logic 9.386ns (85.159%)  route 1.636ns (14.841%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=3 LUT4=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.571     5.092    nolabel_line129/clk_IBUF_BUFG
    SLICE_X55Y5          FDRE                                         r  nolabel_line129/monedas_10_ingresadas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDRE (Prop_fdre_C_Q)         0.419     5.511 r  nolabel_line129/monedas_10_ingresadas_reg[0]/Q
                         net (fo=2, routed)           0.209     5.720    nolabel_line129/monedas_10_ingresadas[0]
    SLICE_X54Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.768     6.488 r  nolabel_line129/monedas_10_ingresadas0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.488    nolabel_line129/monedas_10_ingresadas0_carry_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.811 r  nolabel_line129/monedas_10_ingresadas0_carry__0/O[1]
                         net (fo=1, routed)           0.579     7.390    nolabel_line129/nolabel_line118/flip2/monto_ingresado1_1[1]
    SLICE_X57Y6          LUT4 (Prop_lut4_I0_O)        0.306     7.696 r  nolabel_line129/nolabel_line118/flip2/monedas_10_ingresadas[6]_i_1/O
                         net (fo=2, routed)           0.406     8.102    nolabel_line129/nolabel_line118_n_9
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[6]_P[13])
                                                      3.841    11.943 r  nolabel_line129/monto_ingresado1/P[13]
                         net (fo=1, routed)           0.438    12.381    nolabel_line129/monto_ingresado1_n_92
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_C[13]_PCOUT[47])
                                                      2.016    14.397 r  nolabel_line129/monto_ingresado0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.399    nolabel_line129/monto_ingresado0_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[12])
                                                      1.713    16.112 r  nolabel_line129/monto_ingresado0__0/PCOUT[12]
                         net (fo=1, routed)           0.002    16.114    nolabel_line129/monto_ingresado0__0_n_141
    DSP48_X1Y5           DSP48E1                                      r  nolabel_line129/monto_ingresado_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.537    14.878    nolabel_line129/clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  nolabel_line129/monto_ingresado_reg/CLK
                         clock pessimism              0.274    15.152    
                         clock uncertainty           -0.035    15.116    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    13.716    nolabel_line129/monto_ingresado_reg
  -------------------------------------------------------------------
                         required time                         13.716    
                         arrival time                         -16.114    
  -------------------------------------------------------------------
                         slack                                 -2.398    

Slack (VIOLATED) :        -2.398ns  (required time - arrival time)
  Source:                 nolabel_line129/monedas_10_ingresadas_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line129/monto_ingresado_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.022ns  (logic 9.386ns (85.159%)  route 1.636ns (14.841%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=3 LUT4=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.571     5.092    nolabel_line129/clk_IBUF_BUFG
    SLICE_X55Y5          FDRE                                         r  nolabel_line129/monedas_10_ingresadas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDRE (Prop_fdre_C_Q)         0.419     5.511 r  nolabel_line129/monedas_10_ingresadas_reg[0]/Q
                         net (fo=2, routed)           0.209     5.720    nolabel_line129/monedas_10_ingresadas[0]
    SLICE_X54Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.768     6.488 r  nolabel_line129/monedas_10_ingresadas0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.488    nolabel_line129/monedas_10_ingresadas0_carry_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.811 r  nolabel_line129/monedas_10_ingresadas0_carry__0/O[1]
                         net (fo=1, routed)           0.579     7.390    nolabel_line129/nolabel_line118/flip2/monto_ingresado1_1[1]
    SLICE_X57Y6          LUT4 (Prop_lut4_I0_O)        0.306     7.696 r  nolabel_line129/nolabel_line118/flip2/monedas_10_ingresadas[6]_i_1/O
                         net (fo=2, routed)           0.406     8.102    nolabel_line129/nolabel_line118_n_9
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[6]_P[13])
                                                      3.841    11.943 r  nolabel_line129/monto_ingresado1/P[13]
                         net (fo=1, routed)           0.438    12.381    nolabel_line129/monto_ingresado1_n_92
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_C[13]_PCOUT[47])
                                                      2.016    14.397 r  nolabel_line129/monto_ingresado0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.399    nolabel_line129/monto_ingresado0_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[13])
                                                      1.713    16.112 r  nolabel_line129/monto_ingresado0__0/PCOUT[13]
                         net (fo=1, routed)           0.002    16.114    nolabel_line129/monto_ingresado0__0_n_140
    DSP48_X1Y5           DSP48E1                                      r  nolabel_line129/monto_ingresado_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.537    14.878    nolabel_line129/clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  nolabel_line129/monto_ingresado_reg/CLK
                         clock pessimism              0.274    15.152    
                         clock uncertainty           -0.035    15.116    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    13.716    nolabel_line129/monto_ingresado_reg
  -------------------------------------------------------------------
                         required time                         13.716    
                         arrival time                         -16.114    
  -------------------------------------------------------------------
                         slack                                 -2.398    

Slack (VIOLATED) :        -2.398ns  (required time - arrival time)
  Source:                 nolabel_line129/monedas_10_ingresadas_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line129/monto_ingresado_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.022ns  (logic 9.386ns (85.159%)  route 1.636ns (14.841%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=3 LUT4=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.571     5.092    nolabel_line129/clk_IBUF_BUFG
    SLICE_X55Y5          FDRE                                         r  nolabel_line129/monedas_10_ingresadas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDRE (Prop_fdre_C_Q)         0.419     5.511 r  nolabel_line129/monedas_10_ingresadas_reg[0]/Q
                         net (fo=2, routed)           0.209     5.720    nolabel_line129/monedas_10_ingresadas[0]
    SLICE_X54Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.768     6.488 r  nolabel_line129/monedas_10_ingresadas0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.488    nolabel_line129/monedas_10_ingresadas0_carry_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.811 r  nolabel_line129/monedas_10_ingresadas0_carry__0/O[1]
                         net (fo=1, routed)           0.579     7.390    nolabel_line129/nolabel_line118/flip2/monto_ingresado1_1[1]
    SLICE_X57Y6          LUT4 (Prop_lut4_I0_O)        0.306     7.696 r  nolabel_line129/nolabel_line118/flip2/monedas_10_ingresadas[6]_i_1/O
                         net (fo=2, routed)           0.406     8.102    nolabel_line129/nolabel_line118_n_9
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[6]_P[13])
                                                      3.841    11.943 r  nolabel_line129/monto_ingresado1/P[13]
                         net (fo=1, routed)           0.438    12.381    nolabel_line129/monto_ingresado1_n_92
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_C[13]_PCOUT[47])
                                                      2.016    14.397 r  nolabel_line129/monto_ingresado0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.399    nolabel_line129/monto_ingresado0_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[14])
                                                      1.713    16.112 r  nolabel_line129/monto_ingresado0__0/PCOUT[14]
                         net (fo=1, routed)           0.002    16.114    nolabel_line129/monto_ingresado0__0_n_139
    DSP48_X1Y5           DSP48E1                                      r  nolabel_line129/monto_ingresado_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.537    14.878    nolabel_line129/clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  nolabel_line129/monto_ingresado_reg/CLK
                         clock pessimism              0.274    15.152    
                         clock uncertainty           -0.035    15.116    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    13.716    nolabel_line129/monto_ingresado_reg
  -------------------------------------------------------------------
                         required time                         13.716    
                         arrival time                         -16.114    
  -------------------------------------------------------------------
                         slack                                 -2.398    

Slack (VIOLATED) :        -2.398ns  (required time - arrival time)
  Source:                 nolabel_line129/monedas_10_ingresadas_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line129/monto_ingresado_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.022ns  (logic 9.386ns (85.159%)  route 1.636ns (14.841%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=3 LUT4=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.571     5.092    nolabel_line129/clk_IBUF_BUFG
    SLICE_X55Y5          FDRE                                         r  nolabel_line129/monedas_10_ingresadas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDRE (Prop_fdre_C_Q)         0.419     5.511 r  nolabel_line129/monedas_10_ingresadas_reg[0]/Q
                         net (fo=2, routed)           0.209     5.720    nolabel_line129/monedas_10_ingresadas[0]
    SLICE_X54Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.768     6.488 r  nolabel_line129/monedas_10_ingresadas0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.488    nolabel_line129/monedas_10_ingresadas0_carry_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.811 r  nolabel_line129/monedas_10_ingresadas0_carry__0/O[1]
                         net (fo=1, routed)           0.579     7.390    nolabel_line129/nolabel_line118/flip2/monto_ingresado1_1[1]
    SLICE_X57Y6          LUT4 (Prop_lut4_I0_O)        0.306     7.696 r  nolabel_line129/nolabel_line118/flip2/monedas_10_ingresadas[6]_i_1/O
                         net (fo=2, routed)           0.406     8.102    nolabel_line129/nolabel_line118_n_9
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[6]_P[13])
                                                      3.841    11.943 r  nolabel_line129/monto_ingresado1/P[13]
                         net (fo=1, routed)           0.438    12.381    nolabel_line129/monto_ingresado1_n_92
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_C[13]_PCOUT[47])
                                                      2.016    14.397 r  nolabel_line129/monto_ingresado0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.399    nolabel_line129/monto_ingresado0_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[15])
                                                      1.713    16.112 r  nolabel_line129/monto_ingresado0__0/PCOUT[15]
                         net (fo=1, routed)           0.002    16.114    nolabel_line129/monto_ingresado0__0_n_138
    DSP48_X1Y5           DSP48E1                                      r  nolabel_line129/monto_ingresado_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.537    14.878    nolabel_line129/clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  nolabel_line129/monto_ingresado_reg/CLK
                         clock pessimism              0.274    15.152    
                         clock uncertainty           -0.035    15.116    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    13.716    nolabel_line129/monto_ingresado_reg
  -------------------------------------------------------------------
                         required time                         13.716    
                         arrival time                         -16.114    
  -------------------------------------------------------------------
                         slack                                 -2.398    

Slack (VIOLATED) :        -2.398ns  (required time - arrival time)
  Source:                 nolabel_line129/monedas_10_ingresadas_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line129/monto_ingresado_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.022ns  (logic 9.386ns (85.159%)  route 1.636ns (14.841%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=3 LUT4=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.571     5.092    nolabel_line129/clk_IBUF_BUFG
    SLICE_X55Y5          FDRE                                         r  nolabel_line129/monedas_10_ingresadas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDRE (Prop_fdre_C_Q)         0.419     5.511 r  nolabel_line129/monedas_10_ingresadas_reg[0]/Q
                         net (fo=2, routed)           0.209     5.720    nolabel_line129/monedas_10_ingresadas[0]
    SLICE_X54Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.768     6.488 r  nolabel_line129/monedas_10_ingresadas0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.488    nolabel_line129/monedas_10_ingresadas0_carry_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.811 r  nolabel_line129/monedas_10_ingresadas0_carry__0/O[1]
                         net (fo=1, routed)           0.579     7.390    nolabel_line129/nolabel_line118/flip2/monto_ingresado1_1[1]
    SLICE_X57Y6          LUT4 (Prop_lut4_I0_O)        0.306     7.696 r  nolabel_line129/nolabel_line118/flip2/monedas_10_ingresadas[6]_i_1/O
                         net (fo=2, routed)           0.406     8.102    nolabel_line129/nolabel_line118_n_9
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[6]_P[13])
                                                      3.841    11.943 r  nolabel_line129/monto_ingresado1/P[13]
                         net (fo=1, routed)           0.438    12.381    nolabel_line129/monto_ingresado1_n_92
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_C[13]_PCOUT[47])
                                                      2.016    14.397 r  nolabel_line129/monto_ingresado0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.399    nolabel_line129/monto_ingresado0_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[16])
                                                      1.713    16.112 r  nolabel_line129/monto_ingresado0__0/PCOUT[16]
                         net (fo=1, routed)           0.002    16.114    nolabel_line129/monto_ingresado0__0_n_137
    DSP48_X1Y5           DSP48E1                                      r  nolabel_line129/monto_ingresado_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.537    14.878    nolabel_line129/clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  nolabel_line129/monto_ingresado_reg/CLK
                         clock pessimism              0.274    15.152    
                         clock uncertainty           -0.035    15.116    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    13.716    nolabel_line129/monto_ingresado_reg
  -------------------------------------------------------------------
                         required time                         13.716    
                         arrival time                         -16.114    
  -------------------------------------------------------------------
                         slack                                 -2.398    

Slack (VIOLATED) :        -2.398ns  (required time - arrival time)
  Source:                 nolabel_line129/monedas_10_ingresadas_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line129/monto_ingresado_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.022ns  (logic 9.386ns (85.159%)  route 1.636ns (14.841%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=3 LUT4=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.571     5.092    nolabel_line129/clk_IBUF_BUFG
    SLICE_X55Y5          FDRE                                         r  nolabel_line129/monedas_10_ingresadas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDRE (Prop_fdre_C_Q)         0.419     5.511 r  nolabel_line129/monedas_10_ingresadas_reg[0]/Q
                         net (fo=2, routed)           0.209     5.720    nolabel_line129/monedas_10_ingresadas[0]
    SLICE_X54Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.768     6.488 r  nolabel_line129/monedas_10_ingresadas0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.488    nolabel_line129/monedas_10_ingresadas0_carry_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.811 r  nolabel_line129/monedas_10_ingresadas0_carry__0/O[1]
                         net (fo=1, routed)           0.579     7.390    nolabel_line129/nolabel_line118/flip2/monto_ingresado1_1[1]
    SLICE_X57Y6          LUT4 (Prop_lut4_I0_O)        0.306     7.696 r  nolabel_line129/nolabel_line118/flip2/monedas_10_ingresadas[6]_i_1/O
                         net (fo=2, routed)           0.406     8.102    nolabel_line129/nolabel_line118_n_9
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[6]_P[13])
                                                      3.841    11.943 r  nolabel_line129/monto_ingresado1/P[13]
                         net (fo=1, routed)           0.438    12.381    nolabel_line129/monto_ingresado1_n_92
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_C[13]_PCOUT[47])
                                                      2.016    14.397 r  nolabel_line129/monto_ingresado0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.399    nolabel_line129/monto_ingresado0_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[17])
                                                      1.713    16.112 r  nolabel_line129/monto_ingresado0__0/PCOUT[17]
                         net (fo=1, routed)           0.002    16.114    nolabel_line129/monto_ingresado0__0_n_136
    DSP48_X1Y5           DSP48E1                                      r  nolabel_line129/monto_ingresado_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.537    14.878    nolabel_line129/clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  nolabel_line129/monto_ingresado_reg/CLK
                         clock pessimism              0.274    15.152    
                         clock uncertainty           -0.035    15.116    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    13.716    nolabel_line129/monto_ingresado_reg
  -------------------------------------------------------------------
                         required time                         13.716    
                         arrival time                         -16.114    
  -------------------------------------------------------------------
                         slack                                 -2.398    

Slack (VIOLATED) :        -2.398ns  (required time - arrival time)
  Source:                 nolabel_line129/monedas_10_ingresadas_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line129/monto_ingresado_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.022ns  (logic 9.386ns (85.159%)  route 1.636ns (14.841%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=3 LUT4=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.571     5.092    nolabel_line129/clk_IBUF_BUFG
    SLICE_X55Y5          FDRE                                         r  nolabel_line129/monedas_10_ingresadas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDRE (Prop_fdre_C_Q)         0.419     5.511 r  nolabel_line129/monedas_10_ingresadas_reg[0]/Q
                         net (fo=2, routed)           0.209     5.720    nolabel_line129/monedas_10_ingresadas[0]
    SLICE_X54Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.768     6.488 r  nolabel_line129/monedas_10_ingresadas0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.488    nolabel_line129/monedas_10_ingresadas0_carry_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.811 r  nolabel_line129/monedas_10_ingresadas0_carry__0/O[1]
                         net (fo=1, routed)           0.579     7.390    nolabel_line129/nolabel_line118/flip2/monto_ingresado1_1[1]
    SLICE_X57Y6          LUT4 (Prop_lut4_I0_O)        0.306     7.696 r  nolabel_line129/nolabel_line118/flip2/monedas_10_ingresadas[6]_i_1/O
                         net (fo=2, routed)           0.406     8.102    nolabel_line129/nolabel_line118_n_9
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[6]_P[13])
                                                      3.841    11.943 r  nolabel_line129/monto_ingresado1/P[13]
                         net (fo=1, routed)           0.438    12.381    nolabel_line129/monto_ingresado1_n_92
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_C[13]_PCOUT[47])
                                                      2.016    14.397 r  nolabel_line129/monto_ingresado0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.399    nolabel_line129/monto_ingresado0_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[18])
                                                      1.713    16.112 r  nolabel_line129/monto_ingresado0__0/PCOUT[18]
                         net (fo=1, routed)           0.002    16.114    nolabel_line129/monto_ingresado0__0_n_135
    DSP48_X1Y5           DSP48E1                                      r  nolabel_line129/monto_ingresado_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.537    14.878    nolabel_line129/clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  nolabel_line129/monto_ingresado_reg/CLK
                         clock pessimism              0.274    15.152    
                         clock uncertainty           -0.035    15.116    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    13.716    nolabel_line129/monto_ingresado_reg
  -------------------------------------------------------------------
                         required time                         13.716    
                         arrival time                         -16.114    
  -------------------------------------------------------------------
                         slack                                 -2.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 nolabel_line151/nolabel_line36/r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line151/nolabel_line36/r_BCD_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.438%)  route 0.150ns (44.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562     1.445    nolabel_line151/nolabel_line36/clk_IBUF_BUFG
    SLICE_X51Y15         FDRE                                         r  nolabel_line151/nolabel_line36/r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line151/nolabel_line36/r_SM_Main_reg[0]/Q
                         net (fo=43, routed)          0.150     1.736    nolabel_line151/nolabel_line36/Q[0]
    SLICE_X50Y15         LUT6 (Prop_lut6_I4_O)        0.045     1.781 r  nolabel_line151/nolabel_line36/r_BCD[9]_i_1/O
                         net (fo=1, routed)           0.000     1.781    nolabel_line151/nolabel_line36/r_BCD0_in[9]
    SLICE_X50Y15         FDRE                                         r  nolabel_line151/nolabel_line36/r_BCD_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.831     1.958    nolabel_line151/nolabel_line36/clk_IBUF_BUFG
    SLICE_X50Y15         FDRE                                         r  nolabel_line151/nolabel_line36/r_BCD_reg[9]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X50Y15         FDRE (Hold_fdre_C_D)         0.121     1.579    nolabel_line151/nolabel_line36/r_BCD_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 nolabel_line129/nolabel_line114/flip1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line129/nolabel_line114/flip2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.361%)  route 0.139ns (49.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.567     1.450    nolabel_line129/nolabel_line114/flip1/clk_IBUF_BUFG
    SLICE_X57Y8          FDRE                                         r  nolabel_line129/nolabel_line114/flip1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  nolabel_line129/nolabel_line114/flip1/Q_reg/Q
                         net (fo=4, routed)           0.139     1.730    nolabel_line129/nolabel_line114/flip2/cable1
    SLICE_X56Y8          FDRE                                         r  nolabel_line129/nolabel_line114/flip2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.836     1.963    nolabel_line129/nolabel_line114/flip2/clk_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  nolabel_line129/nolabel_line114/flip2/Q_reg/C
                         clock pessimism             -0.500     1.463    
    SLICE_X56Y8          FDRE (Hold_fdre_C_D)         0.063     1.526    nolabel_line129/nolabel_line114/flip2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 nolabel_line151/nolabel_line36/r_BCD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line151/nolabel_line36/r_BCD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.274%)  route 0.163ns (46.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562     1.445    nolabel_line151/nolabel_line36/clk_IBUF_BUFG
    SLICE_X51Y14         FDRE                                         r  nolabel_line151/nolabel_line36/r_BCD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line151/nolabel_line36/r_BCD_reg[1]/Q
                         net (fo=6, routed)           0.163     1.749    nolabel_line151/nolabel_line36/BCD[1]
    SLICE_X50Y14         LUT6 (Prop_lut6_I3_O)        0.045     1.794 r  nolabel_line151/nolabel_line36/r_BCD[2]_i_1/O
                         net (fo=1, routed)           0.000     1.794    nolabel_line151/nolabel_line36/r_BCD0_in[2]
    SLICE_X50Y14         FDRE                                         r  nolabel_line151/nolabel_line36/r_BCD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.832     1.959    nolabel_line151/nolabel_line36/clk_IBUF_BUFG
    SLICE_X50Y14         FDRE                                         r  nolabel_line151/nolabel_line36/r_BCD_reg[2]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X50Y14         FDRE (Hold_fdre_C_D)         0.120     1.578    nolabel_line151/nolabel_line36/r_BCD_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 nolabel_line129/monedas_100_ingresadas_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line129/monedas_100_ingresadas_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.289%)  route 0.123ns (39.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.565     1.448    nolabel_line129/clk_IBUF_BUFG
    SLICE_X53Y9          FDRE                                         r  nolabel_line129/monedas_100_ingresadas_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  nolabel_line129/monedas_100_ingresadas_reg[2]/Q
                         net (fo=2, routed)           0.123     1.712    nolabel_line129/nolabel_line116/flip2/Q[2]
    SLICE_X53Y9          LUT6 (Prop_lut6_I4_O)        0.045     1.757 r  nolabel_line129/nolabel_line116/flip2/monedas_100_ingresadas[2]_i_1/O
                         net (fo=2, routed)           0.000     1.757    nolabel_line129/nolabel_line116_n_14
    SLICE_X53Y9          FDRE                                         r  nolabel_line129/monedas_100_ingresadas_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.836     1.963    nolabel_line129/clk_IBUF_BUFG
    SLICE_X53Y9          FDRE                                         r  nolabel_line129/monedas_100_ingresadas_reg[2]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X53Y9          FDRE (Hold_fdre_C_D)         0.092     1.540    nolabel_line129/monedas_100_ingresadas_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 nolabel_line151/nolabel_line36/r_Binary_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line151/nolabel_line36/r_Binary_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.226ns (72.621%)  route 0.085ns (27.379%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.563     1.446    nolabel_line151/nolabel_line36/clk_IBUF_BUFG
    SLICE_X55Y12         FDRE                                         r  nolabel_line151/nolabel_line36/r_Binary_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  nolabel_line151/nolabel_line36/r_Binary_reg[9]/Q
                         net (fo=1, routed)           0.085     1.659    nolabel_line151/nolabel_line36/r_Binary_reg_n_0_[9]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.098     1.757 r  nolabel_line151/nolabel_line36/r_Binary[10]_i_1/O
                         net (fo=1, routed)           0.000     1.757    nolabel_line151/nolabel_line36/r_Binary[10]_i_1_n_0
    SLICE_X55Y12         FDRE                                         r  nolabel_line151/nolabel_line36/r_Binary_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.833     1.960    nolabel_line151/nolabel_line36/clk_IBUF_BUFG
    SLICE_X55Y12         FDRE                                         r  nolabel_line151/nolabel_line36/r_Binary_reg[10]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X55Y12         FDRE (Hold_fdre_C_D)         0.091     1.537    nolabel_line151/nolabel_line36/r_Binary_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 nolabel_line151/nolabel_line36/r_BCD_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line151/nolabel_line36/r_BCD_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.609%)  route 0.120ns (36.391%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562     1.445    nolabel_line151/nolabel_line36/clk_IBUF_BUFG
    SLICE_X50Y13         FDRE                                         r  nolabel_line151/nolabel_line36/r_BCD_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  nolabel_line151/nolabel_line36/r_BCD_reg[11]/Q
                         net (fo=9, routed)           0.120     1.729    nolabel_line151/nolabel_line36/BCD[11]
    SLICE_X51Y13         LUT5 (Prop_lut5_I2_O)        0.045     1.774 r  nolabel_line151/nolabel_line36/r_BCD[12]_i_1/O
                         net (fo=1, routed)           0.000     1.774    nolabel_line151/nolabel_line36/r_BCD0_in[12]
    SLICE_X51Y13         FDRE                                         r  nolabel_line151/nolabel_line36/r_BCD_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.832     1.959    nolabel_line151/nolabel_line36/clk_IBUF_BUFG
    SLICE_X51Y13         FDRE                                         r  nolabel_line151/nolabel_line36/r_BCD_reg[12]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X51Y13         FDRE (Hold_fdre_C_D)         0.092     1.550    nolabel_line151/nolabel_line36/r_BCD_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 nolabel_line151/nolabel_line36/r_Binary_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line151/nolabel_line36/r_Binary_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.563     1.446    nolabel_line151/nolabel_line36/clk_IBUF_BUFG
    SLICE_X55Y12         FDRE                                         r  nolabel_line151/nolabel_line36/r_Binary_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line151/nolabel_line36/r_Binary_reg[7]/Q
                         net (fo=1, routed)           0.158     1.745    nolabel_line151/nolabel_line36/r_Binary_reg_n_0_[7]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.042     1.787 r  nolabel_line151/nolabel_line36/r_Binary[8]_i_1/O
                         net (fo=1, routed)           0.000     1.787    nolabel_line151/nolabel_line36/r_Binary[8]_i_1_n_0
    SLICE_X55Y12         FDRE                                         r  nolabel_line151/nolabel_line36/r_Binary_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.833     1.960    nolabel_line151/nolabel_line36/clk_IBUF_BUFG
    SLICE_X55Y12         FDRE                                         r  nolabel_line151/nolabel_line36/r_Binary_reg[8]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X55Y12         FDRE (Hold_fdre_C_D)         0.107     1.553    nolabel_line151/nolabel_line36/r_Binary_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 nolabel_line129/monedas_100_ingresadas_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line129/monedas_100_ingresadas_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564     1.447    nolabel_line129/clk_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  nolabel_line129/monedas_100_ingresadas_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  nolabel_line129/monedas_100_ingresadas_reg[8]/Q
                         net (fo=2, routed)           0.149     1.760    nolabel_line129/nolabel_line116/flip2/Q[8]
    SLICE_X54Y11         LUT6 (Prop_lut6_I4_O)        0.045     1.805 r  nolabel_line129/nolabel_line116/flip2/monedas_100_ingresadas[8]_i_1/O
                         net (fo=2, routed)           0.000     1.805    nolabel_line129/nolabel_line116_n_8
    SLICE_X54Y11         FDRE                                         r  nolabel_line129/monedas_100_ingresadas_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.835     1.962    nolabel_line129/clk_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  nolabel_line129/monedas_100_ingresadas_reg[8]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X54Y11         FDRE (Hold_fdre_C_D)         0.121     1.568    nolabel_line129/monedas_100_ingresadas_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 nolabel_line151/nolabel_line36/r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line151/nolabel_line36/r_BCD_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.253%)  route 0.208ns (52.747%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562     1.445    nolabel_line151/nolabel_line36/clk_IBUF_BUFG
    SLICE_X49Y15         FDRE                                         r  nolabel_line151/nolabel_line36/r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  nolabel_line151/nolabel_line36/r_SM_Main_reg[1]/Q
                         net (fo=29, routed)          0.208     1.794    nolabel_line151/nolabel_line36/r_SM_Main__0[1]
    SLICE_X50Y15         LUT6 (Prop_lut6_I5_O)        0.045     1.839 r  nolabel_line151/nolabel_line36/r_BCD[10]_i_1/O
                         net (fo=1, routed)           0.000     1.839    nolabel_line151/nolabel_line36/r_BCD0_in[10]
    SLICE_X50Y15         FDRE                                         r  nolabel_line151/nolabel_line36/r_BCD_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.831     1.958    nolabel_line151/nolabel_line36/clk_IBUF_BUFG
    SLICE_X50Y15         FDRE                                         r  nolabel_line151/nolabel_line36/r_BCD_reg[10]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X50Y15         FDRE (Hold_fdre_C_D)         0.121     1.601    nolabel_line151/nolabel_line36/r_BCD_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line151/nolabel_line36/r_Binary_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line151/nolabel_line36/r_Binary_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562     1.445    nolabel_line151/nolabel_line36/clk_IBUF_BUFG
    SLICE_X55Y13         FDRE                                         r  nolabel_line151/nolabel_line36/r_Binary_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line151/nolabel_line36/r_Binary_reg[12]/Q
                         net (fo=1, routed)           0.158     1.744    nolabel_line151/nolabel_line36/r_Binary_reg_n_0_[12]
    SLICE_X55Y13         LUT3 (Prop_lut3_I0_O)        0.045     1.789 r  nolabel_line151/nolabel_line36/r_Binary[13]_i_2/O
                         net (fo=1, routed)           0.000     1.789    nolabel_line151/nolabel_line36/r_Binary[13]_i_2_n_0
    SLICE_X55Y13         FDRE                                         r  nolabel_line151/nolabel_line36/r_Binary_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.832     1.959    nolabel_line151/nolabel_line36/clk_IBUF_BUFG
    SLICE_X55Y13         FDRE                                         r  nolabel_line151/nolabel_line36/r_Binary_reg[13]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X55Y13         FDRE (Hold_fdre_C_D)         0.092     1.537    nolabel_line151/nolabel_line36/r_Binary_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y5     nolabel_line129/monto_ingresado_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X57Y8    nolabel_line129/nolabel_line114/flip1/Q_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X56Y8    nolabel_line129/nolabel_line114/flip2/Q_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X57Y8    nolabel_line129/nolabel_line115/flip1/Q_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X56Y8    nolabel_line129/nolabel_line115/flip2/Q_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y9    nolabel_line129/monedas_100_ingresadas_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y12   nolabel_line129/monedas_100_ingresadas_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y12   nolabel_line129/monedas_100_ingresadas_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y13   nolabel_line129/monedas_100_ingresadas_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X53Y13   nolabel_line129/monedas_100_ingresadas_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X54Y13   nolabel_line129/monedas_100_ingresadas_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X51Y14   nolabel_line151/nolabel_line36/r_BCD_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X50Y15   nolabel_line151/nolabel_line36/r_BCD_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X50Y13   nolabel_line151/nolabel_line36/r_BCD_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X51Y13   nolabel_line151/nolabel_line36/r_BCD_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X51Y13   nolabel_line151/nolabel_line36/r_BCD_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X51Y13   nolabel_line151/nolabel_line36/r_BCD_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X49Y13   nolabel_line151/nolabel_line36/r_BCD_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X51Y14   nolabel_line151/nolabel_line36/r_BCD_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X53Y9    nolabel_line129/monedas_100_ingresadas_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X53Y12   nolabel_line129/monedas_100_ingresadas_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X53Y12   nolabel_line129/monedas_100_ingresadas_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X54Y10   nolabel_line129/monedas_100_ingresadas_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X53Y9    nolabel_line129/monedas_100_ingresadas_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X53Y9    nolabel_line129/monedas_100_ingresadas_reg[3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X54Y10   nolabel_line129/monedas_100_ingresadas_reg[4]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X54Y11   nolabel_line129/monedas_100_ingresadas_reg[5]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X54Y11   nolabel_line129/monedas_100_ingresadas_reg[6]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X54Y11   nolabel_line129/monedas_100_ingresadas_reg[7]/C



