
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.034882                       # Number of seconds simulated
sim_ticks                                 34881851508                       # Number of ticks simulated
final_tick                               561185901516                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 298149                       # Simulator instruction rate (inst/s)
host_op_rate                                   386370                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3245925                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908032                       # Number of bytes of host memory used
host_seconds                                 10746.35                       # Real time elapsed on the host
sim_insts                                  3204016829                       # Number of instructions simulated
sim_ops                                    4152071790                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       639872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1774720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1732352                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4152448                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1220224                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1220224                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4999                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13865                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13534                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 32441                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9533                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9533                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58712                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     18343980                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        58712                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     50878033                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        40365                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     49663419                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               119043222                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58712                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        58712                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        40365                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             157790                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          34981629                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               34981629                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          34981629                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58712                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     18343980                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        58712                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     50878033                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        40365                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     49663419                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              154024852                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                83649525                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31523792                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25717584                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2102923                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13462491                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12442625                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3260735                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92699                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32669008                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             171268388                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31523792                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15703360                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37138403                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10970163                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4687810                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15905182                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       809094                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83345103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.541138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.338818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46206700     55.44%     55.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3031021      3.64%     59.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4574880      5.49%     64.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3167379      3.80%     68.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2218339      2.66%     71.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2172956      2.61%     73.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1311274      1.57%     75.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2797689      3.36%     78.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17864865     21.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83345103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.376856                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.047452                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33602005                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4917312                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         35458112                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       518045                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8849621                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5311671                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          250                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205099429                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1233                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8849621                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35467980                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         502680                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1712498                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34071904                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2740414                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     199017830                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents       1149978                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       929748                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    279089301                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    926428783                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    926428783                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107098869                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35978                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17151                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          8141800                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18250653                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9346234                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       112307                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2851460                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         185541918                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34238                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148263946                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       294761                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61809001                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    189089586                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           62                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83345103                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.778916                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.917478                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29673555     35.60%     35.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     16687915     20.02%     55.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12117577     14.54%     70.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8015395      9.62%     79.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8069187      9.68%     89.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3897615      4.68%     94.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3444972      4.13%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       651059      0.78%     99.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       787828      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83345103                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         807945     71.07%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        160182     14.09%     85.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168706     14.84%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124013488     83.64%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1872283      1.26%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14571780      9.83%     94.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7789308      5.25%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148263946                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.772442                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1136833                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007668                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381304581                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    247385543                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    144166489                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149400779                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       467034                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7074843                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         6369                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          388                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2239211                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8849621                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         264435                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        49148                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    185576162                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       640731                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18250653                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9346234                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17150                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         41563                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          388                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1282388                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1143288                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2425676                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145543055                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13621885                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2720883                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21220977                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20691086                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7599092                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.739915                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             144228647                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            144166489                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93408880                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265372296                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.723459                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351992                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     62312205                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2119859                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74495482                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.654653                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.176530                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28364669     38.08%     38.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21394641     28.72%     66.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8084405     10.85%     77.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4528037      6.08%     83.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3833471      5.15%     88.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1713577      2.30%     91.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1638952      2.20%     93.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1120731      1.50%     94.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3816999      5.12%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74495482                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3816999                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256254840                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          380008062                       # The number of ROB writes
system.switch_cpus0.timesIdled                  17885                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 304422                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.836495                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.836495                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.195464                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.195464                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       653674147                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      200510452                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188556919                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                83649525                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30532360                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26690853                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1936102                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15290977                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14686468                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2196390                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        60918                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36036245                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             169918145                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30532360                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16882858                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34971611                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9497488                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4036427                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         17768982                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       776038                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82594707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.367877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.171978                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47623096     57.66%     57.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1733109      2.10%     59.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3158938      3.82%     63.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2980473      3.61%     67.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4892318      5.92%     73.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5103525      6.18%     79.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1209622      1.46%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          911944      1.10%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14981682     18.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82594707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365003                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.031310                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37166144                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3899316                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33848737                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       135651                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7544854                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3324444                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5560                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     190119981                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1372                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7544854                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        38732534                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1311543                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       447360                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32403441                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2154971                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     185083339                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           30                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        739593                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       866140                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    245716575                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    842365370                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    842365370                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    159924667                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        85791883                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        21763                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10652                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5774185                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28505499                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6178311                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       102742                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1994669                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         175170413                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21287                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147896561                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       192409                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     52512029                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    144037720                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     82594707                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.790630                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.840969                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28507900     34.52%     34.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15449250     18.70%     53.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13424585     16.25%     69.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8247069      9.98%     79.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8640514     10.46%     89.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5073975      6.14%     96.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2245268      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       595773      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       410373      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82594707                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         581120     66.37%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        186094     21.25%     87.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       108355     12.38%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115984087     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1162980      0.79%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10636      0.01%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25479072     17.23%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5259786      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147896561                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.768050                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             875569                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005920                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    379455805                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    227704181                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143072355                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148772130                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       361283                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8128008                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          919                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          452                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1506711                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7544854                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         691698                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        62018                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    175191703                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       204118                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28505499                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6178311                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10651                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33116                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          216                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          452                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1034182                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1136238                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2170420                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145121235                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24492225                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2775324                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            29619458                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21940164                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5127233                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.734872                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143232953                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143072355                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87885526                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        214377503                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.710379                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409957                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    107471611                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122063373                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53129018                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21272                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1941212                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75049853                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.626431                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.321361                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     34446260     45.90%     45.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15936044     21.23%     67.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8923456     11.89%     79.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3020970      4.03%     83.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2891763      3.85%     86.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1200615      1.60%     88.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3229429      4.30%     92.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       939722      1.25%     94.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4461594      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75049853                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    107471611                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122063373                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25049085                       # Number of memory references committed
system.switch_cpus1.commit.loads             20377485                       # Number of loads committed
system.switch_cpus1.commit.membars              10636                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19116887                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106548364                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1648321                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4461594                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           245780650                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          357936119                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30695                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1054818                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          107471611                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122063373                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    107471611                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.778341                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.778341                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.284784                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.284784                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       671394887                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      187491758                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      195992960                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21272                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                83649525                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30450710                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24980371                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1979651                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12897545                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11893736                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3104056                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85477                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31486000                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             167361275                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30450710                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14997792                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35970229                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10605469                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6460255                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         15404789                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       792329                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     82510111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.492426                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.334645                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46539882     56.41%     56.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3588137      4.35%     60.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3144847      3.81%     64.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3383032      4.10%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2969858      3.60%     72.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1545445      1.87%     74.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1014001      1.23%     75.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2666512      3.23%     78.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17658397     21.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     82510111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.364027                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.000744                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33115804                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6052251                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34220523                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       534247                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8587285                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4986844                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6367                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     198479101                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        50175                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8587285                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34755981                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        2592548                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       820474                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33084171                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2669641                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     191764353                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        12138                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1662215                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       738468                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          232                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    266277919                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    894307174                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    894307174                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    165476025                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       100801884                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33649                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17899                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7113440                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18931120                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9877976                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       240904                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3163702                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         180781197                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        33636                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        145334052                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       275228                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     59866115                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    182977725                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         2136                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     82510111                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.761409                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.909523                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29209157     35.40%     35.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17533437     21.25%     56.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11774386     14.27%     70.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7514283      9.11%     80.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7411936      8.98%     89.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4361280      5.29%     94.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3328841      4.03%     98.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       732524      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       644267      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     82510111                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1064842     69.79%     69.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            36      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        201558     13.21%     83.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       259353     17.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119504940     82.23%     82.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1983295      1.36%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15750      0.01%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15517461     10.68%     94.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8312606      5.72%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     145334052                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.737416                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1525789                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.010498                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    374979229                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    240681976                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    141268470                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     146859841                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       259038                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6891644                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          550                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1056                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2243216                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          582                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8587285                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1851398                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       159381                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    180814833                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       313585                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18931120                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9877976                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17886                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        115346                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         7643                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1056                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1212492                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1105025                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2317517                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    142813578                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14586030                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2520471                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22665178                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20240949                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8079148                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.707285                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             141413175                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            141268470                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         92153074                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        257318262                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.688814                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.358129                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98382436                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    120433174                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     60384595                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31500                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2004765                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     73922826                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.629174                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.172905                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29361928     39.72%     39.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20108406     27.20%     66.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8234865     11.14%     78.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4218835      5.71%     83.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3626110      4.91%     88.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1788401      2.42%     91.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1963825      2.66%     93.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       994510      1.35%     95.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3625946      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     73922826                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98382436                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     120433174                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19674236                       # Number of memory references committed
system.switch_cpus2.commit.loads             12039476                       # Number of loads committed
system.switch_cpus2.commit.membars              15750                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17285170                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108355928                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2372316                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3625946                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           251114649                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          370230855                       # The number of ROB writes
system.switch_cpus2.timesIdled                  40351                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1139414                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98382436                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            120433174                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98382436                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.850249                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.850249                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.176127                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.176127                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       644919391                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      193720449                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      186220675                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31500                       # number of misc regfile writes
system.l2.replacements                          32441                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1024715                       # Total number of references to valid blocks.
system.l2.sampled_refs                          65209                       # Sample count of references to valid blocks.
system.l2.avg_refs                          15.714319                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           720.197447                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.224100                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2261.263443                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.915884                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6300.948576                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.013867                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   6419.978158                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3320.437681                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6311.726242                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           7400.294603                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.021979                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000404                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.069008                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000333                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.192290                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000275                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.195922                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.101332                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.192619                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.225839                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        28053                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        39450                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        81071                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  148574                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            36749                       # number of Writeback hits
system.l2.Writeback_hits::total                 36749                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        28053                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        39450                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        81071                       # number of demand (read+write) hits
system.l2.demand_hits::total                   148574                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        28053                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        39450                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        81071                       # number of overall hits
system.l2.overall_hits::total                  148574                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4999                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13865                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        13534                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 32441                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4999                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13865                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        13534                       # number of demand (read+write) misses
system.l2.demand_misses::total                  32441                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4999                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13865                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        13534                       # number of overall misses
system.l2.overall_misses::total                 32441                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       721838                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    268048974                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       872921                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    724046641                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       493005                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    721263751                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1715447130                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       721838                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    268048974                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       872921                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    724046641                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       493005                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    721263751                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1715447130                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       721838                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    268048974                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       872921                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    724046641                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       493005                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    721263751                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1715447130                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        33052                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        53315                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        94605                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              181015                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        36749                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             36749                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        33052                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        53315                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        94605                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               181015                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        33052                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        53315                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        94605                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              181015                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.151247                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.260058                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.143058                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.179217                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.151247                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.260058                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.143058                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.179217                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.151247                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.260058                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.143058                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.179217                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 45114.875000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 53620.518904                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 54557.562500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 52221.178579                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 44818.636364                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 53292.725802                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52878.984310                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 45114.875000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 53620.518904                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 54557.562500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 52221.178579                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 44818.636364                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 53292.725802                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52878.984310                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 45114.875000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 53620.518904                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 54557.562500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 52221.178579                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 44818.636364                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 53292.725802                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52878.984310                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9533                       # number of writebacks
system.l2.writebacks::total                      9533                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4999                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13865                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        13534                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            32441                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4999                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13865                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        13534                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             32441                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4999                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13865                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        13534                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            32441                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       628734                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    239221479                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       779076                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    643647551                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       429784                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    643446954                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1528153578                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       628734                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    239221479                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       779076                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    643647551                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       429784                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    643446954                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1528153578                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       628734                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    239221479                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       779076                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    643647551                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       429784                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    643446954                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1528153578                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.151247                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.260058                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.143058                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.179217                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.151247                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.260058                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.143058                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.179217                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.151247                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.260058                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.143058                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.179217                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39295.875000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 47853.866573                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 48692.250000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 46422.470321                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 39071.272727                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 47542.999409                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47105.624919                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39295.875000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 47853.866573                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 48692.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 46422.470321                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 39071.272727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 47542.999409                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47105.624919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39295.875000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 47853.866573                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 48692.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 46422.470321                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 39071.272727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 47542.999409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47105.624919                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.996224                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015912815                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2198945.487013                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.996224                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025635                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15905163                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15905163                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15905163                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15905163                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15905163                       # number of overall hits
system.cpu0.icache.overall_hits::total       15905163                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       919442                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       919442                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       919442                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       919442                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       919442                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       919442                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15905182                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15905182                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15905182                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15905182                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15905182                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15905182                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 48391.684211                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 48391.684211                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 48391.684211                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 48391.684211                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 48391.684211                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 48391.684211                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       738879                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       738879                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       738879                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       738879                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       738879                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       738879                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 46179.937500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 46179.937500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 46179.937500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 46179.937500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 46179.937500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 46179.937500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 33052                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163647244                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33308                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4913.151315                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.415099                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.584901                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903965                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096035                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10366630                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10366630                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17125                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17125                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17439479                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17439479                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17439479                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17439479                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        67609                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        67609                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        67609                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         67609                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        67609                       # number of overall misses
system.cpu0.dcache.overall_misses::total        67609                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1817001791                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1817001791                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1817001791                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1817001791                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1817001791                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1817001791                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10434239                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10434239                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17507088                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17507088                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17507088                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17507088                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006480                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006480                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003862                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003862                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003862                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003862                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 26875.146667                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26875.146667                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 26875.146667                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26875.146667                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 26875.146667                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26875.146667                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7854                       # number of writebacks
system.cpu0.dcache.writebacks::total             7854                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        34557                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        34557                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        34557                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        34557                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        34557                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        34557                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        33052                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        33052                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        33052                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        33052                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        33052                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        33052                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    520431931                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    520431931                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    520431931                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    520431931                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    520431931                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    520431931                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001888                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001888                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001888                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001888                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15745.852929                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15745.852929                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 15745.852929                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15745.852929                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 15745.852929                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15745.852929                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               542.756408                       # Cycle average of tags in use
system.cpu1.icache.total_refs               922357545                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1698632.679558                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.756408                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025251                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.869802                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     17768963                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17768963                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     17768963                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17768963                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     17768963                       # number of overall hits
system.cpu1.icache.overall_hits::total       17768963                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1197938                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1197938                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1197938                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1197938                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1197938                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1197938                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     17768982                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17768982                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     17768982                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17768982                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     17768982                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17768982                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 63049.368421                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 63049.368421                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 63049.368421                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 63049.368421                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 63049.368421                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 63049.368421                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       997941                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       997941                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       997941                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       997941                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       997941                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       997941                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 62371.312500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 62371.312500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 62371.312500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 62371.312500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 62371.312500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 62371.312500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53315                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               230582764                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53571                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4304.246029                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   214.763161                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    41.236839                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.838919                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.161081                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22245247                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22245247                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4650309                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4650309                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10650                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10650                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10636                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10636                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     26895556                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        26895556                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     26895556                       # number of overall hits
system.cpu1.dcache.overall_hits::total       26895556                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       165538                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       165538                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       165538                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        165538                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       165538                       # number of overall misses
system.cpu1.dcache.overall_misses::total       165538                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6473522467                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6473522467                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6473522467                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6473522467                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6473522467                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6473522467                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22410785                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22410785                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4650309                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4650309                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10650                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10650                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10636                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10636                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27061094                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27061094                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27061094                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27061094                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007387                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007387                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006117                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006117                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006117                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006117                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 39105.960366                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 39105.960366                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 39105.960366                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 39105.960366                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 39105.960366                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 39105.960366                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11876                       # number of writebacks
system.cpu1.dcache.writebacks::total            11876                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       112223                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       112223                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       112223                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       112223                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       112223                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       112223                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53315                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53315                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53315                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53315                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53315                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53315                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1055214899                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1055214899                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1055214899                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1055214899                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1055214899                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1055214899                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002379                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002379                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001970                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001970                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001970                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001970                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19792.082885                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19792.082885                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19792.082885                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19792.082885                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19792.082885                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19792.082885                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               550.733046                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1009018749                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1831249.998185                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    10.733046                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.017200                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.882585                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15404777                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15404777                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15404777                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15404777                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15404777                       # number of overall hits
system.cpu2.icache.overall_hits::total       15404777                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           12                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           12                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           12                       # number of overall misses
system.cpu2.icache.overall_misses::total           12                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       634616                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       634616                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       634616                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       634616                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       634616                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       634616                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15404789                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15404789                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15404789                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15404789                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15404789                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15404789                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 52884.666667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 52884.666667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 52884.666667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 52884.666667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 52884.666667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 52884.666667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       516015                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       516015                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       516015                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       516015                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       516015                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       516015                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 46910.454545                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 46910.454545                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 46910.454545                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 46910.454545                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 46910.454545                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 46910.454545                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 94605                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               190595687                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 94861                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2009.210181                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.645208                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.354792                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916583                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083417                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11472081                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11472081                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7603105                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7603105                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16960                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16960                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15750                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15750                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19075186                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19075186                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19075186                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19075186                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       353757                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       353757                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           50                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           50                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       353807                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        353807                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       353807                       # number of overall misses
system.cpu2.dcache.overall_misses::total       353807                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   9880422863                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9880422863                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1693100                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1693100                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   9882115963                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9882115963                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   9882115963                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9882115963                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11825838                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11825838                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7603155                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7603155                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16960                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16960                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15750                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15750                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19428993                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19428993                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19428993                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19428993                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.029914                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.029914                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000007                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000007                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.018210                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018210                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.018210                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018210                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 27929.971316                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 27929.971316                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data        33862                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total        33862                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 27930.809631                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27930.809631                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 27930.809631                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27930.809631                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        17019                       # number of writebacks
system.cpu2.dcache.writebacks::total            17019                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       259152                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       259152                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           50                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           50                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       259202                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       259202                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       259202                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       259202                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        94605                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        94605                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        94605                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        94605                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        94605                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        94605                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1485599628                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1485599628                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1485599628                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1485599628                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1485599628                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1485599628                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008000                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008000                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004869                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004869                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004869                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004869                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 15703.183003                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15703.183003                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 15703.183003                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15703.183003                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 15703.183003                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15703.183003                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
