Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Oct  3 15:04:44 2024
| Host         : BDCGEHARRIS01 running 64-bit major release  (build 9200)
| Command      : report_utilization -file TopMi400EamPoc_utilization_placed.rpt -pb TopMi400EamPoc_utilization_placed.pb
| Design       : TopMi400EamPoc
| Device       : xcau25p-ffvb676-2-e
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 13966 |     0 |          0 |    141000 |  9.90 |
|   LUT as Logic             | 12462 |     0 |          0 |    141000 |  8.84 |
|   LUT as Memory            |  1504 |     0 |          0 |     99840 |  1.51 |
|     LUT as Distributed RAM |  1364 |     0 |            |           |       |
|     LUT as Shift Register  |   140 |     0 |            |           |       |
| CLB Registers              | 16943 |     0 |          0 |    282000 |  6.01 |
|   Register as Flip Flop    | 16942 |     0 |          0 |    282000 |  6.01 |
|   Register as Latch        |     0 |     0 |          0 |    282000 |  0.00 |
|   Register as AND/OR       |     1 |     0 |          0 |    282000 | <0.01 |
| CARRY8                     |   391 |     0 |          0 |     27120 |  1.44 |
| F7 Muxes                   |   301 |     0 |          0 |    108480 |  0.28 |
| F8 Muxes                   |    33 |     0 |          0 |     54240 |  0.06 |
| F9 Muxes                   |     0 |     0 |          0 |     27120 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 1     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 50    |          Yes |           - |          Set |
| 261   |          Yes |           - |        Reset |
| 235   |          Yes |         Set |            - |
| 16396 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  3047 |     0 |          0 |     27120 | 11.24 |
|   CLBL                                     |  1615 |     0 |            |           |       |
|   CLBM                                     |  1432 |     0 |            |           |       |
| LUT as Logic                               | 12462 |     0 |          0 |    141000 |  8.84 |
|   using O5 output only                     |   278 |       |            |           |       |
|   using O6 output only                     |  8940 |       |            |           |       |
|   using O5 and O6                          |  3244 |       |            |           |       |
| LUT as Memory                              |  1504 |     0 |          0 |     99840 |  1.51 |
|   LUT as Distributed RAM                   |  1364 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   182 |       |            |           |       |
|     using O5 and O6                        |  1182 |       |            |           |       |
|   LUT as Shift Register                    |   140 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |    91 |       |            |           |       |
|     using O5 and O6                        |    49 |       |            |           |       |
| CLB Registers                              | 16943 |     0 |          0 |    282000 |  6.01 |
|   Register driven from within the CLB      |  9400 |       |            |           |       |
|   Register driven from outside the CLB     |  7543 |       |            |           |       |
|     LUT in front of the register is unused |  5342 |       |            |           |       |
|     LUT in front of the register is used   |  2201 |       |            |           |       |
| Unique Control Sets                        |   774 |       |          0 |     54240 |  1.43 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  287 |     0 |          0 |       300 | 95.67 |
|   RAMB36/FIFO*    |  285 |     0 |          0 |       300 | 95.00 |
|     RAMB36E2 only |  285 |       |            |           |       |
|   RAMB18          |    4 |     0 |          0 |       600 |  0.67 |
|     RAMB18E2 only |    4 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |    5 |     0 |          0 |      1200 |  0.42 |
|   DSP48E2 only |    5 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    4 |     4 |          0 |       280 |  1.43 |
| HPIOB_M          |    1 |     1 |          0 |        96 |  1.04 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    1 |     1 |          0 |        96 |  1.04 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    1 |     1 |          0 |        36 |  2.78 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_S          |    1 |     1 |          0 |        36 |  2.78 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    0 |     0 |          0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    1 |     1 |          0 |        96 |  1.04 |
|   DIFFINBUF      |    1 |     1 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    3 |     0 |          0 |       112 |  2.68 |
| BUFGCE_DIV |    0 |     0 |          0 |        16 |  0.00 |
| BUFG_GT    |    6 |     0 |          0 |        96 |  6.25 |
| BUFGCTRL*  |    0 |     0 |          0 |        32 |  0.00 |
| PLL        |    0 |     0 |          0 |         8 |  0.00 |
| MMCM       |    1 |     0 |          0 |         4 | 25.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTYE4_CHANNEL   |    1 |     1 |          0 |        12 |   8.33 |
| GTYE4_COMMON    |    1 |     0 |          0 |         3 |  33.33 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         6 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         6 |   0.00 |
| PCIE40E4        |    1 |     1 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    1 |     0 |          0 |         2 | 50.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 16396 |            Register |
| LUT6          |  5115 |                 CLB |
| LUT3          |  3746 |                 CLB |
| LUT4          |  2544 |                 CLB |
| LUT5          |  2368 |                 CLB |
| RAMD32        |  2078 |                 CLB |
| LUT2          |  1672 |                 CLB |
| CARRY8        |   391 |                 CLB |
| RAMS32        |   304 |                 CLB |
| MUXF7         |   301 |                 CLB |
| RAMB36E2      |   285 |            BLOCKRAM |
| LUT1          |   261 |                 CLB |
| FDCE          |   261 |            Register |
| FDSE          |   235 |            Register |
| SRL16E        |   180 |                 CLB |
| RAMD64E       |   128 |                 CLB |
| FDPE          |    50 |            Register |
| RAMS64E       |    36 |                 CLB |
| MUXF8         |    33 |                 CLB |
| SRLC16E       |     7 |                 CLB |
| BUFG_GT       |     6 |               Clock |
| DSP48E2       |     5 |          Arithmetic |
| RAMB18E2      |     4 |            BLOCKRAM |
| BUFGCE        |     3 |               Clock |
| SRLC32E       |     2 |                 CLB |
| IBUFCTRL      |     2 |              Others |
| BUFG_GT_SYNC  |     2 |               Clock |
| PCIE40E4      |     1 |            Advanced |
| OBUF          |     1 |                 I/O |
| MMCME4_ADV    |     1 |               Clock |
| INBUF         |     1 |                 I/O |
| ICAPE3        |     1 |       Configuration |
| IBUFDS_GTE4   |     1 |                 I/O |
| GTYE4_COMMON  |     1 |            Advanced |
| GTYE4_CHANNEL |     1 |            Advanced |
| DIFFINBUF     |     1 |                 I/O |
| BSCANE2       |     1 |       Configuration |
| AND2B1L       |     1 |              Others |
+---------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------------------------------------+------+
|                Ref Name                | Used |
+----------------------------------------+------+
| PcieBridge_xdma_0_0                    |    1 |
| PcieBridge_util_ds_buf_0               |    1 |
| PcieBridge_mdm_0_0                     |    1 |
| PcieBridge_axis_dwidth_converter_0_0   |    1 |
| MicroBlazeCore_xbar_0                  |    1 |
| MicroBlazeCore_rst_clk_wiz_1_100M_0    |    1 |
| MicroBlazeCore_microblaze_0_axi_intc_0 |    1 |
| MicroBlazeCore_microblaze_0_0          |    1 |
| MicroBlazeCore_lmb_bram_0              |    1 |
| MicroBlazeCore_ilmb_v10_0              |    1 |
| MicroBlazeCore_ilmb_bram_if_cntlr_0    |    1 |
| MicroBlazeCore_dlmb_v10_0              |    1 |
| MicroBlazeCore_dlmb_bram_if_cntlr_0    |    1 |
| MicroBlazeCore_axi_uartlite_0_0        |    1 |
| MicroBlazeCore_axi_timer_1_0           |    1 |
| MicroBlazeCore_axi_timer_0_0           |    1 |
| MicroBlazeCore_auto_cc_0               |    1 |
| MicroBlazeCore_Axi4FabricBridge_0_0    |    1 |
+----------------------------------------+------+


