// Seed: 1373218578
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  id_7(
      .id_0(1), .id_1(1)
  );
  assign #id_8 id_4 = 1;
  wire id_9;
  wire id_10 = id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  tri  id_8;
  wire id_9;
  module_0(
      id_1, id_9, id_1, id_9, id_5, id_9
  );
  wire id_10;
  wire id_11;
  reg  id_12;
  assign id_8 = 1'd0;
  wire id_13;
  always id_4 <= id_12;
  wire id_14;
  wire id_15, id_16;
endmodule
