// Seed: 2456560996
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_3;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
  tri  id_4;
  wire id_5;
  wire id_6;
  assign id_4 = 1;
  wire id_7, id_8;
  final id_1 <= id_1;
  wire id_9;
  wire id_10, id_11;
  wire id_12;
  wire id_13;
  module_0 modCall_1 (
      id_12,
      id_5,
      id_8,
      id_5
  );
endmodule
