placed { cell: "r_rclk_0[2]~FF" site: eft }
placed { cell: "r_rclk_0[1]~FF" site: eft }
placed { cell: "r_rclk_0[0]~FF" site: eft }
placed { cell: "r_rclk90_0[0]~FF" site: eft }
placed { cell: "r_i2cclk_0[0]~FF" site: eft }
placed { cell: "r_rstcnt[0]~FF" site: eft }
placed { cell: "LED[6]~FF" site: eft }
placed { cell: "r_tclk_0[0]~FF" site: eft }
placed { cell: "r_rclk_0[3]~FF" site: eft }
placed { cell: "r_rclk_0[4]~FF" site: eft }
placed { cell: "r_rclk_0[5]~FF" site: eft }
placed { cell: "r_rclk_0[6]~FF" site: eft }
placed { cell: "r_rclk_0[7]~FF" site: eft }
placed { cell: "r_rclk_0[8]~FF" site: eft }
placed { cell: "r_rclk_0[9]~FF" site: eft }
placed { cell: "r_rclk_0[10]~FF" site: eft }
placed { cell: "r_rclk_0[11]~FF" site: eft }
placed { cell: "r_rclk_0[12]~FF" site: eft }
placed { cell: "r_rclk_0[13]~FF" site: eft }
placed { cell: "r_rclk_0[14]~FF" site: eft }
placed { cell: "r_rclk_0[15]~FF" site: eft }
placed { cell: "r_rclk_0[16]~FF" site: eft }
placed { cell: "r_rclk_0[17]~FF" site: eft }
placed { cell: "r_rclk_0[18]~FF" site: eft }
placed { cell: "r_rclk_0[19]~FF" site: eft }
placed { cell: "r_rclk_0[20]~FF" site: eft }
placed { cell: "r_rclk_0[21]~FF" site: eft }
placed { cell: "r_rclk_0[22]~FF" site: eft }
placed { cell: "r_rclk_0[23]~FF" site: eft }
placed { cell: "r_rclk_0[24]~FF" site: eft }
placed { cell: "r_rclk_0[25]~FF" site: eft }
placed { cell: "r_rclk_0[26]~FF" site: eft }
placed { cell: "LED[3]~FF" site: eft }
placed { cell: "r_rclk90_0[1]~FF" site: eft }
placed { cell: "r_rclk90_0[2]~FF" site: eft }
placed { cell: "r_rclk90_0[3]~FF" site: eft }
placed { cell: "r_rclk90_0[4]~FF" site: eft }
placed { cell: "r_rclk90_0[5]~FF" site: eft }
placed { cell: "r_rclk90_0[6]~FF" site: eft }
placed { cell: "r_rclk90_0[7]~FF" site: eft }
placed { cell: "r_rclk90_0[8]~FF" site: eft }
placed { cell: "r_rclk90_0[9]~FF" site: eft }
placed { cell: "r_rclk90_0[10]~FF" site: eft }
placed { cell: "r_rclk90_0[11]~FF" site: eft }
placed { cell: "r_rclk90_0[12]~FF" site: eft }
placed { cell: "r_rclk90_0[13]~FF" site: eft }
placed { cell: "r_rclk90_0[14]~FF" site: eft }
placed { cell: "r_rclk90_0[15]~FF" site: eft }
placed { cell: "r_rclk90_0[16]~FF" site: eft }
placed { cell: "r_rclk90_0[17]~FF" site: eft }
placed { cell: "r_rclk90_0[18]~FF" site: eft }
placed { cell: "r_rclk90_0[19]~FF" site: eft }
placed { cell: "r_rclk90_0[20]~FF" site: eft }
placed { cell: "r_rclk90_0[21]~FF" site: eft }
placed { cell: "r_rclk90_0[22]~FF" site: eft }
placed { cell: "r_rclk90_0[23]~FF" site: eft }
placed { cell: "r_rclk90_0[24]~FF" site: eft }
placed { cell: "r_rclk90_0[25]~FF" site: eft }
placed { cell: "r_rclk90_0[26]~FF" site: eft }
placed { cell: "LED[4]~FF" site: eft }
placed { cell: "r_i2cclk_0[1]~FF" site: eft }
placed { cell: "r_i2cclk_0[2]~FF" site: eft }
placed { cell: "r_i2cclk_0[3]~FF" site: eft }
placed { cell: "r_i2cclk_0[4]~FF" site: eft }
placed { cell: "r_i2cclk_0[5]~FF" site: eft }
placed { cell: "r_i2cclk_0[6]~FF" site: eft }
placed { cell: "r_i2cclk_0[7]~FF" site: eft }
placed { cell: "r_i2cclk_0[8]~FF" site: eft }
placed { cell: "r_i2cclk_0[9]~FF" site: eft }
placed { cell: "r_i2cclk_0[10]~FF" site: eft }
placed { cell: "r_i2cclk_0[11]~FF" site: eft }
placed { cell: "r_i2cclk_0[12]~FF" site: eft }
placed { cell: "r_i2cclk_0[13]~FF" site: eft }
placed { cell: "r_i2cclk_0[14]~FF" site: eft }
placed { cell: "r_i2cclk_0[15]~FF" site: eft }
placed { cell: "r_i2cclk_0[16]~FF" site: eft }
placed { cell: "r_i2cclk_0[17]~FF" site: eft }
placed { cell: "r_i2cclk_0[18]~FF" site: eft }
placed { cell: "r_i2cclk_0[19]~FF" site: eft }
placed { cell: "r_i2cclk_0[20]~FF" site: eft }
placed { cell: "r_i2cclk_0[21]~FF" site: eft }
placed { cell: "r_i2cclk_0[22]~FF" site: eft }
placed { cell: "r_i2cclk_0[23]~FF" site: eft }
placed { cell: "r_i2cclk_0[24]~FF" site: eft }
placed { cell: "r_i2cclk_0[25]~FF" site: eft }
placed { cell: "r_i2cclk_0[26]~FF" site: eft }
placed { cell: "LED[5]~FF" site: eft }
placed { cell: "r_rstcnt[1]~FF" site: eft }
placed { cell: "r_rstcnt[2]~FF" site: eft }
placed { cell: "r_rstcnt[3]~FF" site: eft }
placed { cell: "r_rstcnt[4]~FF" site: eft }
placed { cell: "r_rstcnt[5]~FF" site: eft }
placed { cell: "r_rstcnt[6]~FF" site: eft }
placed { cell: "r_rstcnt[7]~FF" site: eft }
placed { cell: "r_rstcnt[8]~FF" site: eft }
placed { cell: "r_rstcnt[9]~FF" site: eft }
placed { cell: "r_rstcnt[10]~FF" site: eft }
placed { cell: "r_rstcnt[11]~FF" site: eft }
placed { cell: "r_rstcnt[12]~FF" site: eft }
placed { cell: "r_rstcnt[13]~FF" site: eft }
placed { cell: "r_rstcnt[14]~FF" site: eft }
placed { cell: "r_rstcnt[15]~FF" site: eft }
placed { cell: "r_rstcnt[16]~FF" site: eft }
placed { cell: "r_rstcnt[17]~FF" site: eft }
placed { cell: "r_rstcnt[18]~FF" site: eft }
placed { cell: "udp_state/r_cnt_wait[0]~FF" site: eft }
placed { cell: "w_i2c_start~FF" site: eft }
placed { cell: "w_pkt_start~FF" site: eft }
placed { cell: "udp_state/r_state[2]~FF" site: eft }
placed { cell: "w_tx_start~FF" site: eft }
placed { cell: "udp_state/r_state[1]~FF" site: eft }
placed { cell: "udp_state/r_tx_end[0]~FF" site: eft }
placed { cell: "udp_state/r_state[0]~FF" site: eft }
placed { cell: "udp_state/r_cnt_wait[1]~FF" site: eft }
placed { cell: "udp_state/r_cnt_wait[2]~FF" site: eft }
placed { cell: "udp_state/r_cnt_wait[3]~FF" site: eft }
placed { cell: "udp_state/r_cnt_wait[4]~FF" site: eft }
placed { cell: "udp_state/r_cnt_wait[5]~FF" site: eft }
placed { cell: "udp_state/r_cnt_wait[6]~FF" site: eft }
placed { cell: "udp_state/r_cnt_wait[7]~FF" site: eft }
placed { cell: "udp_state/r_cnt_wait[8]~FF" site: eft }
placed { cell: "udp_state/r_cnt_wait[9]~FF" site: eft }
placed { cell: "udp_state/r_cnt_wait[10]~FF" site: eft }
placed { cell: "udp_state/r_cnt_wait[11]~FF" site: eft }
placed { cell: "udp_state/r_cnt_wait[12]~FF" site: eft }
placed { cell: "udp_state/r_cnt_wait[13]~FF" site: eft }
placed { cell: "udp_state/r_cnt_wait[14]~FF" site: eft }
placed { cell: "udp_state/r_cnt_wait[15]~FF" site: eft }
placed { cell: "udp_state/r_cnt_wait[16]~FF" site: eft }
placed { cell: "udp_state/r_cnt_wait[17]~FF" site: eft }
placed { cell: "udp_state/r_cnt_wait[18]~FF" site: eft }
placed { cell: "udp_state/r_cnt_wait[19]~FF" site: eft }
placed { cell: "udp_state/r_cnt_wait[20]~FF" site: eft }
placed { cell: "udp_state/r_cnt_wait[21]~FF" site: eft }
placed { cell: "udp_state/r_cnt_wait[22]~FF" site: eft }
placed { cell: "udp_state/r_cnt_wait[23]~FF" site: eft }
placed { cell: "udp_state/r_cnt_wait[24]~FF" site: eft }
placed { cell: "udp_state/r_cnt_wait[25]~FF" site: eft }
placed { cell: "udp_state/r_cnt_wait[26]~FF" site: eft }
placed { cell: "udp_state/r_cnt_wait[27]~FF" site: eft }
placed { cell: "udp_state/r_tx_end[1]~FF" site: eft }
placed { cell: "udp_state/r_tx_end[2]~FF" site: eft }
placed { cell: "udp_state/r_tx_end[3]~FF" site: eft }
placed { cell: "udp_i2c_cnt/r_mst_read~FF" site: eft }
placed { cell: "w_data_tmp_dec[0]~FF" site: eft }
placed { cell: "w_i2c_end~FF" site: eft }
placed { cell: "udp_i2c_cnt/r_state[0]~FF" site: eft }
placed { cell: "udp_i2c_cnt/r_odata[7]~FF" site: eft }
placed { cell: "udp_i2c_cnt/r_odata[8]~FF" site: efm }
placed { cell: "udp_i2c_cnt/r_odata[9]~FF" site: eft }
placed { cell: "udp_i2c_cnt/r_odata[10]~FF" site: efm }
placed { cell: "udp_i2c_cnt/r_odata[11]~FF" site: eft }
placed { cell: "udp_i2c_cnt/r_odata[12]~FF" site: eft }
placed { cell: "udp_i2c_cnt/r_odata[13]~FF" site: eft }
placed { cell: "udp_i2c_cnt/r_odata[14]~FF" site: eft }
placed { cell: "udp_i2c_cnt/r_odata[15]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[0]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MIDR[0]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/mbcr_write0[0]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/uc_wr_data0[0]~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/xfer_complete1~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/xfer_complete2~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/uc_rd_data0[0]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[0]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/data_cnt[0]~FF" site: eft }
placed { cell: "udp_i2c_cnt/mst_data_out[0]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/soft_rst_reg[0]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data1~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data2~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data3~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data4~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/read_p~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_0~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_1~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_int~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_spike_cnt[0]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_next_p1~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_0~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_1~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_int~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[0]~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_int_p1~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_int_p1~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mstaS0~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mstaS1~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStart~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStart1~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStartS0~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStop~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStopS0~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/master~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaOutMaster~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[0]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[0]~FF" site: efm }
placed { cell: "MST_SDA_OUT~FF" site: eft }
placed { cell: "MST_SCL_OUT~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaOutSlave~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[0]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/wait_uc~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[1]~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[0]~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[0]~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detect_start_pulse~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[0]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/uc_wr_data_p1~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[2]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[1]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[0]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[0]~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[1]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/arb_lost~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBSR[7]~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbcr_wr1~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbcr_wr2~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/rep_start~FF" site: efm }
placed { cell: "udp_i2c_cnt/i2c_busy~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbbS0~FF" site: efm }
placed { cell: "udp_i2c_cnt/i2c_arb_lost~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[0]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/msta~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_spike_cnt[1]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[1]~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[2]~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[3]~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[4]~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[5]~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[6]~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[7]~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[1]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[2]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[3]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[4]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[5]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[6]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[7]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[8]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[9]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[10]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[1]~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[2]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[3]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[1]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[2]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[3]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[4]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[5]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[6]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[7]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[8]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[9]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[10]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[2]~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[3]~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[4]~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[5]~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[6]~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[7]~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[1]~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[2]~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[3]~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[1]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[2]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[3]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[4]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[5]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[6]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[7]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[3]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[4]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[5]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[6]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[7]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[1]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[2]~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[3]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[4]~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[5]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[6]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[7]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[1]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[2]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[3]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MIDR[7]~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[2]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[3]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[4]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[5]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/mbcr_write0[1]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/uc_wr_data0[1]~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/uc_rd_data0[1]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[1]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[2]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[3]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[4]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[5]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[6]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[7]~FF" site: eft }
placed { cell: "udp_i2c_cnt/mst_data_out[1]~FF" site: eft }
placed { cell: "udp_i2c_cnt/mst_data_out[2]~FF" site: efm }
placed { cell: "udp_i2c_cnt/mst_data_out[3]~FF" site: efm }
placed { cell: "udp_i2c_cnt/mst_data_out[4]~FF" site: efm }
placed { cell: "udp_i2c_cnt/mst_data_out[5]~FF" site: eft }
placed { cell: "udp_i2c_cnt/mst_data_out[6]~FF" site: eft }
placed { cell: "udp_i2c_cnt/mst_data_out[7]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/i2c_slave_addr0[1]~FF" site: efm }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/soft_rst_reg[1]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/soft_rst_reg[2]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/soft_rst_reg[3]~FF" site: eft }
placed { cell: "w_data_tmp_dec[1]~FF" site: eft }
placed { cell: "w_data_tmp_dec[2]~FF" site: eft }
placed { cell: "w_data_tmp_dec[3]~FF" site: efm }
placed { cell: "w_data_tmp_dec[4]~FF" site: eft }
placed { cell: "w_data_tmp_dec[8]~FF" site: efm }
placed { cell: "w_data_tmp_dec[9]~FF" site: efm }
placed { cell: "w_data_tmp_dec[10]~FF" site: efm }
placed { cell: "w_data_tmp_dec[11]~FF" site: eft }
placed { cell: "w_data_tmp_dec[12]~FF" site: eft }
placed { cell: "w_data_tmp_dec[13]~FF" site: eft }
placed { cell: "w_data_tmp_dec[14]~FF" site: eft }
placed { cell: "udp_i2c_cnt/r_state[1]~FF" site: eft }
placed { cell: "udp_i2c_cnt/r_state[2]~FF" site: eft }
placed { cell: "udp_tx/r_flg~FF" site: efm }
placed { cell: "w_wen~FF" site: efm }
placed { cell: "udp_tx/r_crcflg~FF" site: efm }
placed { cell: "udp_tx/r_cnt_wfifo[0]~FF" site: efm }
placed { cell: "w_packet[0]~FF" site: eft }
placed { cell: "udp_tx/r_pkt_end~FF" site: efm }
placed { cell: "udp_tx/r_ident[0]~FF" site: eft }
placed { cell: "udp_tx/r_pkt_end_tx0~FF" site: efm }
placed { cell: "udp_tx/r_pkt_end_tx1~FF" site: eft }
placed { cell: "udp_tx/r_pkt_end_tx2~FF" site: eft }
placed { cell: "w_pkt_end~FF" site: eft }
placed { cell: "udp_tx/r_cnt_wfifo[1]~FF" site: efm }
placed { cell: "udp_tx/r_cnt_wfifo[2]~FF" site: efm }
placed { cell: "udp_tx/r_cnt_wfifo[3]~FF" site: efm }
placed { cell: "udp_tx/r_cnt_wfifo[4]~FF" site: efm }
placed { cell: "udp_tx/r_cnt_wfifo[5]~FF" site: efm }
placed { cell: "udp_tx/r_cnt_wfifo[6]~FF" site: efm }
placed { cell: "w_packet[1]~FF" site: eft }
placed { cell: "w_packet[2]~FF" site: eft }
placed { cell: "w_packet[3]~FF" site: eft }
placed { cell: "w_packet[4]~FF" site: eft }
placed { cell: "w_packet[5]~FF" site: eft }
placed { cell: "w_packet[6]~FF" site: eft }
placed { cell: "w_packet[7]~FF" site: eft }
placed { cell: "udp_tx/w_crc[0]~FF" site: eft }
placed { cell: "udp_tx/w_crc[1]~FF" site: eft }
placed { cell: "udp_tx/w_crc[2]~FF" site: efm }
placed { cell: "udp_tx/w_crc[3]~FF" site: eft }
placed { cell: "udp_tx/w_crc[4]~FF" site: eft }
placed { cell: "udp_tx/w_crc[5]~FF" site: eft }
placed { cell: "udp_tx/w_crc[6]~FF" site: eft }
placed { cell: "udp_tx/w_crc[7]~FF" site: eft }
placed { cell: "udp_tx/w_crc[8]~FF" site: eft }
placed { cell: "udp_tx/w_crc[9]~FF" site: eft }
placed { cell: "udp_tx/w_crc[10]~FF" site: eft }
placed { cell: "udp_tx/w_crc[11]~FF" site: eft }
placed { cell: "udp_tx/w_crc[12]~FF" site: eft }
placed { cell: "udp_tx/w_crc[13]~FF" site: eft }
placed { cell: "udp_tx/w_crc[14]~FF" site: eft }
placed { cell: "udp_tx/w_crc[15]~FF" site: eft }
placed { cell: "udp_tx/w_crc[16]~FF" site: eft }
placed { cell: "udp_tx/w_crc[17]~FF" site: eft }
placed { cell: "udp_tx/w_crc[18]~FF" site: efm }
placed { cell: "udp_tx/w_crc[19]~FF" site: eft }
placed { cell: "udp_tx/w_crc[20]~FF" site: eft }
placed { cell: "udp_tx/w_crc[21]~FF" site: eft }
placed { cell: "udp_tx/w_crc[22]~FF" site: eft }
placed { cell: "udp_tx/w_crc[23]~FF" site: eft }
placed { cell: "udp_tx/w_crc[24]~FF" site: eft }
placed { cell: "udp_tx/w_crc[25]~FF" site: eft }
placed { cell: "udp_tx/w_crc[26]~FF" site: efm }
placed { cell: "udp_tx/w_crc[27]~FF" site: eft }
placed { cell: "udp_tx/w_crc[28]~FF" site: eft }
placed { cell: "udp_tx/w_crc[29]~FF" site: eft }
placed { cell: "udp_tx/w_crc[30]~FF" site: eft }
placed { cell: "udp_tx/w_crc[31]~FF" site: eft }
placed { cell: "udp_tx/r_ident[1]~FF" site: eft }
placed { cell: "udp_tx/r_ident[2]~FF" site: eft }
placed { cell: "udp_tx/r_ident[3]~FF" site: eft }
placed { cell: "udp_tx/r_ident[4]~FF" site: eft }
placed { cell: "udp_tx/r_ident[5]~FF" site: eft }
placed { cell: "udp_tx/r_ident[6]~FF" site: eft }
placed { cell: "udp_tx/r_ident[7]~FF" site: eft }
placed { cell: "udp_tx/r_ident[8]~FF" site: eft }
placed { cell: "udp_tx/r_ident[9]~FF" site: eft }
placed { cell: "udp_tx/r_ident[10]~FF" site: eft }
placed { cell: "udp_tx/r_ident[11]~FF" site: eft }
placed { cell: "udp_tx/r_ident[12]~FF" site: eft }
placed { cell: "udp_tx/r_ident[13]~FF" site: eft }
placed { cell: "udp_tx/r_ident[14]~FF" site: eft }
placed { cell: "udp_tx/r_ident[15]~FF" site: eft }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.rd_rst[0]~FF" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.wr_rst[0]~FF" site: efm }
placed { cell: "udp_gmii_fifo/empty_o~FF" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[0]~FF" site: eft }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[0]~FF" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[0]~FF" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[1]~FF" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[2]~FF" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[3]~FF" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[4]~FF" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[5]~FF" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[6]~FF" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[1]~FF" site: eft }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[2]~FF" site: eft }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[3]~FF" site: eft }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[4]~FF" site: eft }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[5]~FF" site: eft }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[6]~FF" site: eft }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[1]~FF" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[2]~FF" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[3]~FF" site: eft }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FF" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF" site: eft }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" site: eft }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" site: eft }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" site: eft }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" site: eft }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" site: eft }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" site: efm }
placed { cell: "la0_probe1[2]~FF" site: efm }
placed { cell: "la0_probe1[1]~FF" site: efm }
placed { cell: "TXEN_0~FF" site: efm }
placed { cell: "FIFO_REN_0~FF" site: efm }
placed { cell: "udp_gmii_tx/r_pcnt[0]~FF" site: eft }
placed { cell: "udp_gmii_tx/r_bcnt[0]~FF" site: efm }
placed { cell: "w_tx_end~FF" site: efm }
placed { cell: "udp_gmii_tx/r_tx_start[0]~FF" site: eft }
placed { cell: "la0_probe1[0]~FF" site: efm }
placed { cell: "TXD_0[4]~FF" site: efm }
placed { cell: "udp_gmii_tx/r_pcnt[1]~FF" site: eft }
placed { cell: "udp_gmii_tx/r_pcnt[2]~FF" site: eft }
placed { cell: "udp_gmii_tx/r_pcnt[3]~FF" site: eft }
placed { cell: "udp_gmii_tx/r_bcnt[1]~FF" site: efm }
placed { cell: "udp_gmii_tx/r_bcnt[2]~FF" site: efm }
placed { cell: "udp_gmii_tx/r_bcnt[3]~FF" site: efm }
placed { cell: "udp_gmii_tx/r_bcnt[4]~FF" site: efm }
placed { cell: "udp_gmii_tx/r_bcnt[5]~FF" site: efm }
placed { cell: "udp_gmii_tx/r_bcnt[6]~FF" site: efm }
placed { cell: "udp_gmii_tx/r_tx_start[1]~FF" site: eft }
placed { cell: "udp_gmii_tx/r_tx_start[2]~FF" site: efm }
placed { cell: "udp_gmii_tx/r_tx_start[3]~FF" site: efm }
placed { cell: "TXD_0[5]~FF" site: efm }
placed { cell: "TXD_0[6]~FF" site: efm }
placed { cell: "TXD_0[7]~FF" site: efm }
placed { cell: "TXD_0[0]~FF" site: efm }
placed { cell: "TXD_0[1]~FF" site: efm }
placed { cell: "TXD_0[2]~FF" site: efm }
placed { cell: "TXD_0[3]~FF" site: efm }
placed { cell: "r_tclk_0[1]~FF" site: eft }
placed { cell: "r_tclk_0[2]~FF" site: eft }
placed { cell: "r_tclk_0[3]~FF" site: eft }
placed { cell: "r_tclk_0[4]~FF" site: eft }
placed { cell: "r_tclk_0[5]~FF" site: eft }
placed { cell: "r_tclk_0[6]~FF" site: eft }
placed { cell: "r_tclk_0[7]~FF" site: eft }
placed { cell: "r_tclk_0[8]~FF" site: eft }
placed { cell: "r_tclk_0[9]~FF" site: eft }
placed { cell: "r_tclk_0[10]~FF" site: eft }
placed { cell: "r_tclk_0[11]~FF" site: eft }
placed { cell: "r_tclk_0[12]~FF" site: eft }
placed { cell: "r_tclk_0[13]~FF" site: eft }
placed { cell: "r_tclk_0[14]~FF" site: eft }
placed { cell: "r_tclk_0[15]~FF" site: eft }
placed { cell: "r_tclk_0[16]~FF" site: eft }
placed { cell: "r_tclk_0[17]~FF" site: eft }
placed { cell: "r_tclk_0[18]~FF" site: eft }
placed { cell: "r_tclk_0[19]~FF" site: eft }
placed { cell: "r_tclk_0[20]~FF" site: eft }
placed { cell: "r_tclk_0[21]~FF" site: eft }
placed { cell: "r_tclk_0[22]~FF" site: eft }
placed { cell: "r_tclk_0[23]~FF" site: eft }
placed { cell: "r_tclk_0[24]~FF" site: eft }
placed { cell: "r_tclk_0[25]~FF" site: eft }
placed { cell: "r_tclk_0[26]~FF" site: eft }
placed { cell: "LED[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_run_trig~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_stop_trig~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_window_depth[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_soft_reset_in~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/opcode[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/bit_count[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[0]~FF" site: efm }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/module_state[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_resetn_p1~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_resetn~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk2.la_capture_mask[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[16]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[17]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[23]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[25]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[26]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[27]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[28]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[29]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[30]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[31]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[32]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[33]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[34]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[35]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[36]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[37]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[38]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[39]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[40]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[41]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[42]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[43]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[44]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[45]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[46]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[47]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[48]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[49]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[50]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[51]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[52]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[53]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[54]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[55]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[56]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[57]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[58]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[59]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[60]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[61]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[62]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[63]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[64]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[65]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[66]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[67]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[68]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[69]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[70]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[71]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[72]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[73]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[74]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[75]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[76]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[77]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[78]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[79]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[80]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[81]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[82]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[83]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[84]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[85]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[86]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[87]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[88]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[89]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[90]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[91]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[92]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[93]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[94]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[95]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[96]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[97]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[98]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[99]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[100]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[101]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[102]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[103]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[104]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[105]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[106]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[107]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[108]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[109]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[110]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[111]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[112]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[113]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[114]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[115]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[116]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[117]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[118]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[119]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[120]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[121]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[122]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[123]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[124]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[125]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[126]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[127]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[128]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[129]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[130]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[131]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[132]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[133]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[134]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[135]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[136]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[137]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[138]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[139]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[140]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[141]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[142]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[143]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[144]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[145]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[146]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[147]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[148]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[149]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[150]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[151]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[152]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[153]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[154]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[155]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[156]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[157]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[158]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[159]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[160]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[161]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[162]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[163]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[164]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[165]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[166]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[167]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[168]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[169]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[170]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[171]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[172]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[173]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[174]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[175]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[176]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[177]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[178]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[179]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[180]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[181]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[182]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[183]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[184]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[185]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[186]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[187]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[188]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[189]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[190]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[191]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[192]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[193]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[194]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[195]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[196]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[197]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[198]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[199]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[200]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[201]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[202]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[203]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[204]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[205]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[206]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[207]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[208]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[209]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[210]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[211]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[212]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[213]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[214]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[215]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[216]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[217]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[218]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[219]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[220]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[221]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[222]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[223]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[224]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[225]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[226]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[227]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[228]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[229]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[230]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[231]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[232]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[233]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[234]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[235]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[236]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[237]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[238]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[239]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[240]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[241]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[242]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[243]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[244]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[245]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_mask[246]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[247]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[248]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[249]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[250]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[251]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[252]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[253]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[254]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[255]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[10]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_num_trigger[11]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_num_trigger[12]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_num_trigger[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[15]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_num_trigger[16]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_window_depth[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_window_depth[2]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_window_depth[3]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_window_depth[4]~FF" site: efm }
placed { cell: "edb_top_inst/la0/address_counter[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[19]~FF" site: efm }
placed { cell: "edb_top_inst/la0/address_counter[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[25]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[26]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[27]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[28]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[29]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[30]~FF" site: eft }
placed { cell: "edb_top_inst/la0/opcode[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/opcode[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/opcode[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/bit_count[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/bit_count[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/bit_count[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/bit_count[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/bit_count[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[9]~FF" site: efm }
placed { cell: "edb_top_inst/la0/word_count[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[11]~FF" site: efm }
placed { cell: "edb_top_inst/la0/word_count[12]~FF" site: efm }
placed { cell: "edb_top_inst/la0/word_count[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[14]~FF" site: efm }
placed { cell: "edb_top_inst/la0/word_count[15]~FF" site: efm }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" site: efm }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" site: efm }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" site: efm }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" site: efm }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" site: efm }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" site: efm }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" site: efm }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" site: efm }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" site: efm }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" site: efm }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" site: efm }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" site: efm }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" site: eft }
placed { cell: "edb_top_inst/la0/module_state[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/module_state[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/module_state[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[11]~FF" site: efm }
placed { cell: "edb_top_inst/la0/crc_data_out[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[16]~FF" site: efm }
placed { cell: "edb_top_inst/la0/crc_data_out[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[25]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[26]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[27]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[28]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[29]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[30]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[31]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[2]~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[3]~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[4]~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[5]~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[6]~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[7]~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[2]~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.cap_probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[2]~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[3]~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[2]~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[3]~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.cap_probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[2]~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[2]~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk2.la_capture_mask[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk2.la_capture_mask[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.cap_probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.enable~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" site: efm }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" site: efm }
placed { cell: "edb_top_inst/la0/tu_trigger~FF" site: eft }
placed { cell: "edb_top_inst/la0/capture_enable~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1~FF" site: efm }
placed { cell: "edb_top_inst/la0/biu_ready~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[26]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[27]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[28]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[29]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[30]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[4]~FF" site: efm }
placed { cell: "edb_top_inst/la0/data_from_biu[5]~FF" site: efm }
placed { cell: "edb_top_inst/la0/data_from_biu[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[7]~FF" site: efm }
placed { cell: "edb_top_inst/la0/data_from_biu[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[9]~FF" site: efm }
placed { cell: "edb_top_inst/la0/data_from_biu[10]~FF" site: efm }
placed { cell: "edb_top_inst/la0/data_from_biu[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[12]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_sample_cnt[12]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_sample_cnt[13]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_sample_cnt[14]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_sample_cnt[15]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_sample_cnt[16]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n111~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n160~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n209~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n258~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n307~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n356~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n405~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[12]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[13]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[14]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[15]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[16]~FF" site: efm }
placed { cell: "edb_top_inst/la0/internal_register_select[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[4]~FF" site: efm }
placed { cell: "edb_top_inst/la0/internal_register_select[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[8]~FF" site: efm }
placed { cell: "edb_top_inst/la0/internal_register_select[9]~FF" site: efm }
placed { cell: "edb_top_inst/la0/internal_register_select[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" site: efm }
placed { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" site: efm }
placed { cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[0]~FF" site: eft }
placed { cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" site: eft }
placed { cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" site: eft }
placed { cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[1]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[2]~FF" site: efm }
placed { cell: "edb_top_inst/edb_user_dr[3]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[4]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[5]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[6]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[7]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[8]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[9]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[10]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[11]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[12]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[13]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[14]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[15]~FF" site: efm }
placed { cell: "edb_top_inst/edb_user_dr[16]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[17]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[18]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[19]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[20]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[21]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[22]~FF" site: efm }
placed { cell: "edb_top_inst/edb_user_dr[23]~FF" site: efm }
placed { cell: "edb_top_inst/edb_user_dr[24]~FF" site: efm }
placed { cell: "edb_top_inst/edb_user_dr[25]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[26]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[27]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[28]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[29]~FF" site: efm }
placed { cell: "edb_top_inst/edb_user_dr[30]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[31]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[32]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[33]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[34]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[35]~FF" site: efm }
placed { cell: "edb_top_inst/edb_user_dr[36]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[37]~FF" site: efm }
placed { cell: "edb_top_inst/edb_user_dr[38]~FF" site: efm }
placed { cell: "edb_top_inst/edb_user_dr[39]~FF" site: efm }
placed { cell: "edb_top_inst/edb_user_dr[40]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[41]~FF" site: efm }
placed { cell: "edb_top_inst/edb_user_dr[42]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[43]~FF" site: efm }
placed { cell: "edb_top_inst/edb_user_dr[44]~FF" site: efm }
placed { cell: "edb_top_inst/edb_user_dr[45]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[46]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[47]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[48]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[49]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[50]~FF" site: efm }
placed { cell: "edb_top_inst/edb_user_dr[51]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[52]~FF" site: efm }
placed { cell: "edb_top_inst/edb_user_dr[53]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[54]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[55]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[56]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[57]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[58]~FF" site: efm }
placed { cell: "edb_top_inst/edb_user_dr[59]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[60]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[61]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[62]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[63]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[64]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[65]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[66]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[67]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[68]~FF" site: efm }
placed { cell: "edb_top_inst/edb_user_dr[69]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[70]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[71]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[72]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[73]~FF" site: efm }
placed { cell: "edb_top_inst/edb_user_dr[74]~FF" site: efm }
placed { cell: "edb_top_inst/edb_user_dr[75]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[76]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[77]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[78]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[79]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[80]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[81]~FF" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[4]~FF_frt_15" site: eft }
placed { cell: "udp_i2c_cnt/r_odata[12]~FF_frt_14" site: eft }
placed { cell: "w_data_tmp_dec[8]~FF_frt_13" site: eft }
placed { cell: "w_data_tmp_dec[1]~FF_frt_12" site: eft }
placed { cell: "udp_tx/r_cnt_wfifo[1]~FF_frt_11" site: efm }
placed { cell: "udp_tx/r_ident[2]~FF_frt_10" site: eft }
placed { cell: "udp_tx/r_ident[0]~FF_frt_9" site: eft }
placed { cell: "udp_tx/r_ident[3]~FF_frt_8" site: eft }
placed { cell: "udp_tx/r_ident[1]~FF_frt_7" site: eft }
placed { cell: "udp_tx/r_ident[4]~FF_frt_6" site: eft }
placed { cell: "udp_tx/r_ident[8]~FF_frt_5" site: eft }
placed { cell: "udp_tx/r_ident[9]~FF_frt_4" site: eft }
placed { cell: "udp_tx/r_ident[11]~FF_frt_3" site: eft }
placed { cell: "udp_tx/r_ident[0]~FF_frt_2" site: eft }
placed { cell: "udp_tx/r_ident[2]~FF_frt_1" site: eft }
placed { cell: "udp_tx/r_ident[6]~FF_frt_0" site: eft }
placed { cell: "ARSTN" site: io }
placed { cell: "PHYRSTN" site: io }
placed { cell: "PLL_LOCK" site: io }
placed { cell: "LED[7]" site: io }
placed { cell: "LED[6]" site: io }
placed { cell: "LED[5]" site: io }
placed { cell: "LED[4]" site: io }
placed { cell: "LED[3]" site: io }
placed { cell: "LED[2]" site: io }
placed { cell: "RCLK_0" site: io }
placed { cell: "PLL_RCLK_0" site: io }
placed { cell: "PLL_RCLK_0_90" site: io }
placed { cell: "I2C_CLK" site: io }
placed { cell: "RSTN_0" site: io }
placed { cell: "MST_SCL_IN" site: io }
placed { cell: "MST_SDA_IN" site: io }
placed { cell: "MST_SCL_OUT" site: io }
placed { cell: "MST_SDA_OUT" site: io }
placed { cell: "MST_SCL_OE" site: io }
placed { cell: "MST_SDA_OE" site: io }
placed { cell: "jtag_inst1_CAPTURE" site: io }
placed { cell: "jtag_inst1_RESET" site: io }
placed { cell: "jtag_inst1_SEL" site: io }
placed { cell: "jtag_inst1_SHIFT" site: io }
placed { cell: "jtag_inst1_TCK" site: io }
placed { cell: "jtag_inst1_TDI" site: io }
placed { cell: "jtag_inst1_UPDATE" site: io }
placed { cell: "jtag_inst1_TDO" site: io }
placed { cell: "LUT__10024" site: efm }
placed { cell: "add_64/i1" site: eft }
placed { cell: "udp_tx/add_256/i1" site: eft }
placed { cell: "udp_tx/add_3138/i1" site: eft }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i7" site: eft }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i6" site: eft }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i5" site: eft }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i4" site: eft }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i3" site: eft }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i2" site: eft }
placed { cell: "udp_tx/add_3138/i6" site: eft }
placed { cell: "udp_tx/add_3138/i5" site: eft }
placed { cell: "udp_tx/add_3138/i4" site: eft }
placed { cell: "udp_tx/add_3138/i3" site: eft }
placed { cell: "udp_tx/add_3138/i2" site: eft }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/add_86/i1" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i1" site: eft }
placed { cell: "add_64/i18" site: eft }
placed { cell: "add_64/i17" site: eft }
placed { cell: "add_64/i16" site: eft }
placed { cell: "add_64/i15" site: eft }
placed { cell: "add_64/i14" site: eft }
placed { cell: "add_64/i13" site: eft }
placed { cell: "add_64/i12" site: eft }
placed { cell: "add_64/i11" site: eft }
placed { cell: "add_64/i10" site: eft }
placed { cell: "add_64/i9" site: eft }
placed { cell: "add_64/i8" site: eft }
placed { cell: "add_64/i7" site: eft }
placed { cell: "add_64/i6" site: eft }
placed { cell: "add_64/i5" site: eft }
placed { cell: "add_64/i4" site: eft }
placed { cell: "add_64/i3" site: eft }
placed { cell: "add_64/i2" site: eft }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_2" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" site: memory }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i8_2" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i9_2" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i10_2" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i11_2" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i12_2" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i8_2" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i9_2" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i10_2" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i11_2" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i12_2" site: efm }
placed { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2" site: efm }
placed { cell: "edb_top_inst/LUT__3547" site: efm }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c02" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_2" site: efm }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_2" site: efm }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_2" site: efm }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_2" site: efm }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_2" site: efm }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_2" site: efm }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_2" site: efm }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_2" site: efm }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_2" site: efm }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_2" site: efm }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_2" site: efm }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_2" site: efm }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b032" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0302" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03b12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0b12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c012" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0c12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0d12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0e12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0f12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0g12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0h12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0i12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0j12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0k12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0l1" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0312" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03c12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03d12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03e12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03f12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03g12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03h12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03i12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03j12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03k12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03l1" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b32" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b02" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3b12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030b12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03012" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030c12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030d12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030e12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030f12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030g12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030h12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030i12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030j12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030k12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030l1" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b312" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3c12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3d12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3e12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3f12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3g12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3h12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3i12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3j12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3k12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3l1" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3032" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b302" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303b12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0b12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b012" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0c12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0d12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0e12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0f12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0g12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0h12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0i12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0j12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0k12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0l1" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30312" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303c12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303d12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303e12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303f12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303g12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303h12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303i12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303j12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303k12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303l1" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c32" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3b12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30b12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3012" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30c12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30d12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30e12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30f12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30g12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30h12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30i12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30j12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30k12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30l1" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c312" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3c12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3d12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3e12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3f12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3g12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3h12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3i12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3j12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3k12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3l1" site: memory }
placed { cell: "edb_top_inst/LUT__3548" site: eft }
placed { cell: "edb_top_inst/LUT__3549" site: eft }
placed { cell: "edb_top_inst/LUT__3550" site: eft }
placed { cell: "edb_top_inst/LUT__3551" site: eft }
placed { cell: "edb_top_inst/LUT__3552" site: eft }
placed { cell: "edb_top_inst/LUT__3553" site: eft }
placed { cell: "edb_top_inst/LUT__3554" site: efm }
placed { cell: "edb_top_inst/LUT__3555" site: eft }
placed { cell: "edb_top_inst/LUT__3556" site: eft }
placed { cell: "edb_top_inst/LUT__3557" site: eft }
placed { cell: "edb_top_inst/LUT__3558" site: eft }
placed { cell: "edb_top_inst/LUT__3559" site: eft }
placed { cell: "edb_top_inst/LUT__3560" site: efm }
placed { cell: "edb_top_inst/LUT__3561" site: efm }
placed { cell: "edb_top_inst/LUT__3562" site: eft }
placed { cell: "edb_top_inst/LUT__3563" site: eft }
placed { cell: "edb_top_inst/LUT__3564" site: eft }
placed { cell: "edb_top_inst/LUT__3565" site: efm }
placed { cell: "edb_top_inst/LUT__3566" site: eft }
placed { cell: "edb_top_inst/LUT__3567" site: eft }
placed { cell: "edb_top_inst/LUT__3568" site: eft }
placed { cell: "edb_top_inst/LUT__3569" site: eft }
placed { cell: "edb_top_inst/LUT__3570" site: eft }
placed { cell: "edb_top_inst/LUT__3571" site: eft }
placed { cell: "edb_top_inst/LUT__3572" site: eft }
placed { cell: "edb_top_inst/LUT__3573" site: eft }
placed { cell: "edb_top_inst/LUT__3574" site: eft }
placed { cell: "edb_top_inst/LUT__3575" site: eft }
placed { cell: "edb_top_inst/LUT__3576" site: eft }
placed { cell: "edb_top_inst/LUT__3577" site: eft }
placed { cell: "edb_top_inst/LUT__3578" site: eft }
placed { cell: "edb_top_inst/LUT__3580" site: eft }
placed { cell: "edb_top_inst/LUT__3581" site: eft }
placed { cell: "edb_top_inst/LUT__3582" site: eft }
placed { cell: "edb_top_inst/LUT__3583" site: efm }
placed { cell: "edb_top_inst/LUT__3584" site: eft }
placed { cell: "edb_top_inst/LUT__3585" site: eft }
placed { cell: "edb_top_inst/LUT__3586" site: eft }
placed { cell: "edb_top_inst/LUT__3587" site: eft }
placed { cell: "edb_top_inst/LUT__3588" site: eft }
placed { cell: "edb_top_inst/LUT__3589" site: efm }
placed { cell: "edb_top_inst/LUT__3590" site: eft }
placed { cell: "edb_top_inst/LUT__3591" site: efm }
placed { cell: "edb_top_inst/LUT__3592" site: eft }
placed { cell: "edb_top_inst/LUT__3593" site: eft }
placed { cell: "edb_top_inst/LUT__3596" site: efm }
placed { cell: "edb_top_inst/LUT__3597" site: efm }
placed { cell: "edb_top_inst/LUT__3598" site: eft }
placed { cell: "edb_top_inst/LUT__3599" site: eft }
placed { cell: "edb_top_inst/LUT__3600" site: eft }
placed { cell: "edb_top_inst/LUT__3602" site: eft }
placed { cell: "edb_top_inst/LUT__3603" site: eft }
placed { cell: "edb_top_inst/LUT__3604" site: eft }
placed { cell: "edb_top_inst/LUT__3605" site: eft }
placed { cell: "edb_top_inst/LUT__3606" site: eft }
placed { cell: "edb_top_inst/LUT__3608" site: eft }
placed { cell: "edb_top_inst/LUT__3609" site: eft }
placed { cell: "edb_top_inst/LUT__3610" site: efm }
placed { cell: "edb_top_inst/LUT__3611" site: eft }
placed { cell: "edb_top_inst/LUT__3612" site: efm }
placed { cell: "edb_top_inst/LUT__3613" site: eft }
placed { cell: "edb_top_inst/LUT__3614" site: efm }
placed { cell: "edb_top_inst/LUT__3615" site: eft }
placed { cell: "edb_top_inst/LUT__3616" site: eft }
placed { cell: "edb_top_inst/LUT__3617" site: eft }
placed { cell: "edb_top_inst/LUT__3618" site: eft }
placed { cell: "edb_top_inst/LUT__3619" site: eft }
placed { cell: "edb_top_inst/LUT__3620" site: eft }
placed { cell: "edb_top_inst/LUT__3621" site: efm }
placed { cell: "edb_top_inst/LUT__3622" site: eft }
placed { cell: "edb_top_inst/LUT__3623" site: eft }
placed { cell: "edb_top_inst/LUT__3624" site: eft }
placed { cell: "edb_top_inst/LUT__3625" site: eft }
placed { cell: "edb_top_inst/LUT__3626" site: eft }
placed { cell: "edb_top_inst/LUT__3627" site: eft }
placed { cell: "edb_top_inst/LUT__3628" site: eft }
placed { cell: "edb_top_inst/LUT__3629" site: efm }
placed { cell: "edb_top_inst/LUT__3630" site: efm }
placed { cell: "edb_top_inst/LUT__3631" site: efm }
placed { cell: "edb_top_inst/LUT__3632" site: efm }
placed { cell: "edb_top_inst/LUT__3633" site: efm }
placed { cell: "edb_top_inst/LUT__3634" site: eft }
placed { cell: "edb_top_inst/LUT__3635" site: eft }
placed { cell: "edb_top_inst/LUT__3636" site: eft }
placed { cell: "edb_top_inst/LUT__3637" site: eft }
placed { cell: "edb_top_inst/LUT__3638" site: eft }
placed { cell: "edb_top_inst/LUT__3639" site: eft }
placed { cell: "edb_top_inst/LUT__3640" site: efm }
placed { cell: "edb_top_inst/LUT__3641" site: eft }
placed { cell: "edb_top_inst/LUT__3643" site: eft }
placed { cell: "edb_top_inst/LUT__3644" site: eft }
placed { cell: "edb_top_inst/LUT__3645" site: efm }
placed { cell: "edb_top_inst/LUT__3646" site: eft }
placed { cell: "edb_top_inst/LUT__3647" site: efm }
placed { cell: "edb_top_inst/LUT__3649" site: eft }
placed { cell: "edb_top_inst/LUT__3650" site: eft }
placed { cell: "edb_top_inst/LUT__3651" site: eft }
placed { cell: "edb_top_inst/LUT__3652" site: eft }
placed { cell: "edb_top_inst/LUT__3653" site: eft }
placed { cell: "edb_top_inst/LUT__3655" site: eft }
placed { cell: "edb_top_inst/LUT__3656" site: eft }
placed { cell: "edb_top_inst/LUT__3657" site: eft }
placed { cell: "edb_top_inst/LUT__3658" site: eft }
placed { cell: "edb_top_inst/LUT__3659" site: eft }
placed { cell: "edb_top_inst/LUT__3660" site: eft }
placed { cell: "edb_top_inst/LUT__3661" site: eft }
placed { cell: "edb_top_inst/LUT__3662" site: efm }
placed { cell: "edb_top_inst/LUT__3663" site: eft }
placed { cell: "edb_top_inst/LUT__3664" site: eft }
placed { cell: "edb_top_inst/LUT__3665" site: eft }
placed { cell: "edb_top_inst/LUT__3666" site: eft }
placed { cell: "edb_top_inst/LUT__3667" site: eft }
placed { cell: "edb_top_inst/LUT__3668" site: eft }
placed { cell: "edb_top_inst/LUT__3669" site: eft }
placed { cell: "edb_top_inst/LUT__3670" site: eft }
placed { cell: "edb_top_inst/LUT__3671" site: eft }
placed { cell: "edb_top_inst/LUT__3672" site: eft }
placed { cell: "edb_top_inst/LUT__3673" site: efm }
placed { cell: "edb_top_inst/LUT__3674" site: eft }
placed { cell: "edb_top_inst/LUT__3675" site: eft }
placed { cell: "edb_top_inst/LUT__3676" site: eft }
placed { cell: "edb_top_inst/LUT__3677" site: eft }
placed { cell: "edb_top_inst/LUT__3678" site: eft }
placed { cell: "edb_top_inst/LUT__3679" site: eft }
placed { cell: "edb_top_inst/LUT__3680" site: eft }
placed { cell: "edb_top_inst/LUT__3681" site: eft }
placed { cell: "edb_top_inst/LUT__3682" site: eft }
placed { cell: "edb_top_inst/LUT__3684" site: eft }
placed { cell: "edb_top_inst/LUT__3685" site: eft }
placed { cell: "edb_top_inst/LUT__3686" site: eft }
placed { cell: "edb_top_inst/LUT__3687" site: eft }
placed { cell: "edb_top_inst/LUT__3688" site: efm }
placed { cell: "edb_top_inst/LUT__3689" site: eft }
placed { cell: "edb_top_inst/LUT__3690" site: eft }
placed { cell: "edb_top_inst/LUT__3691" site: eft }
placed { cell: "edb_top_inst/LUT__3692" site: efm }
placed { cell: "edb_top_inst/LUT__3693" site: efm }
placed { cell: "edb_top_inst/LUT__3694" site: efm }
placed { cell: "edb_top_inst/LUT__3696" site: eft }
placed { cell: "edb_top_inst/LUT__3697" site: eft }
placed { cell: "edb_top_inst/LUT__3698" site: eft }
placed { cell: "edb_top_inst/LUT__3699" site: eft }
placed { cell: "edb_top_inst/LUT__3700" site: eft }
placed { cell: "edb_top_inst/LUT__3701" site: eft }
placed { cell: "edb_top_inst/LUT__3702" site: eft }
placed { cell: "edb_top_inst/LUT__3703" site: eft }
placed { cell: "edb_top_inst/LUT__3704" site: eft }
placed { cell: "edb_top_inst/LUT__3705" site: eft }
placed { cell: "edb_top_inst/LUT__3706" site: eft }
placed { cell: "edb_top_inst/LUT__3707" site: eft }
placed { cell: "edb_top_inst/LUT__3708" site: eft }
placed { cell: "edb_top_inst/LUT__3709" site: eft }
placed { cell: "edb_top_inst/LUT__3710" site: eft }
placed { cell: "edb_top_inst/LUT__3711" site: eft }
placed { cell: "edb_top_inst/LUT__3712" site: eft }
placed { cell: "edb_top_inst/LUT__3713" site: eft }
placed { cell: "edb_top_inst/LUT__3714" site: eft }
placed { cell: "edb_top_inst/LUT__3715" site: eft }
placed { cell: "edb_top_inst/LUT__3716" site: eft }
placed { cell: "edb_top_inst/LUT__3717" site: eft }
placed { cell: "edb_top_inst/LUT__3718" site: eft }
placed { cell: "edb_top_inst/LUT__3719" site: eft }
placed { cell: "edb_top_inst/LUT__3734" site: eft }
placed { cell: "edb_top_inst/LUT__3736" site: eft }
placed { cell: "edb_top_inst/LUT__3738" site: eft }
placed { cell: "edb_top_inst/LUT__3740" site: eft }
placed { cell: "edb_top_inst/LUT__3742" site: eft }
placed { cell: "edb_top_inst/LUT__3744" site: efm }
placed { cell: "edb_top_inst/LUT__3746" site: eft }
placed { cell: "edb_top_inst/LUT__3748" site: eft }
placed { cell: "edb_top_inst/LUT__3750" site: eft }
placed { cell: "edb_top_inst/LUT__3752" site: eft }
placed { cell: "edb_top_inst/LUT__3754" site: eft }
placed { cell: "edb_top_inst/LUT__3756" site: eft }
placed { cell: "edb_top_inst/LUT__3758" site: eft }
placed { cell: "edb_top_inst/LUT__3760" site: eft }
placed { cell: "edb_top_inst/LUT__3762" site: eft }
placed { cell: "edb_top_inst/LUT__3764" site: eft }
placed { cell: "edb_top_inst/LUT__3774" site: eft }
placed { cell: "edb_top_inst/LUT__3776" site: eft }
placed { cell: "edb_top_inst/LUT__3779" site: eft }
placed { cell: "edb_top_inst/LUT__3781" site: efm }
placed { cell: "edb_top_inst/LUT__3784" site: efm }
placed { cell: "edb_top_inst/LUT__3786" site: eft }
placed { cell: "edb_top_inst/LUT__3788" site: eft }
placed { cell: "edb_top_inst/LUT__3790" site: eft }
placed { cell: "edb_top_inst/LUT__3792" site: efm }
placed { cell: "edb_top_inst/LUT__3794" site: efm }
placed { cell: "edb_top_inst/LUT__3796" site: eft }
placed { cell: "edb_top_inst/LUT__3798" site: eft }
placed { cell: "edb_top_inst/LUT__3800" site: eft }
placed { cell: "edb_top_inst/LUT__3801" site: eft }
placed { cell: "edb_top_inst/LUT__3802" site: eft }
placed { cell: "edb_top_inst/LUT__3803" site: eft }
placed { cell: "edb_top_inst/LUT__3804" site: eft }
placed { cell: "edb_top_inst/LUT__3805" site: eft }
placed { cell: "edb_top_inst/LUT__3806" site: eft }
placed { cell: "edb_top_inst/LUT__3807" site: eft }
placed { cell: "edb_top_inst/LUT__3809" site: eft }
placed { cell: "edb_top_inst/LUT__3546" site: efm }
placed { cell: "edb_top_inst/LUT__3810" site: eft }
placed { cell: "edb_top_inst/LUT__3811" site: eft }
placed { cell: "edb_top_inst/LUT__3812" site: efm }
placed { cell: "edb_top_inst/LUT__3813" site: eft }
placed { cell: "edb_top_inst/LUT__3815" site: eft }
placed { cell: "edb_top_inst/LUT__3816" site: eft }
placed { cell: "edb_top_inst/LUT__3817" site: eft }
placed { cell: "edb_top_inst/LUT__3818" site: eft }
placed { cell: "edb_top_inst/LUT__3819" site: efm }
placed { cell: "edb_top_inst/LUT__3820" site: eft }
placed { cell: "edb_top_inst/LUT__3821" site: eft }
placed { cell: "edb_top_inst/LUT__3822" site: eft }
placed { cell: "edb_top_inst/LUT__3826" site: eft }
placed { cell: "edb_top_inst/LUT__3827" site: efm }
placed { cell: "edb_top_inst/LUT__3828" site: efm }
placed { cell: "edb_top_inst/LUT__3829" site: efm }
placed { cell: "edb_top_inst/LUT__3830" site: efm }
placed { cell: "edb_top_inst/LUT__3832" site: eft }
placed { cell: "edb_top_inst/LUT__3833" site: eft }
placed { cell: "edb_top_inst/LUT__3834" site: eft }
placed { cell: "edb_top_inst/LUT__3835" site: eft }
placed { cell: "edb_top_inst/LUT__3837" site: eft }
placed { cell: "edb_top_inst/LUT__3838" site: eft }
placed { cell: "edb_top_inst/LUT__3839" site: eft }
placed { cell: "edb_top_inst/LUT__3840" site: eft }
placed { cell: "edb_top_inst/LUT__3841" site: efm }
placed { cell: "edb_top_inst/LUT__3843" site: eft }
placed { cell: "edb_top_inst/LUT__3844" site: eft }
placed { cell: "edb_top_inst/LUT__3845" site: eft }
placed { cell: "edb_top_inst/LUT__3846" site: eft }
placed { cell: "edb_top_inst/LUT__3847" site: eft }
placed { cell: "edb_top_inst/LUT__3849" site: eft }
placed { cell: "edb_top_inst/LUT__3850" site: efm }
placed { cell: "edb_top_inst/LUT__3851" site: eft }
placed { cell: "edb_top_inst/LUT__3852" site: eft }
placed { cell: "edb_top_inst/LUT__3853" site: eft }
placed { cell: "edb_top_inst/LUT__3855" site: eft }
placed { cell: "edb_top_inst/LUT__3856" site: efm }
placed { cell: "edb_top_inst/LUT__3857" site: efm }
placed { cell: "edb_top_inst/LUT__3858" site: efm }
placed { cell: "edb_top_inst/LUT__3859" site: eft }
placed { cell: "edb_top_inst/LUT__3861" site: eft }
placed { cell: "edb_top_inst/LUT__3862" site: eft }
placed { cell: "edb_top_inst/LUT__3863" site: eft }
placed { cell: "edb_top_inst/LUT__3864" site: eft }
placed { cell: "edb_top_inst/LUT__3865" site: efm }
placed { cell: "edb_top_inst/LUT__3867" site: eft }
placed { cell: "edb_top_inst/LUT__3868" site: eft }
placed { cell: "edb_top_inst/LUT__3869" site: eft }
placed { cell: "edb_top_inst/LUT__3870" site: eft }
placed { cell: "edb_top_inst/LUT__3872" site: eft }
placed { cell: "edb_top_inst/LUT__3873" site: eft }
placed { cell: "edb_top_inst/LUT__3874" site: eft }
placed { cell: "edb_top_inst/LUT__3875" site: eft }
placed { cell: "edb_top_inst/LUT__3876" site: eft }
placed { cell: "edb_top_inst/LUT__3878" site: eft }
placed { cell: "edb_top_inst/LUT__3879" site: eft }
placed { cell: "edb_top_inst/LUT__3880" site: efm }
placed { cell: "edb_top_inst/LUT__3881" site: efm }
placed { cell: "edb_top_inst/LUT__3882" site: eft }
placed { cell: "edb_top_inst/LUT__3884" site: eft }
placed { cell: "edb_top_inst/LUT__3885" site: eft }
placed { cell: "edb_top_inst/LUT__3886" site: eft }
placed { cell: "edb_top_inst/LUT__3888" site: eft }
placed { cell: "edb_top_inst/LUT__3889" site: eft }
placed { cell: "edb_top_inst/LUT__3890" site: efm }
placed { cell: "edb_top_inst/LUT__3891" site: eft }
placed { cell: "edb_top_inst/LUT__3893" site: eft }
placed { cell: "edb_top_inst/LUT__3894" site: eft }
placed { cell: "edb_top_inst/LUT__3895" site: eft }
placed { cell: "edb_top_inst/LUT__3896" site: eft }
placed { cell: "edb_top_inst/LUT__3897" site: efm }
placed { cell: "edb_top_inst/LUT__3899" site: eft }
placed { cell: "edb_top_inst/LUT__3900" site: eft }
placed { cell: "edb_top_inst/LUT__3901" site: eft }
placed { cell: "edb_top_inst/LUT__3903" site: eft }
placed { cell: "edb_top_inst/LUT__3904" site: efm }
placed { cell: "edb_top_inst/LUT__3905" site: eft }
placed { cell: "edb_top_inst/LUT__3907" site: efm }
placed { cell: "edb_top_inst/LUT__3908" site: eft }
placed { cell: "edb_top_inst/LUT__3909" site: eft }
placed { cell: "edb_top_inst/LUT__3910" site: eft }
placed { cell: "edb_top_inst/LUT__3912" site: eft }
placed { cell: "edb_top_inst/LUT__3913" site: eft }
placed { cell: "edb_top_inst/LUT__3914" site: eft }
placed { cell: "edb_top_inst/LUT__3916" site: eft }
placed { cell: "edb_top_inst/LUT__3917" site: eft }
placed { cell: "edb_top_inst/LUT__3918" site: eft }
placed { cell: "edb_top_inst/LUT__3919" site: eft }
placed { cell: "edb_top_inst/LUT__3921" site: eft }
placed { cell: "edb_top_inst/LUT__3922" site: eft }
placed { cell: "edb_top_inst/LUT__3923" site: eft }
placed { cell: "edb_top_inst/LUT__3924" site: eft }
placed { cell: "edb_top_inst/LUT__3926" site: eft }
placed { cell: "edb_top_inst/LUT__3927" site: eft }
placed { cell: "edb_top_inst/LUT__3928" site: eft }
placed { cell: "edb_top_inst/LUT__3929" site: eft }
placed { cell: "edb_top_inst/LUT__3931" site: efm }
placed { cell: "edb_top_inst/LUT__3932" site: efm }
placed { cell: "edb_top_inst/LUT__3933" site: eft }
placed { cell: "edb_top_inst/LUT__3934" site: eft }
placed { cell: "edb_top_inst/LUT__3936" site: eft }
placed { cell: "edb_top_inst/LUT__3937" site: eft }
placed { cell: "edb_top_inst/LUT__3938" site: eft }
placed { cell: "edb_top_inst/LUT__3939" site: eft }
placed { cell: "edb_top_inst/LUT__3941" site: eft }
placed { cell: "edb_top_inst/LUT__3942" site: eft }
placed { cell: "edb_top_inst/LUT__3943" site: eft }
placed { cell: "edb_top_inst/LUT__3944" site: eft }
placed { cell: "edb_top_inst/LUT__3946" site: eft }
placed { cell: "edb_top_inst/LUT__3947" site: eft }
placed { cell: "edb_top_inst/LUT__3948" site: eft }
placed { cell: "edb_top_inst/LUT__3949" site: eft }
placed { cell: "edb_top_inst/LUT__3950" site: eft }
placed { cell: "edb_top_inst/LUT__3952" site: eft }
placed { cell: "edb_top_inst/LUT__3953" site: eft }
placed { cell: "edb_top_inst/LUT__3954" site: eft }
placed { cell: "edb_top_inst/LUT__3955" site: eft }
placed { cell: "edb_top_inst/LUT__3957" site: eft }
placed { cell: "edb_top_inst/LUT__3958" site: eft }
placed { cell: "edb_top_inst/LUT__3959" site: eft }
placed { cell: "edb_top_inst/LUT__3960" site: eft }
placed { cell: "edb_top_inst/LUT__3962" site: efm }
placed { cell: "edb_top_inst/LUT__3963" site: efm }
placed { cell: "edb_top_inst/LUT__3964" site: eft }
placed { cell: "edb_top_inst/LUT__3965" site: eft }
placed { cell: "edb_top_inst/LUT__3967" site: eft }
placed { cell: "edb_top_inst/LUT__3968" site: eft }
placed { cell: "edb_top_inst/LUT__3969" site: eft }
placed { cell: "edb_top_inst/LUT__3971" site: eft }
placed { cell: "edb_top_inst/LUT__3972" site: eft }
placed { cell: "edb_top_inst/LUT__3973" site: eft }
placed { cell: "edb_top_inst/LUT__3974" site: efm }
placed { cell: "edb_top_inst/LUT__3976" site: efm }
placed { cell: "edb_top_inst/LUT__3977" site: eft }
placed { cell: "edb_top_inst/LUT__3978" site: eft }
placed { cell: "edb_top_inst/LUT__3979" site: efm }
placed { cell: "edb_top_inst/LUT__3980" site: efm }
placed { cell: "edb_top_inst/LUT__3982" site: eft }
placed { cell: "edb_top_inst/LUT__3983" site: eft }
placed { cell: "edb_top_inst/LUT__3984" site: eft }
placed { cell: "edb_top_inst/LUT__3985" site: efm }
placed { cell: "edb_top_inst/LUT__3987" site: eft }
placed { cell: "edb_top_inst/LUT__3988" site: efm }
placed { cell: "edb_top_inst/LUT__3989" site: eft }
placed { cell: "edb_top_inst/LUT__3991" site: eft }
placed { cell: "edb_top_inst/LUT__3992" site: eft }
placed { cell: "edb_top_inst/LUT__3993" site: eft }
placed { cell: "edb_top_inst/LUT__3996" site: eft }
placed { cell: "edb_top_inst/LUT__3997" site: efm }
placed { cell: "edb_top_inst/LUT__3998" site: efm }
placed { cell: "edb_top_inst/LUT__3999" site: eft }
placed { cell: "edb_top_inst/LUT__4001" site: eft }
placed { cell: "edb_top_inst/LUT__4002" site: eft }
placed { cell: "edb_top_inst/LUT__4003" site: eft }
placed { cell: "edb_top_inst/LUT__4004" site: efm }
placed { cell: "edb_top_inst/LUT__4005" site: efm }
placed { cell: "edb_top_inst/LUT__4007" site: eft }
placed { cell: "edb_top_inst/LUT__4008" site: eft }
placed { cell: "edb_top_inst/LUT__4009" site: eft }
placed { cell: "edb_top_inst/LUT__4010" site: efm }
placed { cell: "edb_top_inst/LUT__4012" site: eft }
placed { cell: "edb_top_inst/LUT__4013" site: eft }
placed { cell: "edb_top_inst/LUT__4014" site: efm }
placed { cell: "edb_top_inst/LUT__4015" site: eft }
placed { cell: "edb_top_inst/LUT__4017" site: eft }
placed { cell: "edb_top_inst/LUT__4018" site: eft }
placed { cell: "edb_top_inst/LUT__4019" site: eft }
placed { cell: "edb_top_inst/LUT__4021" site: eft }
placed { cell: "edb_top_inst/LUT__4022" site: eft }
placed { cell: "edb_top_inst/LUT__4023" site: eft }
placed { cell: "edb_top_inst/LUT__4024" site: eft }
placed { cell: "edb_top_inst/LUT__4026" site: eft }
placed { cell: "edb_top_inst/LUT__4027" site: efm }
placed { cell: "edb_top_inst/LUT__4028" site: eft }
placed { cell: "edb_top_inst/LUT__4030" site: eft }
placed { cell: "edb_top_inst/LUT__4031" site: eft }
placed { cell: "edb_top_inst/LUT__4032" site: eft }
placed { cell: "edb_top_inst/LUT__4033" site: eft }
placed { cell: "edb_top_inst/LUT__4035" site: eft }
placed { cell: "edb_top_inst/LUT__4036" site: eft }
placed { cell: "edb_top_inst/LUT__4037" site: eft }
placed { cell: "edb_top_inst/LUT__4039" site: eft }
placed { cell: "edb_top_inst/LUT__4040" site: efm }
placed { cell: "edb_top_inst/LUT__4041" site: eft }
placed { cell: "edb_top_inst/LUT__4043" site: efm }
placed { cell: "edb_top_inst/LUT__4044" site: efm }
placed { cell: "edb_top_inst/LUT__4045" site: eft }
placed { cell: "edb_top_inst/LUT__4046" site: efm }
placed { cell: "edb_top_inst/LUT__4048" site: eft }
placed { cell: "edb_top_inst/LUT__4049" site: eft }
placed { cell: "edb_top_inst/LUT__4050" site: eft }
placed { cell: "edb_top_inst/LUT__4052" site: eft }
placed { cell: "edb_top_inst/LUT__4053" site: eft }
placed { cell: "edb_top_inst/LUT__4054" site: eft }
placed { cell: "edb_top_inst/LUT__4056" site: eft }
placed { cell: "edb_top_inst/LUT__4057" site: eft }
placed { cell: "edb_top_inst/LUT__4058" site: eft }
placed { cell: "edb_top_inst/LUT__4060" site: eft }
placed { cell: "edb_top_inst/LUT__4061" site: eft }
placed { cell: "edb_top_inst/LUT__4062" site: eft }
placed { cell: "edb_top_inst/LUT__4064" site: eft }
placed { cell: "edb_top_inst/LUT__4065" site: eft }
placed { cell: "edb_top_inst/LUT__4066" site: eft }
placed { cell: "edb_top_inst/LUT__4068" site: eft }
placed { cell: "edb_top_inst/LUT__4069" site: eft }
placed { cell: "edb_top_inst/LUT__4070" site: eft }
placed { cell: "edb_top_inst/LUT__4072" site: eft }
placed { cell: "edb_top_inst/LUT__4073" site: eft }
placed { cell: "edb_top_inst/LUT__4074" site: eft }
placed { cell: "edb_top_inst/LUT__4076" site: eft }
placed { cell: "edb_top_inst/LUT__4077" site: efm }
placed { cell: "edb_top_inst/LUT__4078" site: eft }
placed { cell: "edb_top_inst/LUT__4080" site: eft }
placed { cell: "edb_top_inst/LUT__4081" site: eft }
placed { cell: "edb_top_inst/LUT__4082" site: eft }
placed { cell: "edb_top_inst/LUT__4084" site: eft }
placed { cell: "edb_top_inst/LUT__4085" site: eft }
placed { cell: "edb_top_inst/LUT__4086" site: eft }
placed { cell: "edb_top_inst/LUT__4088" site: eft }
placed { cell: "edb_top_inst/LUT__4089" site: eft }
placed { cell: "edb_top_inst/LUT__4090" site: efm }
placed { cell: "edb_top_inst/LUT__4092" site: eft }
placed { cell: "edb_top_inst/LUT__4093" site: eft }
placed { cell: "edb_top_inst/LUT__4094" site: eft }
placed { cell: "edb_top_inst/LUT__4096" site: eft }
placed { cell: "edb_top_inst/LUT__4097" site: eft }
placed { cell: "edb_top_inst/LUT__4098" site: eft }
placed { cell: "edb_top_inst/LUT__4100" site: eft }
placed { cell: "edb_top_inst/LUT__4101" site: efm }
placed { cell: "edb_top_inst/LUT__4102" site: efm }
placed { cell: "edb_top_inst/LUT__4104" site: eft }
placed { cell: "edb_top_inst/LUT__4105" site: efm }
placed { cell: "edb_top_inst/LUT__4106" site: efm }
placed { cell: "edb_top_inst/LUT__4108" site: eft }
placed { cell: "edb_top_inst/LUT__4109" site: eft }
placed { cell: "edb_top_inst/LUT__4110" site: eft }
placed { cell: "edb_top_inst/LUT__4112" site: eft }
placed { cell: "edb_top_inst/LUT__4113" site: eft }
placed { cell: "edb_top_inst/LUT__4114" site: eft }
placed { cell: "edb_top_inst/LUT__4116" site: eft }
placed { cell: "edb_top_inst/LUT__4117" site: eft }
placed { cell: "edb_top_inst/LUT__4118" site: eft }
placed { cell: "edb_top_inst/LUT__4119" site: eft }
placed { cell: "edb_top_inst/LUT__4123" site: eft }
placed { cell: "edb_top_inst/LUT__4128" site: eft }
placed { cell: "edb_top_inst/LUT__4129" site: eft }
placed { cell: "edb_top_inst/LUT__4159" site: eft }
placed { cell: "edb_top_inst/LUT__4160" site: eft }
placed { cell: "edb_top_inst/LUT__4161" site: eft }
placed { cell: "edb_top_inst/LUT__4162" site: eft }
placed { cell: "edb_top_inst/LUT__4163" site: eft }
placed { cell: "edb_top_inst/LUT__4164" site: eft }
placed { cell: "edb_top_inst/LUT__4166" site: eft }
placed { cell: "edb_top_inst/LUT__4167" site: eft }
placed { cell: "edb_top_inst/LUT__4168" site: efm }
placed { cell: "edb_top_inst/LUT__4169" site: efm }
placed { cell: "edb_top_inst/LUT__4171" site: eft }
placed { cell: "edb_top_inst/LUT__4172" site: efm }
placed { cell: "edb_top_inst/LUT__4173" site: eft }
placed { cell: "edb_top_inst/LUT__4174" site: efm }
placed { cell: "edb_top_inst/LUT__4175" site: eft }
placed { cell: "edb_top_inst/LUT__4176" site: eft }
placed { cell: "edb_top_inst/LUT__4177" site: eft }
placed { cell: "edb_top_inst/LUT__4178" site: eft }
placed { cell: "edb_top_inst/LUT__4196" site: eft }
placed { cell: "edb_top_inst/LUT__4197" site: eft }
placed { cell: "edb_top_inst/LUT__4198" site: eft }
placed { cell: "edb_top_inst/LUT__4199" site: eft }
placed { cell: "edb_top_inst/LUT__4200" site: eft }
placed { cell: "edb_top_inst/LUT__4201" site: eft }
placed { cell: "edb_top_inst/LUT__4203" site: eft }
placed { cell: "edb_top_inst/LUT__4204" site: eft }
placed { cell: "edb_top_inst/LUT__4205" site: eft }
placed { cell: "edb_top_inst/LUT__4206" site: eft }
placed { cell: "edb_top_inst/LUT__4208" site: eft }
placed { cell: "edb_top_inst/LUT__4209" site: eft }
placed { cell: "edb_top_inst/LUT__4210" site: eft }
placed { cell: "edb_top_inst/LUT__4211" site: efm }
placed { cell: "edb_top_inst/LUT__4212" site: efm }
placed { cell: "edb_top_inst/LUT__4213" site: eft }
placed { cell: "edb_top_inst/LUT__4214" site: eft }
placed { cell: "edb_top_inst/LUT__4215" site: eft }
placed { cell: "edb_top_inst/LUT__4233" site: eft }
placed { cell: "edb_top_inst/LUT__4235" site: eft }
placed { cell: "edb_top_inst/LUT__4237" site: eft }
placed { cell: "edb_top_inst/LUT__4238" site: efm }
placed { cell: "edb_top_inst/LUT__4239" site: eft }
placed { cell: "edb_top_inst/LUT__4240" site: eft }
placed { cell: "edb_top_inst/LUT__4241" site: efm }
placed { cell: "edb_top_inst/LUT__4249" site: eft }
placed { cell: "edb_top_inst/LUT__4251" site: eft }
placed { cell: "edb_top_inst/LUT__4253" site: eft }
placed { cell: "edb_top_inst/LUT__4254" site: eft }
placed { cell: "edb_top_inst/LUT__4255" site: eft }
placed { cell: "edb_top_inst/LUT__4256" site: eft }
placed { cell: "edb_top_inst/LUT__4257" site: eft }
placed { cell: "edb_top_inst/LUT__4263" site: eft }
placed { cell: "edb_top_inst/LUT__4264" site: eft }
placed { cell: "edb_top_inst/LUT__4265" site: eft }
placed { cell: "edb_top_inst/LUT__4271" site: eft }
placed { cell: "edb_top_inst/LUT__4272" site: eft }
placed { cell: "edb_top_inst/LUT__4273" site: eft }
placed { cell: "edb_top_inst/LUT__4275" site: eft }
placed { cell: "edb_top_inst/LUT__4276" site: eft }
placed { cell: "edb_top_inst/LUT__4277" site: eft }
placed { cell: "edb_top_inst/LUT__4278" site: eft }
placed { cell: "edb_top_inst/LUT__4280" site: eft }
placed { cell: "edb_top_inst/LUT__4281" site: eft }
placed { cell: "edb_top_inst/LUT__4282" site: eft }
placed { cell: "edb_top_inst/LUT__4283" site: eft }
placed { cell: "edb_top_inst/LUT__4285" site: eft }
placed { cell: "edb_top_inst/LUT__4286" site: eft }
placed { cell: "edb_top_inst/LUT__4287" site: eft }
placed { cell: "edb_top_inst/LUT__4288" site: eft }
placed { cell: "edb_top_inst/LUT__4289" site: eft }
placed { cell: "edb_top_inst/LUT__4290" site: eft }
placed { cell: "edb_top_inst/LUT__4291" site: eft }
placed { cell: "edb_top_inst/LUT__4292" site: efm }
placed { cell: "edb_top_inst/LUT__4293" site: eft }
placed { cell: "edb_top_inst/LUT__4294" site: efm }
placed { cell: "edb_top_inst/LUT__4295" site: eft }
placed { cell: "edb_top_inst/LUT__4296" site: eft }
placed { cell: "edb_top_inst/LUT__4297" site: eft }
placed { cell: "edb_top_inst/LUT__4298" site: eft }
placed { cell: "edb_top_inst/LUT__4299" site: eft }
placed { cell: "edb_top_inst/LUT__4300" site: eft }
placed { cell: "edb_top_inst/LUT__4301" site: eft }
placed { cell: "edb_top_inst/LUT__4302" site: eft }
placed { cell: "edb_top_inst/LUT__4303" site: eft }
placed { cell: "edb_top_inst/LUT__4304" site: efm }
placed { cell: "edb_top_inst/LUT__4305" site: eft }
placed { cell: "edb_top_inst/LUT__4306" site: eft }
placed { cell: "edb_top_inst/LUT__4307" site: eft }
placed { cell: "edb_top_inst/LUT__4308" site: efm }
placed { cell: "edb_top_inst/LUT__4309" site: eft }
placed { cell: "edb_top_inst/LUT__4310" site: eft }
placed { cell: "edb_top_inst/LUT__4311" site: efm }
placed { cell: "edb_top_inst/LUT__4312" site: eft }
placed { cell: "edb_top_inst/LUT__4313" site: eft }
placed { cell: "edb_top_inst/LUT__4314" site: eft }
placed { cell: "edb_top_inst/LUT__4315" site: eft }
placed { cell: "edb_top_inst/LUT__4316" site: eft }
placed { cell: "edb_top_inst/LUT__4317" site: eft }
placed { cell: "edb_top_inst/LUT__4318" site: eft }
placed { cell: "edb_top_inst/LUT__4319" site: eft }
placed { cell: "edb_top_inst/LUT__4320" site: efm }
placed { cell: "edb_top_inst/LUT__4321" site: efm }
placed { cell: "edb_top_inst/LUT__4322" site: eft }
placed { cell: "edb_top_inst/LUT__4323" site: eft }
placed { cell: "edb_top_inst/LUT__4324" site: eft }
placed { cell: "edb_top_inst/LUT__4325" site: eft }
placed { cell: "edb_top_inst/LUT__4326" site: eft }
placed { cell: "edb_top_inst/LUT__4327" site: eft }
placed { cell: "edb_top_inst/LUT__4328" site: eft }
placed { cell: "edb_top_inst/LUT__4329" site: eft }
placed { cell: "edb_top_inst/LUT__4330" site: eft }
placed { cell: "edb_top_inst/LUT__4331" site: eft }
placed { cell: "edb_top_inst/LUT__4332" site: eft }
placed { cell: "edb_top_inst/LUT__4333" site: eft }
placed { cell: "edb_top_inst/LUT__4334" site: eft }
placed { cell: "edb_top_inst/LUT__4335" site: eft }
placed { cell: "edb_top_inst/LUT__4336" site: efm }
placed { cell: "edb_top_inst/LUT__4337" site: eft }
placed { cell: "edb_top_inst/LUT__4338" site: eft }
placed { cell: "edb_top_inst/LUT__4339" site: eft }
placed { cell: "edb_top_inst/LUT__4340" site: efm }
placed { cell: "edb_top_inst/LUT__4341" site: eft }
placed { cell: "edb_top_inst/LUT__4342" site: eft }
placed { cell: "edb_top_inst/LUT__4343" site: eft }
placed { cell: "edb_top_inst/LUT__4344" site: eft }
placed { cell: "edb_top_inst/LUT__4345" site: eft }
placed { cell: "edb_top_inst/LUT__4346" site: eft }
placed { cell: "edb_top_inst/LUT__4347" site: eft }
placed { cell: "edb_top_inst/LUT__4348" site: eft }
placed { cell: "edb_top_inst/LUT__4349" site: eft }
placed { cell: "edb_top_inst/LUT__4350" site: eft }
placed { cell: "edb_top_inst/LUT__4351" site: eft }
placed { cell: "edb_top_inst/LUT__4352" site: eft }
placed { cell: "edb_top_inst/LUT__4353" site: efm }
placed { cell: "edb_top_inst/LUT__4354" site: eft }
placed { cell: "edb_top_inst/LUT__4355" site: efm }
placed { cell: "edb_top_inst/LUT__4356" site: eft }
placed { cell: "edb_top_inst/LUT__4357" site: eft }
placed { cell: "edb_top_inst/LUT__4358" site: eft }
placed { cell: "edb_top_inst/LUT__4359" site: eft }
placed { cell: "edb_top_inst/LUT__4360" site: eft }
placed { cell: "edb_top_inst/LUT__4361" site: eft }
placed { cell: "edb_top_inst/LUT__4362" site: efm }
placed { cell: "edb_top_inst/LUT__4363" site: eft }
placed { cell: "edb_top_inst/LUT__4364" site: eft }
placed { cell: "edb_top_inst/LUT__4365" site: eft }
placed { cell: "edb_top_inst/LUT__4366" site: eft }
placed { cell: "edb_top_inst/LUT__4367" site: eft }
placed { cell: "edb_top_inst/LUT__4368" site: eft }
placed { cell: "edb_top_inst/LUT__4369" site: eft }
placed { cell: "edb_top_inst/LUT__4370" site: eft }
placed { cell: "edb_top_inst/LUT__4371" site: eft }
placed { cell: "edb_top_inst/LUT__4372" site: eft }
placed { cell: "edb_top_inst/LUT__4373" site: eft }
placed { cell: "edb_top_inst/LUT__4374" site: eft }
placed { cell: "edb_top_inst/LUT__4375" site: eft }
placed { cell: "edb_top_inst/LUT__4376" site: eft }
placed { cell: "edb_top_inst/LUT__4377" site: eft }
placed { cell: "edb_top_inst/LUT__4378" site: eft }
placed { cell: "edb_top_inst/LUT__4379" site: eft }
placed { cell: "edb_top_inst/LUT__4380" site: eft }
placed { cell: "edb_top_inst/LUT__4381" site: eft }
placed { cell: "edb_top_inst/LUT__4382" site: eft }
placed { cell: "edb_top_inst/LUT__4383" site: eft }
placed { cell: "edb_top_inst/LUT__4384" site: eft }
placed { cell: "edb_top_inst/LUT__4385" site: efm }
placed { cell: "edb_top_inst/LUT__4386" site: efm }
placed { cell: "edb_top_inst/LUT__4387" site: eft }
placed { cell: "edb_top_inst/LUT__4388" site: eft }
placed { cell: "edb_top_inst/LUT__4389" site: eft }
placed { cell: "edb_top_inst/LUT__4390" site: eft }
placed { cell: "edb_top_inst/LUT__4391" site: eft }
placed { cell: "edb_top_inst/LUT__4392" site: eft }
placed { cell: "edb_top_inst/LUT__4393" site: eft }
placed { cell: "edb_top_inst/LUT__4394" site: eft }
placed { cell: "edb_top_inst/LUT__4395" site: efm }
placed { cell: "edb_top_inst/LUT__4396" site: eft }
placed { cell: "edb_top_inst/LUT__4397" site: eft }
placed { cell: "edb_top_inst/LUT__4398" site: eft }
placed { cell: "edb_top_inst/LUT__4399" site: eft }
placed { cell: "edb_top_inst/LUT__4400" site: eft }
placed { cell: "edb_top_inst/LUT__4401" site: efm }
placed { cell: "edb_top_inst/LUT__4402" site: eft }
placed { cell: "edb_top_inst/LUT__4403" site: eft }
placed { cell: "edb_top_inst/LUT__4404" site: eft }
placed { cell: "edb_top_inst/LUT__4405" site: eft }
placed { cell: "edb_top_inst/LUT__4406" site: eft }
placed { cell: "edb_top_inst/LUT__4407" site: eft }
placed { cell: "edb_top_inst/LUT__4408" site: eft }
placed { cell: "edb_top_inst/LUT__4409" site: eft }
placed { cell: "edb_top_inst/LUT__4410" site: eft }
placed { cell: "edb_top_inst/LUT__4411" site: eft }
placed { cell: "edb_top_inst/LUT__4412" site: eft }
placed { cell: "edb_top_inst/LUT__4413" site: eft }
placed { cell: "edb_top_inst/LUT__4414" site: eft }
placed { cell: "edb_top_inst/LUT__4415" site: eft }
placed { cell: "edb_top_inst/LUT__4416" site: efm }
placed { cell: "edb_top_inst/LUT__4417" site: efm }
placed { cell: "edb_top_inst/LUT__4418" site: eft }
placed { cell: "edb_top_inst/LUT__4419" site: efm }
placed { cell: "edb_top_inst/LUT__4420" site: efm }
placed { cell: "edb_top_inst/LUT__4421" site: efm }
placed { cell: "edb_top_inst/LUT__4422" site: eft }
placed { cell: "edb_top_inst/LUT__4423" site: eft }
placed { cell: "edb_top_inst/LUT__4424" site: eft }
placed { cell: "edb_top_inst/LUT__4425" site: eft }
placed { cell: "edb_top_inst/LUT__4426" site: eft }
placed { cell: "edb_top_inst/LUT__4427" site: eft }
placed { cell: "edb_top_inst/LUT__4428" site: eft }
placed { cell: "edb_top_inst/LUT__4429" site: eft }
placed { cell: "edb_top_inst/LUT__4430" site: eft }
placed { cell: "edb_top_inst/LUT__4431" site: efm }
placed { cell: "edb_top_inst/LUT__4432" site: efm }
placed { cell: "edb_top_inst/LUT__4433" site: efm }
placed { cell: "edb_top_inst/LUT__4434" site: efm }
placed { cell: "edb_top_inst/LUT__4435" site: efm }
placed { cell: "edb_top_inst/LUT__4436" site: eft }
placed { cell: "edb_top_inst/LUT__4437" site: eft }
placed { cell: "edb_top_inst/LUT__4438" site: eft }
placed { cell: "edb_top_inst/LUT__4439" site: eft }
placed { cell: "edb_top_inst/LUT__4440" site: eft }
placed { cell: "edb_top_inst/LUT__4441" site: eft }
placed { cell: "edb_top_inst/LUT__4442" site: eft }
placed { cell: "edb_top_inst/LUT__4443" site: eft }
placed { cell: "edb_top_inst/LUT__4444" site: eft }
placed { cell: "edb_top_inst/LUT__4445" site: eft }
placed { cell: "edb_top_inst/LUT__4446" site: eft }
placed { cell: "edb_top_inst/LUT__4448" site: eft }
placed { cell: "edb_top_inst/LUT__4449" site: eft }
placed { cell: "edb_top_inst/LUT__4450" site: eft }
placed { cell: "edb_top_inst/LUT__4451" site: eft }
placed { cell: "edb_top_inst/LUT__4452" site: eft }
placed { cell: "edb_top_inst/LUT__4453" site: eft }
placed { cell: "edb_top_inst/LUT__4454" site: eft }
placed { cell: "edb_top_inst/LUT__4455" site: eft }
placed { cell: "edb_top_inst/LUT__4456" site: eft }
placed { cell: "edb_top_inst/LUT__4459" site: eft }
placed { cell: "edb_top_inst/LUT__4460" site: efm }
placed { cell: "edb_top_inst/LUT__4461" site: eft }
placed { cell: "edb_top_inst/LUT__4462" site: efm }
placed { cell: "edb_top_inst/LUT__4463" site: eft }
placed { cell: "edb_top_inst/LUT__4465" site: efm }
placed { cell: "edb_top_inst/LUT__4466" site: eft }
placed { cell: "edb_top_inst/LUT__4467" site: efm }
placed { cell: "edb_top_inst/LUT__4468" site: eft }
placed { cell: "edb_top_inst/LUT__4469" site: eft }
placed { cell: "edb_top_inst/LUT__4470" site: eft }
placed { cell: "edb_top_inst/LUT__4471" site: eft }
placed { cell: "edb_top_inst/LUT__4472" site: eft }
placed { cell: "edb_top_inst/LUT__4474" site: eft }
placed { cell: "edb_top_inst/LUT__4475" site: eft }
placed { cell: "edb_top_inst/LUT__4476" site: eft }
placed { cell: "edb_top_inst/LUT__4477" site: eft }
placed { cell: "edb_top_inst/LUT__4478" site: eft }
placed { cell: "edb_top_inst/LUT__4479" site: efm }
placed { cell: "edb_top_inst/LUT__4480" site: efm }
placed { cell: "edb_top_inst/LUT__4481" site: eft }
placed { cell: "edb_top_inst/LUT__4482" site: eft }
placed { cell: "edb_top_inst/LUT__4484" site: eft }
placed { cell: "edb_top_inst/LUT__4485" site: eft }
placed { cell: "edb_top_inst/LUT__4486" site: eft }
placed { cell: "edb_top_inst/LUT__4487" site: eft }
placed { cell: "edb_top_inst/LUT__4488" site: eft }
placed { cell: "edb_top_inst/LUT__4489" site: eft }
placed { cell: "edb_top_inst/LUT__4491" site: eft }
placed { cell: "edb_top_inst/LUT__4492" site: eft }
placed { cell: "edb_top_inst/LUT__4493" site: eft }
placed { cell: "edb_top_inst/LUT__4494" site: eft }
placed { cell: "edb_top_inst/LUT__4495" site: eft }
placed { cell: "edb_top_inst/LUT__4497" site: efm }
placed { cell: "edb_top_inst/LUT__4498" site: eft }
placed { cell: "edb_top_inst/LUT__4499" site: eft }
placed { cell: "edb_top_inst/LUT__4500" site: eft }
placed { cell: "edb_top_inst/LUT__4501" site: eft }
placed { cell: "edb_top_inst/LUT__4503" site: eft }
placed { cell: "edb_top_inst/LUT__4504" site: eft }
placed { cell: "edb_top_inst/LUT__4505" site: eft }
placed { cell: "edb_top_inst/LUT__4506" site: eft }
placed { cell: "edb_top_inst/LUT__4507" site: eft }
placed { cell: "edb_top_inst/LUT__4509" site: efm }
placed { cell: "edb_top_inst/LUT__4510" site: eft }
placed { cell: "edb_top_inst/LUT__4511" site: eft }
placed { cell: "edb_top_inst/LUT__4512" site: eft }
placed { cell: "edb_top_inst/LUT__4513" site: eft }
placed { cell: "edb_top_inst/LUT__4515" site: eft }
placed { cell: "edb_top_inst/LUT__4516" site: eft }
placed { cell: "edb_top_inst/LUT__4517" site: eft }
placed { cell: "edb_top_inst/LUT__4518" site: eft }
placed { cell: "edb_top_inst/LUT__4519" site: eft }
placed { cell: "edb_top_inst/LUT__4521" site: eft }
placed { cell: "edb_top_inst/LUT__4522" site: eft }
placed { cell: "edb_top_inst/LUT__4523" site: eft }
placed { cell: "edb_top_inst/LUT__4524" site: eft }
placed { cell: "edb_top_inst/LUT__4525" site: eft }
placed { cell: "edb_top_inst/LUT__4527" site: eft }
placed { cell: "edb_top_inst/LUT__4528" site: eft }
placed { cell: "edb_top_inst/LUT__4529" site: eft }
placed { cell: "edb_top_inst/LUT__4530" site: eft }
placed { cell: "edb_top_inst/LUT__4531" site: eft }
placed { cell: "edb_top_inst/LUT__4533" site: eft }
placed { cell: "edb_top_inst/LUT__4534" site: eft }
placed { cell: "edb_top_inst/LUT__4535" site: eft }
placed { cell: "edb_top_inst/LUT__4536" site: eft }
placed { cell: "edb_top_inst/LUT__4537" site: eft }
placed { cell: "edb_top_inst/LUT__4539" site: eft }
placed { cell: "edb_top_inst/LUT__4540" site: eft }
placed { cell: "edb_top_inst/LUT__4541" site: eft }
placed { cell: "edb_top_inst/LUT__4542" site: eft }
placed { cell: "edb_top_inst/LUT__4543" site: eft }
placed { cell: "edb_top_inst/LUT__4545" site: eft }
placed { cell: "edb_top_inst/LUT__4546" site: eft }
placed { cell: "edb_top_inst/LUT__4547" site: eft }
placed { cell: "edb_top_inst/LUT__4548" site: eft }
placed { cell: "edb_top_inst/LUT__4549" site: eft }
placed { cell: "edb_top_inst/LUT__4551" site: eft }
placed { cell: "edb_top_inst/LUT__4552" site: eft }
placed { cell: "edb_top_inst/LUT__4553" site: eft }
placed { cell: "edb_top_inst/LUT__4554" site: eft }
placed { cell: "edb_top_inst/LUT__4555" site: eft }
placed { cell: "edb_top_inst/LUT__4558" site: eft }
placed { cell: "edb_top_inst/LUT__4561" site: eft }
placed { cell: "edb_top_inst/LUT__4562" site: eft }
placed { cell: "edb_top_inst/LUT__4563" site: eft }
placed { cell: "edb_top_inst/LUT__4564" site: eft }
placed { cell: "edb_top_inst/LUT__4565" site: eft }
placed { cell: "edb_top_inst/LUT__4569" site: eft }
placed { cell: "edb_top_inst/LUT__4570" site: efm }
placed { cell: "edb_top_inst/LUT__4571" site: eft }
placed { cell: "edb_top_inst/LUT__4572" site: efm }
placed { cell: "edb_top_inst/LUT__4573" site: efm }
placed { cell: "edb_top_inst/LUT__4574" site: eft }
placed { cell: "edb_top_inst/LUT__4575" site: eft }
placed { cell: "edb_top_inst/LUT__4576" site: eft }
placed { cell: "edb_top_inst/LUT__4577" site: efm }
placed { cell: "edb_top_inst/LUT__4578" site: eft }
placed { cell: "edb_top_inst/LUT__4579" site: eft }
placed { cell: "edb_top_inst/LUT__4580" site: eft }
placed { cell: "edb_top_inst/LUT__4581" site: eft }
placed { cell: "edb_top_inst/LUT__4582" site: efm }
placed { cell: "edb_top_inst/LUT__4583" site: efm }
placed { cell: "edb_top_inst/LUT__4584" site: eft }
placed { cell: "edb_top_inst/LUT__4585" site: eft }
placed { cell: "edb_top_inst/LUT__4586" site: eft }
placed { cell: "edb_top_inst/LUT__4588" site: efm }
placed { cell: "edb_top_inst/LUT__4589" site: eft }
placed { cell: "edb_top_inst/LUT__4590" site: eft }
placed { cell: "edb_top_inst/LUT__4592" site: efm }
placed { cell: "edb_top_inst/LUT__4593" site: eft }
placed { cell: "edb_top_inst/LUT__4594" site: eft }
placed { cell: "edb_top_inst/LUT__4595" site: eft }
placed { cell: "edb_top_inst/LUT__4597" site: eft }
placed { cell: "edb_top_inst/LUT__4598" site: eft }
placed { cell: "edb_top_inst/LUT__4600" site: eft }
placed { cell: "edb_top_inst/LUT__4601" site: eft }
placed { cell: "edb_top_inst/LUT__4602" site: eft }
placed { cell: "edb_top_inst/LUT__4603" site: eft }
placed { cell: "edb_top_inst/LUT__4605" site: eft }
placed { cell: "edb_top_inst/LUT__4606" site: eft }
placed { cell: "edb_top_inst/LUT__4607" site: eft }
placed { cell: "edb_top_inst/LUT__4608" site: eft }
placed { cell: "edb_top_inst/LUT__4609" site: eft }
placed { cell: "edb_top_inst/LUT__4611" site: eft }
placed { cell: "edb_top_inst/LUT__4612" site: eft }
placed { cell: "edb_top_inst/LUT__4613" site: eft }
placed { cell: "edb_top_inst/LUT__4614" site: eft }
placed { cell: "edb_top_inst/LUT__4615" site: eft }
placed { cell: "edb_top_inst/LUT__4617" site: eft }
placed { cell: "edb_top_inst/LUT__4618" site: eft }
placed { cell: "edb_top_inst/LUT__4619" site: eft }
placed { cell: "edb_top_inst/LUT__4621" site: eft }
placed { cell: "edb_top_inst/LUT__4622" site: efm }
placed { cell: "edb_top_inst/LUT__4623" site: eft }
placed { cell: "edb_top_inst/LUT__4624" site: eft }
placed { cell: "edb_top_inst/LUT__4625" site: eft }
placed { cell: "edb_top_inst/LUT__4626" site: eft }
placed { cell: "edb_top_inst/LUT__4628" site: eft }
placed { cell: "edb_top_inst/LUT__4629" site: eft }
placed { cell: "edb_top_inst/LUT__4630" site: eft }
placed { cell: "edb_top_inst/LUT__4631" site: eft }
placed { cell: "edb_top_inst/LUT__4632" site: eft }
placed { cell: "edb_top_inst/LUT__4634" site: eft }
placed { cell: "edb_top_inst/LUT__4635" site: eft }
placed { cell: "edb_top_inst/LUT__4636" site: eft }
placed { cell: "edb_top_inst/LUT__4637" site: efm }
placed { cell: "edb_top_inst/LUT__4638" site: eft }
placed { cell: "edb_top_inst/LUT__4639" site: eft }
placed { cell: "edb_top_inst/LUT__4641" site: eft }
placed { cell: "edb_top_inst/LUT__4642" site: eft }
placed { cell: "edb_top_inst/LUT__4643" site: eft }
placed { cell: "edb_top_inst/LUT__4644" site: eft }
placed { cell: "edb_top_inst/LUT__4646" site: eft }
placed { cell: "edb_top_inst/LUT__4647" site: eft }
placed { cell: "edb_top_inst/LUT__4648" site: eft }
placed { cell: "edb_top_inst/LUT__4649" site: eft }
placed { cell: "edb_top_inst/LUT__4650" site: eft }
placed { cell: "edb_top_inst/LUT__4652" site: eft }
placed { cell: "edb_top_inst/LUT__4653" site: eft }
placed { cell: "edb_top_inst/LUT__4654" site: eft }
placed { cell: "edb_top_inst/LUT__4655" site: eft }
placed { cell: "edb_top_inst/LUT__4656" site: eft }
placed { cell: "edb_top_inst/LUT__4658" site: eft }
placed { cell: "edb_top_inst/LUT__4659" site: eft }
placed { cell: "edb_top_inst/LUT__4660" site: eft }
placed { cell: "edb_top_inst/LUT__4661" site: eft }
placed { cell: "edb_top_inst/LUT__4663" site: eft }
placed { cell: "edb_top_inst/LUT__4664" site: eft }
placed { cell: "edb_top_inst/LUT__4665" site: eft }
placed { cell: "edb_top_inst/LUT__4666" site: eft }
placed { cell: "edb_top_inst/LUT__4684" site: eft }
placed { cell: "edb_top_inst/LUT__4685" site: eft }
placed { cell: "edb_top_inst/LUT__4686" site: efm }
placed { cell: "edb_top_inst/LUT__4687" site: eft }
placed { cell: "edb_top_inst/LUT__4688" site: eft }
placed { cell: "edb_top_inst/LUT__4689" site: eft }
placed { cell: "edb_top_inst/LUT__4690" site: efm }
placed { cell: "edb_top_inst/LUT__4691" site: eft }
placed { cell: "edb_top_inst/LUT__4692" site: eft }
placed { cell: "edb_top_inst/LUT__4693" site: eft }
placed { cell: "edb_top_inst/LUT__4694" site: eft }
placed { cell: "edb_top_inst/LUT__4695" site: eft }
placed { cell: "edb_top_inst/LUT__4696" site: eft }
placed { cell: "edb_top_inst/LUT__4697" site: eft }
placed { cell: "edb_top_inst/LUT__4698" site: eft }
placed { cell: "edb_top_inst/LUT__4699" site: eft }
placed { cell: "edb_top_inst/LUT__4700" site: eft }
placed { cell: "edb_top_inst/LUT__4701" site: eft }
placed { cell: "edb_top_inst/LUT__4702" site: eft }
placed { cell: "edb_top_inst/LUT__4703" site: eft }
placed { cell: "edb_top_inst/LUT__4704" site: eft }
placed { cell: "edb_top_inst/LUT__4705" site: efm }
placed { cell: "edb_top_inst/LUT__4711" site: efm }
placed { cell: "edb_top_inst/LUT__4712" site: eft }
placed { cell: "edb_top_inst/LUT__4713" site: eft }
placed { cell: "edb_top_inst/LUT__4714" site: efm }
placed { cell: "edb_top_inst/LUT__4715" site: eft }
placed { cell: "edb_top_inst/LUT__4716" site: eft }
placed { cell: "edb_top_inst/LUT__4717" site: efm }
placed { cell: "edb_top_inst/LUT__4718" site: efm }
placed { cell: "edb_top_inst/LUT__4719" site: eft }
placed { cell: "edb_top_inst/LUT__4720" site: eft }
placed { cell: "edb_top_inst/LUT__4721" site: eft }
placed { cell: "edb_top_inst/LUT__4722" site: efm }
placed { cell: "edb_top_inst/la0/add_355/i1" site: efm }
placed { cell: "edb_top_inst/la0/add_1011/i1" site: eft }
placed { cell: "edb_top_inst/la0/add_1009/i1" site: efm }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_97/i1" site: efm }
placed { cell: "edb_top_inst/la0/add_1011/i5" site: eft }
placed { cell: "edb_top_inst/la0/add_1011/i4" site: eft }
placed { cell: "edb_top_inst/la0/add_1011/i3" site: eft }
placed { cell: "edb_top_inst/la0/add_1011/i2" site: eft }
placed { cell: "edb_top_inst/la0/add_355/i31" site: efm }
placed { cell: "edb_top_inst/la0/add_355/i30" site: efm }
placed { cell: "edb_top_inst/la0/add_355/i29" site: efm }
placed { cell: "edb_top_inst/la0/add_355/i28" site: efm }
placed { cell: "edb_top_inst/la0/add_355/i27" site: efm }
placed { cell: "edb_top_inst/la0/add_355/i26" site: efm }
placed { cell: "edb_top_inst/la0/add_355/i25" site: efm }
placed { cell: "edb_top_inst/la0/add_355/i24" site: efm }
placed { cell: "edb_top_inst/la0/add_355/i23" site: efm }
placed { cell: "edb_top_inst/la0/add_355/i22" site: efm }
placed { cell: "edb_top_inst/la0/add_355/i21" site: efm }
placed { cell: "edb_top_inst/la0/add_355/i20" site: efm }
placed { cell: "edb_top_inst/la0/add_355/i19" site: efm }
placed { cell: "edb_top_inst/la0/add_355/i18" site: efm }
placed { cell: "edb_top_inst/la0/add_355/i17" site: efm }
placed { cell: "edb_top_inst/la0/add_355/i16" site: efm }
placed { cell: "edb_top_inst/la0/add_355/i15" site: efm }
placed { cell: "edb_top_inst/la0/add_355/i14" site: efm }
placed { cell: "edb_top_inst/la0/add_355/i13" site: efm }
placed { cell: "edb_top_inst/la0/add_355/i12" site: efm }
placed { cell: "edb_top_inst/la0/add_355/i11" site: efm }
placed { cell: "edb_top_inst/la0/add_355/i10" site: efm }
placed { cell: "edb_top_inst/la0/add_355/i9" site: efm }
placed { cell: "edb_top_inst/la0/add_355/i8" site: efm }
placed { cell: "edb_top_inst/la0/add_355/i7" site: efm }
placed { cell: "edb_top_inst/la0/add_355/i6" site: efm }
placed { cell: "edb_top_inst/la0/add_355/i5" site: efm }
placed { cell: "edb_top_inst/la0/add_355/i4" site: efm }
placed { cell: "edb_top_inst/la0/add_355/i3" site: efm }
placed { cell: "edb_top_inst/la0/add_355/i2" site: efm }
placed { cell: "edb_top_inst/la0/add_1009/i15" site: efm }
placed { cell: "edb_top_inst/la0/add_1009/i14" site: efm }
placed { cell: "edb_top_inst/la0/add_1009/i13" site: efm }
placed { cell: "edb_top_inst/la0/add_1009/i12" site: efm }
placed { cell: "edb_top_inst/la0/add_1009/i11" site: efm }
placed { cell: "edb_top_inst/la0/add_1009/i10" site: efm }
placed { cell: "edb_top_inst/la0/add_1009/i9" site: efm }
placed { cell: "edb_top_inst/la0/add_1009/i8" site: efm }
placed { cell: "edb_top_inst/la0/add_1009/i7" site: efm }
placed { cell: "edb_top_inst/la0/add_1009/i6" site: efm }
placed { cell: "edb_top_inst/la0/add_1009/i5" site: efm }
placed { cell: "edb_top_inst/la0/add_1009/i4" site: efm }
placed { cell: "edb_top_inst/la0/add_1009/i3" site: efm }
placed { cell: "edb_top_inst/la0/add_1009/i2" site: efm }
placed { cell: "edb_top_inst/CLKBUF_JTAG_TCK" site: gbuf_block }
placed { cell: "LUT__10025" site: efm }
placed { cell: "LUT__10026" site: efm }
placed { cell: "LUT__10027" site: efm }
placed { cell: "LUT__10028" site: efm }
placed { cell: "LUT__10029" site: eft }
placed { cell: "LUT__10031" site: eft }
placed { cell: "LUT__10051" site: eft }
placed { cell: "LUT__10055" site: efm }
placed { cell: "LUT__10056" site: eft }
placed { cell: "LUT__10057" site: eft }
placed { cell: "LUT__10058" site: eft }
placed { cell: "LUT__10059" site: eft }
placed { cell: "LUT__10060" site: efm }
placed { cell: "LUT__10061" site: eft }
placed { cell: "LUT__10062" site: eft }
placed { cell: "LUT__10063" site: eft }
placed { cell: "LUT__10064" site: eft }
placed { cell: "LUT__10065" site: eft }
placed { cell: "LUT__10067" site: eft }
placed { cell: "LUT__10068" site: eft }
placed { cell: "LUT__10069" site: eft }
placed { cell: "LUT__10070" site: eft }
placed { cell: "LUT__10076" site: eft }
placed { cell: "LUT__10078" site: efm }
placed { cell: "LUT__10081" site: eft }
placed { cell: "LUT__10083" site: eft }
placed { cell: "LUT__10086" site: eft }
placed { cell: "LUT__10088" site: eft }
placed { cell: "LUT__10091" site: efm }
placed { cell: "LUT__10093" site: efm }
placed { cell: "LUT__10096" site: eft }
placed { cell: "LUT__10098" site: efm }
placed { cell: "LUT__10101" site: eft }
placed { cell: "LUT__10104" site: efm }
placed { cell: "LUT__10107" site: eft }
placed { cell: "LUT__10109" site: eft }
placed { cell: "LUT__10111" site: efm }
placed { cell: "LUT__10120" site: eft }
placed { cell: "LUT__10121" site: eft }
placed { cell: "LUT__10122" site: eft }
placed { cell: "LUT__10123" site: eft }
placed { cell: "LUT__10124" site: eft }
placed { cell: "LUT__10125" site: eft }
placed { cell: "LUT__10126" site: eft }
placed { cell: "LUT__10128" site: eft }
placed { cell: "LUT__10129" site: eft }
placed { cell: "LUT__10130" site: eft }
placed { cell: "LUT__10131" site: efm }
placed { cell: "LUT__10132" site: efm }
placed { cell: "LUT__10134" site: efm }
placed { cell: "LUT__10135" site: efm }
placed { cell: "LUT__10136" site: eft }
placed { cell: "LUT__10137" site: efm }
placed { cell: "LUT__10138" site: efm }
placed { cell: "LUT__10140" site: efm }
placed { cell: "LUT__10141" site: eft }
placed { cell: "LUT__10142" site: eft }
placed { cell: "LUT__10143" site: eft }
placed { cell: "LUT__10144" site: eft }
placed { cell: "LUT__10145" site: eft }
placed { cell: "LUT__10146" site: efm }
placed { cell: "LUT__10148" site: eft }
placed { cell: "LUT__10149" site: eft }
placed { cell: "LUT__10150" site: eft }
placed { cell: "LUT__10152" site: efm }
placed { cell: "LUT__10153" site: eft }
placed { cell: "LUT__10154" site: eft }
placed { cell: "LUT__10155" site: eft }
placed { cell: "LUT__10157" site: eft }
placed { cell: "LUT__10158" site: efm }
placed { cell: "LUT__10159" site: efm }
placed { cell: "LUT__10160" site: efm }
placed { cell: "LUT__10161" site: eft }
placed { cell: "LUT__10162" site: eft }
placed { cell: "LUT__10164" site: eft }
placed { cell: "LUT__10165" site: eft }
placed { cell: "LUT__10168" site: eft }
placed { cell: "LUT__10170" site: eft }
placed { cell: "LUT__10171" site: eft }
placed { cell: "LUT__10173" site: eft }
placed { cell: "LUT__10174" site: eft }
placed { cell: "LUT__10175" site: eft }
placed { cell: "LUT__10176" site: eft }
placed { cell: "LUT__10178" site: eft }
placed { cell: "LUT__10179" site: efm }
placed { cell: "LUT__10180" site: efm }
placed { cell: "LUT__10181" site: efm }
placed { cell: "LUT__10182" site: eft }
placed { cell: "LUT__10183" site: efm }
placed { cell: "LUT__10184" site: efm }
placed { cell: "LUT__10185" site: efm }
placed { cell: "LUT__10186" site: eft }
placed { cell: "LUT__10187" site: eft }
placed { cell: "LUT__10188" site: eft }
placed { cell: "LUT__10189" site: eft }
placed { cell: "LUT__10190" site: eft }
placed { cell: "LUT__10191" site: eft }
placed { cell: "LUT__10192" site: eft }
placed { cell: "LUT__10195" site: eft }
placed { cell: "LUT__10198" site: efm }
placed { cell: "LUT__10199" site: efm }
placed { cell: "LUT__10201" site: eft }
placed { cell: "LUT__10202" site: efm }
placed { cell: "LUT__10203" site: efm }
placed { cell: "LUT__10204" site: eft }
placed { cell: "LUT__10206" site: eft }
placed { cell: "LUT__10207" site: eft }
placed { cell: "LUT__10208" site: eft }
placed { cell: "LUT__10209" site: eft }
placed { cell: "LUT__10210" site: eft }
placed { cell: "LUT__10211" site: efm }
placed { cell: "LUT__10212" site: efm }
placed { cell: "LUT__10213" site: eft }
placed { cell: "LUT__10214" site: eft }
placed { cell: "LUT__10215" site: efm }
placed { cell: "LUT__10216" site: efm }
placed { cell: "LUT__10217" site: eft }
placed { cell: "LUT__10218" site: eft }
placed { cell: "LUT__10219" site: eft }
placed { cell: "LUT__10220" site: eft }
placed { cell: "LUT__10221" site: eft }
placed { cell: "LUT__10222" site: eft }
placed { cell: "LUT__10223" site: eft }
placed { cell: "LUT__10224" site: eft }
placed { cell: "LUT__10225" site: eft }
placed { cell: "LUT__10226" site: eft }
placed { cell: "LUT__10227" site: eft }
placed { cell: "LUT__10228" site: efm }
placed { cell: "LUT__10229" site: eft }
placed { cell: "LUT__10231" site: eft }
placed { cell: "LUT__10232" site: eft }
placed { cell: "LUT__10233" site: eft }
placed { cell: "LUT__10234" site: eft }
placed { cell: "LUT__10235" site: eft }
placed { cell: "LUT__10236" site: eft }
placed { cell: "LUT__10237" site: efm }
placed { cell: "LUT__10238" site: eft }
placed { cell: "LUT__10239" site: eft }
placed { cell: "LUT__10241" site: efm }
placed { cell: "LUT__10243" site: eft }
placed { cell: "LUT__10245" site: eft }
placed { cell: "LUT__10246" site: eft }
placed { cell: "LUT__10247" site: eft }
placed { cell: "LUT__10248" site: eft }
placed { cell: "LUT__10250" site: eft }
placed { cell: "LUT__10251" site: eft }
placed { cell: "LUT__10252" site: eft }
placed { cell: "LUT__10253" site: efm }
placed { cell: "LUT__10254" site: eft }
placed { cell: "LUT__10255" site: eft }
placed { cell: "LUT__10256" site: eft }
placed { cell: "LUT__10257" site: eft }
placed { cell: "LUT__10258" site: eft }
placed { cell: "LUT__10259" site: eft }
placed { cell: "LUT__10260" site: eft }
placed { cell: "LUT__10261" site: eft }
placed { cell: "LUT__10263" site: efm }
placed { cell: "LUT__10264" site: eft }
placed { cell: "LUT__10265" site: eft }
placed { cell: "LUT__10266" site: eft }
placed { cell: "LUT__10267" site: eft }
placed { cell: "LUT__10268" site: eft }
placed { cell: "LUT__10269" site: efm }
placed { cell: "LUT__10270" site: eft }
placed { cell: "LUT__10272" site: efm }
placed { cell: "LUT__10273" site: eft }
placed { cell: "LUT__10274" site: efm }
placed { cell: "LUT__10275" site: efm }
placed { cell: "LUT__10276" site: efm }
placed { cell: "LUT__10277" site: efm }
placed { cell: "LUT__10279" site: eft }
placed { cell: "LUT__10280" site: eft }
placed { cell: "LUT__10281" site: eft }
placed { cell: "LUT__10284" site: efm }
placed { cell: "LUT__10286" site: eft }
placed { cell: "LUT__10288" site: eft }
placed { cell: "LUT__10289" site: eft }
placed { cell: "LUT__10290" site: efm }
placed { cell: "LUT__10294" site: efm }
placed { cell: "LUT__10295" site: efm }
placed { cell: "LUT__10296" site: eft }
placed { cell: "LUT__10297" site: efm }
placed { cell: "LUT__10298" site: efm }
placed { cell: "LUT__10299" site: efm }
placed { cell: "LUT__10300" site: efm }
placed { cell: "LUT__10302" site: efm }
placed { cell: "LUT__10304" site: eft }
placed { cell: "LUT__10306" site: eft }
placed { cell: "LUT__10307" site: eft }
placed { cell: "LUT__10309" site: eft }
placed { cell: "LUT__10311" site: efm }
placed { cell: "LUT__10313" site: eft }
placed { cell: "LUT__10316" site: efm }
placed { cell: "LUT__10319" site: eft }
placed { cell: "LUT__10321" site: efm }
placed { cell: "LUT__10323" site: eft }
placed { cell: "LUT__10324" site: eft }
placed { cell: "LUT__10325" site: eft }
placed { cell: "LUT__10327" site: eft }
placed { cell: "LUT__10329" site: eft }
placed { cell: "LUT__10330" site: eft }
placed { cell: "LUT__10331" site: eft }
placed { cell: "LUT__10332" site: eft }
placed { cell: "LUT__10334" site: eft }
placed { cell: "LUT__10345" site: eft }
placed { cell: "LUT__10349" site: eft }
placed { cell: "LUT__10350" site: efm }
placed { cell: "LUT__10351" site: eft }
placed { cell: "LUT__10352" site: eft }
placed { cell: "LUT__10353" site: eft }
placed { cell: "LUT__10356" site: eft }
placed { cell: "LUT__10363" site: eft }
placed { cell: "LUT__10366" site: efm }
placed { cell: "LUT__10369" site: efm }
placed { cell: "LUT__10370" site: eft }
placed { cell: "LUT__10371" site: efm }
placed { cell: "LUT__10372" site: efm }
placed { cell: "LUT__10373" site: efm }
placed { cell: "LUT__10374" site: eft }
placed { cell: "LUT__10375" site: eft }
placed { cell: "LUT__10376" site: eft }
placed { cell: "LUT__10377" site: eft }
placed { cell: "LUT__10378" site: eft }
placed { cell: "LUT__10379" site: eft }
placed { cell: "LUT__10380" site: eft }
placed { cell: "LUT__10381" site: eft }
placed { cell: "LUT__10382" site: eft }
placed { cell: "LUT__10383" site: efm }
placed { cell: "LUT__10384" site: eft }
placed { cell: "LUT__10386" site: eft }
placed { cell: "LUT__10390" site: eft }
placed { cell: "LUT__10391" site: eft }
placed { cell: "LUT__10392" site: eft }
placed { cell: "LUT__10393" site: eft }
placed { cell: "LUT__10394" site: efm }
placed { cell: "LUT__10397" site: efm }
placed { cell: "LUT__10402" site: eft }
placed { cell: "LUT__10406" site: eft }
placed { cell: "LUT__10408" site: eft }
placed { cell: "LUT__10410" site: eft }
placed { cell: "LUT__10411" site: eft }
placed { cell: "LUT__10412" site: eft }
placed { cell: "LUT__10414" site: eft }
placed { cell: "LUT__10415" site: eft }
placed { cell: "LUT__10416" site: eft }
placed { cell: "LUT__10417" site: eft }
placed { cell: "LUT__10418" site: eft }
placed { cell: "LUT__10419" site: efm }
placed { cell: "LUT__10420" site: eft }
placed { cell: "LUT__10421" site: efm }
placed { cell: "LUT__10422" site: efm }
placed { cell: "LUT__10423" site: eft }
placed { cell: "LUT__10424" site: eft }
placed { cell: "LUT__10425" site: eft }
placed { cell: "LUT__10426" site: efm }
placed { cell: "LUT__10427" site: eft }
placed { cell: "LUT__10428" site: eft }
placed { cell: "LUT__10429" site: eft }
placed { cell: "LUT__10430" site: efm }
placed { cell: "LUT__10431" site: eft }
placed { cell: "LUT__10432" site: eft }
placed { cell: "LUT__10433" site: eft }
placed { cell: "LUT__10434" site: eft }
placed { cell: "LUT__10435" site: eft }
placed { cell: "LUT__10436" site: eft }
placed { cell: "LUT__10437" site: eft }
placed { cell: "LUT__10438" site: eft }
placed { cell: "LUT__10439" site: eft }
placed { cell: "LUT__10440" site: eft }
placed { cell: "LUT__10441" site: eft }
placed { cell: "LUT__10442" site: eft }
placed { cell: "LUT__10443" site: eft }
placed { cell: "LUT__10444" site: eft }
placed { cell: "LUT__10445" site: eft }
placed { cell: "LUT__10446" site: eft }
placed { cell: "LUT__10447" site: eft }
placed { cell: "LUT__10448" site: eft }
placed { cell: "LUT__10449" site: eft }
placed { cell: "LUT__10450" site: eft }
placed { cell: "LUT__10451" site: eft }
placed { cell: "LUT__10452" site: eft }
placed { cell: "LUT__10453" site: eft }
placed { cell: "LUT__10454" site: eft }
placed { cell: "LUT__10455" site: eft }
placed { cell: "LUT__10456" site: eft }
placed { cell: "LUT__10458" site: eft }
placed { cell: "LUT__10459" site: eft }
placed { cell: "LUT__10460" site: eft }
placed { cell: "LUT__10461" site: eft }
placed { cell: "LUT__10462" site: efm }
placed { cell: "LUT__10463" site: efm }
placed { cell: "LUT__10464" site: eft }
placed { cell: "LUT__10465" site: efm }
placed { cell: "LUT__10466" site: eft }
placed { cell: "LUT__10467" site: eft }
placed { cell: "LUT__10468" site: eft }
placed { cell: "LUT__10469" site: efm }
placed { cell: "LUT__10470" site: eft }
placed { cell: "LUT__10471" site: eft }
placed { cell: "LUT__10472" site: eft }
placed { cell: "LUT__10473" site: eft }
placed { cell: "LUT__10474" site: eft }
placed { cell: "LUT__10475" site: eft }
placed { cell: "LUT__10476" site: eft }
placed { cell: "LUT__10477" site: efm }
placed { cell: "LUT__10478" site: eft }
placed { cell: "LUT__10479" site: eft }
placed { cell: "LUT__10480" site: eft }
placed { cell: "LUT__10481" site: eft }
placed { cell: "LUT__10482" site: eft }
placed { cell: "LUT__10483" site: eft }
placed { cell: "LUT__10484" site: eft }
placed { cell: "LUT__10485" site: eft }
placed { cell: "LUT__10486" site: eft }
placed { cell: "LUT__10487" site: efm }
placed { cell: "LUT__10488" site: efm }
placed { cell: "LUT__10489" site: eft }
placed { cell: "LUT__10490" site: efm }
placed { cell: "LUT__10491" site: efm }
placed { cell: "LUT__10492" site: eft }
placed { cell: "LUT__10493" site: eft }
placed { cell: "LUT__10494" site: eft }
placed { cell: "LUT__10495" site: eft }
placed { cell: "LUT__10496" site: eft }
placed { cell: "LUT__10497" site: efm }
placed { cell: "LUT__10498" site: eft }
placed { cell: "LUT__10500" site: eft }
placed { cell: "LUT__10503" site: eft }
placed { cell: "LUT__10504" site: eft }
placed { cell: "LUT__10505" site: eft }
placed { cell: "LUT__10506" site: efm }
placed { cell: "LUT__10507" site: eft }
placed { cell: "LUT__10508" site: eft }
placed { cell: "LUT__10509" site: eft }
placed { cell: "LUT__10510" site: eft }
placed { cell: "LUT__10511" site: eft }
placed { cell: "LUT__10518" site: eft }
placed { cell: "LUT__10519" site: eft }
placed { cell: "LUT__10520" site: eft }
placed { cell: "LUT__10521" site: eft }
placed { cell: "LUT__10522" site: eft }
placed { cell: "LUT__10523" site: eft }
placed { cell: "LUT__10524" site: eft }
placed { cell: "LUT__10525" site: eft }
placed { cell: "LUT__10526" site: eft }
placed { cell: "LUT__10527" site: eft }
placed { cell: "LUT__10528" site: eft }
placed { cell: "LUT__10530" site: eft }
placed { cell: "LUT__10531" site: eft }
placed { cell: "LUT__10532" site: eft }
placed { cell: "LUT__10533" site: eft }
placed { cell: "LUT__10534" site: eft }
placed { cell: "LUT__10535" site: eft }
placed { cell: "LUT__10536" site: eft }
placed { cell: "LUT__10537" site: eft }
placed { cell: "LUT__10538" site: eft }
placed { cell: "LUT__10539" site: eft }
placed { cell: "LUT__10540" site: eft }
placed { cell: "LUT__10541" site: eft }
placed { cell: "LUT__10542" site: eft }
placed { cell: "LUT__10543" site: efm }
placed { cell: "LUT__10544" site: eft }
placed { cell: "LUT__10546" site: eft }
placed { cell: "LUT__10547" site: efm }
placed { cell: "LUT__10548" site: eft }
placed { cell: "LUT__10549" site: efm }
placed { cell: "LUT__10550" site: eft }
placed { cell: "LUT__10551" site: efm }
placed { cell: "LUT__10552" site: eft }
placed { cell: "LUT__10553" site: eft }
placed { cell: "LUT__10554" site: eft }
placed { cell: "LUT__10555" site: eft }
placed { cell: "LUT__10556" site: eft }
placed { cell: "LUT__10557" site: eft }
placed { cell: "LUT__10558" site: eft }
placed { cell: "LUT__10559" site: eft }
placed { cell: "LUT__10560" site: eft }
placed { cell: "LUT__10561" site: eft }
placed { cell: "LUT__10562" site: eft }
placed { cell: "LUT__10563" site: eft }
placed { cell: "LUT__10564" site: eft }
placed { cell: "LUT__10565" site: eft }
placed { cell: "LUT__10566" site: eft }
placed { cell: "LUT__10567" site: eft }
placed { cell: "LUT__10568" site: eft }
placed { cell: "LUT__10569" site: eft }
placed { cell: "LUT__10570" site: eft }
placed { cell: "LUT__10571" site: eft }
placed { cell: "LUT__10572" site: eft }
placed { cell: "LUT__10573" site: eft }
placed { cell: "LUT__10574" site: eft }
placed { cell: "LUT__10575" site: eft }
placed { cell: "LUT__10576" site: eft }
placed { cell: "LUT__10577" site: eft }
placed { cell: "LUT__10578" site: eft }
placed { cell: "LUT__10579" site: eft }
placed { cell: "LUT__10580" site: eft }
placed { cell: "LUT__10581" site: eft }
placed { cell: "LUT__10582" site: eft }
placed { cell: "LUT__10584" site: eft }
placed { cell: "LUT__10585" site: eft }
placed { cell: "LUT__10586" site: eft }
placed { cell: "LUT__10587" site: eft }
placed { cell: "LUT__10588" site: eft }
placed { cell: "LUT__10589" site: eft }
placed { cell: "LUT__10590" site: efm }
placed { cell: "LUT__10591" site: eft }
placed { cell: "LUT__10592" site: eft }
placed { cell: "LUT__10593" site: eft }
placed { cell: "LUT__10594" site: eft }
placed { cell: "LUT__10595" site: eft }
placed { cell: "LUT__10596" site: eft }
placed { cell: "LUT__10597" site: eft }
placed { cell: "LUT__10598" site: eft }
placed { cell: "LUT__10599" site: eft }
placed { cell: "LUT__10600" site: eft }
placed { cell: "LUT__10601" site: eft }
placed { cell: "LUT__10602" site: eft }
placed { cell: "LUT__10603" site: eft }
placed { cell: "LUT__10604" site: eft }
placed { cell: "LUT__10605" site: efm }
placed { cell: "LUT__10606" site: efm }
placed { cell: "LUT__10607" site: efm }
placed { cell: "LUT__10608" site: efm }
placed { cell: "LUT__10609" site: eft }
placed { cell: "LUT__10610" site: eft }
placed { cell: "LUT__10612" site: eft }
placed { cell: "LUT__10613" site: eft }
placed { cell: "LUT__10614" site: eft }
placed { cell: "LUT__10615" site: eft }
placed { cell: "LUT__10616" site: eft }
placed { cell: "LUT__10617" site: eft }
placed { cell: "LUT__10618" site: eft }
placed { cell: "LUT__10619" site: eft }
placed { cell: "LUT__10620" site: eft }
placed { cell: "LUT__10621" site: eft }
placed { cell: "LUT__10622" site: eft }
placed { cell: "LUT__10623" site: eft }
placed { cell: "LUT__10624" site: eft }
placed { cell: "LUT__10625" site: eft }
placed { cell: "LUT__10626" site: eft }
placed { cell: "LUT__10627" site: eft }
placed { cell: "LUT__10629" site: efm }
placed { cell: "LUT__10631" site: eft }
placed { cell: "LUT__10632" site: eft }
placed { cell: "LUT__10633" site: eft }
placed { cell: "LUT__10634" site: eft }
placed { cell: "LUT__10635" site: eft }
placed { cell: "LUT__10636" site: eft }
placed { cell: "LUT__10637" site: eft }
placed { cell: "LUT__10638" site: eft }
placed { cell: "LUT__10639" site: eft }
placed { cell: "LUT__10640" site: eft }
placed { cell: "LUT__10641" site: eft }
placed { cell: "LUT__10643" site: eft }
placed { cell: "LUT__10644" site: eft }
placed { cell: "LUT__10645" site: eft }
placed { cell: "LUT__10646" site: eft }
placed { cell: "LUT__10647" site: efm }
placed { cell: "LUT__10648" site: eft }
placed { cell: "LUT__10649" site: eft }
placed { cell: "LUT__10650" site: eft }
placed { cell: "LUT__10651" site: eft }
placed { cell: "LUT__10652" site: eft }
placed { cell: "LUT__10653" site: eft }
placed { cell: "LUT__10654" site: eft }
placed { cell: "LUT__10655" site: eft }
placed { cell: "LUT__10656" site: eft }
placed { cell: "LUT__10657" site: eft }
placed { cell: "LUT__10658" site: efm }
placed { cell: "LUT__10659" site: eft }
placed { cell: "LUT__10660" site: eft }
placed { cell: "LUT__10661" site: eft }
placed { cell: "LUT__10662" site: eft }
placed { cell: "LUT__10664" site: eft }
placed { cell: "LUT__10665" site: eft }
placed { cell: "LUT__10666" site: eft }
placed { cell: "LUT__10667" site: eft }
placed { cell: "LUT__10668" site: eft }
placed { cell: "LUT__10669" site: eft }
placed { cell: "LUT__10670" site: eft }
placed { cell: "LUT__10671" site: eft }
placed { cell: "LUT__10672" site: eft }
placed { cell: "LUT__10673" site: efm }
placed { cell: "LUT__10674" site: eft }
placed { cell: "LUT__10675" site: eft }
placed { cell: "LUT__10676" site: eft }
placed { cell: "LUT__10677" site: eft }
placed { cell: "LUT__10678" site: eft }
placed { cell: "LUT__10679" site: eft }
placed { cell: "LUT__10680" site: eft }
placed { cell: "LUT__10681" site: eft }
placed { cell: "LUT__10682" site: eft }
placed { cell: "LUT__10683" site: eft }
placed { cell: "LUT__10684" site: eft }
placed { cell: "LUT__10685" site: eft }
placed { cell: "LUT__10686" site: eft }
placed { cell: "LUT__10687" site: eft }
placed { cell: "LUT__10689" site: efm }
placed { cell: "LUT__10690" site: efm }
placed { cell: "LUT__10691" site: eft }
placed { cell: "LUT__10692" site: eft }
placed { cell: "LUT__10693" site: eft }
placed { cell: "LUT__10694" site: eft }
placed { cell: "LUT__10695" site: eft }
placed { cell: "LUT__10696" site: eft }
placed { cell: "LUT__10697" site: eft }
placed { cell: "LUT__10698" site: efm }
placed { cell: "LUT__10699" site: eft }
placed { cell: "LUT__10700" site: eft }
placed { cell: "LUT__10701" site: eft }
placed { cell: "LUT__10702" site: eft }
placed { cell: "LUT__10703" site: eft }
placed { cell: "LUT__10704" site: eft }
placed { cell: "LUT__10705" site: eft }
placed { cell: "LUT__10706" site: eft }
placed { cell: "LUT__10707" site: eft }
placed { cell: "LUT__10709" site: eft }
placed { cell: "LUT__10710" site: eft }
placed { cell: "LUT__10712" site: efm }
placed { cell: "LUT__10713" site: eft }
placed { cell: "LUT__10714" site: eft }
placed { cell: "LUT__10715" site: eft }
placed { cell: "LUT__10716" site: eft }
placed { cell: "LUT__10718" site: eft }
placed { cell: "LUT__10719" site: efm }
placed { cell: "LUT__10721" site: eft }
placed { cell: "LUT__10722" site: efm }
placed { cell: "LUT__10723" site: eft }
placed { cell: "LUT__10725" site: efm }
placed { cell: "LUT__10726" site: efm }
placed { cell: "LUT__10728" site: eft }
placed { cell: "LUT__10729" site: eft }
placed { cell: "LUT__10730" site: eft }
placed { cell: "LUT__10731" site: eft }
placed { cell: "LUT__10733" site: eft }
placed { cell: "LUT__10740" site: eft }
placed { cell: "LUT__10742" site: efm }
placed { cell: "LUT__10744" site: eft }
placed { cell: "LUT__10746" site: eft }
placed { cell: "LUT__10749" site: efm }
placed { cell: "LUT__10760" site: eft }
placed { cell: "LUT__10767" site: efm }
placed { cell: "LUT__10780" site: efm }
placed { cell: "LUT__10785" site: eft }
placed { cell: "LUT__10786" site: eft }
placed { cell: "LUT__10788" site: eft }
placed { cell: "LUT__10790" site: efm }
placed { cell: "LUT__10792" site: eft }
placed { cell: "LUT__10801" site: eft }
placed { cell: "LUT__10802" site: eft }
placed { cell: "LUT__10804" site: efm }
placed { cell: "LUT__10805" site: eft }
placed { cell: "LUT__10808" site: eft }
placed { cell: "LUT__10809" site: efm }
placed { cell: "LUT__10810" site: eft }
placed { cell: "LUT__10813" site: eft }
placed { cell: "LUT__10815" site: eft }
placed { cell: "LUT__10821" site: eft }
placed { cell: "LUT__10825" site: eft }
placed { cell: "LUT__10842" site: efm }
placed { cell: "LUT__10843" site: eft }
placed { cell: "LUT__10844" site: eft }
placed { cell: "udp_tx/r_ident[2]~FF_frt_1_rtinv" site: efm }
placed { cell: "udp_tx/r_ident[9]~FF_frt_4_rtinv" site: eft }
placed { cell: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" site: efm }
placed { cell: "AUX_ADD_CI__udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i1" site: eft }
placed { cell: "AUX_ADD_CO__udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i7" site: eft }
placed { cell: "udp_tx/r_ident[8]~FF_frt_5_rtinv" site: eft }
placed { cell: "udp_tx/r_ident[1]~FF_frt_7_rtinv" site: efm }
placed { cell: "udp_tx/r_cnt_wfifo[1]~FF_frt_11_rtinv" site: eft }
placed { cell: "w_data_tmp_dec[8]~FF_frt_13_rtinv" site: eft }
placed { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[4]~FF_frt_15_rtinv" site: efm }
route { driver { cell: "r_rclk_0[2]~FF" port: "O_seq" } sink { cell: "r_rclk_0[2]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk_0[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk_0[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk_0[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk_0[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk_0[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk_0[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk_0[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk_0[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk_0[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk_0[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk_0[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk_0[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk_0[14]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk_0[15]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk_0[16]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk_0[17]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk_0[18]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk_0[19]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk_0[20]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk_0[21]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk_0[22]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk_0[23]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk_0[24]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk_0[25]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk_0[26]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "LED[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk90_0[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk90_0[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk90_0[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk90_0[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk90_0[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk90_0[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk90_0[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk90_0[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk90_0[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk90_0[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk90_0[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk90_0[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk90_0[14]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk90_0[15]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk90_0[16]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk90_0[17]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk90_0[18]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk90_0[19]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk90_0[20]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk90_0[21]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk90_0[22]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk90_0[23]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk90_0[24]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk90_0[25]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_rclk90_0[26]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "LED[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_i2cclk_0[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_i2cclk_0[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_i2cclk_0[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_i2cclk_0[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_i2cclk_0[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_i2cclk_0[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_i2cclk_0[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_i2cclk_0[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_i2cclk_0[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_i2cclk_0[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_i2cclk_0[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_i2cclk_0[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_i2cclk_0[14]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_i2cclk_0[15]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_i2cclk_0[16]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_i2cclk_0[17]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_i2cclk_0[18]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_i2cclk_0[19]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_i2cclk_0[20]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_i2cclk_0[21]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_i2cclk_0[22]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_i2cclk_0[23]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_i2cclk_0[24]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_i2cclk_0[25]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_i2cclk_0[26]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "LED[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/soft_rst_reg[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/i2c_slave_addr0[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "w_data_tmp_dec[14]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "w_data_tmp_dec[14]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_tx/r_ident[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_tx/r_ident[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_tx/r_ident[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_tx/r_ident[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_tx/r_ident[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_tx/r_ident[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_tx/r_ident[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_tx/r_ident[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_tx/r_ident[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_tx/r_ident[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_tx/r_ident[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_tx/r_ident[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_tx/r_ident[14]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_tx/r_ident[15]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_tclk_0[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_tclk_0[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_tclk_0[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_tclk_0[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_tclk_0[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_tclk_0[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_tclk_0[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_tclk_0[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_tclk_0[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_tclk_0[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_tclk_0[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_tclk_0[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_tclk_0[14]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_tclk_0[15]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_tclk_0[16]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_tclk_0[17]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_tclk_0[18]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_tclk_0[19]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_tclk_0[20]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_tclk_0[21]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_tclk_0[22]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_tclk_0[23]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_tclk_0[24]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_tclk_0[25]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "r_tclk_0[26]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "LED[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/tu_trigger~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/capture_enable~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[14]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[15]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[14]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[15]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[14]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[15]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[14]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[15]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[16]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n111~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n160~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n209~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n258~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n307~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n356~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n405~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[14]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[15]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[16]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "TCLK_0_0" port: "out" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_tx/add_3138/i6" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_tx/add_3138/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_tx/add_3138/i4" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_tx/add_3138/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_tx/add_3138/i2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "add_64/i18" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "add_64/i17" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "add_64/i16" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "add_64/i15" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "add_64/i14" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "add_64/i13" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "add_64/i12" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "add_64/i11" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "add_64/i10" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "add_64/i9" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "add_64/i8" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "add_64/i7" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "add_64/i6" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "add_64/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "add_64/i4" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "add_64/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "add_64/i2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i8_2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i9_2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i10_2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i11_2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i12_2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i8_2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i9_2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i10_2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i11_2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i12_2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c02" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c02" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_2" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_2" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_2" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_2" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_2" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_2" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_2" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_2" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_2" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_2" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_2" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_2" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b032" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b032" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0302" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0302" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03b12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03b12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0b12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0b12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c012" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c012" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0c12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0c12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0d12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0d12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0e12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0e12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0f12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0f12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0g12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0g12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0h12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0h12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0i12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0i12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0j12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0j12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0k12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0k12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0l1" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0l1" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0312" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0312" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03c12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03c12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03d12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03d12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03e12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03e12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03f12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03f12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03g12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03g12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03h12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03h12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03i12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03i12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03j12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03j12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03k12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03k12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03l1" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03l1" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b32" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b32" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b02" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b02" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3b12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3b12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030b12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030b12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03012" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03012" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030c12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030c12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030d12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030d12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030e12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030e12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030f12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030f12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030g12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030g12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030h12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030h12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030i12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030i12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030j12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030j12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030k12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030k12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030l1" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030l1" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b312" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b312" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3c12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3c12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3d12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3d12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3e12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3e12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3f12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3f12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3g12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3g12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3h12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3h12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3i12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3i12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3j12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3j12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3k12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3k12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3l1" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3l1" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3032" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3032" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b302" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b302" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303b12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303b12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0b12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0b12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b012" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b012" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0c12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0c12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0d12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0d12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0e12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0e12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0f12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0f12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0g12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0g12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0h12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0h12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0i12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0i12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0j12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0j12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0k12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0k12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0l1" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0l1" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30312" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30312" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303c12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303c12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303d12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303d12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303e12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303e12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303f12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303f12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303g12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303g12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303h12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303h12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303i12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303i12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303j12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303j12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303k12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303k12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303l1" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303l1" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c32" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c32" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3b12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3b12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30b12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30b12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3012" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3012" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30c12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30c12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30d12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30d12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30e12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30e12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30f12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30f12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30g12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30g12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30h12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30h12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30i12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30i12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30j12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30j12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30k12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30k12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30l1" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30l1" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c312" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c312" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3c12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3c12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3d12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3d12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3e12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3e12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3f12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3f12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3g12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3g12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3h12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3h12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3i12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3i12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3j12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3j12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3k12" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3k12" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3l1" port: "RSTA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3l1" port: "WEA" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_1011/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_1011/i4" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_1011/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_1011/i2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i31" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i30" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i29" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i28" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i27" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i26" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i25" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i24" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i23" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i22" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i21" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i20" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i19" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i18" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i17" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i16" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i15" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i14" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i13" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i12" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i11" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i10" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i9" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i8" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i7" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i6" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_1009/i15" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_1009/i14" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_1009/i13" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_1009/i12" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_1009/i11" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_1009/i10" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_1009/i9" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_1009/i8" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_1009/i7" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_1009/i6" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_1009/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_1009/i4" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_1009/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "edb_top_inst/la0/add_1009/i2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "AUX_ADD_CO__udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i7" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O" } sink { cell: "AUX_ADD_CO__udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i7" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk_0[1]~FF" port: "cout" } sink { cell: "r_rclk_0[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk_0[2]~FF" port: "RE" } delay_max: 877 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk_0[1]~FF" port: "RE" } delay_max: 877 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk_0[0]~FF" port: "RE" } delay_max: 877 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk90_0[0]~FF" port: "RE" } delay_max: 592 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_i2cclk_0[0]~FF" port: "RE" } delay_max: 565 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rstcnt[0]~FF" port: "RE" } delay_max: 935 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "LED[6]~FF" port: "RE" } delay_max: 935 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_tclk_0[0]~FF" port: "RE" } delay_max: 890 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk_0[3]~FF" port: "RE" } delay_max: 877 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk_0[4]~FF" port: "RE" } delay_max: 877 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk_0[5]~FF" port: "RE" } delay_max: 877 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk_0[6]~FF" port: "RE" } delay_max: 877 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk_0[7]~FF" port: "RE" } delay_max: 877 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk_0[8]~FF" port: "RE" } delay_max: 877 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk_0[9]~FF" port: "RE" } delay_max: 877 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk_0[10]~FF" port: "RE" } delay_max: 877 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk_0[11]~FF" port: "RE" } delay_max: 877 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk_0[12]~FF" port: "RE" } delay_max: 877 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk_0[13]~FF" port: "RE" } delay_max: 877 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk_0[14]~FF" port: "RE" } delay_max: 877 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk_0[15]~FF" port: "RE" } delay_max: 877 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk_0[16]~FF" port: "RE" } delay_max: 877 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk_0[17]~FF" port: "RE" } delay_max: 877 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk_0[18]~FF" port: "RE" } delay_max: 877 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk_0[19]~FF" port: "RE" } delay_max: 877 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk_0[20]~FF" port: "RE" } delay_max: 877 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk_0[21]~FF" port: "RE" } delay_max: 877 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk_0[22]~FF" port: "RE" } delay_max: 877 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk_0[23]~FF" port: "RE" } delay_max: 877 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk_0[24]~FF" port: "RE" } delay_max: 877 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk_0[25]~FF" port: "RE" } delay_max: 877 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk_0[26]~FF" port: "RE" } delay_max: 877 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "LED[3]~FF" port: "RE" } delay_max: 877 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk90_0[1]~FF" port: "RE" } delay_max: 592 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk90_0[2]~FF" port: "RE" } delay_max: 592 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk90_0[3]~FF" port: "RE" } delay_max: 592 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk90_0[4]~FF" port: "RE" } delay_max: 592 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk90_0[5]~FF" port: "RE" } delay_max: 592 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk90_0[6]~FF" port: "RE" } delay_max: 592 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk90_0[7]~FF" port: "RE" } delay_max: 592 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk90_0[8]~FF" port: "RE" } delay_max: 592 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk90_0[9]~FF" port: "RE" } delay_max: 592 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk90_0[10]~FF" port: "RE" } delay_max: 592 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk90_0[11]~FF" port: "RE" } delay_max: 592 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk90_0[12]~FF" port: "RE" } delay_max: 592 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk90_0[13]~FF" port: "RE" } delay_max: 592 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk90_0[14]~FF" port: "RE" } delay_max: 592 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk90_0[15]~FF" port: "RE" } delay_max: 592 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk90_0[16]~FF" port: "RE" } delay_max: 592 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk90_0[17]~FF" port: "RE" } delay_max: 592 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk90_0[18]~FF" port: "RE" } delay_max: 592 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk90_0[19]~FF" port: "RE" } delay_max: 592 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk90_0[20]~FF" port: "RE" } delay_max: 592 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk90_0[21]~FF" port: "RE" } delay_max: 592 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk90_0[22]~FF" port: "RE" } delay_max: 592 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk90_0[23]~FF" port: "RE" } delay_max: 592 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk90_0[24]~FF" port: "RE" } delay_max: 592 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk90_0[25]~FF" port: "RE" } delay_max: 592 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rclk90_0[26]~FF" port: "RE" } delay_max: 592 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "LED[4]~FF" port: "RE" } delay_max: 592 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_i2cclk_0[1]~FF" port: "RE" } delay_max: 565 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_i2cclk_0[2]~FF" port: "RE" } delay_max: 565 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_i2cclk_0[3]~FF" port: "RE" } delay_max: 565 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_i2cclk_0[4]~FF" port: "RE" } delay_max: 565 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_i2cclk_0[5]~FF" port: "RE" } delay_max: 565 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_i2cclk_0[6]~FF" port: "RE" } delay_max: 565 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_i2cclk_0[7]~FF" port: "RE" } delay_max: 565 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_i2cclk_0[8]~FF" port: "RE" } delay_max: 565 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_i2cclk_0[9]~FF" port: "RE" } delay_max: 565 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_i2cclk_0[10]~FF" port: "RE" } delay_max: 565 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_i2cclk_0[11]~FF" port: "RE" } delay_max: 565 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_i2cclk_0[12]~FF" port: "RE" } delay_max: 565 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_i2cclk_0[13]~FF" port: "RE" } delay_max: 565 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_i2cclk_0[14]~FF" port: "RE" } delay_max: 565 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_i2cclk_0[15]~FF" port: "RE" } delay_max: 565 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_i2cclk_0[16]~FF" port: "RE" } delay_max: 565 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_i2cclk_0[17]~FF" port: "RE" } delay_max: 565 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_i2cclk_0[18]~FF" port: "RE" } delay_max: 565 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_i2cclk_0[19]~FF" port: "RE" } delay_max: 565 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_i2cclk_0[20]~FF" port: "RE" } delay_max: 565 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_i2cclk_0[21]~FF" port: "RE" } delay_max: 565 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_i2cclk_0[22]~FF" port: "RE" } delay_max: 565 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_i2cclk_0[23]~FF" port: "RE" } delay_max: 565 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_i2cclk_0[24]~FF" port: "RE" } delay_max: 565 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_i2cclk_0[25]~FF" port: "RE" } delay_max: 565 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_i2cclk_0[26]~FF" port: "RE" } delay_max: 565 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "LED[5]~FF" port: "RE" } delay_max: 565 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rstcnt[1]~FF" port: "RE" } delay_max: 935 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rstcnt[2]~FF" port: "RE" } delay_max: 935 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rstcnt[3]~FF" port: "RE" } delay_max: 935 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rstcnt[4]~FF" port: "RE" } delay_max: 935 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rstcnt[5]~FF" port: "RE" } delay_max: 935 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rstcnt[6]~FF" port: "RE" } delay_max: 935 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rstcnt[7]~FF" port: "RE" } delay_max: 935 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rstcnt[8]~FF" port: "RE" } delay_max: 935 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rstcnt[9]~FF" port: "RE" } delay_max: 935 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rstcnt[10]~FF" port: "RE" } delay_max: 935 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rstcnt[11]~FF" port: "RE" } delay_max: 935 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rstcnt[12]~FF" port: "RE" } delay_max: 935 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rstcnt[13]~FF" port: "RE" } delay_max: 935 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rstcnt[14]~FF" port: "RE" } delay_max: 935 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rstcnt[15]~FF" port: "RE" } delay_max: 935 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rstcnt[16]~FF" port: "RE" } delay_max: 935 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rstcnt[17]~FF" port: "RE" } delay_max: 890 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_rstcnt[18]~FF" port: "RE" } delay_max: 935 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_tclk_0[1]~FF" port: "RE" } delay_max: 890 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_tclk_0[2]~FF" port: "RE" } delay_max: 890 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_tclk_0[3]~FF" port: "RE" } delay_max: 890 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_tclk_0[4]~FF" port: "RE" } delay_max: 890 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_tclk_0[5]~FF" port: "RE" } delay_max: 890 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_tclk_0[6]~FF" port: "RE" } delay_max: 890 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_tclk_0[7]~FF" port: "RE" } delay_max: 890 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_tclk_0[8]~FF" port: "RE" } delay_max: 890 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_tclk_0[9]~FF" port: "RE" } delay_max: 890 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_tclk_0[10]~FF" port: "RE" } delay_max: 890 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_tclk_0[11]~FF" port: "RE" } delay_max: 890 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_tclk_0[12]~FF" port: "RE" } delay_max: 890 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_tclk_0[13]~FF" port: "RE" } delay_max: 890 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_tclk_0[14]~FF" port: "RE" } delay_max: 890 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_tclk_0[15]~FF" port: "RE" } delay_max: 890 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_tclk_0[16]~FF" port: "RE" } delay_max: 890 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_tclk_0[17]~FF" port: "RE" } delay_max: 890 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_tclk_0[18]~FF" port: "RE" } delay_max: 890 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_tclk_0[19]~FF" port: "RE" } delay_max: 890 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_tclk_0[20]~FF" port: "RE" } delay_max: 890 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_tclk_0[21]~FF" port: "RE" } delay_max: 890 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_tclk_0[22]~FF" port: "RE" } delay_max: 890 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_tclk_0[23]~FF" port: "RE" } delay_max: 890 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_tclk_0[24]~FF" port: "RE" } delay_max: 890 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_tclk_0[25]~FF" port: "RE" } delay_max: 890 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "r_tclk_0[26]~FF" port: "RE" } delay_max: 890 delay_min: 0  }
route { driver { cell: "ARSTN" port: "inpad" } sink { cell: "LED[2]~FF" port: "RE" } delay_max: 890 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk_0[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk_0[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk_0[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk90_0[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_i2cclk_0[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "LED[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_tclk_0[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk_0[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk_0[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk_0[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk_0[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk_0[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk_0[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk_0[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk_0[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk_0[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk_0[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk_0[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk_0[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk_0[15]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk_0[16]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk_0[17]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk_0[18]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk_0[19]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk_0[20]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk_0[21]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk_0[22]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk_0[23]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk_0[24]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk_0[25]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk_0[26]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "LED[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk90_0[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk90_0[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk90_0[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk90_0[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk90_0[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk90_0[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk90_0[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk90_0[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk90_0[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk90_0[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk90_0[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk90_0[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk90_0[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk90_0[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk90_0[15]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk90_0[16]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk90_0[17]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk90_0[18]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk90_0[19]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk90_0[20]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk90_0[21]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk90_0[22]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk90_0[23]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk90_0[24]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk90_0[25]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_rclk90_0[26]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "LED[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_i2cclk_0[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_i2cclk_0[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_i2cclk_0[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_i2cclk_0[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_i2cclk_0[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_i2cclk_0[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_i2cclk_0[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_i2cclk_0[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_i2cclk_0[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_i2cclk_0[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_i2cclk_0[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_i2cclk_0[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_i2cclk_0[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_i2cclk_0[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_i2cclk_0[15]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_i2cclk_0[16]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_i2cclk_0[17]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_i2cclk_0[18]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_i2cclk_0[19]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_i2cclk_0[20]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_i2cclk_0[21]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_i2cclk_0[22]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_i2cclk_0[23]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_i2cclk_0[24]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_i2cclk_0[25]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_i2cclk_0[26]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "LED[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_state/r_cnt_wait[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "w_i2c_start~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "w_pkt_start~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "w_tx_start~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_state/r_tx_end[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_state/r_cnt_wait[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_state/r_cnt_wait[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_state/r_cnt_wait[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_state/r_cnt_wait[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_state/r_cnt_wait[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_state/r_cnt_wait[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_state/r_cnt_wait[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_state/r_cnt_wait[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_state/r_cnt_wait[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_state/r_cnt_wait[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_state/r_cnt_wait[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_state/r_cnt_wait[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_state/r_cnt_wait[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_state/r_cnt_wait[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_state/r_cnt_wait[15]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_state/r_cnt_wait[16]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_state/r_cnt_wait[17]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_state/r_cnt_wait[18]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_state/r_cnt_wait[19]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_state/r_cnt_wait[20]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_state/r_cnt_wait[21]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_state/r_cnt_wait[22]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_state/r_cnt_wait[23]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_state/r_cnt_wait[24]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_state/r_cnt_wait[25]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_state/r_cnt_wait[26]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_state/r_cnt_wait[27]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_state/r_tx_end[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_state/r_tx_end[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_state/r_tx_end[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/r_mst_read~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "w_data_tmp_dec[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "w_i2c_end~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/mbcr_write0[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/uc_wr_data0[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/xfer_complete1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/xfer_complete2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/uc_rd_data0[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/soft_rst_reg[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data3~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data4~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/read_p~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_0~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_int~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_spike_cnt[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_0~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_int_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_int_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mstaS0~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mstaS1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStart1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStartS0~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStopS0~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaOutMaster~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "MST_SDA_OUT~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "MST_SCL_OUT~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaOutSlave~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/wait_uc~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/uc_wr_data_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBSR[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbcr_wr1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbcr_wr2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbbS0~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_spike_cnt[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/mbcr_write0[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/uc_wr_data0[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/uc_rd_data0[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/i2c_slave_addr0[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/soft_rst_reg[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/soft_rst_reg[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/soft_rst_reg[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "w_data_tmp_dec[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "w_data_tmp_dec[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "w_data_tmp_dec[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "w_data_tmp_dec[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "w_data_tmp_dec[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "w_data_tmp_dec[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "w_data_tmp_dec[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "w_data_tmp_dec[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "w_data_tmp_dec[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "w_data_tmp_dec[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "w_data_tmp_dec[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "w_data_tmp_dec[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "w_data_tmp_dec[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "w_data_tmp_dec[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "w_wen~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_tx/r_crcflg~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "w_packet[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_tx/r_pkt_end~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_tx/r_pkt_end_tx0~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_tx/r_pkt_end_tx1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_tx/r_pkt_end_tx2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "w_pkt_end~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "w_packet[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "w_packet[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "w_packet[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "w_packet[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "w_packet[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "w_packet[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "w_packet[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "la0_probe1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "la0_probe1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "TXEN_0~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "FIFO_REN_0~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_tx/r_pcnt[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_tx/r_bcnt[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "w_tx_end~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_tx/r_tx_start[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "la0_probe1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "TXD_0[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_tx/r_pcnt[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_tx/r_pcnt[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_tx/r_pcnt[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_tx/r_bcnt[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_tx/r_bcnt[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_tx/r_bcnt[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_tx/r_bcnt[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_tx/r_bcnt[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_tx/r_bcnt[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_tx/r_tx_start[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_tx/r_tx_start[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_tx/r_tx_start[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "TXD_0[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "TXD_0[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "TXD_0[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "TXD_0[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "TXD_0[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "TXD_0[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "TXD_0[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_tclk_0[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_tclk_0[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_tclk_0[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_tclk_0[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_tclk_0[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_tclk_0[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_tclk_0[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_tclk_0[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_tclk_0[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_tclk_0[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_tclk_0[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_tclk_0[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_tclk_0[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_tclk_0[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_tclk_0[15]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_tclk_0[16]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_tclk_0[17]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_tclk_0[18]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_tclk_0[19]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_tclk_0[20]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_tclk_0[21]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_tclk_0[22]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_tclk_0[23]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_tclk_0[24]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_tclk_0[25]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "r_tclk_0[26]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "LED[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/module_state[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_resetn~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/module_state[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/module_state[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/module_state[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/tu_trigger~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/capture_enable~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[15]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[15]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "w_data_tmp_dec[8]~FF_frt_13" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "w_data_tmp_dec[1]~FF_frt_12" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "TCLK_1_0" port: "out" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_2" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_2" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_2" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i8_2" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i8_2" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i8_2" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i9_2" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i9_2" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i9_2" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i10_2" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i10_2" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i10_2" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i11_2" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i11_2" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i11_2" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i12_2" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i12_2" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i12_2" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i8_2" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i8_2" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i8_2" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i9_2" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i9_2" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i9_2" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i10_2" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i10_2" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i10_2" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i11_2" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i11_2" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i11_2" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i12_2" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i12_2" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i12_2" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c02" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c02" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c02" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_2" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_2" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_2" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_2" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_2" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_2" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_2" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_2" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_2" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_2" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_2" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_2" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_2" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_2" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_2" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_2" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_2" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_2" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_2" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_2" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_2" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_2" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_2" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_2" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b032" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b032" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b032" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0302" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0302" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0302" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03b12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03b12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03b12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0b12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0b12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0b12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c012" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c012" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c012" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0c12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0c12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0c12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0d12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0d12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0d12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0e12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0e12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0e12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0f12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0f12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0f12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0g12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0g12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0g12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0h12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0h12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0h12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0i12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0i12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0i12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0j12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0j12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0j12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0k12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0k12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0k12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0l1" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0l1" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0l1" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0312" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0312" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0312" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03c12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03c12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03c12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03d12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03d12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03d12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03e12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03e12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03e12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03f12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03f12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03f12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03g12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03g12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03g12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03h12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03h12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03h12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03i12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03i12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03i12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03j12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03j12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03j12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03k12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03k12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03k12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03l1" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03l1" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03l1" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b32" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b32" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b32" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b02" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b02" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b02" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3b12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3b12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3b12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030b12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030b12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030b12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03012" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03012" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03012" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030c12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030c12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030c12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030d12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030d12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030d12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030e12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030e12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030e12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030f12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030f12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030f12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030g12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030g12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030g12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030h12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030h12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030h12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030i12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030i12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030i12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030j12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030j12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030j12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030k12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030k12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030k12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030l1" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030l1" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030l1" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b312" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b312" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b312" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3c12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3c12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3c12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3d12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3d12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3d12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3e12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3e12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3e12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3f12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3f12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3f12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3g12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3g12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3g12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3h12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3h12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3h12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3i12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3i12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3i12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3j12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3j12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3j12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3k12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3k12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3k12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3l1" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3l1" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3l1" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3032" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3032" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3032" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b302" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b302" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b302" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303b12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303b12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303b12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0b12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0b12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0b12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b012" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b012" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b012" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0c12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0c12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0c12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0d12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0d12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0d12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0e12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0e12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0e12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0f12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0f12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0f12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0g12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0g12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0g12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0h12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0h12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0h12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0i12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0i12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0i12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0j12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0j12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0j12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0k12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0k12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0k12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0l1" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0l1" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0l1" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30312" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30312" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30312" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303c12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303c12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303c12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303d12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303d12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303d12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303e12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303e12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303e12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303f12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303f12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303f12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303g12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303g12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303g12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303h12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303h12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303h12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303i12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303i12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303i12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303j12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303j12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303j12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303k12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303k12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303k12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303l1" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303l1" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303l1" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c32" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c32" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c32" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3b12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3b12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3b12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30b12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30b12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30b12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3012" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3012" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3012" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30c12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30c12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30c12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30d12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30d12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30d12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30e12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30e12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30e12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30f12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30f12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30f12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30g12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30g12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30g12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30h12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30h12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30h12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30i12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30i12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30i12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30j12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30j12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30j12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30k12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30k12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30k12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30l1" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30l1" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30l1" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c312" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c312" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c312" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3c12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3c12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3c12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3d12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3d12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3d12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3e12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3e12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3e12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3f12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3f12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3f12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3g12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3g12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3g12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3h12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3h12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3h12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3i12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3i12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3i12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3j12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3j12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3j12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3k12" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3k12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3k12" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3l1" port: "WADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3l1" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3l1" port: "RADDREN" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "AUX_ADD_CI__udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i1" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O" } sink { cell: "AUX_ADD_CI__udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i1" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk_0[2]~FF" port: "cout" } sink { cell: "r_rclk_0[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "RCLK_0" port: "inpad" } sink { cell: "r_rclk_0[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "RCLK_0" port: "inpad" } sink { cell: "r_rclk_0[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "RCLK_0" port: "inpad" } sink { cell: "r_rclk_0[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "RCLK_0" port: "inpad" } sink { cell: "r_rclk_0[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "RCLK_0" port: "inpad" } sink { cell: "r_rclk_0[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "RCLK_0" port: "inpad" } sink { cell: "r_rclk_0[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "RCLK_0" port: "inpad" } sink { cell: "r_rclk_0[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "RCLK_0" port: "inpad" } sink { cell: "r_rclk_0[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "RCLK_0" port: "inpad" } sink { cell: "r_rclk_0[8]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "RCLK_0" port: "inpad" } sink { cell: "r_rclk_0[9]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "RCLK_0" port: "inpad" } sink { cell: "r_rclk_0[10]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "RCLK_0" port: "inpad" } sink { cell: "r_rclk_0[11]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "RCLK_0" port: "inpad" } sink { cell: "r_rclk_0[12]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "RCLK_0" port: "inpad" } sink { cell: "r_rclk_0[13]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "RCLK_0" port: "inpad" } sink { cell: "r_rclk_0[14]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "RCLK_0" port: "inpad" } sink { cell: "r_rclk_0[15]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "RCLK_0" port: "inpad" } sink { cell: "r_rclk_0[16]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "RCLK_0" port: "inpad" } sink { cell: "r_rclk_0[17]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "RCLK_0" port: "inpad" } sink { cell: "r_rclk_0[18]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "RCLK_0" port: "inpad" } sink { cell: "r_rclk_0[19]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "RCLK_0" port: "inpad" } sink { cell: "r_rclk_0[20]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "RCLK_0" port: "inpad" } sink { cell: "r_rclk_0[21]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "RCLK_0" port: "inpad" } sink { cell: "r_rclk_0[22]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "RCLK_0" port: "inpad" } sink { cell: "r_rclk_0[23]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "RCLK_0" port: "inpad" } sink { cell: "r_rclk_0[24]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "RCLK_0" port: "inpad" } sink { cell: "r_rclk_0[25]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "RCLK_0" port: "inpad" } sink { cell: "r_rclk_0[26]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "RCLK_0" port: "inpad" } sink { cell: "LED[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "r_rclk_0[1]~FF" port: "O_seq" } sink { cell: "r_rclk_0[1]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk_0[0]~FF" port: "O_seq" } sink { cell: "r_rclk_0[1]~FF" port: "I[1]" } delay_max: 210 delay_min: 0  }
route { driver { cell: "r_rclk_0[0]~FF" port: "O_seq" } sink { cell: "r_rclk_0[0]~FF" port: "I[1]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk90_0[0]~FF" port: "O_seq" } sink { cell: "r_rclk90_0[0]~FF" port: "I[1]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk90_0[0]~FF" port: "O_seq" } sink { cell: "r_rclk90_0[1]~FF" port: "I[1]" } delay_max: 210 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0_90" port: "inpad" } sink { cell: "r_rclk90_0[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0_90" port: "inpad" } sink { cell: "r_rclk90_0[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0_90" port: "inpad" } sink { cell: "r_rclk90_0[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0_90" port: "inpad" } sink { cell: "r_rclk90_0[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0_90" port: "inpad" } sink { cell: "r_rclk90_0[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0_90" port: "inpad" } sink { cell: "r_rclk90_0[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0_90" port: "inpad" } sink { cell: "r_rclk90_0[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0_90" port: "inpad" } sink { cell: "r_rclk90_0[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0_90" port: "inpad" } sink { cell: "r_rclk90_0[8]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0_90" port: "inpad" } sink { cell: "r_rclk90_0[9]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0_90" port: "inpad" } sink { cell: "r_rclk90_0[10]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0_90" port: "inpad" } sink { cell: "r_rclk90_0[11]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0_90" port: "inpad" } sink { cell: "r_rclk90_0[12]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0_90" port: "inpad" } sink { cell: "r_rclk90_0[13]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0_90" port: "inpad" } sink { cell: "r_rclk90_0[14]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0_90" port: "inpad" } sink { cell: "r_rclk90_0[15]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0_90" port: "inpad" } sink { cell: "r_rclk90_0[16]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0_90" port: "inpad" } sink { cell: "r_rclk90_0[17]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0_90" port: "inpad" } sink { cell: "r_rclk90_0[18]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0_90" port: "inpad" } sink { cell: "r_rclk90_0[19]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0_90" port: "inpad" } sink { cell: "r_rclk90_0[20]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0_90" port: "inpad" } sink { cell: "r_rclk90_0[21]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0_90" port: "inpad" } sink { cell: "r_rclk90_0[22]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0_90" port: "inpad" } sink { cell: "r_rclk90_0[23]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0_90" port: "inpad" } sink { cell: "r_rclk90_0[24]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0_90" port: "inpad" } sink { cell: "r_rclk90_0[25]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0_90" port: "inpad" } sink { cell: "r_rclk90_0[26]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0_90" port: "inpad" } sink { cell: "LED[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0_90" port: "inpad" } sink { cell: "PLL_RCLK_0_90~CLKOUT~333~336" port: "out" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[0]~FF" port: "O_seq" } sink { cell: "r_i2cclk_0[0]~FF" port: "I[1]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[0]~FF" port: "O_seq" } sink { cell: "r_i2cclk_0[1]~FF" port: "I[1]" } delay_max: 429 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_i2cclk_0[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_rstcnt[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "LED[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_i2cclk_0[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_i2cclk_0[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_i2cclk_0[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_i2cclk_0[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_i2cclk_0[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_i2cclk_0[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_i2cclk_0[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_i2cclk_0[8]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_i2cclk_0[9]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_i2cclk_0[10]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_i2cclk_0[11]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_i2cclk_0[12]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_i2cclk_0[13]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_i2cclk_0[14]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_i2cclk_0[15]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_i2cclk_0[16]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_i2cclk_0[17]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_i2cclk_0[18]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_i2cclk_0[19]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_i2cclk_0[20]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_i2cclk_0[21]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_i2cclk_0[22]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_i2cclk_0[23]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_i2cclk_0[24]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_i2cclk_0[25]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_i2cclk_0[26]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "LED[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_rstcnt[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_rstcnt[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_rstcnt[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_rstcnt[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_rstcnt[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_rstcnt[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_rstcnt[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_rstcnt[8]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_rstcnt[9]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_rstcnt[10]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_rstcnt[11]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_rstcnt[12]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_rstcnt[13]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_rstcnt[14]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_rstcnt[15]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_rstcnt[16]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_rstcnt[17]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "r_rstcnt[18]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_state/r_cnt_wait[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "w_i2c_start~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "w_pkt_start~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_state/r_state[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "w_tx_start~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_state/r_state[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_state/r_tx_end[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_state/r_state[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_state/r_cnt_wait[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_state/r_cnt_wait[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_state/r_cnt_wait[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_state/r_cnt_wait[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_state/r_cnt_wait[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_state/r_cnt_wait[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_state/r_cnt_wait[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_state/r_cnt_wait[8]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_state/r_cnt_wait[9]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_state/r_cnt_wait[10]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_state/r_cnt_wait[11]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_state/r_cnt_wait[12]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_state/r_cnt_wait[13]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_state/r_cnt_wait[14]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_state/r_cnt_wait[15]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_state/r_cnt_wait[16]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_state/r_cnt_wait[17]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_state/r_cnt_wait[18]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_state/r_cnt_wait[19]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_state/r_cnt_wait[20]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_state/r_cnt_wait[21]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_state/r_cnt_wait[22]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_state/r_cnt_wait[23]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_state/r_cnt_wait[24]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_state/r_cnt_wait[25]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_state/r_cnt_wait[26]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_state/r_cnt_wait[27]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_state/r_tx_end[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_state/r_tx_end[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_state/r_tx_end[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/r_mst_read~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "w_data_tmp_dec[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "w_i2c_end~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/r_state[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/r_odata[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/r_odata[8]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/r_odata[9]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/r_odata[10]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/r_odata[11]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/r_odata[12]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/r_odata[13]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/r_odata[14]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/r_odata[15]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MIDR[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/mbcr_write0[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/uc_wr_data0[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/xfer_complete1~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/xfer_complete2~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/uc_rd_data0[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/data_cnt[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/mst_data_out[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/soft_rst_reg[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data1~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data2~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data3~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data4~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/read_p~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_0~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_1~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_int~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_spike_cnt[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_next_p1~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_0~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_1~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_int~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_int_p1~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_int_p1~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mstaS0~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mstaS1~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStart~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStart1~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStartS0~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStop~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStopS0~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/master~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaOutMaster~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "MST_SDA_OUT~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "MST_SCL_OUT~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaOutSlave~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/wait_uc~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detect_start_pulse~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/uc_wr_data_p1~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/arb_lost~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBSR[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbcr_wr1~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbcr_wr2~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/rep_start~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/i2c_busy~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbbS0~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/msta~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_spike_cnt[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[8]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[9]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[10]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[8]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[9]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[10]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MIDR[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/mbcr_write0[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/uc_wr_data0[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/uc_rd_data0[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/mst_data_out[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/mst_data_out[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/mst_data_out[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/mst_data_out[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/mst_data_out[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/mst_data_out[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/mst_data_out[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/i2c_slave_addr0[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/soft_rst_reg[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/soft_rst_reg[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/soft_rst_reg[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "w_data_tmp_dec[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "w_data_tmp_dec[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "w_data_tmp_dec[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "w_data_tmp_dec[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "w_data_tmp_dec[8]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "w_data_tmp_dec[9]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "w_data_tmp_dec[10]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "w_data_tmp_dec[11]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "w_data_tmp_dec[12]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "w_data_tmp_dec[13]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "w_data_tmp_dec[14]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/r_state[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/r_state[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/r_flg~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "w_wen~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/r_crcflg~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "w_packet[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/r_pkt_end~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/r_ident[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/r_pkt_end_tx0~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/r_pkt_end_tx1~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/r_pkt_end_tx2~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "w_pkt_end~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/r_cnt_wfifo[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/r_cnt_wfifo[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/r_cnt_wfifo[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "w_packet[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "w_packet[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "w_packet[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "w_packet[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "w_packet[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "w_packet[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "w_packet[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/w_crc[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/w_crc[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/w_crc[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/w_crc[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/w_crc[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/w_crc[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/w_crc[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/w_crc[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/w_crc[8]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/w_crc[9]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/w_crc[10]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/w_crc[11]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/w_crc[12]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/w_crc[13]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/w_crc[14]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/w_crc[15]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/w_crc[16]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/w_crc[17]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/w_crc[18]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/w_crc[19]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/w_crc[20]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/w_crc[21]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/w_crc[22]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/w_crc[23]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/w_crc[24]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/w_crc[25]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/w_crc[26]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/w_crc[27]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/w_crc[28]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/w_crc[29]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/w_crc[30]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/w_crc[31]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/r_ident[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/r_ident[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/r_ident[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/r_ident[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/r_ident[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/r_ident[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/r_ident[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/r_ident[8]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/r_ident[9]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/r_ident[10]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/r_ident[11]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/r_ident[12]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/r_ident[13]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/r_ident[14]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/r_ident[15]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[4]~FF_frt_15" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_i2c_cnt/r_odata[12]~FF_frt_14" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "w_data_tmp_dec[8]~FF_frt_13" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "w_data_tmp_dec[1]~FF_frt_12" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/r_cnt_wfifo[1]~FF_frt_11" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/r_ident[2]~FF_frt_10" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/r_ident[0]~FF_frt_9" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/r_ident[3]~FF_frt_8" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/r_ident[1]~FF_frt_7" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/r_ident[4]~FF_frt_6" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/r_ident[8]~FF_frt_5" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/r_ident[9]~FF_frt_4" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/r_ident[11]~FF_frt_3" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/r_ident[0]~FF_frt_2" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/r_ident[2]~FF_frt_1" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_tx/r_ident[6]~FF_frt_0" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_2" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i8_2" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i9_2" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i10_2" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i11_2" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i12_2" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "I2C_CLK" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "r_rstcnt[0]~FF" port: "O_seq" } sink { cell: "r_rstcnt[0]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rstcnt[0]~FF" port: "O_seq" } sink { cell: "LUT__10024" port: "I[0]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "r_rstcnt[0]~FF" port: "O_seq" } sink { cell: "add_64/i1" port: "I[1]" } delay_max: 290 delay_min: 0  }
route { driver { cell: "PLL_LOCK" port: "inpad" } sink { cell: "r_rstcnt[0]~FF" port: "I[1]" } delay_max: 1346 delay_min: 0  }
route { driver { cell: "PLL_LOCK" port: "inpad" } sink { cell: "r_rstcnt[1]~FF" port: "I[0]" } delay_max: 1410 delay_min: 0  }
route { driver { cell: "PLL_LOCK" port: "inpad" } sink { cell: "r_rstcnt[2]~FF" port: "I[0]" } delay_max: 1366 delay_min: 0  }
route { driver { cell: "PLL_LOCK" port: "inpad" } sink { cell: "r_rstcnt[3]~FF" port: "I[0]" } delay_max: 1464 delay_min: 0  }
route { driver { cell: "PLL_LOCK" port: "inpad" } sink { cell: "r_rstcnt[4]~FF" port: "I[0]" } delay_max: 1460 delay_min: 0  }
route { driver { cell: "PLL_LOCK" port: "inpad" } sink { cell: "r_rstcnt[5]~FF" port: "I[0]" } delay_max: 1423 delay_min: 0  }
route { driver { cell: "PLL_LOCK" port: "inpad" } sink { cell: "r_rstcnt[6]~FF" port: "I[0]" } delay_max: 1439 delay_min: 0  }
route { driver { cell: "PLL_LOCK" port: "inpad" } sink { cell: "r_rstcnt[7]~FF" port: "I[0]" } delay_max: 1471 delay_min: 0  }
route { driver { cell: "PLL_LOCK" port: "inpad" } sink { cell: "r_rstcnt[8]~FF" port: "I[0]" } delay_max: 1462 delay_min: 0  }
route { driver { cell: "PLL_LOCK" port: "inpad" } sink { cell: "r_rstcnt[9]~FF" port: "I[0]" } delay_max: 1442 delay_min: 0  }
route { driver { cell: "PLL_LOCK" port: "inpad" } sink { cell: "r_rstcnt[10]~FF" port: "I[0]" } delay_max: 1452 delay_min: 0  }
route { driver { cell: "PLL_LOCK" port: "inpad" } sink { cell: "r_rstcnt[11]~FF" port: "I[0]" } delay_max: 1412 delay_min: 0  }
route { driver { cell: "PLL_LOCK" port: "inpad" } sink { cell: "r_rstcnt[12]~FF" port: "I[0]" } delay_max: 1392 delay_min: 0  }
route { driver { cell: "PLL_LOCK" port: "inpad" } sink { cell: "r_rstcnt[13]~FF" port: "I[0]" } delay_max: 1443 delay_min: 0  }
route { driver { cell: "PLL_LOCK" port: "inpad" } sink { cell: "r_rstcnt[14]~FF" port: "I[0]" } delay_max: 1436 delay_min: 0  }
route { driver { cell: "PLL_LOCK" port: "inpad" } sink { cell: "r_rstcnt[15]~FF" port: "I[0]" } delay_max: 1451 delay_min: 0  }
route { driver { cell: "PLL_LOCK" port: "inpad" } sink { cell: "r_rstcnt[16]~FF" port: "I[0]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "PLL_LOCK" port: "inpad" } sink { cell: "r_rstcnt[17]~FF" port: "I[0]" } delay_max: 1352 delay_min: 0  }
route { driver { cell: "PLL_LOCK" port: "inpad" } sink { cell: "r_rstcnt[18]~FF" port: "I[0]" } delay_max: 1467 delay_min: 0  }
route { driver { cell: "PLL_LOCK" port: "inpad" } sink { cell: "LUT__10031" port: "I[1]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "PLL_LOCK" port: "inpad" } sink { cell: "LUT__10067" port: "I[0]" } delay_max: 942 delay_min: 0  }
route { driver { cell: "LUT__10031" port: "O" } sink { cell: "r_rstcnt[0]~FF" port: "CE" } delay_max: 468 delay_min: 0  }
route { driver { cell: "LUT__10031" port: "O" } sink { cell: "r_rstcnt[1]~FF" port: "CE" } delay_max: 466 delay_min: 0  }
route { driver { cell: "LUT__10031" port: "O" } sink { cell: "r_rstcnt[2]~FF" port: "CE" } delay_max: 407 delay_min: 0  }
route { driver { cell: "LUT__10031" port: "O" } sink { cell: "r_rstcnt[3]~FF" port: "CE" } delay_max: 372 delay_min: 0  }
route { driver { cell: "LUT__10031" port: "O" } sink { cell: "r_rstcnt[4]~FF" port: "CE" } delay_max: 407 delay_min: 0  }
route { driver { cell: "LUT__10031" port: "O" } sink { cell: "r_rstcnt[5]~FF" port: "CE" } delay_max: 421 delay_min: 0  }
route { driver { cell: "LUT__10031" port: "O" } sink { cell: "r_rstcnt[6]~FF" port: "CE" } delay_max: 417 delay_min: 0  }
route { driver { cell: "LUT__10031" port: "O" } sink { cell: "r_rstcnt[7]~FF" port: "CE" } delay_max: 372 delay_min: 0  }
route { driver { cell: "LUT__10031" port: "O" } sink { cell: "r_rstcnt[8]~FF" port: "CE" } delay_max: 363 delay_min: 0  }
route { driver { cell: "LUT__10031" port: "O" } sink { cell: "r_rstcnt[9]~FF" port: "CE" } delay_max: 346 delay_min: 0  }
route { driver { cell: "LUT__10031" port: "O" } sink { cell: "r_rstcnt[10]~FF" port: "CE" } delay_max: 385 delay_min: 0  }
route { driver { cell: "LUT__10031" port: "O" } sink { cell: "r_rstcnt[11]~FF" port: "CE" } delay_max: 367 delay_min: 0  }
route { driver { cell: "LUT__10031" port: "O" } sink { cell: "r_rstcnt[12]~FF" port: "CE" } delay_max: 346 delay_min: 0  }
route { driver { cell: "LUT__10031" port: "O" } sink { cell: "r_rstcnt[13]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__10031" port: "O" } sink { cell: "r_rstcnt[14]~FF" port: "CE" } delay_max: 340 delay_min: 0  }
route { driver { cell: "LUT__10031" port: "O" } sink { cell: "r_rstcnt[15]~FF" port: "CE" } delay_max: 340 delay_min: 0  }
route { driver { cell: "LUT__10031" port: "O" } sink { cell: "r_rstcnt[16]~FF" port: "CE" } delay_max: 384 delay_min: 0  }
route { driver { cell: "LUT__10031" port: "O" } sink { cell: "r_rstcnt[17]~FF" port: "CE" } delay_max: 350 delay_min: 0  }
route { driver { cell: "LUT__10031" port: "O" } sink { cell: "r_rstcnt[18]~FF" port: "CE" } delay_max: 361 delay_min: 0  }
route { driver { cell: "LUT__10028" port: "O" } sink { cell: "LED[6]~FF" port: "I[0]" } delay_max: 136 delay_min: 0  }
route { driver { cell: "r_rstcnt[14]~FF" port: "O_seq" } sink { cell: "LED[6]~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "r_rstcnt[14]~FF" port: "O_seq" } sink { cell: "add_64/i14" port: "I[0]" } delay_max: 202 delay_min: 0  }
route { driver { cell: "LUT__10029" port: "O" } sink { cell: "LED[6]~FF" port: "I[2]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O" } sink { cell: "LUT__10031" port: "I[0]" } delay_max: 202 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[0]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "w_i2c_start~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "w_pkt_start~FF" port: "RE" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_state/r_state[2]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "w_tx_start~FF" port: "RE" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_state/r_state[1]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_state/r_tx_end[0]~FF" port: "RE" } delay_max: 952 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_state/r_state[0]~FF" port: "RE" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[1]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[2]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[3]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[4]~FF" port: "RE" } delay_max: 1046 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[5]~FF" port: "RE" } delay_max: 1046 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[6]~FF" port: "RE" } delay_max: 1046 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[7]~FF" port: "RE" } delay_max: 1046 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[8]~FF" port: "RE" } delay_max: 1046 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[9]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[10]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[11]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[12]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[13]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[14]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[15]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[16]~FF" port: "RE" } delay_max: 1046 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[17]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[18]~FF" port: "RE" } delay_max: 1046 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[19]~FF" port: "RE" } delay_max: 1046 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[20]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[21]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[22]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[23]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[24]~FF" port: "RE" } delay_max: 1046 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[25]~FF" port: "RE" } delay_max: 1046 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[26]~FF" port: "RE" } delay_max: 1046 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[27]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_state/r_tx_end[1]~FF" port: "RE" } delay_max: 952 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_state/r_tx_end[2]~FF" port: "RE" } delay_max: 952 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_state/r_tx_end[3]~FF" port: "RE" } delay_max: 952 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/r_mst_read~FF" port: "RE" } delay_max: 961 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "w_data_tmp_dec[0]~FF" port: "RE" } delay_max: 955 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "w_i2c_end~FF" port: "RE" } delay_max: 961 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/r_state[0]~FF" port: "RE" } delay_max: 961 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/r_odata[7]~FF" port: "RE" } delay_max: 955 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/r_odata[8]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/r_odata[9]~FF" port: "RE" } delay_max: 955 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/r_odata[10]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/r_odata[11]~FF" port: "RE" } delay_max: 955 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/r_odata[12]~FF" port: "RE" } delay_max: 955 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/r_odata[13]~FF" port: "RE" } delay_max: 952 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/r_odata[14]~FF" port: "RE" } delay_max: 952 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/r_odata[15]~FF" port: "RE" } delay_max: 952 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[0]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/uc_wr_data0[0]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/xfer_complete1~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/xfer_complete2~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/uc_rd_data0[0]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[0]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/data_cnt[0]~FF" port: "RE" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/mst_data_out[0]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/soft_rst_reg[0]~FF" port: "I[1]" } delay_max: 838 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data1~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data2~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data3~FF" port: "RE" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data4~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/read_p~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[1]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[2]~FF" port: "RE" } delay_max: 1046 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[3]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MIDR[7]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/uc_wr_data0[1]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/uc_rd_data0[1]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[1]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[2]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[3]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[4]~FF" port: "RE" } delay_max: 1046 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[5]~FF" port: "RE" } delay_max: 1046 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[6]~FF" port: "RE" } delay_max: 1046 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[7]~FF" port: "RE" } delay_max: 1046 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/mst_data_out[1]~FF" port: "RE" } delay_max: 955 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/mst_data_out[2]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/mst_data_out[3]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/mst_data_out[4]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/mst_data_out[5]~FF" port: "RE" } delay_max: 952 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/mst_data_out[6]~FF" port: "RE" } delay_max: 952 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/mst_data_out[7]~FF" port: "RE" } delay_max: 952 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/i2c_slave_addr0[1]~FF" port: "I[1]" } delay_max: 885 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/soft_rst_reg[1]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/soft_rst_reg[2]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/soft_rst_reg[3]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "w_data_tmp_dec[1]~FF" port: "RE" } delay_max: 955 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "w_data_tmp_dec[2]~FF" port: "RE" } delay_max: 955 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "w_data_tmp_dec[3]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "w_data_tmp_dec[4]~FF" port: "RE" } delay_max: 952 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "w_data_tmp_dec[8]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "w_data_tmp_dec[9]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "w_data_tmp_dec[10]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "w_data_tmp_dec[11]~FF" port: "RE" } delay_max: 952 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "w_data_tmp_dec[12]~FF" port: "RE" } delay_max: 952 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "w_data_tmp_dec[13]~FF" port: "RE" } delay_max: 952 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "w_data_tmp_dec[14]~FF" port: "RE" } delay_max: 952 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/r_state[1]~FF" port: "RE" } delay_max: 961 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/r_state[2]~FF" port: "RE" } delay_max: 961 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_flg~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "w_wen~FF" port: "RE" } delay_max: 1226 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_crcflg~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "RE" } delay_max: 1226 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "w_packet[0]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_pkt_end~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[0]~FF" port: "RE" } delay_max: 1423 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_pkt_end_tx0~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_pkt_end_tx1~FF" port: "RE" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_pkt_end_tx2~FF" port: "RE" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "w_pkt_end~FF" port: "RE" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "RE" } delay_max: 1226 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "RE" } delay_max: 1226 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_cnt_wfifo[4]~FF" port: "RE" } delay_max: 1226 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_cnt_wfifo[5]~FF" port: "RE" } delay_max: 1226 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_cnt_wfifo[6]~FF" port: "RE" } delay_max: 1226 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "w_packet[1]~FF" port: "RE" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "w_packet[2]~FF" port: "RE" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "w_packet[3]~FF" port: "RE" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "w_packet[4]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "w_packet[5]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "w_packet[6]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "w_packet[7]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[0]~FF" port: "RE" } delay_max: 961 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[1]~FF" port: "RE" } delay_max: 961 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[2]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[3]~FF" port: "RE" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[4]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[5]~FF" port: "RE" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[6]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[7]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[8]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[9]~FF" port: "RE" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[10]~FF" port: "RE" } delay_max: 961 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[11]~FF" port: "RE" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[12]~FF" port: "RE" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[13]~FF" port: "RE" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[14]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[15]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[16]~FF" port: "RE" } delay_max: 961 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[17]~FF" port: "RE" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[18]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[19]~FF" port: "RE" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[20]~FF" port: "RE" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[21]~FF" port: "RE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[22]~FF" port: "RE" } delay_max: 961 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[23]~FF" port: "RE" } delay_max: 961 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[24]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[25]~FF" port: "RE" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[26]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[27]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[28]~FF" port: "RE" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[29]~FF" port: "RE" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[30]~FF" port: "RE" } delay_max: 1014 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[31]~FF" port: "RE" } delay_max: 961 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[1]~FF" port: "RE" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[2]~FF" port: "RE" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[3]~FF" port: "RE" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[4]~FF" port: "RE" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[5]~FF" port: "RE" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[6]~FF" port: "RE" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[7]~FF" port: "RE" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[8]~FF" port: "RE" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[9]~FF" port: "RE" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[10]~FF" port: "RE" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[11]~FF" port: "RE" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[12]~FF" port: "RE" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[13]~FF" port: "RE" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[14]~FF" port: "RE" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[15]~FF" port: "RE" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "RE" } delay_max: 1062 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "RE" } delay_max: 1062 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "RE" } delay_max: 1226 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "RE" } delay_max: 1226 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "la0_probe1[2]~FF" port: "RE" } delay_max: 1062 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "la0_probe1[1]~FF" port: "RE" } delay_max: 1062 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "TXEN_0~FF" port: "RE" } delay_max: 1062 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "FIFO_REN_0~FF" port: "RE" } delay_max: 1062 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_gmii_tx/r_pcnt[0]~FF" port: "RE" } delay_max: 1104 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_gmii_tx/r_bcnt[0]~FF" port: "RE" } delay_max: 1062 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "w_tx_end~FF" port: "RE" } delay_max: 1062 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_gmii_tx/r_tx_start[0]~FF" port: "RE" } delay_max: 904 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "la0_probe1[0]~FF" port: "RE" } delay_max: 1062 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "TXD_0[4]~FF" port: "RE" } delay_max: 1172 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_gmii_tx/r_pcnt[1]~FF" port: "RE" } delay_max: 1104 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_gmii_tx/r_pcnt[2]~FF" port: "RE" } delay_max: 1104 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_gmii_tx/r_pcnt[3]~FF" port: "RE" } delay_max: 1104 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_gmii_tx/r_bcnt[1]~FF" port: "RE" } delay_max: 1062 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_gmii_tx/r_bcnt[2]~FF" port: "RE" } delay_max: 1062 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_gmii_tx/r_bcnt[3]~FF" port: "RE" } delay_max: 1062 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_gmii_tx/r_bcnt[4]~FF" port: "RE" } delay_max: 1062 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_gmii_tx/r_bcnt[5]~FF" port: "RE" } delay_max: 1062 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_gmii_tx/r_bcnt[6]~FF" port: "RE" } delay_max: 1062 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_gmii_tx/r_tx_start[1]~FF" port: "RE" } delay_max: 904 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_gmii_tx/r_tx_start[2]~FF" port: "RE" } delay_max: 1062 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_gmii_tx/r_tx_start[3]~FF" port: "RE" } delay_max: 1062 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "TXD_0[5]~FF" port: "RE" } delay_max: 1172 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "TXD_0[6]~FF" port: "RE" } delay_max: 1172 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "TXD_0[7]~FF" port: "RE" } delay_max: 1172 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "TXD_0[0]~FF" port: "RE" } delay_max: 1172 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "TXD_0[1]~FF" port: "RE" } delay_max: 1172 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "TXD_0[2]~FF" port: "RE" } delay_max: 1172 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "TXD_0[3]~FF" port: "RE" } delay_max: 1062 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[4]~FF_frt_15" port: "RE" } delay_max: 1046 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/r_odata[12]~FF_frt_14" port: "RE" } delay_max: 952 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "w_data_tmp_dec[8]~FF_frt_13" port: "RE" } delay_max: 955 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "w_data_tmp_dec[1]~FF_frt_12" port: "RE" } delay_max: 955 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_cnt_wfifo[1]~FF_frt_11" port: "RE" } delay_max: 1226 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[2]~FF_frt_10" port: "RE" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[0]~FF_frt_9" port: "RE" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[3]~FF_frt_8" port: "RE" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[1]~FF_frt_7" port: "RE" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[4]~FF_frt_6" port: "RE" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[8]~FF_frt_5" port: "RE" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[9]~FF_frt_4" port: "RE" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[11]~FF_frt_3" port: "RE" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[0]~FF_frt_2" port: "RE" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[2]~FF_frt_1" port: "RE" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[6]~FF_frt_0" port: "RE" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "LED[6]" port: "outpad" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "LUT__10144" port: "I[1]" } delay_max: 754 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "LUT__10157" port: "I[1]" } delay_max: 721 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "LUT__10171" port: "I[0]" } delay_max: 792 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "LUT__10174" port: "I[3]" } delay_max: 858 delay_min: 0  }
route { driver { cell: "LED[6]~FF" port: "O_seq" } sink { cell: "LUT__10178" port: "I[2]" } delay_max: 877 delay_min: 0  }
route { driver { cell: "r_tclk_0[0]~FF" port: "O_seq" } sink { cell: "r_tclk_0[0]~FF" port: "I[1]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_tclk_0[0]~FF" port: "O_seq" } sink { cell: "r_tclk_0[1]~FF" port: "I[1]" } delay_max: 210 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "r_tclk_0[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_fifo/empty_o~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "la0_probe1[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "la0_probe1[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "TXEN_0~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "FIFO_REN_0~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_tx/r_pcnt[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_tx/r_bcnt[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "w_tx_end~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_tx/r_tx_start[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "la0_probe1[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "TXD_0[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_tx/r_pcnt[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_tx/r_pcnt[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_tx/r_pcnt[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_tx/r_bcnt[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_tx/r_bcnt[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_tx/r_bcnt[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_tx/r_bcnt[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_tx/r_bcnt[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_tx/r_bcnt[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_tx/r_tx_start[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_tx/r_tx_start[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_tx/r_tx_start[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "TXD_0[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "TXD_0[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "TXD_0[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "TXD_0[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "TXD_0[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "TXD_0[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "TXD_0[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "r_tclk_0[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "r_tclk_0[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "r_tclk_0[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "r_tclk_0[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "r_tclk_0[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "r_tclk_0[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "r_tclk_0[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "r_tclk_0[8]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "r_tclk_0[9]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "r_tclk_0[10]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "r_tclk_0[11]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "r_tclk_0[12]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "r_tclk_0[13]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "r_tclk_0[14]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "r_tclk_0[15]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "r_tclk_0[16]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "r_tclk_0[17]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "r_tclk_0[18]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "r_tclk_0[19]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "r_tclk_0[20]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "r_tclk_0[21]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "r_tclk_0[22]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "r_tclk_0[23]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "r_tclk_0[24]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "r_tclk_0[25]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "r_tclk_0[26]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "LED[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_resetn~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/tu_trigger~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/capture_enable~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[12]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[13]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[14]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[15]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[12]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[13]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[14]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[15]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[12]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[13]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[14]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[15]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_sample_cnt[12]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_sample_cnt[13]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_sample_cnt[14]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_sample_cnt[15]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_sample_cnt[16]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[13]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[14]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[15]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[12]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[13]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[14]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[15]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n111~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n160~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n209~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n258~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n307~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n356~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n405~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[12]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[13]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[14]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[15]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[16]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i8_2" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i9_2" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i10_2" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i11_2" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i12_2" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c02" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c02" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_2" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_2" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_2" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_2" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_2" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_2" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_2" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_2" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_2" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_2" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_2" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_2" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b032" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b032" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0302" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0302" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03b12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03b12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0b12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0b12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c012" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c012" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0c12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0c12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0d12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0d12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0e12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0e12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0f12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0f12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0g12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0g12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0h12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0h12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0i12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0i12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0j12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0j12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0k12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0k12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0l1" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0l1" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0312" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0312" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03c12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03c12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03d12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03d12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03e12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03e12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03f12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03f12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03g12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03g12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03h12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03h12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03i12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03i12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03j12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03j12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03k12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03k12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03l1" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03l1" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b32" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b32" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b02" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b02" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3b12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3b12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030b12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030b12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03012" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03012" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030c12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030c12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030d12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030d12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030e12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030e12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030f12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030f12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030g12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030g12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030h12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030h12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030i12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030i12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030j12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030j12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030k12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030k12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030l1" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030l1" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b312" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b312" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3c12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3c12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3d12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3d12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3e12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3e12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3f12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3f12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3g12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3g12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3h12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3h12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3i12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3i12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3j12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3j12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3k12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3k12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3l1" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3l1" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3032" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3032" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b302" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b302" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303b12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303b12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0b12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0b12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b012" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b012" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0c12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0c12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0d12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0d12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0e12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0e12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0f12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0f12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0g12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0g12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0h12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0h12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0i12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0i12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0j12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0j12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0k12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0k12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0l1" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0l1" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30312" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30312" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303c12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303c12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303d12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303d12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303e12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303e12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303f12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303f12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303g12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303g12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303h12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303h12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303i12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303i12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303j12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303j12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303k12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303k12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303l1" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303l1" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c32" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c32" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3b12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3b12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30b12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30b12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3012" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3012" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30c12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30c12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30d12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30d12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30e12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30e12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30f12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30f12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30g12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30g12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30h12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30h12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30i12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30i12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30j12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30j12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30k12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30k12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30l1" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30l1" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c312" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c312" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3c12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3c12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3d12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3d12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3e12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3e12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3f12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3f12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3g12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3g12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3h12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3h12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3i12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3i12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3j12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3j12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3k12" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3k12" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3l1" port: "RCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3l1" port: "WCLK" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "PLL_RCLK_0~CLKOUT~201~642" port: "out" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "PLL_RCLK_0~CLKOUT~202~642" port: "out" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "PLL_RCLK_0~CLKOUT~333~293" port: "out" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "PLL_RCLK_0~CLKOUT~333~294" port: "out" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0" port: "inpad" } sink { cell: "PLL_RCLK_0~CLKOUT~333~304" port: "out" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "r_rclk_0[3]~FF" port: "O_seq" } sink { cell: "r_rclk_0[3]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk_0[3]~FF" port: "cout" } sink { cell: "r_rclk_0[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk_0[4]~FF" port: "O_seq" } sink { cell: "r_rclk_0[4]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk_0[4]~FF" port: "cout" } sink { cell: "r_rclk_0[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk_0[5]~FF" port: "O_seq" } sink { cell: "r_rclk_0[5]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk_0[5]~FF" port: "cout" } sink { cell: "r_rclk_0[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk_0[6]~FF" port: "O_seq" } sink { cell: "r_rclk_0[6]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk_0[6]~FF" port: "cout" } sink { cell: "r_rclk_0[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk_0[7]~FF" port: "O_seq" } sink { cell: "r_rclk_0[7]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk_0[7]~FF" port: "cout" } sink { cell: "r_rclk_0[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk_0[8]~FF" port: "O_seq" } sink { cell: "r_rclk_0[8]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk_0[8]~FF" port: "cout" } sink { cell: "r_rclk_0[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk_0[9]~FF" port: "O_seq" } sink { cell: "r_rclk_0[9]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk_0[9]~FF" port: "cout" } sink { cell: "r_rclk_0[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk_0[10]~FF" port: "O_seq" } sink { cell: "r_rclk_0[10]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk_0[10]~FF" port: "cout" } sink { cell: "r_rclk_0[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk_0[11]~FF" port: "O_seq" } sink { cell: "r_rclk_0[11]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk_0[11]~FF" port: "cout" } sink { cell: "r_rclk_0[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk_0[12]~FF" port: "O_seq" } sink { cell: "r_rclk_0[12]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk_0[12]~FF" port: "cout" } sink { cell: "r_rclk_0[13]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk_0[13]~FF" port: "O_seq" } sink { cell: "r_rclk_0[13]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk_0[13]~FF" port: "cout" } sink { cell: "r_rclk_0[14]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk_0[14]~FF" port: "O_seq" } sink { cell: "r_rclk_0[14]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk_0[14]~FF" port: "cout" } sink { cell: "r_rclk_0[15]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk_0[15]~FF" port: "O_seq" } sink { cell: "r_rclk_0[15]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk_0[15]~FF" port: "cout" } sink { cell: "r_rclk_0[16]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk_0[16]~FF" port: "O_seq" } sink { cell: "r_rclk_0[16]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk_0[16]~FF" port: "cout" } sink { cell: "r_rclk_0[17]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk_0[17]~FF" port: "O_seq" } sink { cell: "r_rclk_0[17]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk_0[17]~FF" port: "cout" } sink { cell: "r_rclk_0[18]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk_0[18]~FF" port: "O_seq" } sink { cell: "r_rclk_0[18]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk_0[18]~FF" port: "cout" } sink { cell: "r_rclk_0[19]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk_0[19]~FF" port: "O_seq" } sink { cell: "r_rclk_0[19]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk_0[19]~FF" port: "cout" } sink { cell: "r_rclk_0[20]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk_0[20]~FF" port: "O_seq" } sink { cell: "r_rclk_0[20]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk_0[20]~FF" port: "cout" } sink { cell: "r_rclk_0[21]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk_0[21]~FF" port: "O_seq" } sink { cell: "r_rclk_0[21]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk_0[21]~FF" port: "cout" } sink { cell: "r_rclk_0[22]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk_0[22]~FF" port: "O_seq" } sink { cell: "r_rclk_0[22]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk_0[22]~FF" port: "cout" } sink { cell: "r_rclk_0[23]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk_0[23]~FF" port: "O_seq" } sink { cell: "r_rclk_0[23]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk_0[23]~FF" port: "cout" } sink { cell: "r_rclk_0[24]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk_0[24]~FF" port: "O_seq" } sink { cell: "r_rclk_0[24]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk_0[24]~FF" port: "cout" } sink { cell: "r_rclk_0[25]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk_0[25]~FF" port: "O_seq" } sink { cell: "r_rclk_0[25]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk_0[25]~FF" port: "cout" } sink { cell: "r_rclk_0[26]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk_0[26]~FF" port: "O_seq" } sink { cell: "r_rclk_0[26]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk_0[26]~FF" port: "cout" } sink { cell: "LED[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LED[3]~FF" port: "O_seq" } sink { cell: "LED[3]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "LED[3]~FF" port: "O_seq" } sink { cell: "LED[3]" port: "outpad" } delay_max: 503 delay_min: 0  }
route { driver { cell: "r_rclk90_0[1]~FF" port: "O_seq" } sink { cell: "r_rclk90_0[1]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk90_0[1]~FF" port: "cout" } sink { cell: "r_rclk90_0[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk90_0[2]~FF" port: "O_seq" } sink { cell: "r_rclk90_0[2]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk90_0[2]~FF" port: "cout" } sink { cell: "r_rclk90_0[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk90_0[3]~FF" port: "O_seq" } sink { cell: "r_rclk90_0[3]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk90_0[3]~FF" port: "cout" } sink { cell: "r_rclk90_0[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk90_0[4]~FF" port: "O_seq" } sink { cell: "r_rclk90_0[4]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk90_0[4]~FF" port: "cout" } sink { cell: "r_rclk90_0[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk90_0[5]~FF" port: "O_seq" } sink { cell: "r_rclk90_0[5]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk90_0[5]~FF" port: "cout" } sink { cell: "r_rclk90_0[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk90_0[6]~FF" port: "O_seq" } sink { cell: "r_rclk90_0[6]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk90_0[6]~FF" port: "cout" } sink { cell: "r_rclk90_0[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk90_0[7]~FF" port: "O_seq" } sink { cell: "r_rclk90_0[7]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk90_0[7]~FF" port: "cout" } sink { cell: "r_rclk90_0[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk90_0[8]~FF" port: "O_seq" } sink { cell: "r_rclk90_0[8]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk90_0[8]~FF" port: "cout" } sink { cell: "r_rclk90_0[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk90_0[9]~FF" port: "O_seq" } sink { cell: "r_rclk90_0[9]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk90_0[9]~FF" port: "cout" } sink { cell: "r_rclk90_0[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk90_0[10]~FF" port: "O_seq" } sink { cell: "r_rclk90_0[10]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk90_0[10]~FF" port: "cout" } sink { cell: "r_rclk90_0[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk90_0[11]~FF" port: "O_seq" } sink { cell: "r_rclk90_0[11]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk90_0[11]~FF" port: "cout" } sink { cell: "r_rclk90_0[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk90_0[12]~FF" port: "O_seq" } sink { cell: "r_rclk90_0[12]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk90_0[12]~FF" port: "cout" } sink { cell: "r_rclk90_0[13]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk90_0[13]~FF" port: "O_seq" } sink { cell: "r_rclk90_0[13]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk90_0[13]~FF" port: "cout" } sink { cell: "r_rclk90_0[14]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk90_0[14]~FF" port: "O_seq" } sink { cell: "r_rclk90_0[14]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk90_0[14]~FF" port: "cout" } sink { cell: "r_rclk90_0[15]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk90_0[15]~FF" port: "O_seq" } sink { cell: "r_rclk90_0[15]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk90_0[15]~FF" port: "cout" } sink { cell: "r_rclk90_0[16]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk90_0[16]~FF" port: "O_seq" } sink { cell: "r_rclk90_0[16]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk90_0[16]~FF" port: "cout" } sink { cell: "r_rclk90_0[17]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk90_0[17]~FF" port: "O_seq" } sink { cell: "r_rclk90_0[17]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk90_0[17]~FF" port: "cout" } sink { cell: "r_rclk90_0[18]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk90_0[18]~FF" port: "O_seq" } sink { cell: "r_rclk90_0[18]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk90_0[18]~FF" port: "cout" } sink { cell: "r_rclk90_0[19]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk90_0[19]~FF" port: "O_seq" } sink { cell: "r_rclk90_0[19]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk90_0[19]~FF" port: "cout" } sink { cell: "r_rclk90_0[20]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk90_0[20]~FF" port: "O_seq" } sink { cell: "r_rclk90_0[20]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk90_0[20]~FF" port: "cout" } sink { cell: "r_rclk90_0[21]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk90_0[21]~FF" port: "O_seq" } sink { cell: "r_rclk90_0[21]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk90_0[21]~FF" port: "cout" } sink { cell: "r_rclk90_0[22]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk90_0[22]~FF" port: "O_seq" } sink { cell: "r_rclk90_0[22]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk90_0[22]~FF" port: "cout" } sink { cell: "r_rclk90_0[23]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk90_0[23]~FF" port: "O_seq" } sink { cell: "r_rclk90_0[23]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk90_0[23]~FF" port: "cout" } sink { cell: "r_rclk90_0[24]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk90_0[24]~FF" port: "O_seq" } sink { cell: "r_rclk90_0[24]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk90_0[24]~FF" port: "cout" } sink { cell: "r_rclk90_0[25]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk90_0[25]~FF" port: "O_seq" } sink { cell: "r_rclk90_0[25]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk90_0[25]~FF" port: "cout" } sink { cell: "r_rclk90_0[26]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_rclk90_0[26]~FF" port: "O_seq" } sink { cell: "r_rclk90_0[26]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_rclk90_0[26]~FF" port: "cout" } sink { cell: "LED[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LED[4]~FF" port: "O_seq" } sink { cell: "LED[4]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "LED[4]~FF" port: "O_seq" } sink { cell: "LED[4]" port: "outpad" } delay_max: 497 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[1]~FF" port: "O_seq" } sink { cell: "r_i2cclk_0[1]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[1]~FF" port: "cout" } sink { cell: "r_i2cclk_0[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[2]~FF" port: "O_seq" } sink { cell: "r_i2cclk_0[2]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[2]~FF" port: "cout" } sink { cell: "r_i2cclk_0[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[3]~FF" port: "O_seq" } sink { cell: "r_i2cclk_0[3]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[3]~FF" port: "cout" } sink { cell: "r_i2cclk_0[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[4]~FF" port: "O_seq" } sink { cell: "r_i2cclk_0[4]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[4]~FF" port: "cout" } sink { cell: "r_i2cclk_0[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[5]~FF" port: "O_seq" } sink { cell: "r_i2cclk_0[5]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[5]~FF" port: "cout" } sink { cell: "r_i2cclk_0[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[6]~FF" port: "O_seq" } sink { cell: "r_i2cclk_0[6]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[6]~FF" port: "cout" } sink { cell: "r_i2cclk_0[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[7]~FF" port: "O_seq" } sink { cell: "r_i2cclk_0[7]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[7]~FF" port: "cout" } sink { cell: "r_i2cclk_0[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[8]~FF" port: "O_seq" } sink { cell: "r_i2cclk_0[8]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[8]~FF" port: "cout" } sink { cell: "r_i2cclk_0[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[9]~FF" port: "O_seq" } sink { cell: "r_i2cclk_0[9]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[9]~FF" port: "cout" } sink { cell: "r_i2cclk_0[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[10]~FF" port: "O_seq" } sink { cell: "r_i2cclk_0[10]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[10]~FF" port: "cout" } sink { cell: "r_i2cclk_0[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[11]~FF" port: "O_seq" } sink { cell: "r_i2cclk_0[11]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[11]~FF" port: "cout" } sink { cell: "r_i2cclk_0[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[12]~FF" port: "O_seq" } sink { cell: "r_i2cclk_0[12]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[12]~FF" port: "cout" } sink { cell: "r_i2cclk_0[13]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[13]~FF" port: "O_seq" } sink { cell: "r_i2cclk_0[13]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[13]~FF" port: "cout" } sink { cell: "r_i2cclk_0[14]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[14]~FF" port: "O_seq" } sink { cell: "r_i2cclk_0[14]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[14]~FF" port: "cout" } sink { cell: "r_i2cclk_0[15]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[15]~FF" port: "O_seq" } sink { cell: "r_i2cclk_0[15]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[15]~FF" port: "cout" } sink { cell: "r_i2cclk_0[16]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[16]~FF" port: "O_seq" } sink { cell: "r_i2cclk_0[16]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[16]~FF" port: "cout" } sink { cell: "r_i2cclk_0[17]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[17]~FF" port: "O_seq" } sink { cell: "r_i2cclk_0[17]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[17]~FF" port: "cout" } sink { cell: "r_i2cclk_0[18]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[18]~FF" port: "O_seq" } sink { cell: "r_i2cclk_0[18]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[18]~FF" port: "cout" } sink { cell: "r_i2cclk_0[19]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[19]~FF" port: "O_seq" } sink { cell: "r_i2cclk_0[19]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[19]~FF" port: "cout" } sink { cell: "r_i2cclk_0[20]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[20]~FF" port: "O_seq" } sink { cell: "r_i2cclk_0[20]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[20]~FF" port: "cout" } sink { cell: "r_i2cclk_0[21]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[21]~FF" port: "O_seq" } sink { cell: "r_i2cclk_0[21]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[21]~FF" port: "cout" } sink { cell: "r_i2cclk_0[22]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[22]~FF" port: "O_seq" } sink { cell: "r_i2cclk_0[22]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[22]~FF" port: "cout" } sink { cell: "r_i2cclk_0[23]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[23]~FF" port: "O_seq" } sink { cell: "r_i2cclk_0[23]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[23]~FF" port: "cout" } sink { cell: "r_i2cclk_0[24]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[24]~FF" port: "O_seq" } sink { cell: "r_i2cclk_0[24]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[24]~FF" port: "cout" } sink { cell: "r_i2cclk_0[25]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[25]~FF" port: "O_seq" } sink { cell: "r_i2cclk_0[25]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[25]~FF" port: "cout" } sink { cell: "r_i2cclk_0[26]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[26]~FF" port: "O_seq" } sink { cell: "r_i2cclk_0[26]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_i2cclk_0[26]~FF" port: "cout" } sink { cell: "LED[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LED[5]~FF" port: "O_seq" } sink { cell: "LED[5]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "LED[5]~FF" port: "O_seq" } sink { cell: "LED[5]" port: "outpad" } delay_max: 519 delay_min: 0  }
route { driver { cell: "add_64/i1" port: "O" } sink { cell: "r_rstcnt[1]~FF" port: "I[1]" } delay_max: 127 delay_min: 0  }
route { driver { cell: "r_rstcnt[1]~FF" port: "O_seq" } sink { cell: "LUT__10024" port: "I[1]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "r_rstcnt[1]~FF" port: "O_seq" } sink { cell: "add_64/i1" port: "I[0]" } delay_max: 202 delay_min: 0  }
route { driver { cell: "add_64/i2" port: "O" } sink { cell: "r_rstcnt[2]~FF" port: "I[1]" } delay_max: 127 delay_min: 0  }
route { driver { cell: "r_rstcnt[2]~FF" port: "O_seq" } sink { cell: "LUT__10024" port: "I[2]" } delay_max: 216 delay_min: 0  }
route { driver { cell: "r_rstcnt[2]~FF" port: "O_seq" } sink { cell: "add_64/i2" port: "I[0]" } delay_max: 202 delay_min: 0  }
route { driver { cell: "add_64/i3" port: "O" } sink { cell: "r_rstcnt[3]~FF" port: "I[1]" } delay_max: 127 delay_min: 0  }
route { driver { cell: "r_rstcnt[3]~FF" port: "O_seq" } sink { cell: "LUT__10024" port: "I[3]" } delay_max: 224 delay_min: 0  }
route { driver { cell: "r_rstcnt[3]~FF" port: "O_seq" } sink { cell: "add_64/i3" port: "I[0]" } delay_max: 202 delay_min: 0  }
route { driver { cell: "add_64/i4" port: "O" } sink { cell: "r_rstcnt[4]~FF" port: "I[1]" } delay_max: 127 delay_min: 0  }
route { driver { cell: "r_rstcnt[4]~FF" port: "O_seq" } sink { cell: "add_64/i4" port: "I[0]" } delay_max: 202 delay_min: 0  }
route { driver { cell: "r_rstcnt[4]~FF" port: "O_seq" } sink { cell: "LUT__10025" port: "I[1]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "add_64/i5" port: "O" } sink { cell: "r_rstcnt[5]~FF" port: "I[1]" } delay_max: 164 delay_min: 0  }
route { driver { cell: "r_rstcnt[5]~FF" port: "O_seq" } sink { cell: "add_64/i5" port: "I[0]" } delay_max: 280 delay_min: 0  }
route { driver { cell: "r_rstcnt[5]~FF" port: "O_seq" } sink { cell: "LUT__10025" port: "I[2]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "add_64/i6" port: "O" } sink { cell: "r_rstcnt[6]~FF" port: "I[1]" } delay_max: 127 delay_min: 0  }
route { driver { cell: "r_rstcnt[6]~FF" port: "O_seq" } sink { cell: "add_64/i6" port: "I[0]" } delay_max: 202 delay_min: 0  }
route { driver { cell: "r_rstcnt[6]~FF" port: "O_seq" } sink { cell: "LUT__10026" port: "I[1]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "add_64/i7" port: "O" } sink { cell: "r_rstcnt[7]~FF" port: "I[1]" } delay_max: 179 delay_min: 0  }
route { driver { cell: "r_rstcnt[7]~FF" port: "O_seq" } sink { cell: "add_64/i7" port: "I[0]" } delay_max: 302 delay_min: 0  }
route { driver { cell: "r_rstcnt[7]~FF" port: "O_seq" } sink { cell: "LUT__10026" port: "I[2]" } delay_max: 201 delay_min: 0  }
route { driver { cell: "add_64/i8" port: "O" } sink { cell: "r_rstcnt[8]~FF" port: "I[1]" } delay_max: 127 delay_min: 0  }
route { driver { cell: "r_rstcnt[8]~FF" port: "O_seq" } sink { cell: "add_64/i8" port: "I[0]" } delay_max: 202 delay_min: 0  }
route { driver { cell: "r_rstcnt[8]~FF" port: "O_seq" } sink { cell: "LUT__10028" port: "I[1]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "add_64/i9" port: "O" } sink { cell: "r_rstcnt[9]~FF" port: "I[1]" } delay_max: 127 delay_min: 0  }
route { driver { cell: "r_rstcnt[9]~FF" port: "O_seq" } sink { cell: "add_64/i9" port: "I[0]" } delay_max: 202 delay_min: 0  }
route { driver { cell: "r_rstcnt[9]~FF" port: "O_seq" } sink { cell: "LUT__10027" port: "I[0]" } delay_max: 196 delay_min: 0  }
route { driver { cell: "add_64/i10" port: "O" } sink { cell: "r_rstcnt[10]~FF" port: "I[1]" } delay_max: 127 delay_min: 0  }
route { driver { cell: "r_rstcnt[10]~FF" port: "O_seq" } sink { cell: "add_64/i10" port: "I[0]" } delay_max: 202 delay_min: 0  }
route { driver { cell: "r_rstcnt[10]~FF" port: "O_seq" } sink { cell: "LUT__10027" port: "I[1]" } delay_max: 201 delay_min: 0  }
route { driver { cell: "add_64/i11" port: "O" } sink { cell: "r_rstcnt[11]~FF" port: "I[1]" } delay_max: 127 delay_min: 0  }
route { driver { cell: "r_rstcnt[11]~FF" port: "O_seq" } sink { cell: "add_64/i11" port: "I[0]" } delay_max: 202 delay_min: 0  }
route { driver { cell: "r_rstcnt[11]~FF" port: "O_seq" } sink { cell: "LUT__10027" port: "I[2]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "add_64/i12" port: "O" } sink { cell: "r_rstcnt[12]~FF" port: "I[1]" } delay_max: 164 delay_min: 0  }
route { driver { cell: "r_rstcnt[12]~FF" port: "O_seq" } sink { cell: "add_64/i12" port: "I[0]" } delay_max: 280 delay_min: 0  }
route { driver { cell: "r_rstcnt[12]~FF" port: "O_seq" } sink { cell: "LUT__10027" port: "I[3]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "add_64/i13" port: "O" } sink { cell: "r_rstcnt[13]~FF" port: "I[1]" } delay_max: 127 delay_min: 0  }
route { driver { cell: "r_rstcnt[13]~FF" port: "O_seq" } sink { cell: "add_64/i13" port: "I[0]" } delay_max: 202 delay_min: 0  }
route { driver { cell: "r_rstcnt[13]~FF" port: "O_seq" } sink { cell: "LUT__10028" port: "I[3]" } delay_max: 216 delay_min: 0  }
route { driver { cell: "add_64/i14" port: "O" } sink { cell: "r_rstcnt[14]~FF" port: "I[1]" } delay_max: 127 delay_min: 0  }
route { driver { cell: "add_64/i15" port: "O" } sink { cell: "r_rstcnt[15]~FF" port: "I[1]" } delay_max: 127 delay_min: 0  }
route { driver { cell: "r_rstcnt[15]~FF" port: "O_seq" } sink { cell: "add_64/i15" port: "I[0]" } delay_max: 202 delay_min: 0  }
route { driver { cell: "r_rstcnt[15]~FF" port: "O_seq" } sink { cell: "LUT__10029" port: "I[0]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "add_64/i16" port: "O" } sink { cell: "r_rstcnt[16]~FF" port: "I[1]" } delay_max: 127 delay_min: 0  }
route { driver { cell: "r_rstcnt[16]~FF" port: "O_seq" } sink { cell: "add_64/i16" port: "I[0]" } delay_max: 202 delay_min: 0  }
route { driver { cell: "r_rstcnt[16]~FF" port: "O_seq" } sink { cell: "LUT__10029" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "add_64/i17" port: "O" } sink { cell: "r_rstcnt[17]~FF" port: "I[1]" } delay_max: 153 delay_min: 0  }
route { driver { cell: "r_rstcnt[17]~FF" port: "O_seq" } sink { cell: "add_64/i17" port: "I[0]" } delay_max: 223 delay_min: 0  }
route { driver { cell: "r_rstcnt[17]~FF" port: "O_seq" } sink { cell: "LUT__10029" port: "I[2]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "add_64/i18" port: "O" } sink { cell: "r_rstcnt[18]~FF" port: "I[1]" } delay_max: 127 delay_min: 0  }
route { driver { cell: "r_rstcnt[18]~FF" port: "O_seq" } sink { cell: "add_64/i18" port: "I[0]" } delay_max: 202 delay_min: 0  }
route { driver { cell: "r_rstcnt[18]~FF" port: "O_seq" } sink { cell: "LUT__10029" port: "I[3]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[0]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[0]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[0]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[1]~FF" port: "I[0]" } delay_max: 193 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[0]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[2]~FF" port: "I[0]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[0]~FF" port: "O_seq" } sink { cell: "LUT__10063" port: "I[0]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[0]~FF" port: "O_seq" } sink { cell: "LUT__10076" port: "I[0]" } delay_max: 201 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[0]~FF" port: "O_seq" } sink { cell: "LUT__10078" port: "I[0]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "LUT__10051" port: "O" } sink { cell: "udp_state/r_cnt_wait[0]~FF" port: "I[1]" } delay_max: 519 delay_min: 0  }
route { driver { cell: "LUT__10051" port: "O" } sink { cell: "udp_state/r_cnt_wait[1]~FF" port: "I[2]" } delay_max: 479 delay_min: 0  }
route { driver { cell: "LUT__10051" port: "O" } sink { cell: "udp_state/r_cnt_wait[2]~FF" port: "I[3]" } delay_max: 547 delay_min: 0  }
route { driver { cell: "LUT__10051" port: "O" } sink { cell: "udp_state/r_cnt_wait[3]~FF" port: "I[1]" } delay_max: 537 delay_min: 0  }
route { driver { cell: "LUT__10051" port: "O" } sink { cell: "udp_state/r_cnt_wait[4]~FF" port: "I[2]" } delay_max: 596 delay_min: 0  }
route { driver { cell: "LUT__10051" port: "O" } sink { cell: "udp_state/r_cnt_wait[5]~FF" port: "I[3]" } delay_max: 618 delay_min: 0  }
route { driver { cell: "LUT__10051" port: "O" } sink { cell: "udp_state/r_cnt_wait[6]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__10051" port: "O" } sink { cell: "udp_state/r_cnt_wait[7]~FF" port: "I[2]" } delay_max: 482 delay_min: 0  }
route { driver { cell: "LUT__10051" port: "O" } sink { cell: "udp_state/r_cnt_wait[8]~FF" port: "I[3]" } delay_max: 617 delay_min: 0  }
route { driver { cell: "LUT__10051" port: "O" } sink { cell: "udp_state/r_cnt_wait[9]~FF" port: "I[1]" } delay_max: 448 delay_min: 0  }
route { driver { cell: "LUT__10051" port: "O" } sink { cell: "udp_state/r_cnt_wait[10]~FF" port: "I[2]" } delay_max: 535 delay_min: 0  }
route { driver { cell: "LUT__10051" port: "O" } sink { cell: "udp_state/r_cnt_wait[11]~FF" port: "I[3]" } delay_max: 519 delay_min: 0  }
route { driver { cell: "LUT__10051" port: "O" } sink { cell: "udp_state/r_cnt_wait[12]~FF" port: "I[1]" } delay_max: 532 delay_min: 0  }
route { driver { cell: "LUT__10051" port: "O" } sink { cell: "udp_state/r_cnt_wait[13]~FF" port: "I[2]" } delay_max: 470 delay_min: 0  }
route { driver { cell: "LUT__10051" port: "O" } sink { cell: "udp_state/r_cnt_wait[14]~FF" port: "I[3]" } delay_max: 402 delay_min: 0  }
route { driver { cell: "LUT__10051" port: "O" } sink { cell: "udp_state/r_cnt_wait[15]~FF" port: "I[1]" } delay_max: 470 delay_min: 0  }
route { driver { cell: "LUT__10051" port: "O" } sink { cell: "udp_state/r_cnt_wait[16]~FF" port: "I[2]" } delay_max: 458 delay_min: 0  }
route { driver { cell: "LUT__10051" port: "O" } sink { cell: "udp_state/r_cnt_wait[17]~FF" port: "I[3]" } delay_max: 424 delay_min: 0  }
route { driver { cell: "LUT__10051" port: "O" } sink { cell: "udp_state/r_cnt_wait[18]~FF" port: "I[2]" } delay_max: 436 delay_min: 0  }
route { driver { cell: "LUT__10051" port: "O" } sink { cell: "udp_state/r_cnt_wait[19]~FF" port: "I[3]" } delay_max: 551 delay_min: 0  }
route { driver { cell: "LUT__10051" port: "O" } sink { cell: "udp_state/r_cnt_wait[20]~FF" port: "I[2]" } delay_max: 434 delay_min: 0  }
route { driver { cell: "LUT__10051" port: "O" } sink { cell: "udp_state/r_cnt_wait[21]~FF" port: "I[3]" } delay_max: 358 delay_min: 0  }
route { driver { cell: "LUT__10051" port: "O" } sink { cell: "udp_state/r_cnt_wait[22]~FF" port: "I[1]" } delay_max: 477 delay_min: 0  }
route { driver { cell: "LUT__10051" port: "O" } sink { cell: "udp_state/r_cnt_wait[23]~FF" port: "I[2]" } delay_max: 449 delay_min: 0  }
route { driver { cell: "LUT__10051" port: "O" } sink { cell: "udp_state/r_cnt_wait[24]~FF" port: "I[2]" } delay_max: 511 delay_min: 0  }
route { driver { cell: "LUT__10051" port: "O" } sink { cell: "udp_state/r_cnt_wait[25]~FF" port: "I[3]" } delay_max: 393 delay_min: 0  }
route { driver { cell: "LUT__10051" port: "O" } sink { cell: "udp_state/r_cnt_wait[26]~FF" port: "I[3]" } delay_max: 506 delay_min: 0  }
route { driver { cell: "LUT__10051" port: "O" } sink { cell: "udp_state/r_cnt_wait[27]~FF" port: "I[3]" } delay_max: 425 delay_min: 0  }
route { driver { cell: "udp_state/r_state[2]~FF" port: "O_seq" } sink { cell: "w_i2c_start~FF" port: "I[0]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "udp_state/r_state[2]~FF" port: "O_seq" } sink { cell: "w_pkt_start~FF" port: "I[0]" } delay_max: 300 delay_min: 0  }
route { driver { cell: "udp_state/r_state[2]~FF" port: "O_seq" } sink { cell: "udp_state/r_state[2]~FF" port: "I[3]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_state/r_state[2]~FF" port: "O_seq" } sink { cell: "w_tx_start~FF" port: "I[1]" } delay_max: 302 delay_min: 0  }
route { driver { cell: "udp_state/r_state[2]~FF" port: "O_seq" } sink { cell: "udp_state/r_state[1]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_state/r_state[2]~FF" port: "O_seq" } sink { cell: "udp_state/r_state[0]~FF" port: "I[2]" } delay_max: 208 delay_min: 0  }
route { driver { cell: "udp_state/r_state[2]~FF" port: "O_seq" } sink { cell: "LUT__10051" port: "I[0]" } delay_max: 402 delay_min: 0  }
route { driver { cell: "udp_state/r_state[2]~FF" port: "O_seq" } sink { cell: "LUT__10070" port: "I[3]" } delay_max: 308 delay_min: 0  }
route { driver { cell: "udp_state/r_state[1]~FF" port: "O_seq" } sink { cell: "w_i2c_start~FF" port: "I[1]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "udp_state/r_state[1]~FF" port: "O_seq" } sink { cell: "w_pkt_start~FF" port: "I[1]" } delay_max: 302 delay_min: 0  }
route { driver { cell: "udp_state/r_state[1]~FF" port: "O_seq" } sink { cell: "udp_state/r_state[2]~FF" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "udp_state/r_state[1]~FF" port: "O_seq" } sink { cell: "w_tx_start~FF" port: "I[0]" } delay_max: 304 delay_min: 0  }
route { driver { cell: "udp_state/r_state[1]~FF" port: "O_seq" } sink { cell: "udp_state/r_state[1]~FF" port: "I[2]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_state/r_state[1]~FF" port: "O_seq" } sink { cell: "udp_state/r_state[0]~FF" port: "I[3]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "udp_state/r_state[1]~FF" port: "O_seq" } sink { cell: "LUT__10051" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "udp_state/r_state[1]~FF" port: "O_seq" } sink { cell: "LUT__10067" port: "I[2]" } delay_max: 316 delay_min: 0  }
route { driver { cell: "udp_state/r_state[1]~FF" port: "O_seq" } sink { cell: "LUT__10069" port: "I[2]" } delay_max: 308 delay_min: 0  }
route { driver { cell: "udp_state/r_state[0]~FF" port: "O_seq" } sink { cell: "w_i2c_start~FF" port: "I[2]" } delay_max: 308 delay_min: 0  }
route { driver { cell: "udp_state/r_state[0]~FF" port: "O_seq" } sink { cell: "w_pkt_start~FF" port: "I[2]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "udp_state/r_state[0]~FF" port: "O_seq" } sink { cell: "udp_state/r_state[2]~FF" port: "I[2]" } delay_max: 223 delay_min: 0  }
route { driver { cell: "udp_state/r_state[0]~FF" port: "O_seq" } sink { cell: "w_tx_start~FF" port: "I[2]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "udp_state/r_state[0]~FF" port: "O_seq" } sink { cell: "udp_state/r_state[1]~FF" port: "I[3]" } delay_max: 288 delay_min: 0  }
route { driver { cell: "udp_state/r_state[0]~FF" port: "O_seq" } sink { cell: "udp_state/r_state[0]~FF" port: "I[1]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_state/r_state[0]~FF" port: "O_seq" } sink { cell: "LUT__10051" port: "I[2]" } delay_max: 401 delay_min: 0  }
route { driver { cell: "udp_state/r_state[0]~FF" port: "O_seq" } sink { cell: "LUT__10070" port: "I[2]" } delay_max: 279 delay_min: 0  }
route { driver { cell: "w_i2c_start~FF" port: "O_seq" } sink { cell: "LUT__10126" port: "I[0]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "w_pkt_start~FF" port: "O_seq" } sink { cell: "udp_tx/r_flg~FF" port: "I[1]" } delay_max: 523 delay_min: 0  }
route { driver { cell: "w_pkt_start~FF" port: "O_seq" } sink { cell: "udp_tx/r_crcflg~FF" port: "I[3]" } delay_max: 492 delay_min: 0  }
route { driver { cell: "w_pkt_start~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[0]~FF" port: "I[0]" } delay_max: 451 delay_min: 0  }
route { driver { cell: "w_pkt_start~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[1]~FF" port: "I[0]" } delay_max: 421 delay_min: 0  }
route { driver { cell: "w_pkt_start~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[2]~FF" port: "I[0]" } delay_max: 521 delay_min: 0  }
route { driver { cell: "w_pkt_start~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[3]~FF" port: "I[0]" } delay_max: 170 delay_min: 0  }
route { driver { cell: "w_pkt_start~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[4]~FF" port: "I[0]" } delay_max: 388 delay_min: 0  }
route { driver { cell: "w_pkt_start~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[5]~FF" port: "I[0]" } delay_max: 222 delay_min: 0  }
route { driver { cell: "w_pkt_start~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[6]~FF" port: "I[0]" } delay_max: 375 delay_min: 0  }
route { driver { cell: "w_pkt_start~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[7]~FF" port: "I[0]" } delay_max: 403 delay_min: 0  }
route { driver { cell: "w_pkt_start~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[8]~FF" port: "I[0]" } delay_max: 413 delay_min: 0  }
route { driver { cell: "w_pkt_start~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[9]~FF" port: "I[0]" } delay_max: 223 delay_min: 0  }
route { driver { cell: "w_pkt_start~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[10]~FF" port: "I[0]" } delay_max: 434 delay_min: 0  }
route { driver { cell: "w_pkt_start~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[11]~FF" port: "I[0]" } delay_max: 266 delay_min: 0  }
route { driver { cell: "w_pkt_start~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[12]~FF" port: "I[0]" } delay_max: 277 delay_min: 0  }
route { driver { cell: "w_pkt_start~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[13]~FF" port: "I[0]" } delay_max: 169 delay_min: 0  }
route { driver { cell: "w_pkt_start~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[14]~FF" port: "I[0]" } delay_max: 451 delay_min: 0  }
route { driver { cell: "w_pkt_start~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[15]~FF" port: "I[0]" } delay_max: 279 delay_min: 0  }
route { driver { cell: "w_pkt_start~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[16]~FF" port: "I[0]" } delay_max: 458 delay_min: 0  }
route { driver { cell: "w_pkt_start~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[17]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "w_pkt_start~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[18]~FF" port: "I[0]" } delay_max: 535 delay_min: 0  }
route { driver { cell: "w_pkt_start~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[19]~FF" port: "I[0]" } delay_max: 213 delay_min: 0  }
route { driver { cell: "w_pkt_start~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[20]~FF" port: "I[0]" } delay_max: 329 delay_min: 0  }
route { driver { cell: "w_pkt_start~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[21]~FF" port: "I[0]" } delay_max: 546 delay_min: 0  }
route { driver { cell: "w_pkt_start~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[22]~FF" port: "I[0]" } delay_max: 484 delay_min: 0  }
route { driver { cell: "w_pkt_start~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[23]~FF" port: "I[0]" } delay_max: 470 delay_min: 0  }
route { driver { cell: "w_pkt_start~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[24]~FF" port: "I[0]" } delay_max: 432 delay_min: 0  }
route { driver { cell: "w_pkt_start~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[25]~FF" port: "I[0]" } delay_max: 330 delay_min: 0  }
route { driver { cell: "w_pkt_start~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[26]~FF" port: "I[0]" } delay_max: 514 delay_min: 0  }
route { driver { cell: "w_pkt_start~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[27]~FF" port: "I[0]" } delay_max: 345 delay_min: 0  }
route { driver { cell: "w_pkt_start~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[28]~FF" port: "I[0]" } delay_max: 276 delay_min: 0  }
route { driver { cell: "w_pkt_start~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[29]~FF" port: "I[0]" } delay_max: 159 delay_min: 0  }
route { driver { cell: "w_pkt_start~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[30]~FF" port: "I[0]" } delay_max: 442 delay_min: 0  }
route { driver { cell: "w_pkt_start~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[31]~FF" port: "I[0]" } delay_max: 508 delay_min: 0  }
route { driver { cell: "w_pkt_start~FF" port: "O_seq" } sink { cell: "LUT__10393" port: "I[3]" } delay_max: 446 delay_min: 0  }
route { driver { cell: "w_pkt_start~FF" port: "O_seq" } sink { cell: "LUT__10712" port: "I[0]" } delay_max: 506 delay_min: 0  }
route { driver { cell: "LUT__10065" port: "O" } sink { cell: "udp_state/r_state[2]~FF" port: "I[0]" } delay_max: 421 delay_min: 0  }
route { driver { cell: "LUT__10065" port: "O" } sink { cell: "udp_state/r_state[1]~FF" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__10065" port: "O" } sink { cell: "udp_state/r_state[0]~FF" port: "I[0]" } delay_max: 420 delay_min: 0  }
route { driver { cell: "LUT__10070" port: "O" } sink { cell: "udp_state/r_state[2]~FF" port: "CE" } delay_max: 439 delay_min: 0  }
route { driver { cell: "LUT__10070" port: "O" } sink { cell: "udp_state/r_state[1]~FF" port: "CE" } delay_max: 415 delay_min: 0  }
route { driver { cell: "LUT__10070" port: "O" } sink { cell: "udp_state/r_state[0]~FF" port: "CE" } delay_max: 420 delay_min: 0  }
route { driver { cell: "w_tx_start~FF" port: "O_seq" } sink { cell: "udp_gmii_tx/r_tx_start[0]~FF" port: "I[1]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "w_tx_end~FF" port: "O_seq" } sink { cell: "udp_state/r_tx_end[0]~FF" port: "I[1]" } delay_max: 428 delay_min: 0  }
route { driver { cell: "udp_state/r_tx_end[0]~FF" port: "O_seq" } sink { cell: "udp_state/r_tx_end[1]~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "udp_state/r_tx_end[0]~FF" port: "O_seq" } sink { cell: "LUT__10068" port: "I[0]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[1]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[1]~FF" port: "I[1]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[1]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[2]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[1]~FF" port: "O_seq" } sink { cell: "LUT__10059" port: "I[0]" } delay_max: 279 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[1]~FF" port: "O_seq" } sink { cell: "LUT__10076" port: "I[1]" } delay_max: 210 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[1]~FF" port: "O_seq" } sink { cell: "LUT__10078" port: "I[1]" } delay_max: 264 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[2]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[2]~FF" port: "I[2]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[2]~FF" port: "O_seq" } sink { cell: "LUT__10059" port: "I[1]" } delay_max: 270 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[2]~FF" port: "O_seq" } sink { cell: "LUT__10076" port: "I[2]" } delay_max: 195 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[2]~FF" port: "O_seq" } sink { cell: "LUT__10078" port: "I[2]" } delay_max: 269 delay_min: 0  }
route { driver { cell: "LUT__10076" port: "O" } sink { cell: "udp_state/r_cnt_wait[3]~FF" port: "I[0]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[3]~FF" port: "O_seq" } sink { cell: "LUT__10059" port: "I[2]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[3]~FF" port: "O_seq" } sink { cell: "LUT__10076" port: "I[3]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[3]~FF" port: "O_seq" } sink { cell: "LUT__10078" port: "I[3]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "LUT__10078" port: "O" } sink { cell: "udp_state/r_cnt_wait[4]~FF" port: "I[0]" } delay_max: 219 delay_min: 0  }
route { driver { cell: "LUT__10078" port: "O" } sink { cell: "udp_state/r_cnt_wait[5]~FF" port: "I[0]" } delay_max: 175 delay_min: 0  }
route { driver { cell: "LUT__10078" port: "O" } sink { cell: "LUT__10081" port: "I[0]" } delay_max: 153 delay_min: 0  }
route { driver { cell: "LUT__10078" port: "O" } sink { cell: "LUT__10083" port: "I[0]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[4]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[4]~FF" port: "I[1]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[4]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[5]~FF" port: "I[1]" } delay_max: 144 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[4]~FF" port: "O_seq" } sink { cell: "LUT__10060" port: "I[0]" } delay_max: 187 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[4]~FF" port: "O_seq" } sink { cell: "LUT__10081" port: "I[1]" } delay_max: 276 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[4]~FF" port: "O_seq" } sink { cell: "LUT__10083" port: "I[1]" } delay_max: 300 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[5]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[5]~FF" port: "I[2]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[5]~FF" port: "O_seq" } sink { cell: "LUT__10060" port: "I[1]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[5]~FF" port: "O_seq" } sink { cell: "LUT__10081" port: "I[2]" } delay_max: 269 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[5]~FF" port: "O_seq" } sink { cell: "LUT__10083" port: "I[2]" } delay_max: 281 delay_min: 0  }
route { driver { cell: "LUT__10081" port: "O" } sink { cell: "udp_state/r_cnt_wait[6]~FF" port: "I[0]" } delay_max: 146 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[6]~FF" port: "O_seq" } sink { cell: "LUT__10056" port: "I[0]" } delay_max: 338 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[6]~FF" port: "O_seq" } sink { cell: "LUT__10081" port: "I[3]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[6]~FF" port: "O_seq" } sink { cell: "LUT__10083" port: "I[3]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "LUT__10083" port: "O" } sink { cell: "udp_state/r_cnt_wait[7]~FF" port: "I[0]" } delay_max: 266 delay_min: 0  }
route { driver { cell: "LUT__10083" port: "O" } sink { cell: "udp_state/r_cnt_wait[8]~FF" port: "I[0]" } delay_max: 279 delay_min: 0  }
route { driver { cell: "LUT__10083" port: "O" } sink { cell: "LUT__10086" port: "I[0]" } delay_max: 300 delay_min: 0  }
route { driver { cell: "LUT__10083" port: "O" } sink { cell: "LUT__10088" port: "I[0]" } delay_max: 146 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[7]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[7]~FF" port: "I[1]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[7]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[8]~FF" port: "I[1]" } delay_max: 193 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[7]~FF" port: "O_seq" } sink { cell: "LUT__10060" port: "I[2]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[7]~FF" port: "O_seq" } sink { cell: "LUT__10086" port: "I[1]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[7]~FF" port: "O_seq" } sink { cell: "LUT__10088" port: "I[1]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[8]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[8]~FF" port: "I[2]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[8]~FF" port: "O_seq" } sink { cell: "LUT__10060" port: "I[3]" } delay_max: 201 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[8]~FF" port: "O_seq" } sink { cell: "LUT__10086" port: "I[2]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[8]~FF" port: "O_seq" } sink { cell: "LUT__10088" port: "I[2]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "LUT__10086" port: "O" } sink { cell: "udp_state/r_cnt_wait[9]~FF" port: "I[0]" } delay_max: 154 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[9]~FF" port: "O_seq" } sink { cell: "LUT__10063" port: "I[1]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[9]~FF" port: "O_seq" } sink { cell: "LUT__10086" port: "I[3]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[9]~FF" port: "O_seq" } sink { cell: "LUT__10088" port: "I[3]" } delay_max: 291 delay_min: 0  }
route { driver { cell: "LUT__10088" port: "O" } sink { cell: "udp_state/r_cnt_wait[10]~FF" port: "I[0]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "LUT__10088" port: "O" } sink { cell: "udp_state/r_cnt_wait[11]~FF" port: "I[0]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "LUT__10088" port: "O" } sink { cell: "LUT__10091" port: "I[0]" } delay_max: 210 delay_min: 0  }
route { driver { cell: "LUT__10088" port: "O" } sink { cell: "LUT__10093" port: "I[0]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[10]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[10]~FF" port: "I[1]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[10]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[11]~FF" port: "I[1]" } delay_max: 169 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[10]~FF" port: "O_seq" } sink { cell: "LUT__10059" port: "I[3]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[10]~FF" port: "O_seq" } sink { cell: "LUT__10091" port: "I[1]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[10]~FF" port: "O_seq" } sink { cell: "LUT__10093" port: "I[1]" } delay_max: 293 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[11]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[11]~FF" port: "I[2]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[11]~FF" port: "O_seq" } sink { cell: "LUT__10063" port: "I[3]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[11]~FF" port: "O_seq" } sink { cell: "LUT__10091" port: "I[2]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[11]~FF" port: "O_seq" } sink { cell: "LUT__10093" port: "I[2]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "LUT__10091" port: "O" } sink { cell: "udp_state/r_cnt_wait[12]~FF" port: "I[0]" } delay_max: 133 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[12]~FF" port: "O_seq" } sink { cell: "LUT__10056" port: "I[1]" } delay_max: 334 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[12]~FF" port: "O_seq" } sink { cell: "LUT__10091" port: "I[3]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[12]~FF" port: "O_seq" } sink { cell: "LUT__10093" port: "I[3]" } delay_max: 269 delay_min: 0  }
route { driver { cell: "LUT__10093" port: "O" } sink { cell: "udp_state/r_cnt_wait[13]~FF" port: "I[0]" } delay_max: 248 delay_min: 0  }
route { driver { cell: "LUT__10093" port: "O" } sink { cell: "udp_state/r_cnt_wait[14]~FF" port: "I[0]" } delay_max: 255 delay_min: 0  }
route { driver { cell: "LUT__10093" port: "O" } sink { cell: "LUT__10096" port: "I[0]" } delay_max: 154 delay_min: 0  }
route { driver { cell: "LUT__10093" port: "O" } sink { cell: "LUT__10098" port: "I[0]" } delay_max: 128 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[13]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[13]~FF" port: "I[1]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[13]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[14]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[13]~FF" port: "O_seq" } sink { cell: "LUT__10063" port: "I[2]" } delay_max: 275 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[13]~FF" port: "O_seq" } sink { cell: "LUT__10096" port: "I[1]" } delay_max: 201 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[13]~FF" port: "O_seq" } sink { cell: "LUT__10098" port: "I[1]" } delay_max: 257 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[14]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[14]~FF" port: "I[2]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[14]~FF" port: "O_seq" } sink { cell: "LUT__10062" port: "I[3]" } delay_max: 270 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[14]~FF" port: "O_seq" } sink { cell: "LUT__10096" port: "I[2]" } delay_max: 218 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[14]~FF" port: "O_seq" } sink { cell: "LUT__10098" port: "I[2]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "LUT__10096" port: "O" } sink { cell: "udp_state/r_cnt_wait[15]~FF" port: "I[0]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[15]~FF" port: "O_seq" } sink { cell: "LUT__10062" port: "I[0]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[15]~FF" port: "O_seq" } sink { cell: "LUT__10096" port: "I[3]" } delay_max: 169 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[15]~FF" port: "O_seq" } sink { cell: "LUT__10098" port: "I[3]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "LUT__10098" port: "O" } sink { cell: "udp_state/r_cnt_wait[16]~FF" port: "I[0]" } delay_max: 219 delay_min: 0  }
route { driver { cell: "LUT__10098" port: "O" } sink { cell: "udp_state/r_cnt_wait[17]~FF" port: "I[0]" } delay_max: 231 delay_min: 0  }
route { driver { cell: "LUT__10098" port: "O" } sink { cell: "LUT__10101" port: "I[0]" } delay_max: 206 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[16]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[16]~FF" port: "I[1]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[16]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[17]~FF" port: "I[1]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[16]~FF" port: "O_seq" } sink { cell: "LUT__10055" port: "I[0]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[16]~FF" port: "O_seq" } sink { cell: "LUT__10101" port: "I[1]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[17]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[17]~FF" port: "I[2]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[17]~FF" port: "O_seq" } sink { cell: "LUT__10055" port: "I[1]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[17]~FF" port: "O_seq" } sink { cell: "LUT__10101" port: "I[2]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "LUT__10101" port: "O" } sink { cell: "udp_state/r_cnt_wait[18]~FF" port: "I[0]" } delay_max: 192 delay_min: 0  }
route { driver { cell: "LUT__10101" port: "O" } sink { cell: "udp_state/r_cnt_wait[19]~FF" port: "I[0]" } delay_max: 166 delay_min: 0  }
route { driver { cell: "LUT__10101" port: "O" } sink { cell: "LUT__10104" port: "I[0]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[18]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[18]~FF" port: "I[1]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[18]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[19]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[18]~FF" port: "O_seq" } sink { cell: "LUT__10062" port: "I[1]" } delay_max: 195 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[18]~FF" port: "O_seq" } sink { cell: "LUT__10104" port: "I[1]" } delay_max: 308 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[19]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[19]~FF" port: "I[2]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[19]~FF" port: "O_seq" } sink { cell: "LUT__10062" port: "I[2]" } delay_max: 204 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[19]~FF" port: "O_seq" } sink { cell: "LUT__10104" port: "I[2]" } delay_max: 276 delay_min: 0  }
route { driver { cell: "LUT__10104" port: "O" } sink { cell: "udp_state/r_cnt_wait[20]~FF" port: "I[0]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "LUT__10104" port: "O" } sink { cell: "udp_state/r_cnt_wait[21]~FF" port: "I[0]" } delay_max: 255 delay_min: 0  }
route { driver { cell: "LUT__10104" port: "O" } sink { cell: "LUT__10107" port: "I[0]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "LUT__10104" port: "O" } sink { cell: "LUT__10109" port: "I[0]" } delay_max: 207 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[20]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[20]~FF" port: "I[1]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[20]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[21]~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[20]~FF" port: "O_seq" } sink { cell: "LUT__10055" port: "I[2]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[20]~FF" port: "O_seq" } sink { cell: "LUT__10107" port: "I[1]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[20]~FF" port: "O_seq" } sink { cell: "LUT__10109" port: "I[1]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[21]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[21]~FF" port: "I[2]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[21]~FF" port: "O_seq" } sink { cell: "LUT__10055" port: "I[3]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[21]~FF" port: "O_seq" } sink { cell: "LUT__10107" port: "I[2]" } delay_max: 279 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[21]~FF" port: "O_seq" } sink { cell: "LUT__10109" port: "I[2]" } delay_max: 300 delay_min: 0  }
route { driver { cell: "LUT__10107" port: "O" } sink { cell: "udp_state/r_cnt_wait[22]~FF" port: "I[0]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[22]~FF" port: "O_seq" } sink { cell: "LUT__10065" port: "I[3]" } delay_max: 275 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[22]~FF" port: "O_seq" } sink { cell: "LUT__10107" port: "I[3]" } delay_max: 216 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[22]~FF" port: "O_seq" } sink { cell: "LUT__10109" port: "I[3]" } delay_max: 318 delay_min: 0  }
route { driver { cell: "LUT__10109" port: "O" } sink { cell: "udp_state/r_cnt_wait[23]~FF" port: "I[0]" } delay_max: 166 delay_min: 0  }
route { driver { cell: "LUT__10109" port: "O" } sink { cell: "LUT__10111" port: "I[0]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[23]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[23]~FF" port: "I[1]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[23]~FF" port: "O_seq" } sink { cell: "LUT__10065" port: "I[0]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[23]~FF" port: "O_seq" } sink { cell: "LUT__10111" port: "I[1]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "LUT__10111" port: "O" } sink { cell: "udp_state/r_cnt_wait[24]~FF" port: "I[0]" } delay_max: 175 delay_min: 0  }
route { driver { cell: "LUT__10111" port: "O" } sink { cell: "udp_state/r_cnt_wait[25]~FF" port: "I[0]" } delay_max: 242 delay_min: 0  }
route { driver { cell: "LUT__10111" port: "O" } sink { cell: "udp_state/r_cnt_wait[26]~FF" port: "I[0]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "LUT__10111" port: "O" } sink { cell: "udp_state/r_cnt_wait[27]~FF" port: "I[0]" } delay_max: 248 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[24]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[24]~FF" port: "I[1]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[24]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[25]~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[24]~FF" port: "O_seq" } sink { cell: "LUT__10056" port: "I[2]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[25]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[25]~FF" port: "I[2]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[25]~FF" port: "O_seq" } sink { cell: "LUT__10056" port: "I[3]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "LUT__10057" port: "O" } sink { cell: "udp_state/r_cnt_wait[26]~FF" port: "I[1]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "LUT__10057" port: "O" } sink { cell: "LUT__10058" port: "I[0]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[26]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[26]~FF" port: "I[2]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[26]~FF" port: "O_seq" } sink { cell: "LUT__10058" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "LUT__10058" port: "O" } sink { cell: "udp_state/r_cnt_wait[27]~FF" port: "I[1]" } delay_max: 146 delay_min: 0  }
route { driver { cell: "LUT__10058" port: "O" } sink { cell: "LUT__10064" port: "I[0]" } delay_max: 215 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[27]~FF" port: "O_seq" } sink { cell: "udp_state/r_cnt_wait[27]~FF" port: "I[2]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_state/r_cnt_wait[27]~FF" port: "O_seq" } sink { cell: "LUT__10065" port: "I[1]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "udp_state/r_tx_end[1]~FF" port: "O_seq" } sink { cell: "udp_state/r_tx_end[2]~FF" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "udp_state/r_tx_end[1]~FF" port: "O_seq" } sink { cell: "udp_state/r_tx_end[3]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_state/r_tx_end[1]~FF" port: "O_seq" } sink { cell: "LUT__10068" port: "I[1]" } delay_max: 304 delay_min: 0  }
route { driver { cell: "udp_state/r_tx_end[2]~FF" port: "O_seq" } sink { cell: "udp_state/r_tx_end[3]~FF" port: "I[0]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "udp_state/r_tx_end[2]~FF" port: "O_seq" } sink { cell: "LUT__10068" port: "I[2]" } delay_max: 291 delay_min: 0  }
route { driver { cell: "udp_state/r_tx_end[3]~FF" port: "O_seq" } sink { cell: "LUT__10068" port: "I[3]" } delay_max: 300 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_state[1]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/r_mst_read~FF" port: "I[0]" } delay_max: 144 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_state[1]~FF" port: "O_seq" } sink { cell: "w_i2c_end~FF" port: "I[1]" } delay_max: 193 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_state[1]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/r_state[1]~FF" port: "I[2]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_state[1]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/r_state[2]~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_state[1]~FF" port: "O_seq" } sink { cell: "LUT__10126" port: "I[3]" } delay_max: 261 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_state[1]~FF" port: "O_seq" } sink { cell: "LUT__10129" port: "I[2]" } delay_max: 286 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_state[2]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/r_mst_read~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_state[2]~FF" port: "O_seq" } sink { cell: "w_i2c_end~FF" port: "I[2]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_state[2]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/r_state[0]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_state[2]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/r_state[1]~FF" port: "I[0]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_state[2]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/r_state[2]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_state[0]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/r_mst_read~FF" port: "I[2]" } delay_max: 193 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_state[0]~FF" port: "O_seq" } sink { cell: "w_i2c_end~FF" port: "I[0]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_state[0]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/r_state[0]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_state[0]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/r_state[1]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_state[0]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/r_state[2]~FF" port: "I[2]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_mst_read~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "RE" } delay_max: 396 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_odata[7]~FF" port: "O_seq" } sink { cell: "w_data_tmp_dec[0]~FF" port: "I[1]" } delay_max: 170 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_odata[7]~FF" port: "O_seq" } sink { cell: "w_data_tmp_dec[1]~FF_frt_12" port: "I[2]" } delay_max: 159 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[0]~FF" port: "O_seq" } sink { cell: "LUT__10490" port: "I[0]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[0]~FF" port: "O_seq" } sink { cell: "LUT__10494" port: "I[1]" } delay_max: 269 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[0]~FF" port: "O_seq" } sink { cell: "LUT__10537" port: "I[1]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[0]~FF" port: "O_seq" } sink { cell: "LUT__10553" port: "I[0]" } delay_max: 308 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[0]~FF" port: "O_seq" } sink { cell: "LUT__10597" port: "I[0]" } delay_max: 270 delay_min: 0  }
route { driver { cell: "w_i2c_end~FF" port: "O_seq" } sink { cell: "LUT__10067" port: "I[1]" } delay_max: 236 delay_min: 0  }
route { driver { cell: "LUT__10126" port: "O" } sink { cell: "udp_i2c_cnt/r_state[0]~FF" port: "CE" } delay_max: 276 delay_min: 0  }
route { driver { cell: "LUT__10126" port: "O" } sink { cell: "udp_i2c_cnt/r_state[1]~FF" port: "CE" } delay_max: 286 delay_min: 0  }
route { driver { cell: "LUT__10126" port: "O" } sink { cell: "udp_i2c_cnt/r_state[2]~FF" port: "CE" } delay_max: 286 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_state[0]~FF" port: "O" } sink { cell: "LUT__10126" port: "I[1]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_state[0]~FF" port: "O" } sink { cell: "LUT__10129" port: "I[1]" } delay_max: 166 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/mst_data_out[7]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/r_odata[7]~FF" port: "I[1]" } delay_max: 273 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/mst_data_out[7]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/r_odata[15]~FF" port: "I[1]" } delay_max: 159 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/mst_data_out[7]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/r_odata[12]~FF_frt_14" port: "I[2]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "LUT__10128" port: "O" } sink { cell: "udp_i2c_cnt/r_odata[7]~FF" port: "CE" } delay_max: 362 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/mst_data_out[0]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/r_odata[8]~FF" port: "I[1]" } delay_max: 316 delay_min: 0  }
route { driver { cell: "LUT__10129" port: "O" } sink { cell: "udp_i2c_cnt/r_odata[8]~FF" port: "CE" } delay_max: 384 delay_min: 0  }
route { driver { cell: "LUT__10129" port: "O" } sink { cell: "udp_i2c_cnt/r_odata[9]~FF" port: "CE" } delay_max: 339 delay_min: 0  }
route { driver { cell: "LUT__10129" port: "O" } sink { cell: "udp_i2c_cnt/r_odata[10]~FF" port: "CE" } delay_max: 361 delay_min: 0  }
route { driver { cell: "LUT__10129" port: "O" } sink { cell: "udp_i2c_cnt/r_odata[11]~FF" port: "CE" } delay_max: 406 delay_min: 0  }
route { driver { cell: "LUT__10129" port: "O" } sink { cell: "udp_i2c_cnt/r_odata[12]~FF" port: "CE" } delay_max: 361 delay_min: 0  }
route { driver { cell: "LUT__10129" port: "O" } sink { cell: "udp_i2c_cnt/r_odata[13]~FF" port: "CE" } delay_max: 392 delay_min: 0  }
route { driver { cell: "LUT__10129" port: "O" } sink { cell: "udp_i2c_cnt/r_odata[14]~FF" port: "CE" } delay_max: 535 delay_min: 0  }
route { driver { cell: "LUT__10129" port: "O" } sink { cell: "udp_i2c_cnt/r_odata[15]~FF" port: "CE" } delay_max: 486 delay_min: 0  }
route { driver { cell: "LUT__10129" port: "O" } sink { cell: "udp_i2c_cnt/r_odata[12]~FF_frt_14" port: "CE" } delay_max: 357 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_odata[8]~FF" port: "O_seq" } sink { cell: "w_data_tmp_dec[1]~FF" port: "I[1]" } delay_max: 219 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_odata[8]~FF" port: "O_seq" } sink { cell: "w_data_tmp_dec[2]~FF" port: "I[1]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_odata[8]~FF" port: "O_seq" } sink { cell: "w_data_tmp_dec[3]~FF" port: "I[2]" } delay_max: 159 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_odata[8]~FF" port: "O_seq" } sink { cell: "LUT__10381" port: "I[1]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/mst_data_out[1]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/r_odata[9]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_odata[9]~FF" port: "O_seq" } sink { cell: "LUT__10377" port: "I[1]" } delay_max: 269 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_odata[9]~FF" port: "O_seq" } sink { cell: "LUT__10381" port: "I[2]" } delay_max: 308 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_odata[9]~FF" port: "O_seq" } sink { cell: "LUT__10383" port: "I[2]" } delay_max: 220 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_odata[9]~FF" port: "O_seq" } sink { cell: "LUT__10386" port: "I[1]" } delay_max: 263 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/mst_data_out[2]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/r_odata[10]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_odata[10]~FF" port: "O_seq" } sink { cell: "LUT__10374" port: "I[1]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_odata[10]~FF" port: "O_seq" } sink { cell: "LUT__10377" port: "I[2]" } delay_max: 261 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_odata[10]~FF" port: "O_seq" } sink { cell: "LUT__10380" port: "I[1]" } delay_max: 264 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_odata[10]~FF" port: "O_seq" } sink { cell: "LUT__10382" port: "I[2]" } delay_max: 291 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/mst_data_out[3]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/r_odata[11]~FF" port: "I[1]" } delay_max: 209 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_odata[11]~FF" port: "O_seq" } sink { cell: "LUT__10372" port: "I[0]" } delay_max: 281 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_odata[11]~FF" port: "O_seq" } sink { cell: "LUT__10373" port: "I[0]" } delay_max: 291 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_odata[11]~FF" port: "O_seq" } sink { cell: "LUT__10374" port: "I[2]" } delay_max: 264 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_odata[11]~FF" port: "O_seq" } sink { cell: "LUT__10378" port: "I[1]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/mst_data_out[4]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/r_odata[12]~FF" port: "I[1]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/mst_data_out[4]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/r_odata[12]~FF_frt_14" port: "I[0]" } delay_max: 200 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_odata[12]~FF" port: "O_seq" } sink { cell: "LUT__10369" port: "I[1]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_odata[12]~FF" port: "O_seq" } sink { cell: "LUT__10370" port: "I[1]" } delay_max: 201 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_odata[12]~FF" port: "O_seq" } sink { cell: "LUT__10371" port: "I[0]" } delay_max: 319 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/mst_data_out[5]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/r_odata[13]~FF" port: "I[1]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/mst_data_out[5]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/r_odata[12]~FF_frt_14" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_odata[13]~FF" port: "O_seq" } sink { cell: "LUT__10370" port: "I[0]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_odata[13]~FF" port: "O_seq" } sink { cell: "LUT__10371" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_odata[13]~FF" port: "O_seq" } sink { cell: "LUT__10785" port: "I[0]" } delay_max: 225 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/mst_data_out[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/r_odata[14]~FF" port: "I[1]" } delay_max: 159 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/mst_data_out[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/r_odata[12]~FF_frt_14" port: "I[3]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_odata[14]~FF" port: "O_seq" } sink { cell: "LUT__10370" port: "I[2]" } delay_max: 267 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_odata[14]~FF" port: "O_seq" } sink { cell: "LUT__10371" port: "I[3]" } delay_max: 285 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_odata[14]~FF" port: "O_seq" } sink { cell: "LUT__10785" port: "I[1]" } delay_max: 308 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_odata[15]~FF" port: "O_seq" } sink { cell: "LUT__10370" port: "I[3]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_odata[15]~FF" port: "O_seq" } sink { cell: "LUT__10371" port: "I[2]" } delay_max: 301 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_odata[15]~FF" port: "O_seq" } sink { cell: "LUT__10785" port: "I[2]" } delay_max: 308 delay_min: 0  }
route { driver { cell: "LUT__10138" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[0]~FF" port: "I[0]" } delay_max: 153 delay_min: 0  }
route { driver { cell: "LUT__10131" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[0]~FF" port: "I[1]" } delay_max: 416 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[3]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[0]~FF" port: "I[2]" } delay_max: 222 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[3]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[2]~FF" port: "I[1]" } delay_max: 233 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[3]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[3]~FF" port: "I[2]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[3]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[4]~FF" port: "I[0]" } delay_max: 307 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[3]~FF" port: "O_seq" } sink { cell: "LUT__10120" port: "I[0]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[3]~FF" port: "O_seq" } sink { cell: "LUT__10123" port: "I[3]" } delay_max: 315 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[3]~FF" port: "O_seq" } sink { cell: "LUT__10142" port: "I[1]" } delay_max: 280 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[3]~FF" port: "O_seq" } sink { cell: "LUT__10154" port: "I[0]" } delay_max: 315 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[3]~FF" port: "O_seq" } sink { cell: "LUT__10162" port: "I[3]" } delay_max: 452 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[0]~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[2]~FF" port: "I[0]" } delay_max: 231 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[0]~FF" port: "O" } sink { cell: "LUT__10148" port: "I[2]" } delay_max: 242 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[0]~FF" port: "O" } sink { cell: "LUT__10164" port: "I[0]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[0]~FF" port: "O" } sink { cell: "LUT__10165" port: "I[2]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[0]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/uc_wr_data0[0]~FF" port: "I[1]" } delay_max: 241 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[0]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[5]~FF" port: "I[1]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[0]~FF" port: "O_seq" } sink { cell: "LUT__10121" port: "I[1]" } delay_max: 304 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[0]~FF" port: "O_seq" } sink { cell: "LUT__10124" port: "I[0]" } delay_max: 218 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[0]~FF" port: "O_seq" } sink { cell: "LUT__10130" port: "I[0]" } delay_max: 398 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[0]~FF" port: "O_seq" } sink { cell: "LUT__10131" port: "I[0]" } delay_max: 426 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[0]~FF" port: "O_seq" } sink { cell: "LUT__10132" port: "I[2]" } delay_max: 376 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[0]~FF" port: "O_seq" } sink { cell: "LUT__10138" port: "I[3]" } delay_max: 207 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[0]~FF" port: "O_seq" } sink { cell: "LUT__10140" port: "I[0]" } delay_max: 264 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[0]~FF" port: "O_seq" } sink { cell: "LUT__10143" port: "I[1]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[0]~FF" port: "O_seq" } sink { cell: "LUT__10146" port: "I[1]" } delay_max: 282 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[0]~FF" port: "O_seq" } sink { cell: "LUT__10148" port: "I[0]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[0]~FF" port: "O_seq" } sink { cell: "LUT__10153" port: "I[0]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[0]~FF" port: "O_seq" } sink { cell: "LUT__10160" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[0]~FF" port: "O_seq" } sink { cell: "LUT__10161" port: "I[0]" } delay_max: 498 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[0]~FF" port: "O_seq" } sink { cell: "LUT__10173" port: "I[0]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[0]~FF" port: "O_seq" } sink { cell: "LUT__10350" port: "I[1]" } delay_max: 257 delay_min: 0  }
route { driver { cell: "LUT__10140" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MIDR[0]~FF" port: "I[1]" } delay_max: 477 delay_min: 0  }
route { driver { cell: "LUT__10140" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MIDR[7]~FF" port: "I[0]" } delay_max: 342 delay_min: 0  }
route { driver { cell: "LUT__10140" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[2]~FF" port: "I[1]" } delay_max: 253 delay_min: 0  }
route { driver { cell: "LUT__10140" port: "O" } sink { cell: "LUT__10145" port: "I[3]" } delay_max: 206 delay_min: 0  }
route { driver { cell: "LUT__10144" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MIDR[0]~FF" port: "RE" } delay_max: 704 delay_min: 0  }
route { driver { cell: "LUT__10144" port: "O" } sink { cell: "LUT__10145" port: "I[2]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "LUT__10145" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MIDR[0]~FF" port: "CE" } delay_max: 569 delay_min: 0  }
route { driver { cell: "LUT__10145" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MIDR[7]~FF" port: "CE" } delay_max: 389 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MIDR[0]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[0]~FF" port: "I[1]" } delay_max: 312 delay_min: 0  }
route { driver { cell: "LUT__10148" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/mbcr_write0[0]~FF" port: "I[0]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[3]~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/mbcr_write0[0]~FF" port: "I[1]" } delay_max: 240 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[3]~FF" port: "O" } sink { cell: "LUT__10351" port: "I[1]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "LUT__10155" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/mbcr_write0[0]~FF" port: "I[2]" } delay_max: 217 delay_min: 0  }
route { driver { cell: "LUT__10155" port: "O" } sink { cell: "LUT__10356" port: "I[1]" } delay_max: 253 delay_min: 0  }
route { driver { cell: "LUT__10157" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/mbcr_write0[0]~FF" port: "RE" } delay_max: 335 delay_min: 0  }
route { driver { cell: "LUT__10157" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[4]~FF" port: "RE" } delay_max: 335 delay_min: 0  }
route { driver { cell: "LUT__10157" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "RE" } delay_max: 335 delay_min: 0  }
route { driver { cell: "LUT__10157" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/mbcr_write0[1]~FF" port: "RE" } delay_max: 335 delay_min: 0  }
route { driver { cell: "LUT__10157" port: "O" } sink { cell: "LUT__10349" port: "I[1]" } delay_max: 149 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/mbcr_write0[0]~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/mbcr_write0[1]~FF" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/mbcr_write0[0]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/mbcr_write0[1]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "LUT__10164" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/uc_wr_data0[0]~FF" port: "I[0]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "LUT__10165" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/uc_wr_data0[0]~FF" port: "I[2]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/uc_wr_data0[0]~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/uc_wr_data0[1]~FF" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/uc_wr_data0[0]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/uc_wr_data0[1]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBSR[7]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/xfer_complete1~FF" port: "I[1]" } delay_max: 384 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBSR[7]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/data_cnt[0]~FF" port: "I[2]" } delay_max: 508 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBSR[7]~FF" port: "O_seq" } sink { cell: "LUT__10125" port: "I[3]" } delay_max: 452 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBSR[7]~FF" port: "O_seq" } sink { cell: "LUT__10131" port: "I[1]" } delay_max: 430 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBSR[7]~FF" port: "O_seq" } sink { cell: "LUT__10135" port: "I[1]" } delay_max: 422 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBSR[7]~FF" port: "O_seq" } sink { cell: "LUT__10138" port: "I[2]" } delay_max: 527 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBSR[7]~FF" port: "O_seq" } sink { cell: "LUT__10161" port: "I[1]" } delay_max: 420 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBSR[7]~FF" port: "O_seq" } sink { cell: "LUT__10170" port: "I[3]" } delay_max: 492 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/xfer_complete1~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/xfer_complete2~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/xfer_complete1~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/data_cnt[0]~FF" port: "I[0]" } delay_max: 331 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/xfer_complete1~FF" port: "O_seq" } sink { cell: "LUT__10124" port: "I[2]" } delay_max: 204 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/xfer_complete1~FF" port: "O_seq" } sink { cell: "LUT__10159" port: "I[1]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/xfer_complete1~FF" port: "O_seq" } sink { cell: "LUT__10170" port: "I[2]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/xfer_complete2~FF" port: "O_seq" } sink { cell: "LUT__10159" port: "I[3]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "LUT__10122" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/uc_rd_data0[0]~FF" port: "I[0]" } delay_max: 287 delay_min: 0  }
route { driver { cell: "LUT__10122" port: "O" } sink { cell: "LUT__10125" port: "I[1]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "LUT__10122" port: "O" } sink { cell: "LUT__10168" port: "I[0]" } delay_max: 149 delay_min: 0  }
route { driver { cell: "LUT__10122" port: "O" } sink { cell: "LUT__10170" port: "I[1]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "LUT__10159" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/uc_rd_data0[0]~FF" port: "I[1]" } delay_max: 231 delay_min: 0  }
route { driver { cell: "LUT__10159" port: "O" } sink { cell: "LUT__10164" port: "I[2]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/uc_rd_data0[0]~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/uc_rd_data0[1]~FF" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/uc_rd_data0[0]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/uc_rd_data0[1]~FF" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "LUT__10168" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[0]~FF" port: "I[0]" } delay_max: 253 delay_min: 0  }
route { driver { cell: "LUT__10168" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[1]~FF" port: "I[0]" } delay_max: 287 delay_min: 0  }
route { driver { cell: "LUT__10168" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[2]~FF" port: "I[0]" } delay_max: 299 delay_min: 0  }
route { driver { cell: "LUT__10168" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[3]~FF" port: "I[2]" } delay_max: 334 delay_min: 0  }
route { driver { cell: "LUT__10168" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[4]~FF" port: "I[0]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "LUT__10168" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[5]~FF" port: "I[2]" } delay_max: 209 delay_min: 0  }
route { driver { cell: "LUT__10168" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[6]~FF" port: "I[0]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "LUT__10168" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[7]~FF" port: "I[2]" } delay_max: 216 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[0]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[0]~FF" port: "I[1]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[0]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[1]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__10136" port: "I[0]" } delay_max: 201 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__10150" port: "I[1]" } delay_max: 220 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__10152" port: "I[0]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__10158" port: "I[0]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "LUT__10171" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[0]~FF" port: "CE" } delay_max: 342 delay_min: 0  }
route { driver { cell: "LUT__10171" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[1]~FF" port: "CE" } delay_max: 275 delay_min: 0  }
route { driver { cell: "LUT__10171" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[2]~FF" port: "CE" } delay_max: 427 delay_min: 0  }
route { driver { cell: "LUT__10171" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[3]~FF" port: "CE" } delay_max: 386 delay_min: 0  }
route { driver { cell: "LUT__10171" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[4]~FF" port: "CE" } delay_max: 340 delay_min: 0  }
route { driver { cell: "LUT__10171" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[5]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__10171" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[6]~FF" port: "CE" } delay_max: 346 delay_min: 0  }
route { driver { cell: "LUT__10171" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[7]~FF" port: "CE" } delay_max: 363 delay_min: 0  }
route { driver { cell: "LUT__10171" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[4]~FF_frt_15" port: "CE" } delay_max: 346 delay_min: 0  }
route { driver { cell: "LUT__10121" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/data_cnt[0]~FF" port: "I[1]" } delay_max: 128 delay_min: 0  }
route { driver { cell: "LUT__10121" port: "O" } sink { cell: "LUT__10122" port: "I[0]" } delay_max: 175 delay_min: 0  }
route { driver { cell: "LUT__10121" port: "O" } sink { cell: "LUT__10152" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "LUT__10175" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/data_cnt[0]~FF" port: "CE" } delay_max: 409 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/data_cnt[0]~FF" port: "O" } sink { cell: "LUT__10174" port: "I[0]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/data_cnt[0]~FF" port: "O" } sink { cell: "LUT__10176" port: "I[0]" } delay_max: 294 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/data_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__10125" port: "I[0]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/data_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__10174" port: "I[2]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[0]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/mst_data_out[0]~FF" port: "I[1]" } delay_max: 317 delay_min: 0  }
route { driver { cell: "LUT__10176" port: "O" } sink { cell: "udp_i2c_cnt/mst_data_out[0]~FF" port: "CE" } delay_max: 384 delay_min: 0  }
route { driver { cell: "LUT__10176" port: "O" } sink { cell: "udp_i2c_cnt/mst_data_out[1]~FF" port: "CE" } delay_max: 551 delay_min: 0  }
route { driver { cell: "LUT__10176" port: "O" } sink { cell: "udp_i2c_cnt/mst_data_out[2]~FF" port: "CE" } delay_max: 497 delay_min: 0  }
route { driver { cell: "LUT__10176" port: "O" } sink { cell: "udp_i2c_cnt/mst_data_out[3]~FF" port: "CE" } delay_max: 389 delay_min: 0  }
route { driver { cell: "LUT__10176" port: "O" } sink { cell: "udp_i2c_cnt/mst_data_out[4]~FF" port: "CE" } delay_max: 419 delay_min: 0  }
route { driver { cell: "LUT__10176" port: "O" } sink { cell: "udp_i2c_cnt/mst_data_out[5]~FF" port: "CE" } delay_max: 560 delay_min: 0  }
route { driver { cell: "LUT__10176" port: "O" } sink { cell: "udp_i2c_cnt/mst_data_out[6]~FF" port: "CE" } delay_max: 531 delay_min: 0  }
route { driver { cell: "LUT__10176" port: "O" } sink { cell: "udp_i2c_cnt/mst_data_out[7]~FF" port: "CE" } delay_max: 491 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/soft_rst_reg[0]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/soft_rst_reg[1]~FF" port: "I[1]" } delay_max: 193 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data1~FF" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data1~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data2~FF" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data2~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data3~FF" port: "I[1]" } delay_max: 208 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data2~FF" port: "O_seq" } sink { cell: "LUT__10178" port: "I[1]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data3~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data4~FF" port: "I[1]" } delay_max: 333 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data3~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/read_p~FF" port: "I[1]" } delay_max: 314 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data3~FF" port: "O_seq" } sink { cell: "LUT__10178" port: "I[0]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data4~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/read_p~FF" port: "I[0]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/read_p~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MIDR[7]~FF" port: "I[1]" } delay_max: 351 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/read_p~FF" port: "O_seq" } sink { cell: "LUT__10132" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/read_p~FF" port: "O_seq" } sink { cell: "LUT__10137" port: "I[1]" } delay_max: 354 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/read_p~FF" port: "O_seq" } sink { cell: "LUT__10144" port: "I[0]" } delay_max: 308 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/read_p~FF" port: "O_seq" } sink { cell: "LUT__10154" port: "I[2]" } delay_max: 310 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/read_p~FF" port: "O_seq" } sink { cell: "LUT__10162" port: "I[0]" } delay_max: 505 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/read_p~FF" port: "O_seq" } sink { cell: "LUT__10345" port: "I[0]" } delay_max: 331 delay_min: 0  }
route { driver { cell: "LUT__10178" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF" port: "CE" } delay_max: 340 delay_min: 0  }
route { driver { cell: "MST_SDA_IN" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_0~FF" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_0~FF" port: "RE" } delay_max: 550 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_1~FF" port: "RE" } delay_max: 561 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_int~FF" port: "RE" } delay_max: 496 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_next_p1~FF" port: "RE" } delay_max: 496 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_0~FF" port: "RE" } delay_max: 496 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_1~FF" port: "RE" } delay_max: 496 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_int~FF" port: "RE" } delay_max: 496 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[0]~FF" port: "RE" } delay_max: 561 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_int_p1~FF" port: "RE" } delay_max: 496 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_int_p1~FF" port: "RE" } delay_max: 496 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mstaS0~FF" port: "RE" } delay_max: 496 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mstaS1~FF" port: "RE" } delay_max: 496 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStart~FF" port: "RE" } delay_max: 496 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStart1~FF" port: "RE" } delay_max: 496 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStartS0~FF" port: "RE" } delay_max: 496 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStop~FF" port: "RE" } delay_max: 496 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStopS0~FF" port: "RE" } delay_max: 496 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/master~FF" port: "RE" } delay_max: 496 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaOutMaster~FF" port: "RE" } delay_max: 496 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[0]~FF" port: "RE" } delay_max: 561 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "MST_SDA_OUT~FF" port: "RE" } delay_max: 550 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "MST_SCL_OUT~FF" port: "RE" } delay_max: 561 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaOutSlave~FF" port: "RE" } delay_max: 550 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/wait_uc~FF" port: "RE" } delay_max: 550 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detect_start_pulse~FF" port: "RE" } delay_max: 496 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[0]~FF" port: "RE" } delay_max: 489 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/uc_wr_data_p1~FF" port: "RE" } delay_max: 496 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[2]~FF" port: "RE" } delay_max: 463 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[1]~FF" port: "RE" } delay_max: 463 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[0]~FF" port: "RE" } delay_max: 489 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[0]~FF" port: "RE" } delay_max: 407 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBSR[7]~FF" port: "RE" } delay_max: 496 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbcr_wr1~FF" port: "RE" } delay_max: 407 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbcr_wr2~FF" port: "RE" } delay_max: 407 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/i2c_busy~FF" port: "RE" } delay_max: 496 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbbS0~FF" port: "RE" } delay_max: 496 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "RE" } delay_max: 407 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[1]~FF" port: "RE" } delay_max: 561 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[2]~FF" port: "RE" } delay_max: 561 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[3]~FF" port: "RE" } delay_max: 561 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[4]~FF" port: "RE" } delay_max: 561 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[5]~FF" port: "RE" } delay_max: 561 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[6]~FF" port: "RE" } delay_max: 561 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[7]~FF" port: "RE" } delay_max: 561 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[1]~FF" port: "RE" } delay_max: 561 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[2]~FF" port: "RE" } delay_max: 550 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[3]~FF" port: "RE" } delay_max: 550 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[1]~FF" port: "RE" } delay_max: 489 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[2]~FF" port: "RE" } delay_max: 489 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[3]~FF" port: "RE" } delay_max: 463 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[4]~FF" port: "RE" } delay_max: 463 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[5]~FF" port: "RE" } delay_max: 463 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[6]~FF" port: "RE" } delay_max: 463 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[7]~FF" port: "RE" } delay_max: 463 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[3]~FF" port: "RE" } delay_max: 463 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[4]~FF" port: "RE" } delay_max: 463 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[5]~FF" port: "RE" } delay_max: 489 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[6]~FF" port: "RE" } delay_max: 489 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[7]~FF" port: "RE" } delay_max: 489 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[1]~FF" port: "RE" } delay_max: 463 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[2]~FF" port: "RE" } delay_max: 407 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[3]~FF" port: "RE" } delay_max: 463 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[4]~FF" port: "RE" } delay_max: 407 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[5]~FF" port: "RE" } delay_max: 489 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[6]~FF" port: "RE" } delay_max: 489 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[7]~FF" port: "RE" } delay_max: 489 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "LUT__10149" port: "I[3]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "LUT__10179" port: "I[3]" } delay_max: 543 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "LUT__10195" port: "I[2]" } delay_max: 391 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "LUT__10198" port: "I[1]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "LUT__10213" port: "I[1]" } delay_max: 510 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "LUT__10246" port: "I[3]" } delay_max: 444 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "LUT__10274" port: "I[3]" } delay_max: 449 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "LUT__10275" port: "I[3]" } delay_max: 521 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "LUT__10281" port: "I[2]" } delay_max: 463 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "LUT__10286" port: "I[3]" } delay_max: 412 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "LUT__10294" port: "I[2]" } delay_max: 209 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "LUT__10299" port: "I[3]" } delay_max: 281 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "O_seq" } sink { cell: "LUT__10300" port: "I[1]" } delay_max: 235 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_0~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_1~FF" port: "I[1]" } delay_max: 291 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_1~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_next_p1~FF" port: "I[1]" } delay_max: 230 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_1~FF" port: "O_seq" } sink { cell: "LUT__10286" port: "I[1]" } delay_max: 196 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_next_p1~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_int~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_next_p1~FF" port: "O_seq" } sink { cell: "LUT__10286" port: "I[2]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_int~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_int_p1~FF" port: "I[1]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_int~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStartS0~FF" port: "I[0]" } delay_max: 170 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_int~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStopS0~FF" port: "I[2]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_int~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[0]~FF" port: "I[1]" } delay_max: 470 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_int~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[0]~FF" port: "I[0]" } delay_max: 517 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_int~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/arb_lost~FF" port: "I[0]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_int~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[7]~FF" port: "I[2]" } delay_max: 284 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_int~FF" port: "O_seq" } sink { cell: "LUT__10219" port: "I[0]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_int~FF" port: "O_seq" } sink { cell: "LUT__10245" port: "I[0]" } delay_max: 552 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_int~FF" port: "O_seq" } sink { cell: "LUT__10247" port: "I[0]" } delay_max: 441 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_int~FF" port: "O_seq" } sink { cell: "LUT__10255" port: "I[0]" } delay_max: 380 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_int~FF" port: "O_seq" } sink { cell: "LUT__10264" port: "I[1]" } delay_max: 448 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_int~FF" port: "O_seq" } sink { cell: "LUT__10332" port: "I[0]" } delay_max: 429 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_spike_cnt[0]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_spike_cnt[0]~FF" port: "I[1]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_spike_cnt[0]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_spike_cnt[1]~FF" port: "I[0]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "LUT__10179" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_spike_cnt[0]~FF" port: "RE" } delay_max: 594 delay_min: 0  }
route { driver { cell: "LUT__10179" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_spike_cnt[1]~FF" port: "RE" } delay_max: 594 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[1]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_next_p1~FF" port: "CE" } delay_max: 332 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[1]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[1]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__10286" port: "I[0]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "MST_SCL_IN" port: "inpad" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_0~FF" port: "I[1]" } delay_max: 1026 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_0~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_1~FF" port: "I[1]" } delay_max: 159 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_1~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_int~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_1~FF" port: "O_seq" } sink { cell: "LUT__10179" port: "I[1]" } delay_max: 193 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_spike_cnt[1]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_int~FF" port: "CE" } delay_max: 332 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_spike_cnt[1]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_spike_cnt[1]~FF" port: "I[1]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_spike_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__10179" port: "I[0]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_int~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_int_p1~FF" port: "I[1]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_int~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStartS0~FF" port: "I[1]" } delay_max: 169 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_int~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStopS0~FF" port: "I[1]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_int~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[5]~FF" port: "I[0]" } delay_max: 231 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_int~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[6]~FF" port: "I[3]" } delay_max: 329 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_int~FF" port: "O_seq" } sink { cell: "LUT__10179" port: "I[2]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_int~FF" port: "O_seq" } sink { cell: "LUT__10220" port: "I[0]" } delay_max: 318 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_int~FF" port: "O_seq" } sink { cell: "LUT__10275" port: "I[0]" } delay_max: 159 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_int~FF" port: "O_seq" } sink { cell: "LUT__10288" port: "I[3]" } delay_max: 217 delay_min: 0  }
route { driver { cell: "LUT__10188" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[0]~FF" port: "I[0]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "LUT__10192" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[0]~FF" port: "I[1]" } delay_max: 472 delay_min: 0  }
route { driver { cell: "LUT__10192" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[4]~FF" port: "I[0]" } delay_max: 432 delay_min: 0  }
route { driver { cell: "LUT__10192" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[7]~FF" port: "I[0]" } delay_max: 403 delay_min: 0  }
route { driver { cell: "LUT__10192" port: "O" } sink { cell: "LUT__10208" port: "I[1]" } delay_max: 459 delay_min: 0  }
route { driver { cell: "LUT__10192" port: "O" } sink { cell: "LUT__10311" port: "I[2]" } delay_max: 402 delay_min: 0  }
route { driver { cell: "LUT__10192" port: "O" } sink { cell: "LUT__10313" port: "I[0]" } delay_max: 461 delay_min: 0  }
route { driver { cell: "LUT__10180" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[0]~FF" port: "I[2]" } delay_max: 361 delay_min: 0  }
route { driver { cell: "LUT__10180" port: "O" } sink { cell: "LUT__10302" port: "I[2]" } delay_max: 427 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[0]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[0]~FF" port: "I[3]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[0]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[2]~FF" port: "I[0]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[0]~FF" port: "O_seq" } sink { cell: "LUT__10183" port: "I[0]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[0]~FF" port: "O_seq" } sink { cell: "LUT__10213" port: "I[0]" } delay_max: 217 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[0]~FF" port: "O_seq" } sink { cell: "LUT__10239" port: "I[2]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[0]~FF" port: "O_seq" } sink { cell: "LUT__10302" port: "I[3]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_int_p1~FF" port: "O_seq" } sink { cell: "LUT__10220" port: "I[1]" } delay_max: 276 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_int_p1~FF" port: "O_seq" } sink { cell: "LUT__10275" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_int_p1~FF" port: "O_seq" } sink { cell: "LUT__10288" port: "I[0]" } delay_max: 263 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_int_p1~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStartS0~FF" port: "I[2]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_int_p1~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStopS0~FF" port: "I[0]" } delay_max: 144 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/msta~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mstaS0~FF" port: "I[1]" } delay_max: 346 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/msta~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/master~FF" port: "I[1]" } delay_max: 377 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mstaS0~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mstaS1~FF" port: "I[1]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mstaS0~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStart~FF" port: "I[1]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mstaS0~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStop~FF" port: "I[0]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mstaS1~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStart~FF" port: "I[0]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mstaS1~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStop~FF" port: "I[1]" } delay_max: 193 delay_min: 0  }
route { driver { cell: "LUT__10195" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStart~FF" port: "CE" } delay_max: 325 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStart~FF" port: "O" } sink { cell: "LUT__10195" port: "I[0]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStart~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStart1~FF" port: "I[1]" } delay_max: 266 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStart~FF" port: "O_seq" } sink { cell: "LUT__10180" port: "I[2]" } delay_max: 290 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStart~FF" port: "O_seq" } sink { cell: "LUT__10277" port: "I[1]" } delay_max: 283 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStart~FF" port: "O_seq" } sink { cell: "LUT__10297" port: "I[0]" } delay_max: 188 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStart1~FF" port: "O_seq" } sink { cell: "LUT__10277" port: "I[0]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStartS0~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detect_start_pulse~FF" port: "I[1]" } delay_max: 165 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStartS0~FF" port: "O" } sink { cell: "LUT__10275" port: "I[2]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStartS0~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/i2c_busy~FF" port: "I[1]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStartS0~FF" port: "O_seq" } sink { cell: "LUT__10195" port: "I[1]" } delay_max: 280 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStartS0~FF" port: "O_seq" } sink { cell: "LUT__10258" port: "I[2]" } delay_max: 345 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStartS0~FF" port: "O_seq" } sink { cell: "LUT__10259" port: "I[1]" } delay_max: 282 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStartS0~FF" port: "O_seq" } sink { cell: "LUT__10296" port: "I[1]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[7]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStop~FF" port: "I[2]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/arb_lost~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStop~FF" port: "I[3]" } delay_max: 419 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/arb_lost~FF" port: "O_seq" } sink { cell: "LUT__10182" port: "I[1]" } delay_max: 447 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/arb_lost~FF" port: "O_seq" } sink { cell: "LUT__10236" port: "I[0]" } delay_max: 316 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/arb_lost~FF" port: "O_seq" } sink { cell: "LUT__10252" port: "I[1]" } delay_max: 398 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/arb_lost~FF" port: "O_seq" } sink { cell: "LUT__10264" port: "I[3]" } delay_max: 367 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/arb_lost~FF" port: "O_seq" } sink { cell: "LUT__10288" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/arb_lost~FF" port: "O_seq" } sink { cell: "LUT__10298" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/arb_lost~FF" port: "O_seq" } sink { cell: "LUT__10300" port: "I[0]" } delay_max: 310 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/arb_lost~FF" port: "O_seq" } sink { cell: "LUT__10321" port: "I[2]" } delay_max: 364 delay_min: 0  }
route { driver { cell: "LUT__10199" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStop~FF" port: "CE" } delay_max: 181 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStop~FF" port: "O" } sink { cell: "LUT__10199" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStop~FF" port: "O_seq" } sink { cell: "LUT__10207" port: "I[1]" } delay_max: 369 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStop~FF" port: "O_seq" } sink { cell: "LUT__10208" port: "I[0]" } delay_max: 358 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStop~FF" port: "O_seq" } sink { cell: "LUT__10236" port: "I[3]" } delay_max: 281 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStop~FF" port: "O_seq" } sink { cell: "LUT__10297" port: "I[2]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStop~FF" port: "O_seq" } sink { cell: "LUT__10304" port: "I[0]" } delay_max: 318 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStop~FF" port: "O_seq" } sink { cell: "LUT__10307" port: "I[2]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStop~FF" port: "O_seq" } sink { cell: "LUT__10313" port: "I[2]" } delay_max: 385 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStopS0~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[3]~FF" port: "I[3]" } delay_max: 330 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStopS0~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[4]~FF" port: "I[3]" } delay_max: 369 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStopS0~FF" port: "O_seq" } sink { cell: "LUT__10198" port: "I[0]" } delay_max: 450 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStopS0~FF" port: "O_seq" } sink { cell: "LUT__10250" port: "I[0]" } delay_max: 412 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStopS0~FF" port: "O_seq" } sink { cell: "LUT__10252" port: "I[0]" } delay_max: 380 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStopS0~FF" port: "O_seq" } sink { cell: "LUT__10260" port: "I[0]" } delay_max: 411 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStopS0~FF" port: "O_seq" } sink { cell: "LUT__10264" port: "I[2]" } delay_max: 427 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStopS0~FF" port: "O_seq" } sink { cell: "LUT__10270" port: "I[1]" } delay_max: 332 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStopS0~FF" port: "O_seq" } sink { cell: "LUT__10295" port: "I[2]" } delay_max: 475 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStopS0~FF" port: "O_seq" } sink { cell: "LUT__10297" port: "I[3]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStopS0~FF" port: "O_seq" } sink { cell: "LUT__10321" port: "I[1]" } delay_max: 411 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStopS0~FF" port: "O_seq" } sink { cell: "LUT__10330" port: "I[0]" } delay_max: 410 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_busy~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/master~FF" port: "CE" } delay_max: 344 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_busy~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbbS0~FF" port: "I[1]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_busy~FF" port: "O_seq" } sink { cell: "LUT__10130" port: "I[1]" } delay_max: 333 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_busy~FF" port: "O_seq" } sink { cell: "LUT__10180" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/master~FF" port: "O_seq" } sink { cell: "MST_SCL_OUT~FF" port: "I[3]" } delay_max: 323 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/master~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[7]~FF" port: "I[3]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/master~FF" port: "O_seq" } sink { cell: "LUT__10180" port: "I[1]" } delay_max: 319 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/master~FF" port: "O_seq" } sink { cell: "LUT__10221" port: "I[0]" } delay_max: 296 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/master~FF" port: "O_seq" } sink { cell: "LUT__10232" port: "I[2]" } delay_max: 379 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/master~FF" port: "O_seq" } sink { cell: "LUT__10239" port: "I[3]" } delay_max: 364 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/master~FF" port: "O_seq" } sink { cell: "LUT__10245" port: "I[3]" } delay_max: 511 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/master~FF" port: "O_seq" } sink { cell: "LUT__10256" port: "I[1]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/master~FF" port: "O_seq" } sink { cell: "LUT__10258" port: "I[0]" } delay_max: 217 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/master~FF" port: "O_seq" } sink { cell: "LUT__10279" port: "I[0]" } delay_max: 407 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/master~FF" port: "O_seq" } sink { cell: "LUT__10288" port: "I[2]" } delay_max: 313 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/master~FF" port: "O_seq" } sink { cell: "LUT__10299" port: "I[2]" } delay_max: 236 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/master~FF" port: "O_seq" } sink { cell: "LUT__10325" port: "I[3]" } delay_max: 457 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/master~FF" port: "O_seq" } sink { cell: "LUT__10329" port: "I[3]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__10204" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaOutMaster~FF" port: "I[0]" } delay_max: 252 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[7]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaOutMaster~FF" port: "I[1]" } delay_max: 335 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[7]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaOutSlave~FF" port: "I[1]" } delay_max: 267 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[7]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[7]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[1]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaOutMaster~FF" port: "I[2]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[1]~FF" port: "O_seq" } sink { cell: "LUT__10250" port: "I[2]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[1]~FF" port: "O_seq" } sink { cell: "LUT__10253" port: "I[0]" } delay_max: 267 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[1]~FF" port: "O_seq" } sink { cell: "LUT__10269" port: "I[0]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[1]~FF" port: "O_seq" } sink { cell: "LUT__10273" port: "I[2]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[1]~FF" port: "O_seq" } sink { cell: "LUT__10276" port: "I[1]" } delay_max: 270 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[1]~FF" port: "O_seq" } sink { cell: "LUT__10279" port: "I[1]" } delay_max: 261 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[5]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaOutMaster~FF" port: "I[3]" } delay_max: 213 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[5]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaOutSlave~FF" port: "I[2]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[5]~FF" port: "O_seq" } sink { cell: "LUT__10257" port: "I[1]" } delay_max: 296 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[5]~FF" port: "O_seq" } sink { cell: "LUT__10266" port: "I[1]" } delay_max: 306 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[5]~FF" port: "O_seq" } sink { cell: "LUT__10279" port: "I[3]" } delay_max: 319 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[5]~FF" port: "O_seq" } sink { cell: "LUT__10289" port: "I[0]" } delay_max: 305 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[5]~FF" port: "O_seq" } sink { cell: "LUT__10330" port: "I[3]" } delay_max: 319 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaOutMaster~FF" port: "O_seq" } sink { cell: "LUT__10236" port: "I[2]" } delay_max: 413 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[0]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[0]~FF" port: "I[1]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[0]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[1]~FF" port: "I[1]" } delay_max: 210 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[0]~FF" port: "O_seq" } sink { cell: "LUT__10192" port: "I[0]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[0]~FF" port: "O_seq" } sink { cell: "LUT__10201" port: "I[0]" } delay_max: 276 delay_min: 0  }
route { driver { cell: "LUT__10214" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[0]~FF" port: "RE" } delay_max: 516 delay_min: 0  }
route { driver { cell: "LUT__10214" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[1]~FF" port: "RE" } delay_max: 516 delay_min: 0  }
route { driver { cell: "LUT__10214" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[2]~FF" port: "RE" } delay_max: 516 delay_min: 0  }
route { driver { cell: "LUT__10214" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[3]~FF" port: "RE" } delay_max: 516 delay_min: 0  }
route { driver { cell: "LUT__10214" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[4]~FF" port: "RE" } delay_max: 516 delay_min: 0  }
route { driver { cell: "LUT__10214" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[5]~FF" port: "RE" } delay_max: 516 delay_min: 0  }
route { driver { cell: "LUT__10214" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[6]~FF" port: "RE" } delay_max: 516 delay_min: 0  }
route { driver { cell: "LUT__10214" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[7]~FF" port: "RE" } delay_max: 516 delay_min: 0  }
route { driver { cell: "LUT__10214" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[8]~FF" port: "RE" } delay_max: 516 delay_min: 0  }
route { driver { cell: "LUT__10214" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[9]~FF" port: "RE" } delay_max: 516 delay_min: 0  }
route { driver { cell: "LUT__10214" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[10]~FF" port: "RE" } delay_max: 516 delay_min: 0  }
route { driver { cell: "LUT__10222" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[0]~FF" port: "I[0]" } delay_max: 202 delay_min: 0  }
route { driver { cell: "LUT__10222" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/wait_uc~FF" port: "I[1]" } delay_max: 231 delay_min: 0  }
route { driver { cell: "LUT__10222" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[1]~FF" port: "I[0]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "LUT__10228" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[0]~FF" port: "I[1]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "LUT__10229" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[0]~FF" port: "I[2]" } delay_max: 253 delay_min: 0  }
route { driver { cell: "LUT__10229" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[2]~FF" port: "I[3]" } delay_max: 252 delay_min: 0  }
route { driver { cell: "LUT__10229" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[3]~FF" port: "I[2]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[0]~FF" port: "O_seq" } sink { cell: "LUT__10219" port: "I[3]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[0]~FF" port: "O_seq" } sink { cell: "LUT__10227" port: "I[3]" } delay_max: 315 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[0]~FF" port: "O_seq" } sink { cell: "LUT__10229" port: "I[0]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[0]~FF" port: "O_seq" } sink { cell: "LUT__10231" port: "I[0]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[0]~FF" port: "O_seq" } sink { cell: "LUT__10232" port: "I[3]" } delay_max: 263 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[0]~FF" port: "O_seq" } sink { cell: "LUT__10241" port: "I[3]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[0]~FF" port: "O_seq" } sink { cell: "LUT__10248" port: "I[0]" } delay_max: 215 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[0]~FF" port: "O_seq" } sink { cell: "LUT__10316" port: "I[1]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[0]~FF" port: "O_seq" } sink { cell: "LUT__10319" port: "I[0]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "LUT__10235" port: "O" } sink { cell: "MST_SDA_OUT~FF" port: "I[0]" } delay_max: 319 delay_min: 0  }
route { driver { cell: "LUT__10239" port: "O" } sink { cell: "MST_SDA_OUT~FF" port: "I[1]" } delay_max: 393 delay_min: 0  }
route { driver { cell: "LUT__10231" port: "O" } sink { cell: "MST_SDA_OUT~FF" port: "I[2]" } delay_max: 197 delay_min: 0  }
route { driver { cell: "LUT__10231" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[2]~FF" port: "I[0]" } delay_max: 209 delay_min: 0  }
route { driver { cell: "LUT__10232" port: "O" } sink { cell: "MST_SDA_OUT~FF" port: "I[3]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "MST_SDA_OUT~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/arb_lost~FF" port: "I[1]" } delay_max: 492 delay_min: 0  }
route { driver { cell: "MST_SDA_OUT~FF" port: "O_seq" } sink { cell: "MST_SDA_OUT" port: "outpad" } delay_max: 1125 delay_min: 0  }
route { driver { cell: "MST_SDA_OUT~FF" port: "O_seq" } sink { cell: "LUT__10232" port: "I[1]" } delay_max: 222 delay_min: 0  }
route { driver { cell: "MST_SDA_OUT~FF" port: "O_seq" } sink { cell: "LUT__10235" port: "I[2]" } delay_max: 388 delay_min: 0  }
route { driver { cell: "MST_SDA_OUT~FF" port: "O_seq" } sink { cell: "LUT__10238" port: "I[0]" } delay_max: 413 delay_min: 0  }
route { driver { cell: "MST_SDA_OUT~FF" port: "O_seq" } sink { cell: "LUT__10844" port: "I[0]" } delay_max: 1035 delay_min: 0  }
route { driver { cell: "LUT__10185" port: "O" } sink { cell: "MST_SCL_OUT~FF" port: "I[0]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "LUT__10185" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[4]~FF" port: "I[1]" } delay_max: 153 delay_min: 0  }
route { driver { cell: "LUT__10185" port: "O" } sink { cell: "LUT__10188" port: "I[0]" } delay_max: 158 delay_min: 0  }
route { driver { cell: "LUT__10185" port: "O" } sink { cell: "LUT__10239" port: "I[1]" } delay_max: 251 delay_min: 0  }
route { driver { cell: "LUT__10185" port: "O" } sink { cell: "LUT__10311" port: "I[1]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "LUT__10212" port: "O" } sink { cell: "MST_SCL_OUT~FF" port: "I[1]" } delay_max: 153 delay_min: 0  }
route { driver { cell: "LUT__10212" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[3]~FF" port: "I[2]" } delay_max: 233 delay_min: 0  }
route { driver { cell: "LUT__10212" port: "O" } sink { cell: "LUT__10214" port: "I[2]" } delay_max: 249 delay_min: 0  }
route { driver { cell: "LUT__10241" port: "O" } sink { cell: "MST_SCL_OUT~FF" port: "I[2]" } delay_max: 248 delay_min: 0  }
route { driver { cell: "MST_SCL_OUT~FF" port: "O_seq" } sink { cell: "MST_SCL_OUT" port: "outpad" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "MST_SCL_OUT~FF" port: "O_seq" } sink { cell: "LUT__10843" port: "I[0]" } delay_max: 1125 delay_min: 0  }
route { driver { cell: "LUT__10243" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaOutSlave~FF" port: "I[0]" } delay_max: 187 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaOutSlave~FF" port: "O_seq" } sink { cell: "LUT__10232" port: "I[0]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[0]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[0]~FF" port: "I[1]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[0]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[1]~FF" port: "I[1]" } delay_max: 210 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[0]~FF" port: "O_seq" } sink { cell: "LUT__10225" port: "I[0]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "LUT__10246" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[0]~FF" port: "RE" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__10246" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[1]~FF" port: "RE" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__10246" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[2]~FF" port: "RE" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__10246" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[3]~FF" port: "RE" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__10246" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[4]~FF" port: "RE" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__10246" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[5]~FF" port: "RE" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__10246" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[6]~FF" port: "RE" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__10246" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[7]~FF" port: "RE" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__10246" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[8]~FF" port: "RE" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__10246" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[9]~FF" port: "RE" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__10246" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[10]~FF" port: "RE" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__10247" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/wait_uc~FF" port: "I[0]" } delay_max: 166 delay_min: 0  }
route { driver { cell: "LUT__10248" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/wait_uc~FF" port: "I[2]" } delay_max: 268 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/wait_uc~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[2]~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/wait_uc~FF" port: "O_seq" } sink { cell: "LUT__10228" port: "I[1]" } delay_max: 287 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/wait_uc~FF" port: "O_seq" } sink { cell: "LUT__10248" port: "I[2]" } delay_max: 276 delay_min: 0  }
route { driver { cell: "LUT__10251" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[1]~FF" port: "I[0]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "LUT__10251" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[2]~FF" port: "I[2]" } delay_max: 202 delay_min: 0  }
route { driver { cell: "LUT__10251" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[4]~FF" port: "I[0]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "LUT__10251" port: "O" } sink { cell: "LUT__10324" port: "I[2]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "LUT__10251" port: "O" } sink { cell: "LUT__10331" port: "I[1]" } delay_max: 127 delay_min: 0  }
route { driver { cell: "LUT__10251" port: "O" } sink { cell: "LUT__10334" port: "I[0]" } delay_max: 154 delay_min: 0  }
route { driver { cell: "LUT__10250" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[1]~FF" port: "I[1]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "LUT__10250" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[2]~FF" port: "I[3]" } delay_max: 299 delay_min: 0  }
route { driver { cell: "LUT__10256" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[1]~FF" port: "I[2]" } delay_max: 329 delay_min: 0  }
route { driver { cell: "LUT__10261" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[1]~FF" port: "I[3]" } delay_max: 273 delay_min: 0  }
route { driver { cell: "LUT__10198" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[1]~FF" port: "RE" } delay_max: 528 delay_min: 0  }
route { driver { cell: "LUT__10198" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[0]~FF" port: "RE" } delay_max: 528 delay_min: 0  }
route { driver { cell: "LUT__10198" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[2]~FF" port: "RE" } delay_max: 528 delay_min: 0  }
route { driver { cell: "LUT__10198" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[3]~FF" port: "RE" } delay_max: 528 delay_min: 0  }
route { driver { cell: "LUT__10198" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[4]~FF" port: "RE" } delay_max: 528 delay_min: 0  }
route { driver { cell: "LUT__10198" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[5]~FF" port: "RE" } delay_max: 528 delay_min: 0  }
route { driver { cell: "LUT__10198" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[6]~FF" port: "RE" } delay_max: 528 delay_min: 0  }
route { driver { cell: "LUT__10198" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[7]~FF" port: "RE" } delay_max: 528 delay_min: 0  }
route { driver { cell: "LUT__10198" port: "O" } sink { cell: "LUT__10199" port: "I[1]" } delay_max: 340 delay_min: 0  }
route { driver { cell: "LUT__10198" port: "O" } sink { cell: "LUT__10296" port: "I[0]" } delay_max: 459 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detect_start_pulse~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[0]~FF" port: "I[0]" } delay_max: 230 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detect_start_pulse~FF" port: "O_seq" } sink { cell: "LUT__10256" port: "I[3]" } delay_max: 380 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detect_start_pulse~FF" port: "O_seq" } sink { cell: "LUT__10261" port: "I[1]" } delay_max: 366 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detect_start_pulse~FF" port: "O_seq" } sink { cell: "LUT__10272" port: "I[0]" } delay_max: 411 delay_min: 0  }
route { driver { cell: "LUT__10220" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[0]~FF" port: "I[1]" } delay_max: 410 delay_min: 0  }
route { driver { cell: "LUT__10220" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBSR[7]~FF" port: "I[0]" } delay_max: 335 delay_min: 0  }
route { driver { cell: "LUT__10220" port: "O" } sink { cell: "LUT__10221" port: "I[1]" } delay_max: 328 delay_min: 0  }
route { driver { cell: "LUT__10220" port: "O" } sink { cell: "LUT__10245" port: "I[2]" } delay_max: 335 delay_min: 0  }
route { driver { cell: "LUT__10220" port: "O" } sink { cell: "LUT__10251" port: "I[1]" } delay_max: 313 delay_min: 0  }
route { driver { cell: "LUT__10220" port: "O" } sink { cell: "LUT__10252" port: "I[2]" } delay_max: 340 delay_min: 0  }
route { driver { cell: "LUT__10220" port: "O" } sink { cell: "LUT__10259" port: "I[0]" } delay_max: 285 delay_min: 0  }
route { driver { cell: "LUT__10220" port: "O" } sink { cell: "LUT__10261" port: "I[2]" } delay_max: 385 delay_min: 0  }
route { driver { cell: "LUT__10220" port: "O" } sink { cell: "LUT__10272" port: "I[1]" } delay_max: 311 delay_min: 0  }
route { driver { cell: "LUT__10220" port: "O" } sink { cell: "LUT__10274" port: "I[2]" } delay_max: 468 delay_min: 0  }
route { driver { cell: "LUT__10220" port: "O" } sink { cell: "LUT__10276" port: "I[0]" } delay_max: 340 delay_min: 0  }
route { driver { cell: "LUT__10220" port: "O" } sink { cell: "LUT__10280" port: "I[2]" } delay_max: 325 delay_min: 0  }
route { driver { cell: "LUT__10220" port: "O" } sink { cell: "LUT__10321" port: "I[0]" } delay_max: 269 delay_min: 0  }
route { driver { cell: "LUT__10220" port: "O" } sink { cell: "LUT__10324" port: "I[1]" } delay_max: 421 delay_min: 0  }
route { driver { cell: "LUT__10220" port: "O" } sink { cell: "LUT__10327" port: "I[0]" } delay_max: 380 delay_min: 0  }
route { driver { cell: "LUT__10263" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[0]~FF" port: "I[2]" } delay_max: 244 delay_min: 0  }
route { driver { cell: "LUT__10270" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[0]~FF" port: "I[3]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[0]~FF" port: "O_seq" } sink { cell: "LUT__10229" port: "I[1]" } delay_max: 359 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[0]~FF" port: "O_seq" } sink { cell: "LUT__10250" port: "I[1]" } delay_max: 308 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[0]~FF" port: "O_seq" } sink { cell: "LUT__10253" port: "I[1]" } delay_max: 315 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[0]~FF" port: "O_seq" } sink { cell: "LUT__10261" port: "I[0]" } delay_max: 257 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[0]~FF" port: "O_seq" } sink { cell: "LUT__10263" port: "I[3]" } delay_max: 263 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[0]~FF" port: "O_seq" } sink { cell: "LUT__10269" port: "I[2]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[0]~FF" port: "O_seq" } sink { cell: "LUT__10274" port: "I[0]" } delay_max: 231 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[0]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[0]~FF" port: "I[1]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[0]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[1]~FF" port: "I[0]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[0]~FF" port: "O_seq" } sink { cell: "LUT__10181" port: "I[0]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[0]~FF" port: "O_seq" } sink { cell: "LUT__10290" port: "I[0]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "LUT__10274" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[0]~FF" port: "RE" } delay_max: 386 delay_min: 0  }
route { driver { cell: "LUT__10274" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[1]~FF" port: "RE" } delay_max: 386 delay_min: 0  }
route { driver { cell: "LUT__10274" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[2]~FF" port: "RE" } delay_max: 386 delay_min: 0  }
route { driver { cell: "LUT__10274" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[3]~FF" port: "RE" } delay_max: 386 delay_min: 0  }
route { driver { cell: "LUT__10272" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[0]~FF" port: "CE" } delay_max: 341 delay_min: 0  }
route { driver { cell: "LUT__10272" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[1]~FF" port: "CE" } delay_max: 316 delay_min: 0  }
route { driver { cell: "LUT__10272" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[2]~FF" port: "CE" } delay_max: 269 delay_min: 0  }
route { driver { cell: "LUT__10272" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[3]~FF" port: "CE" } delay_max: 350 delay_min: 0  }
route { driver { cell: "LUT__10275" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detect_start_pulse~FF" port: "CE" } delay_max: 316 delay_min: 0  }
route { driver { cell: "LUT__10276" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[0]~FF" port: "CE" } delay_max: 361 delay_min: 0  }
route { driver { cell: "LUT__10276" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[1]~FF" port: "CE" } delay_max: 312 delay_min: 0  }
route { driver { cell: "LUT__10276" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[2]~FF" port: "CE" } delay_max: 357 delay_min: 0  }
route { driver { cell: "LUT__10276" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[3]~FF" port: "CE" } delay_max: 357 delay_min: 0  }
route { driver { cell: "LUT__10276" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[4]~FF" port: "CE" } delay_max: 313 delay_min: 0  }
route { driver { cell: "LUT__10276" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[5]~FF" port: "CE" } delay_max: 357 delay_min: 0  }
route { driver { cell: "LUT__10276" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[6]~FF" port: "CE" } delay_max: 399 delay_min: 0  }
route { driver { cell: "LUT__10276" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[7]~FF" port: "CE" } delay_max: 384 delay_min: 0  }
route { driver { cell: "LUT__10276" port: "O" } sink { cell: "LUT__10294" port: "I[0]" } delay_max: 233 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[0]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[1]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[0]~FF" port: "O_seq" } sink { cell: "LUT__10247" port: "I[3]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[0]~FF" port: "O_seq" } sink { cell: "LUT__10325" port: "I[0]" } delay_max: 312 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[0]~FF" port: "O_seq" } sink { cell: "LUT__10329" port: "I[1]" } delay_max: 331 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/uc_wr_data0[1]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/uc_wr_data_p1~FF" port: "I[1]" } delay_max: 346 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/uc_wr_data0[1]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[2]~FF" port: "I[2]" } delay_max: 433 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/uc_wr_data0[1]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[3]~FF" port: "I[3]" } delay_max: 380 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/uc_wr_data0[1]~FF" port: "O_seq" } sink { cell: "LUT__10277" port: "I[2]" } delay_max: 230 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/uc_wr_data0[1]~FF" port: "O_seq" } sink { cell: "LUT__10307" port: "I[0]" } delay_max: 520 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/uc_wr_data_p1~FF" port: "O_seq" } sink { cell: "LUT__10277" port: "I[3]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[1]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[2]~FF" port: "I[0]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[1]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[1]~FF" port: "I[1]" } delay_max: 159 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MIDR[7]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[2]~FF" port: "I[1]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MIDR[7]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[1]~FF" port: "I[1]" } delay_max: 216 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MIDR[7]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[4]~FF" port: "I[1]" } delay_max: 196 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MIDR[7]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[7]~FF" port: "I[1]" } delay_max: 329 delay_min: 0  }
route { driver { cell: "LUT__10277" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[2]~FF" port: "I[2]" } delay_max: 234 delay_min: 0  }
route { driver { cell: "LUT__10277" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[1]~FF" port: "I[2]" } delay_max: 251 delay_min: 0  }
route { driver { cell: "LUT__10277" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[0]~FF" port: "I[2]" } delay_max: 252 delay_min: 0  }
route { driver { cell: "LUT__10277" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[3]~FF" port: "I[0]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "LUT__10277" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[4]~FF" port: "I[2]" } delay_max: 292 delay_min: 0  }
route { driver { cell: "LUT__10277" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[5]~FF" port: "I[0]" } delay_max: 300 delay_min: 0  }
route { driver { cell: "LUT__10277" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[6]~FF" port: "I[0]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "LUT__10277" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[7]~FF" port: "I[2]" } delay_max: 273 delay_min: 0  }
route { driver { cell: "LUT__10277" port: "O" } sink { cell: "LUT__10281" port: "I[1]" } delay_max: 253 delay_min: 0  }
route { driver { cell: "LUT__10281" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[2]~FF" port: "CE" } delay_max: 388 delay_min: 0  }
route { driver { cell: "LUT__10281" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[1]~FF" port: "CE" } delay_max: 361 delay_min: 0  }
route { driver { cell: "LUT__10281" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[0]~FF" port: "CE" } delay_max: 325 delay_min: 0  }
route { driver { cell: "LUT__10281" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[3]~FF" port: "CE" } delay_max: 338 delay_min: 0  }
route { driver { cell: "LUT__10281" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[4]~FF" port: "CE" } delay_max: 386 delay_min: 0  }
route { driver { cell: "LUT__10281" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[5]~FF" port: "CE" } delay_max: 386 delay_min: 0  }
route { driver { cell: "LUT__10281" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[6]~FF" port: "CE" } delay_max: 409 delay_min: 0  }
route { driver { cell: "LUT__10281" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[7]~FF" port: "CE" } delay_max: 329 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[2]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[3]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[2]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[2]~FF" port: "I[1]" } delay_max: 220 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[0]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[1]~FF" port: "I[0]" } delay_max: 270 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[0]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[0]~FF" port: "I[1]" } delay_max: 329 delay_min: 0  }
route { driver { cell: "LUT__10284" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[0]~FF" port: "CE" } delay_max: 467 delay_min: 0  }
route { driver { cell: "LUT__10284" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[1]~FF" port: "CE" } delay_max: 408 delay_min: 0  }
route { driver { cell: "LUT__10284" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[2]~FF" port: "CE" } delay_max: 466 delay_min: 0  }
route { driver { cell: "LUT__10284" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[3]~FF" port: "CE" } delay_max: 457 delay_min: 0  }
route { driver { cell: "LUT__10284" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[4]~FF" port: "CE" } delay_max: 493 delay_min: 0  }
route { driver { cell: "LUT__10284" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[5]~FF" port: "CE" } delay_max: 405 delay_min: 0  }
route { driver { cell: "LUT__10284" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[6]~FF" port: "CE" } delay_max: 482 delay_min: 0  }
route { driver { cell: "LUT__10284" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[7]~FF" port: "CE" } delay_max: 386 delay_min: 0  }
route { driver { cell: "LUT__10284" port: "O" } sink { cell: "LUT__10306" port: "I[0]" } delay_max: 232 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[0]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[1]~FF" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[0]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[0]~FF" port: "I[1]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "LUT__10286" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[1]~FF" port: "RE" } delay_max: 510 delay_min: 0  }
route { driver { cell: "LUT__10286" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[0]~FF" port: "RE" } delay_max: 510 delay_min: 0  }
route { driver { cell: "LUT__10213" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/arb_lost~FF" port: "RE" } delay_max: 597 delay_min: 0  }
route { driver { cell: "LUT__10213" port: "O" } sink { cell: "LUT__10214" port: "I[3]" } delay_max: 215 delay_min: 0  }
route { driver { cell: "LUT__10289" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/arb_lost~FF" port: "CE" } delay_max: 567 delay_min: 0  }
route { driver { cell: "LUT__10290" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBSR[7]~FF" port: "I[1]" } delay_max: 335 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/mbcr_write0[1]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbcr_wr1~FF" port: "I[1]" } delay_max: 220 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/mbcr_write0[1]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbcr_wr2~FF" port: "I[0]" } delay_max: 219 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbcr_wr1~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbcr_wr2~FF" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbcr_wr1~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/msta~FF" port: "CE" } delay_max: 440 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbcr_wr2~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/rep_start~FF" port: "I[0]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[2]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/rep_start~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[2]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[3]~FF" port: "I[1]" } delay_max: 294 delay_min: 0  }
route { driver { cell: "LUT__10294" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/rep_start~FF" port: "RE" } delay_max: 305 delay_min: 0  }
route { driver { cell: "LUT__10294" port: "O" } sink { cell: "LUT__10295" port: "I[0]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "LUT__10295" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/rep_start~FF" port: "CE" } delay_max: 181 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/rep_start~FF" port: "O" } sink { cell: "LUT__10295" port: "I[1]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/rep_start~FF" port: "O_seq" } sink { cell: "LUT__10208" port: "I[2]" } delay_max: 507 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/rep_start~FF" port: "O_seq" } sink { cell: "LUT__10236" port: "I[1]" } delay_max: 486 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/rep_start~FF" port: "O_seq" } sink { cell: "LUT__10258" port: "I[1]" } delay_max: 341 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/rep_start~FF" port: "O_seq" } sink { cell: "LUT__10280" port: "I[1]" } delay_max: 348 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/rep_start~FF" port: "O_seq" } sink { cell: "LUT__10299" port: "I[1]" } delay_max: 231 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/rep_start~FF" port: "O_seq" } sink { cell: "LUT__10304" port: "I[1]" } delay_max: 530 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/rep_start~FF" port: "O_seq" } sink { cell: "LUT__10313" port: "I[3]" } delay_max: 469 delay_min: 0  }
route { driver { cell: "LUT__10296" port: "O" } sink { cell: "udp_i2c_cnt/i2c_busy~FF" port: "CE" } delay_max: 266 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbbS0~FF" port: "O_seq" } sink { cell: "LUT__10297" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "LUT__10299" port: "O" } sink { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "CE" } delay_max: 413 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/i2c_arb_lost~FF" port: "O_seq" } sink { cell: "LUT__10294" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[5]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/msta~FF" port: "I[1]" } delay_max: 369 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[5]~FF" port: "O_seq" } sink { cell: "LUT__10149" port: "I[2]" } delay_max: 216 delay_min: 0  }
route { driver { cell: "LUT__10300" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/msta~FF" port: "RE" } delay_max: 456 delay_min: 0  }
route { driver { cell: "LUT__10208" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[1]~FF" port: "I[0]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "LUT__10208" port: "O" } sink { cell: "LUT__10209" port: "I[1]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "LUT__10233" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[1]~FF" port: "I[1]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "LUT__10233" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[6]~FF" port: "I[1]" } delay_max: 179 delay_min: 0  }
route { driver { cell: "LUT__10233" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[7]~FF" port: "I[2]" } delay_max: 172 delay_min: 0  }
route { driver { cell: "LUT__10233" port: "O" } sink { cell: "LUT__10235" port: "I[1]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "LUT__10233" port: "O" } sink { cell: "LUT__10304" port: "I[2]" } delay_max: 270 delay_min: 0  }
route { driver { cell: "LUT__10302" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[1]~FF" port: "I[2]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[1]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[2]~FF" port: "I[1]" } delay_max: 176 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[1]~FF" port: "O_seq" } sink { cell: "LUT__10183" port: "I[1]" } delay_max: 170 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[1]~FF" port: "O_seq" } sink { cell: "LUT__10302" port: "I[1]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "LUT__10304" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[2]~FF" port: "I[2]" } delay_max: 210 delay_min: 0  }
route { driver { cell: "LUT__10206" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[2]~FF" port: "I[3]" } delay_max: 447 delay_min: 0  }
route { driver { cell: "LUT__10206" port: "O" } sink { cell: "LUT__10207" port: "I[0]" } delay_max: 484 delay_min: 0  }
route { driver { cell: "LUT__10206" port: "O" } sink { cell: "LUT__10302" port: "I[0]" } delay_max: 403 delay_min: 0  }
route { driver { cell: "LUT__10206" port: "O" } sink { cell: "LUT__10313" port: "I[1]" } delay_max: 447 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[2]~FF" port: "O_seq" } sink { cell: "LUT__10184" port: "I[0]" } delay_max: 286 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[2]~FF" port: "O_seq" } sink { cell: "LUT__10212" port: "I[0]" } delay_max: 308 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[2]~FF" port: "O_seq" } sink { cell: "LUT__10234" port: "I[1]" } delay_max: 263 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[2]~FF" port: "O_seq" } sink { cell: "LUT__10306" port: "I[2]" } delay_max: 332 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[2]~FF" port: "O_seq" } sink { cell: "LUT__10307" port: "I[3]" } delay_max: 204 delay_min: 0  }
route { driver { cell: "LUT__10306" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[3]~FF" port: "I[0]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "LUT__10306" port: "O" } sink { cell: "LUT__10309" port: "I[2]" } delay_max: 378 delay_min: 0  }
route { driver { cell: "LUT__10307" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[3]~FF" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "LUT__10307" port: "O" } sink { cell: "LUT__10309" port: "I[1]" } delay_max: 289 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[3]~FF" port: "O_seq" } sink { cell: "LUT__10184" port: "I[1]" } delay_max: 333 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[3]~FF" port: "O_seq" } sink { cell: "LUT__10212" port: "I[1]" } delay_max: 306 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[3]~FF" port: "O_seq" } sink { cell: "LUT__10234" port: "I[0]" } delay_max: 299 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[3]~FF" port: "O_seq" } sink { cell: "LUT__10309" port: "I[0]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "LUT__10309" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[4]~FF" port: "I[2]" } delay_max: 208 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[4]~FF" port: "O_seq" } sink { cell: "LUT__10185" port: "I[1]" } delay_max: 223 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[4]~FF" port: "O_seq" } sink { cell: "LUT__10186" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[4]~FF" port: "O_seq" } sink { cell: "LUT__10211" port: "I[0]" } delay_max: 333 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[4]~FF" port: "O_seq" } sink { cell: "LUT__10234" port: "I[2]" } delay_max: 263 delay_min: 0  }
route { driver { cell: "LUT__10211" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[5]~FF" port: "I[1]" } delay_max: 153 delay_min: 0  }
route { driver { cell: "LUT__10211" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[6]~FF" port: "I[2]" } delay_max: 254 delay_min: 0  }
route { driver { cell: "LUT__10211" port: "O" } sink { cell: "LUT__10214" port: "I[1]" } delay_max: 270 delay_min: 0  }
route { driver { cell: "LUT__10311" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[5]~FF" port: "I[2]" } delay_max: 254 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[5]~FF" port: "O_seq" } sink { cell: "LUT__10186" port: "I[1]" } delay_max: 200 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[5]~FF" port: "O_seq" } sink { cell: "LUT__10211" port: "I[2]" } delay_max: 223 delay_min: 0  }
route { driver { cell: "LUT__10313" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[6]~FF" port: "I[0]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[6]~FF" port: "O_seq" } sink { cell: "LUT__10187" port: "I[0]" } delay_max: 303 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[6]~FF" port: "O_seq" } sink { cell: "LUT__10210" port: "I[2]" } delay_max: 310 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[6]~FF" port: "O_seq" } sink { cell: "LUT__10233" port: "I[1]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "LUT__10187" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[7]~FF" port: "I[1]" } delay_max: 154 delay_min: 0  }
route { driver { cell: "LUT__10187" port: "O" } sink { cell: "LUT__10188" port: "I[2]" } delay_max: 284 delay_min: 0  }
route { driver { cell: "LUT__10207" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[7]~FF" port: "I[3]" } delay_max: 261 delay_min: 0  }
route { driver { cell: "LUT__10207" port: "O" } sink { cell: "LUT__10209" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "LUT__10207" port: "O" } sink { cell: "LUT__10235" port: "I[0]" } delay_max: 253 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[7]~FF" port: "O_seq" } sink { cell: "LUT__10187" port: "I[2]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[7]~FF" port: "O_seq" } sink { cell: "LUT__10210" port: "I[1]" } delay_max: 200 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[1]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[1]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[1]~FF" port: "O_seq" } sink { cell: "LUT__10189" port: "I[1]" } delay_max: 201 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[1]~FF" port: "O_seq" } sink { cell: "LUT__10201" port: "I[1]" } delay_max: 261 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[1]~FF" port: "O_seq" } sink { cell: "LUT__10237" port: "I[2]" } delay_max: 281 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[1]~FF" port: "cout" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[2]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[2]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[2]~FF" port: "O_seq" } sink { cell: "LUT__10189" port: "I[0]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[2]~FF" port: "O_seq" } sink { cell: "LUT__10201" port: "I[2]" } delay_max: 172 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[2]~FF" port: "O_seq" } sink { cell: "LUT__10237" port: "I[0]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[2]~FF" port: "cout" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[3]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[3]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[3]~FF" port: "O_seq" } sink { cell: "LUT__10189" port: "I[2]" } delay_max: 216 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[3]~FF" port: "O_seq" } sink { cell: "LUT__10203" port: "I[1]" } delay_max: 281 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[3]~FF" port: "O_seq" } sink { cell: "LUT__10206" port: "I[0]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[3]~FF" port: "O_seq" } sink { cell: "LUT__10237" port: "I[1]" } delay_max: 281 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[3]~FF" port: "cout" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[4]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[4]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[4]~FF" port: "O_seq" } sink { cell: "LUT__10190" port: "I[0]" } delay_max: 209 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[4]~FF" port: "cout" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[5]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[5]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[5]~FF" port: "O_seq" } sink { cell: "LUT__10189" port: "I[3]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[5]~FF" port: "O_seq" } sink { cell: "LUT__10202" port: "I[0]" } delay_max: 287 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[5]~FF" port: "O_seq" } sink { cell: "LUT__10206" port: "I[1]" } delay_max: 224 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[5]~FF" port: "cout" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[6]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[6]~FF" port: "O_seq" } sink { cell: "LUT__10191" port: "I[1]" } delay_max: 201 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[6]~FF" port: "O_seq" } sink { cell: "LUT__10202" port: "I[1]" } delay_max: 281 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[6]~FF" port: "cout" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[7]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[7]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[7]~FF" port: "O_seq" } sink { cell: "LUT__10191" port: "I[2]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[7]~FF" port: "O_seq" } sink { cell: "LUT__10202" port: "I[2]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[7]~FF" port: "cout" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[8]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[8]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[8]~FF" port: "O_seq" } sink { cell: "LUT__10190" port: "I[1]" } delay_max: 201 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[8]~FF" port: "cout" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[9]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[9]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[9]~FF" port: "O_seq" } sink { cell: "LUT__10190" port: "I[2]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[9]~FF" port: "cout" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[10]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[10]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[10]~FF" port: "O_seq" } sink { cell: "LUT__10190" port: "I[3]" } delay_max: 216 delay_min: 0  }
route { driver { cell: "LUT__10316" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[1]~FF" port: "I[1]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[1]~FF" port: "O_seq" } sink { cell: "LUT__10227" port: "I[0]" } delay_max: 270 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[1]~FF" port: "O_seq" } sink { cell: "LUT__10228" port: "I[0]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[1]~FF" port: "O_seq" } sink { cell: "LUT__10231" port: "I[2]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[1]~FF" port: "O_seq" } sink { cell: "LUT__10241" port: "I[2]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[1]~FF" port: "O_seq" } sink { cell: "LUT__10316" port: "I[3]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[1]~FF" port: "O_seq" } sink { cell: "LUT__10319" port: "I[1]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[2]~FF" port: "O_seq" } sink { cell: "LUT__10227" port: "I[2]" } delay_max: 318 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[2]~FF" port: "O_seq" } sink { cell: "LUT__10229" port: "I[3]" } delay_max: 261 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[2]~FF" port: "O_seq" } sink { cell: "LUT__10231" port: "I[1]" } delay_max: 196 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[2]~FF" port: "O_seq" } sink { cell: "LUT__10241" port: "I[0]" } delay_max: 281 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[2]~FF" port: "O_seq" } sink { cell: "LUT__10248" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[2]~FF" port: "O_seq" } sink { cell: "LUT__10316" port: "I[2]" } delay_max: 303 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[2]~FF" port: "O_seq" } sink { cell: "LUT__10319" port: "I[2]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "LUT__10226" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[3]~FF" port: "I[0]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "LUT__10226" port: "O" } sink { cell: "LUT__10228" port: "I[2]" } delay_max: 179 delay_min: 0  }
route { driver { cell: "LUT__10226" port: "O" } sink { cell: "LUT__10231" port: "I[3]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "LUT__10226" port: "O" } sink { cell: "LUT__10316" port: "I[0]" } delay_max: 192 delay_min: 0  }
route { driver { cell: "LUT__10319" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[3]~FF" port: "I[1]" } delay_max: 136 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[3]~FF" port: "O_seq" } sink { cell: "LUT__10227" port: "I[1]" } delay_max: 276 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[3]~FF" port: "O_seq" } sink { cell: "LUT__10241" port: "I[1]" } delay_max: 304 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[3]~FF" port: "O_seq" } sink { cell: "LUT__10319" port: "I[3]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[1]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[1]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[1]~FF" port: "O_seq" } sink { cell: "LUT__10225" port: "I[1]" } delay_max: 193 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[1]~FF" port: "cout" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[2]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[2]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[2]~FF" port: "O_seq" } sink { cell: "LUT__10225" port: "I[2]" } delay_max: 144 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[2]~FF" port: "cout" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[3]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[3]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[3]~FF" port: "O_seq" } sink { cell: "LUT__10225" port: "I[3]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[3]~FF" port: "cout" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[4]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[4]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[4]~FF" port: "O_seq" } sink { cell: "LUT__10224" port: "I[0]" } delay_max: 257 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[4]~FF" port: "cout" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[5]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[5]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[5]~FF" port: "O_seq" } sink { cell: "LUT__10224" port: "I[1]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[5]~FF" port: "cout" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[6]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[6]~FF" port: "O_seq" } sink { cell: "LUT__10224" port: "I[2]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[6]~FF" port: "cout" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[7]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[7]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[7]~FF" port: "O_seq" } sink { cell: "LUT__10223" port: "I[0]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[7]~FF" port: "cout" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[8]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[8]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[8]~FF" port: "O_seq" } sink { cell: "LUT__10223" port: "I[1]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[8]~FF" port: "cout" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[9]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[9]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[9]~FF" port: "O_seq" } sink { cell: "LUT__10223" port: "I[2]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[9]~FF" port: "cout" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[10]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[10]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[10]~FF" port: "O_seq" } sink { cell: "LUT__10223" port: "I[3]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "LUT__10254" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[2]~FF" port: "I[0]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "LUT__10254" port: "O" } sink { cell: "LUT__10255" port: "I[2]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "LUT__10254" port: "O" } sink { cell: "LUT__10263" port: "I[2]" } delay_max: 158 delay_min: 0  }
route { driver { cell: "LUT__10254" port: "O" } sink { cell: "LUT__10267" port: "I[1]" } delay_max: 297 delay_min: 0  }
route { driver { cell: "LUT__10321" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[2]~FF" port: "I[1]" } delay_max: 306 delay_min: 0  }
route { driver { cell: "LUT__10321" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[6]~FF" port: "I[1]" } delay_max: 296 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[2]~FF" port: "O_seq" } sink { cell: "LUT__10218" port: "I[1]" } delay_max: 315 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[2]~FF" port: "O_seq" } sink { cell: "LUT__10254" port: "I[1]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[2]~FF" port: "O_seq" } sink { cell: "LUT__10257" port: "I[3]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[2]~FF" port: "O_seq" } sink { cell: "LUT__10265" port: "I[0]" } delay_max: 257 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[2]~FF" port: "O_seq" } sink { cell: "LUT__10306" port: "I[1]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[2]~FF" port: "O_seq" } sink { cell: "LUT__10323" port: "I[1]" } delay_max: 172 delay_min: 0  }
route { driver { cell: "LUT__10325" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[3]~FF" port: "I[0]" } delay_max: 302 delay_min: 0  }
route { driver { cell: "LUT__10255" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[3]~FF" port: "I[1]" } delay_max: 210 delay_min: 0  }
route { driver { cell: "LUT__10255" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[5]~FF" port: "I[1]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "LUT__10255" port: "O" } sink { cell: "LUT__10256" port: "I[2]" } delay_max: 264 delay_min: 0  }
route { driver { cell: "LUT__10324" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[3]~FF" port: "I[2]" } delay_max: 253 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[3]~FF" port: "O_seq" } sink { cell: "LUT__10257" port: "I[2]" } delay_max: 217 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[3]~FF" port: "O_seq" } sink { cell: "LUT__10265" port: "I[1]" } delay_max: 264 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[3]~FF" port: "O_seq" } sink { cell: "LUT__10279" port: "I[2]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[3]~FF" port: "O_seq" } sink { cell: "LUT__10323" port: "I[3]" } delay_max: 276 delay_min: 0  }
route { driver { cell: "LUT__10323" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[4]~FF" port: "I[1]" } delay_max: 251 delay_min: 0  }
route { driver { cell: "LUT__10323" port: "O" } sink { cell: "LUT__10324" port: "I[3]" } delay_max: 253 delay_min: 0  }
route { driver { cell: "LUT__10327" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[4]~FF" port: "I[2]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[4]~FF" port: "O_seq" } sink { cell: "LUT__10204" port: "I[2]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[4]~FF" port: "O_seq" } sink { cell: "LUT__10218" port: "I[2]" } delay_max: 279 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[4]~FF" port: "O_seq" } sink { cell: "LUT__10247" port: "I[2]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[4]~FF" port: "O_seq" } sink { cell: "LUT__10257" port: "I[0]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[4]~FF" port: "O_seq" } sink { cell: "LUT__10266" port: "I[0]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[4]~FF" port: "O_seq" } sink { cell: "LUT__10268" port: "I[1]" } delay_max: 264 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[4]~FF" port: "O_seq" } sink { cell: "LUT__10284" port: "I[0]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[4]~FF" port: "O_seq" } sink { cell: "LUT__10289" port: "I[1]" } delay_max: 263 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[4]~FF" port: "O_seq" } sink { cell: "LUT__10330" port: "I[1]" } delay_max: 257 delay_min: 0  }
route { driver { cell: "LUT__10329" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[5]~FF" port: "I[0]" } delay_max: 348 delay_min: 0  }
route { driver { cell: "LUT__10332" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[5]~FF" port: "I[2]" } delay_max: 133 delay_min: 0  }
route { driver { cell: "LUT__10266" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[6]~FF" port: "I[0]" } delay_max: 252 delay_min: 0  }
route { driver { cell: "LUT__10266" port: "O" } sink { cell: "LUT__10267" port: "I[0]" } delay_max: 234 delay_min: 0  }
route { driver { cell: "LUT__10266" port: "O" } sink { cell: "LUT__10332" port: "I[1]" } delay_max: 187 delay_min: 0  }
route { driver { cell: "LUT__10334" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[6]~FF" port: "I[2]" } delay_max: 127 delay_min: 0  }
route { driver { cell: "LUT__10330" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[6]~FF" port: "I[3]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "LUT__10330" port: "O" } sink { cell: "LUT__10331" port: "I[2]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[6]~FF" port: "O_seq" } sink { cell: "LUT__10219" port: "I[1]" } delay_max: 372 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[6]~FF" port: "O_seq" } sink { cell: "LUT__10245" port: "I[1]" } delay_max: 374 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[6]~FF" port: "O_seq" } sink { cell: "LUT__10247" port: "I[1]" } delay_max: 319 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[6]~FF" port: "O_seq" } sink { cell: "LUT__10266" port: "I[3]" } delay_max: 264 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[6]~FF" port: "O_seq" } sink { cell: "LUT__10284" port: "I[1]" } delay_max: 176 delay_min: 0  }
route { driver { cell: "LUT__10267" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[7]~FF" port: "I[0]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "LUT__10267" port: "O" } sink { cell: "LUT__10270" port: "I[3]" } delay_max: 133 delay_min: 0  }
route { driver { cell: "LUT__10252" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[7]~FF" port: "I[1]" } delay_max: 253 delay_min: 0  }
route { driver { cell: "LUT__10252" port: "O" } sink { cell: "LUT__10255" port: "I[1]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "LUT__10252" port: "O" } sink { cell: "LUT__10332" port: "I[2]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[1]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[1]~FF" port: "I[1]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[1]~FF" port: "O_seq" } sink { cell: "LUT__10181" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[1]~FF" port: "O_seq" } sink { cell: "LUT__10290" port: "I[1]" } delay_max: 193 delay_min: 0  }
route { driver { cell: "LUT__10181" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[2]~FF" port: "I[0]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "LUT__10181" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[3]~FF" port: "I[0]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "LUT__10181" port: "O" } sink { cell: "LUT__10182" port: "I[3]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "LUT__10181" port: "O" } sink { cell: "LUT__10251" port: "I[3]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[2]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[2]~FF" port: "I[1]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[2]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[3]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[2]~FF" port: "O_seq" } sink { cell: "LUT__10182" port: "I[2]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[2]~FF" port: "O_seq" } sink { cell: "LUT__10251" port: "I[2]" } delay_max: 276 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[2]~FF" port: "O_seq" } sink { cell: "LUT__10290" port: "I[2]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[3]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[3]~FF" port: "I[2]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[3]~FF" port: "O_seq" } sink { cell: "LUT__10182" port: "I[0]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[3]~FF" port: "O_seq" } sink { cell: "LUT__10251" port: "I[0]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[3]~FF" port: "O_seq" } sink { cell: "LUT__10290" port: "I[3]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[1]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[2]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[1]~FF" port: "O_seq" } sink { cell: "LUT__10215" port: "I[0]" } delay_max: 269 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[1]~FF" port: "O_seq" } sink { cell: "LUT__10216" port: "I[2]" } delay_max: 257 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[2]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[3]~FF" port: "I[1]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[2]~FF" port: "O_seq" } sink { cell: "LUT__10216" port: "I[1]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[3]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[4]~FF" port: "I[1]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[3]~FF" port: "O_seq" } sink { cell: "LUT__10217" port: "I[0]" } delay_max: 193 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[4]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[5]~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[4]~FF" port: "O_seq" } sink { cell: "LUT__10215" port: "I[1]" } delay_max: 263 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[5]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[6]~FF" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[5]~FF" port: "O_seq" } sink { cell: "LUT__10217" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[7]~FF" port: "I[1]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[6]~FF" port: "O_seq" } sink { cell: "LUT__10217" port: "I[2]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[7]~FF" port: "O_seq" } sink { cell: "LUT__10215" port: "I[2]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[3]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[4]~FF" port: "I[0]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[3]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[3]~FF" port: "I[1]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[4]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[5]~FF" port: "I[1]" } delay_max: 172 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[4]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[4]~FF" port: "I[1]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[5]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[6]~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[5]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[5]~FF" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[7]~FF" port: "I[0]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[6]~FF" port: "I[1]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[1]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/mst_data_out[1]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[2]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/mst_data_out[2]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[3]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/mst_data_out[3]~FF" port: "I[1]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[4]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/mst_data_out[4]~FF" port: "I[1]" } delay_max: 159 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[5]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/mst_data_out[5]~FF" port: "I[1]" } delay_max: 159 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/mst_data_out[6]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MODR[7]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/mst_data_out[7]~FF" port: "I[1]" } delay_max: 169 delay_min: 0  }
route { driver { cell: "LUT__10160" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[1]~FF" port: "I[0]" } delay_max: 153 delay_min: 0  }
route { driver { cell: "LUT__10160" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[4]~FF" port: "I[1]" } delay_max: 223 delay_min: 0  }
route { driver { cell: "LUT__10160" port: "O" } sink { cell: "LUT__10345" port: "I[3]" } delay_max: 164 delay_min: 0  }
route { driver { cell: "LUT__10162" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[1]~FF" port: "I[1]" } delay_max: 439 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[1]~FF" port: "O" } sink { cell: "LUT__10164" port: "I[1]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[1]~FF" port: "O" } sink { cell: "LUT__10165" port: "I[0]" } delay_max: 344 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[1]~FF" port: "O_seq" } sink { cell: "LUT__10120" port: "I[1]" } delay_max: 215 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[1]~FF" port: "O_seq" } sink { cell: "LUT__10123" port: "I[0]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[1]~FF" port: "O_seq" } sink { cell: "LUT__10130" port: "I[2]" } delay_max: 324 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[1]~FF" port: "O_seq" } sink { cell: "LUT__10132" port: "I[3]" } delay_max: 282 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[1]~FF" port: "O_seq" } sink { cell: "LUT__10136" port: "I[2]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[1]~FF" port: "O_seq" } sink { cell: "LUT__10142" port: "I[0]" } delay_max: 229 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[1]~FF" port: "O_seq" } sink { cell: "LUT__10146" port: "I[2]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[1]~FF" port: "O_seq" } sink { cell: "LUT__10153" port: "I[1]" } delay_max: 263 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[1]~FF" port: "O_seq" } sink { cell: "LUT__10161" port: "I[2]" } delay_max: 450 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[1]~FF" port: "O_seq" } sink { cell: "LUT__10345" port: "I[1]" } delay_max: 230 delay_min: 0  }
route { driver { cell: "LUT__10146" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[2]~FF" port: "I[0]" } delay_max: 213 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[2]~FF" port: "O" } sink { cell: "LUT__10148" port: "I[3]" } delay_max: 165 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[2]~FF" port: "O" } sink { cell: "LUT__10165" port: "I[3]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[2]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[4]~FF" port: "I[2]" } delay_max: 193 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[2]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[5]~FF" port: "I[2]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[2]~FF" port: "O_seq" } sink { cell: "LUT__10122" port: "I[1]" } delay_max: 195 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[2]~FF" port: "O_seq" } sink { cell: "LUT__10123" port: "I[1]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[2]~FF" port: "O_seq" } sink { cell: "LUT__10130" port: "I[3]" } delay_max: 408 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[2]~FF" port: "O_seq" } sink { cell: "LUT__10132" port: "I[0]" } delay_max: 290 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[2]~FF" port: "O_seq" } sink { cell: "LUT__10140" port: "I[2]" } delay_max: 290 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[2]~FF" port: "O_seq" } sink { cell: "LUT__10141" port: "I[0]" } delay_max: 218 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[2]~FF" port: "O_seq" } sink { cell: "LUT__10143" port: "I[2]" } delay_max: 279 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[2]~FF" port: "O_seq" } sink { cell: "LUT__10146" port: "I[3]" } delay_max: 196 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[2]~FF" port: "O_seq" } sink { cell: "LUT__10148" port: "I[1]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[2]~FF" port: "O_seq" } sink { cell: "LUT__10150" port: "I[2]" } delay_max: 309 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[2]~FF" port: "O_seq" } sink { cell: "LUT__10153" port: "I[2]" } delay_max: 300 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[2]~FF" port: "O_seq" } sink { cell: "LUT__10162" port: "I[1]" } delay_max: 498 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[2]~FF" port: "O_seq" } sink { cell: "LUT__10173" port: "I[1]" } delay_max: 357 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[2]~FF" port: "O_seq" } sink { cell: "LUT__10176" port: "I[1]" } delay_max: 403 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[2]~FF" port: "O_seq" } sink { cell: "LUT__10345" port: "I[2]" } delay_max: 328 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[2]~FF" port: "O_seq" } sink { cell: "LUT__10350" port: "I[2]" } delay_max: 276 delay_min: 0  }
route { driver { cell: "LUT__10345" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[3]~FF" port: "I[0]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "LUT__10130" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/current_st[3]~FF" port: "I[1]" } delay_max: 235 delay_min: 0  }
route { driver { cell: "LUT__10130" port: "O" } sink { cell: "LUT__10131" port: "I[2]" } delay_max: 351 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/i2c_slave_addr0[1]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MIDR[7]~FF" port: "I[2]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/i2c_slave_addr0[1]~FF" port: "O_seq" } sink { cell: "LUT__10215" port: "I[3]" } delay_max: 308 delay_min: 0  }
route { driver { cell: "LUT__10350" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[2]~FF" port: "RE" } delay_max: 492 delay_min: 0  }
route { driver { cell: "LUT__10350" port: "O" } sink { cell: "LUT__10352" port: "I[1]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "LUT__10350" port: "O" } sink { cell: "LUT__10353" port: "I[1]" } delay_max: 282 delay_min: 0  }
route { driver { cell: "LUT__10352" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[2]~FF" port: "CE" } delay_max: 389 delay_min: 0  }
route { driver { cell: "LUT__10352" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[3]~FF" port: "CE" } delay_max: 388 delay_min: 0  }
route { driver { cell: "LUT__10352" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[4]~FF" port: "CE" } delay_max: 315 delay_min: 0  }
route { driver { cell: "LUT__10352" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[5]~FF" port: "CE" } delay_max: 319 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[2]~FF" port: "O" } sink { cell: "LUT__10351" port: "I[0]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[2]~FF" port: "O" } sink { cell: "LUT__10353" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "LUT__10149" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[3]~FF" port: "I[0]" } delay_max: 153 delay_min: 0  }
route { driver { cell: "LUT__10135" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[3]~FF" port: "I[2]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "LUT__10135" port: "O" } sink { cell: "LUT__10136" port: "I[1]" } delay_max: 154 delay_min: 0  }
route { driver { cell: "LUT__10135" port: "O" } sink { cell: "LUT__10152" port: "I[2]" } delay_max: 151 delay_min: 0  }
route { driver { cell: "LUT__10150" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[3]~FF" port: "I[3]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "LUT__10353" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[3]~FF" port: "RE" } delay_max: 341 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[3]~FF" port: "O_seq" } sink { cell: "LUT__10149" port: "I[0]" } delay_max: 223 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[3]~FF" port: "O_seq" } sink { cell: "LUT__10204" port: "I[1]" } delay_max: 466 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[3]~FF" port: "O_seq" } sink { cell: "LUT__10243" port: "I[3]" } delay_max: 490 delay_min: 0  }
route { driver { cell: "LUT__10351" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[4]~FF" port: "I[3]" } delay_max: 217 delay_min: 0  }
route { driver { cell: "LUT__10351" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[5]~FF" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "LUT__10351" port: "O" } sink { cell: "LUT__10352" port: "I[2]" } delay_max: 148 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[4]~FF" port: "O_seq" } sink { cell: "LUT__10123" port: "I[2]" } delay_max: 279 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[4]~FF" port: "O_seq" } sink { cell: "LUT__10149" port: "I[1]" } delay_max: 269 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[4]~FF" port: "O_seq" } sink { cell: "LUT__10325" port: "I[2]" } delay_max: 308 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[4]~FF" port: "O_seq" } sink { cell: "LUT__10329" port: "I[2]" } delay_max: 307 delay_min: 0  }
route { driver { cell: "LUT__10142" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[5]~FF" port: "I[3]" } delay_max: 295 delay_min: 0  }
route { driver { cell: "LUT__10142" port: "O" } sink { cell: "LUT__10143" port: "I[0]" } delay_max: 285 delay_min: 0  }
route { driver { cell: "LUT__10142" port: "O" } sink { cell: "LUT__10173" port: "I[2]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "LUT__10142" port: "O" } sink { cell: "LUT__10350" port: "I[3]" } delay_max: 314 delay_min: 0  }
route { driver { cell: "LUT__10349" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[5]~FF" port: "RE" } delay_max: 522 delay_min: 0  }
route { driver { cell: "LUT__10349" port: "O" } sink { cell: "LUT__10350" port: "I[0]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[5]~FF" port: "O" } sink { cell: "LUT__10356" port: "I[0]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "LUT__10356" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]~FF" port: "CE" } delay_max: 269 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/uc_rd_data0[1]~FF" port: "O_seq" } sink { cell: "LUT__10229" port: "I[2]" } delay_max: 362 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/uc_rd_data0[1]~FF" port: "O_seq" } sink { cell: "LUT__10307" port: "I[1]" } delay_max: 535 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[1]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[1]~FF" port: "I[2]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__10136" port: "I[3]" } delay_max: 218 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__10150" port: "I[0]" } delay_max: 210 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__10152" port: "I[3]" } delay_max: 264 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__10158" port: "I[1]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "LUT__10158" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[2]~FF" port: "I[1]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "LUT__10158" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[3]~FF" port: "I[0]" } delay_max: 261 delay_min: 0  }
route { driver { cell: "LUT__10158" port: "O" } sink { cell: "LUT__10159" port: "I[0]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "LUT__10158" port: "O" } sink { cell: "LUT__10175" port: "I[1]" } delay_max: 210 delay_min: 0  }
route { driver { cell: "LUT__10158" port: "O" } sink { cell: "LUT__10363" port: "I[0]" } delay_max: 192 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[2]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[2]~FF" port: "I[2]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[2]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[3]~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__10134" port: "I[0]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__10363" port: "I[1]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[3]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[3]~FF" port: "I[3]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__10134" port: "I[1]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__10363" port: "I[2]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "LUT__10363" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[4]~FF" port: "I[1]" } delay_max: 206 delay_min: 0  }
route { driver { cell: "LUT__10363" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[5]~FF" port: "I[0]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "LUT__10363" port: "O" } sink { cell: "LUT__10366" port: "I[0]" } delay_max: 257 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[4]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[4]~FF" port: "I[2]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[4]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[5]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__10366" port: "I[1]" } delay_max: 201 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[4]~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[4]~FF_frt_15" port: "I[0]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[5]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[5]~FF" port: "I[3]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__10366" port: "I[2]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[5]~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[4]~FF_frt_15" port: "I[1]" } delay_max: 149 delay_min: 0  }
route { driver { cell: "LUT__10366" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[6]~FF" port: "I[1]" } delay_max: 189 delay_min: 0  }
route { driver { cell: "LUT__10366" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[7]~FF" port: "I[0]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[6]~FF" port: "I[2]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[6]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[7]~FF" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[6]~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[4]~FF_frt_15" port: "I[2]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[7]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[7]~FF" port: "I[3]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[7]~FF" port: "O" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[4]~FF_frt_15" port: "I[3]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/soft_rst_reg[1]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/soft_rst_reg[2]~FF" port: "I[1]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/soft_rst_reg[2]~FF" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/soft_rst_reg[3]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/soft_rst_reg[3]~FF" port: "O_seq" } sink { cell: "LUT__10157" port: "I[0]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "LUT__10384" port: "O" } sink { cell: "w_data_tmp_dec[1]~FF" port: "I[0]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "LUT__10384" port: "O" } sink { cell: "w_data_tmp_dec[2]~FF" port: "I[0]" } delay_max: 227 delay_min: 0  }
route { driver { cell: "LUT__10384" port: "O" } sink { cell: "w_data_tmp_dec[8]~FF" port: "I[1]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "LUT__10384" port: "O" } sink { cell: "w_data_tmp_dec[8]~FF_frt_13" port: "I[0]" } delay_max: 225 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[1]~FF" port: "O" } sink { cell: "w_data_tmp_dec[1]~FF_frt_12" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[1]~FF" port: "O_seq" } sink { cell: "LUT__10534" port: "I[2]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[1]~FF" port: "O_seq" } sink { cell: "LUT__10537" port: "I[2]" } delay_max: 293 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[1]~FF" port: "O_seq" } sink { cell: "LUT__10553" port: "I[1]" } delay_max: 290 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[1]~FF" port: "O_seq" } sink { cell: "LUT__10597" port: "I[1]" } delay_max: 263 delay_min: 0  }
route { driver { cell: "LUT__10386" port: "O" } sink { cell: "w_data_tmp_dec[2]~FF" port: "I[2]" } delay_max: 240 delay_min: 0  }
route { driver { cell: "LUT__10386" port: "O" } sink { cell: "w_data_tmp_dec[3]~FF" port: "I[3]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[2]~FF" port: "O" } sink { cell: "w_data_tmp_dec[1]~FF_frt_12" port: "I[1]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[2]~FF" port: "O_seq" } sink { cell: "LUT__10553" port: "I[2]" } delay_max: 316 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[2]~FF" port: "O_seq" } sink { cell: "LUT__10560" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[2]~FF" port: "O_seq" } sink { cell: "LUT__10597" port: "I[2]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "LUT__10380" port: "O" } sink { cell: "w_data_tmp_dec[3]~FF" port: "I[0]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "LUT__10380" port: "O" } sink { cell: "LUT__10381" port: "I[3]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "LUT__10380" port: "O" } sink { cell: "LUT__10383" port: "I[3]" } delay_max: 248 delay_min: 0  }
route { driver { cell: "LUT__10383" port: "O" } sink { cell: "w_data_tmp_dec[3]~FF" port: "I[1]" } delay_max: 165 delay_min: 0  }
route { driver { cell: "LUT__10383" port: "O" } sink { cell: "LUT__10384" port: "I[2]" } delay_max: 133 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[3]~FF" port: "O" } sink { cell: "w_data_tmp_dec[1]~FF_frt_12" port: "I[3]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[3]~FF" port: "O_seq" } sink { cell: "LUT__10597" port: "I[3]" } delay_max: 285 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[3]~FF" port: "O_seq" } sink { cell: "LUT__10604" port: "I[0]" } delay_max: 296 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[4]~FF" port: "O_seq" } sink { cell: "LUT__10488" port: "I[0]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[4]~FF" port: "O_seq" } sink { cell: "LUT__10629" port: "I[2]" } delay_max: 284 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[4]~FF" port: "O_seq" } sink { cell: "LUT__10635" port: "I[0]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[4]~FF" port: "O_seq" } sink { cell: "LUT__10646" port: "I[0]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[4]~FF" port: "O_seq" } sink { cell: "LUT__10684" port: "I[0]" } delay_max: 279 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[4]~FF" port: "O_seq" } sink { cell: "LUT__10697" port: "I[0]" } delay_max: 270 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[8]~FF" port: "O_seq" } sink { cell: "LUT__10488" port: "I[1]" } delay_max: 225 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[8]~FF" port: "O_seq" } sink { cell: "LUT__10494" port: "I[0]" } delay_max: 276 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[8]~FF" port: "O_seq" } sink { cell: "LUT__10536" port: "I[1]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[8]~FF" port: "O_seq" } sink { cell: "LUT__10552" port: "I[0]" } delay_max: 264 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[8]~FF" port: "O_seq" } sink { cell: "LUT__10596" port: "I[0]" } delay_max: 269 delay_min: 0  }
route { driver { cell: "LUT__10379" port: "O" } sink { cell: "w_data_tmp_dec[9]~FF" port: "I[1]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "LUT__10379" port: "O" } sink { cell: "w_data_tmp_dec[8]~FF_frt_13" port: "I[1]" } delay_max: 242 delay_min: 0  }
route { driver { cell: "LUT__10379" port: "O" } sink { cell: "LUT__10381" port: "I[0]" } delay_max: 172 delay_min: 0  }
route { driver { cell: "LUT__10379" port: "O" } sink { cell: "LUT__10386" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[9]~FF" port: "O_seq" } sink { cell: "LUT__10534" port: "I[1]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[9]~FF" port: "O_seq" } sink { cell: "LUT__10536" port: "I[2]" } delay_max: 318 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[9]~FF" port: "O_seq" } sink { cell: "LUT__10552" port: "I[1]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[9]~FF" port: "O_seq" } sink { cell: "LUT__10596" port: "I[1]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "LUT__10376" port: "O" } sink { cell: "w_data_tmp_dec[10]~FF" port: "I[1]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "LUT__10376" port: "O" } sink { cell: "w_data_tmp_dec[8]~FF_frt_13" port: "I[2]" } delay_max: 231 delay_min: 0  }
route { driver { cell: "LUT__10376" port: "O" } sink { cell: "LUT__10377" port: "I[0]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "LUT__10376" port: "O" } sink { cell: "LUT__10380" port: "I[0]" } delay_max: 171 delay_min: 0  }
route { driver { cell: "LUT__10376" port: "O" } sink { cell: "LUT__10382" port: "I[0]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[10]~FF" port: "O_seq" } sink { cell: "LUT__10552" port: "I[2]" } delay_max: 293 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[10]~FF" port: "O_seq" } sink { cell: "LUT__10560" port: "I[0]" } delay_max: 321 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[10]~FF" port: "O_seq" } sink { cell: "LUT__10596" port: "I[2]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "LUT__10373" port: "O" } sink { cell: "w_data_tmp_dec[11]~FF" port: "I[1]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "LUT__10373" port: "O" } sink { cell: "w_data_tmp_dec[8]~FF_frt_13" port: "I[3]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "LUT__10373" port: "O" } sink { cell: "LUT__10374" port: "I[0]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "LUT__10373" port: "O" } sink { cell: "LUT__10378" port: "I[0]" } delay_max: 136 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[11]~FF" port: "O_seq" } sink { cell: "LUT__10596" port: "I[3]" } delay_max: 297 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[11]~FF" port: "O_seq" } sink { cell: "LUT__10604" port: "I[1]" } delay_max: 321 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_odata[12]~FF_frt_14" port: "O_seq" } sink { cell: "w_data_tmp_dec[12]~FF" port: "I[0]" } delay_max: 238 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_odata[12]~FF_frt_14" port: "O_seq" } sink { cell: "LUT__10369" port: "I[0]" } delay_max: 172 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[12]~FF" port: "cout" } sink { cell: "w_data_tmp_dec[13]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[12]~FF" port: "O_seq" } sink { cell: "LUT__10631" port: "I[1]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[12]~FF" port: "O_seq" } sink { cell: "LUT__10635" port: "I[1]" } delay_max: 170 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[12]~FF" port: "O_seq" } sink { cell: "LUT__10658" port: "I[1]" } delay_max: 318 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[12]~FF" port: "O_seq" } sink { cell: "LUT__10683" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "LUT__10785" port: "O" } sink { cell: "w_data_tmp_dec[13]~FF" port: "I[0]" } delay_max: 247 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[13]~FF" port: "cout" } sink { cell: "w_data_tmp_dec[14]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[13]~FF" port: "O_seq" } sink { cell: "LUT__10646" port: "I[1]" } delay_max: 273 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[13]~FF" port: "O_seq" } sink { cell: "LUT__10658" port: "I[3]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[13]~FF" port: "O_seq" } sink { cell: "LUT__10683" port: "I[2]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[14]~FF" port: "O_seq" } sink { cell: "LUT__10682" port: "I[1]" } delay_max: 272 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[14]~FF" port: "O_seq" } sink { cell: "LUT__10683" port: "I[3]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/r_state[2]~FF" port: "O" } sink { cell: "LUT__10128" port: "I[1]" } delay_max: 166 delay_min: 0  }
route { driver { cell: "LUT__10393" port: "O" } sink { cell: "udp_tx/r_flg~FF" port: "CE" } delay_max: 392 delay_min: 0  }
route { driver { cell: "udp_tx/r_flg~FF" port: "O_seq" } sink { cell: "w_wen~FF" port: "I[1]" } delay_max: 329 delay_min: 0  }
route { driver { cell: "udp_tx/r_flg~FF" port: "O_seq" } sink { cell: "udp_tx/r_crcflg~FF" port: "I[2]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_tx/r_flg~FF" port: "O_seq" } sink { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "I[1]" } delay_max: 231 delay_min: 0  }
route { driver { cell: "udp_tx/r_flg~FF" port: "O_seq" } sink { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "I[1]" } delay_max: 223 delay_min: 0  }
route { driver { cell: "udp_tx/r_flg~FF" port: "O_seq" } sink { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "I[0]" } delay_max: 169 delay_min: 0  }
route { driver { cell: "udp_tx/r_flg~FF" port: "O_seq" } sink { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "I[0]" } delay_max: 176 delay_min: 0  }
route { driver { cell: "udp_tx/r_flg~FF" port: "O_seq" } sink { cell: "udp_tx/r_cnt_wfifo[4]~FF" port: "I[0]" } delay_max: 230 delay_min: 0  }
route { driver { cell: "udp_tx/r_flg~FF" port: "O_seq" } sink { cell: "udp_tx/r_cnt_wfifo[5]~FF" port: "I[0]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "udp_tx/r_flg~FF" port: "O_seq" } sink { cell: "udp_tx/r_cnt_wfifo[6]~FF" port: "I[0]" } delay_max: 213 delay_min: 0  }
route { driver { cell: "udp_tx/r_flg~FF" port: "O_seq" } sink { cell: "LUT__10397" port: "I[0]" } delay_max: 170 delay_min: 0  }
route { driver { cell: "w_wen~FF" port: "O_seq" } sink { cell: "LUT__10511" port: "I[3]" } delay_max: 232 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_crcflg~FF" port: "I[0]" } delay_max: 188 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_pkt_end~FF" port: "I[3]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[6]~FF" port: "O_seq" } sink { cell: "udp_tx/add_3138/i6" port: "I[0]" } delay_max: 285 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[6]~FF" port: "O_seq" } sink { cell: "LUT__10392" port: "I[0]" } delay_max: 354 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[6]~FF" port: "O_seq" } sink { cell: "LUT__10397" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[6]~FF" port: "O_seq" } sink { cell: "LUT__10498" port: "I[2]" } delay_max: 282 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[6]~FF" port: "O_seq" } sink { cell: "LUT__10542" port: "I[2]" } delay_max: 320 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[6]~FF" port: "O_seq" } sink { cell: "LUT__10564" port: "I[2]" } delay_max: 225 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[6]~FF" port: "O_seq" } sink { cell: "LUT__10609" port: "I[3]" } delay_max: 218 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[6]~FF" port: "O_seq" } sink { cell: "LUT__10641" port: "I[1]" } delay_max: 328 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[6]~FF" port: "O_seq" } sink { cell: "LUT__10662" port: "I[3]" } delay_max: 313 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[6]~FF" port: "O_seq" } sink { cell: "LUT__10687" port: "I[3]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[6]~FF" port: "O_seq" } sink { cell: "LUT__10706" port: "I[3]" } delay_max: 204 delay_min: 0  }
route { driver { cell: "LUT__10394" port: "O" } sink { cell: "udp_tx/r_crcflg~FF" port: "I[1]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "udp_tx/r_crcflg~FF" port: "O_seq" } sink { cell: "LUT__10712" port: "I[1]" } delay_max: 144 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "udp_tx/add_3138/i1" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10391" port: "I[0]" } delay_max: 339 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10465" port: "I[0]" } delay_max: 321 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10468" port: "I[1]" } delay_max: 369 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10481" port: "I[2]" } delay_max: 482 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10484" port: "I[1]" } delay_max: 715 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10485" port: "I[3]" } delay_max: 714 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10489" port: "I[3]" } delay_max: 466 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10490" port: "I[3]" } delay_max: 446 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10492" port: "I[3]" } delay_max: 435 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10493" port: "I[2]" } delay_max: 330 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10494" port: "I[3]" } delay_max: 488 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10496" port: "I[1]" } delay_max: 429 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10518" port: "I[3]" } delay_max: 486 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10521" port: "I[0]" } delay_max: 387 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10531" port: "I[1]" } delay_max: 509 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10532" port: "I[3]" } delay_max: 508 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10533" port: "I[2]" } delay_max: 421 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10534" port: "I[3]" } delay_max: 385 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10536" port: "I[0]" } delay_max: 445 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10537" port: "I[0]" } delay_max: 335 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10538" port: "I[3]" } delay_max: 324 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10541" port: "I[1]" } delay_max: 232 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10544" port: "I[1]" } delay_max: 432 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10554" port: "I[3]" } delay_max: 416 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10555" port: "I[0]" } delay_max: 331 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10557" port: "I[3]" } delay_max: 493 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10558" port: "I[2]" } delay_max: 507 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10560" port: "I[3]" } delay_max: 461 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10563" port: "I[0]" } delay_max: 279 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10578" port: "I[2]" } delay_max: 530 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10579" port: "I[3]" } delay_max: 478 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10587" port: "I[3]" } delay_max: 499 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10598" port: "I[2]" } delay_max: 406 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10599" port: "I[1]" } delay_max: 420 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10601" port: "I[3]" } delay_max: 434 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10602" port: "I[2]" } delay_max: 414 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10604" port: "I[2]" } delay_max: 398 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10605" port: "I[0]" } delay_max: 413 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10619" port: "I[2]" } delay_max: 393 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10625" port: "I[3]" } delay_max: 550 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10632" port: "I[3]" } delay_max: 470 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10634" port: "I[0]" } delay_max: 364 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10635" port: "I[2]" } delay_max: 471 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10637" port: "I[3]" } delay_max: 493 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10638" port: "I[2]" } delay_max: 492 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10645" port: "I[3]" } delay_max: 292 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10646" port: "I[2]" } delay_max: 335 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10649" port: "I[2]" } delay_max: 268 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10655" port: "I[2]" } delay_max: 961 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10656" port: "I[3]" } delay_max: 400 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10659" port: "I[0]" } delay_max: 294 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10671" port: "I[2]" } delay_max: 557 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10674" port: "I[2]" } delay_max: 317 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10677" port: "I[1]" } delay_max: 212 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10679" port: "I[3]" } delay_max: 508 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10680" port: "I[2]" } delay_max: 502 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10684" port: "I[3]" } delay_max: 280 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10697" port: "I[3]" } delay_max: 396 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10698" port: "I[1]" } delay_max: 335 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10699" port: "I[2]" } delay_max: 420 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10700" port: "I[3]" } delay_max: 319 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10701" port: "I[2]" } delay_max: 385 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "O_seq" } sink { cell: "LUT__10704" port: "I[3]" } delay_max: 544 delay_min: 0  }
route { driver { cell: "LUT__10397" port: "O" } sink { cell: "udp_tx/r_cnt_wfifo[0]~FF" port: "CE" } delay_max: 388 delay_min: 0  }
route { driver { cell: "LUT__10397" port: "O" } sink { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "CE" } delay_max: 316 delay_min: 0  }
route { driver { cell: "LUT__10397" port: "O" } sink { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "CE" } delay_max: 181 delay_min: 0  }
route { driver { cell: "LUT__10397" port: "O" } sink { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "CE" } delay_max: 269 delay_min: 0  }
route { driver { cell: "LUT__10397" port: "O" } sink { cell: "udp_tx/r_cnt_wfifo[4]~FF" port: "CE" } delay_max: 317 delay_min: 0  }
route { driver { cell: "LUT__10397" port: "O" } sink { cell: "udp_tx/r_cnt_wfifo[5]~FF" port: "CE" } delay_max: 341 delay_min: 0  }
route { driver { cell: "LUT__10397" port: "O" } sink { cell: "udp_tx/r_cnt_wfifo[6]~FF" port: "CE" } delay_max: 269 delay_min: 0  }
route { driver { cell: "LUT__10397" port: "O" } sink { cell: "udp_tx/r_cnt_wfifo[1]~FF_frt_11" port: "CE" } delay_max: 350 delay_min: 0  }
route { driver { cell: "LUT__10483" port: "O" } sink { cell: "w_packet[0]~FF" port: "I[0]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "LUT__10483" port: "O" } sink { cell: "LUT__10713" port: "I[0]" } delay_max: 242 delay_min: 0  }
route { driver { cell: "LUT__10467" port: "O" } sink { cell: "w_packet[0]~FF" port: "I[1]" } delay_max: 264 delay_min: 0  }
route { driver { cell: "LUT__10467" port: "O" } sink { cell: "LUT__10713" port: "I[1]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "LUT__10498" port: "O" } sink { cell: "w_packet[0]~FF" port: "I[2]" } delay_max: 164 delay_min: 0  }
route { driver { cell: "LUT__10498" port: "O" } sink { cell: "LUT__10713" port: "I[2]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "w_packet[0]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WDATA[10]" } delay_max: 338 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "O_seq" } sink { cell: "udp_tx/r_pkt_end~FF" port: "I[0]" } delay_max: 193 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "O_seq" } sink { cell: "udp_tx/add_3138/i3" port: "I[0]" } delay_max: 348 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "O_seq" } sink { cell: "LUT__10390" port: "I[0]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "O_seq" } sink { cell: "LUT__10482" port: "I[2]" } delay_max: 456 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "O_seq" } sink { cell: "LUT__10484" port: "I[3]" } delay_max: 781 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "O_seq" } sink { cell: "LUT__10486" port: "I[2]" } delay_max: 652 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "O_seq" } sink { cell: "LUT__10489" port: "I[0]" } delay_max: 396 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "O_seq" } sink { cell: "LUT__10490" port: "I[2]" } delay_max: 422 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "O_seq" } sink { cell: "LUT__10496" port: "I[2]" } delay_max: 335 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "O_seq" } sink { cell: "LUT__10519" port: "I[1]" } delay_max: 346 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "O_seq" } sink { cell: "LUT__10530" port: "I[1]" } delay_max: 232 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "O_seq" } sink { cell: "LUT__10538" port: "I[0]" } delay_max: 299 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "O_seq" } sink { cell: "LUT__10541" port: "I[2]" } delay_max: 290 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "O_seq" } sink { cell: "LUT__10552" port: "I[3]" } delay_max: 388 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "O_seq" } sink { cell: "LUT__10553" port: "I[3]" } delay_max: 367 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "O_seq" } sink { cell: "LUT__10555" port: "I[1]" } delay_max: 378 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "O_seq" } sink { cell: "LUT__10560" port: "I[2]" } delay_max: 392 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "O_seq" } sink { cell: "LUT__10561" port: "I[1]" } delay_max: 342 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "O_seq" } sink { cell: "LUT__10563" port: "I[1]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "O_seq" } sink { cell: "LUT__10566" port: "I[1]" } delay_max: 507 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "O_seq" } sink { cell: "LUT__10599" port: "I[0]" } delay_max: 379 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "O_seq" } sink { cell: "LUT__10603" port: "I[3]" } delay_max: 432 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "O_seq" } sink { cell: "LUT__10605" port: "I[3]" } delay_max: 375 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "O_seq" } sink { cell: "LUT__10608" port: "I[0]" } delay_max: 314 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "O_seq" } sink { cell: "LUT__10610" port: "I[1]" } delay_max: 362 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "O_seq" } sink { cell: "LUT__10619" port: "I[3]" } delay_max: 382 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "O_seq" } sink { cell: "LUT__10626" port: "I[0]" } delay_max: 542 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "O_seq" } sink { cell: "LUT__10633" port: "I[1]" } delay_max: 212 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "O_seq" } sink { cell: "LUT__10639" port: "I[3]" } delay_max: 534 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "O_seq" } sink { cell: "LUT__10657" port: "I[1]" } delay_max: 934 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "O_seq" } sink { cell: "LUT__10660" port: "I[1]" } delay_max: 294 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "O_seq" } sink { cell: "LUT__10677" port: "I[2]" } delay_max: 195 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "O_seq" } sink { cell: "LUT__10678" port: "I[1]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "O_seq" } sink { cell: "LUT__10681" port: "I[3]" } delay_max: 523 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "O_seq" } sink { cell: "LUT__10684" port: "I[2]" } delay_max: 235 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "O_seq" } sink { cell: "LUT__10685" port: "I[0]" } delay_max: 187 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "O_seq" } sink { cell: "LUT__10699" port: "I[1]" } delay_max: 364 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "O_seq" } sink { cell: "LUT__10702" port: "I[3]" } delay_max: 280 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "O_seq" } sink { cell: "LUT__10705" port: "I[0]" } delay_max: 220 delay_min: 0  }
route { driver { cell: "LUT__10500" port: "O" } sink { cell: "udp_tx/r_pkt_end~FF" port: "I[1]" } delay_max: 282 delay_min: 0  }
route { driver { cell: "LUT__10500" port: "O" } sink { cell: "LUT__10542" port: "I[0]" } delay_max: 252 delay_min: 0  }
route { driver { cell: "LUT__10500" port: "O" } sink { cell: "LUT__10564" port: "I[0]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "LUT__10500" port: "O" } sink { cell: "LUT__10609" port: "I[2]" } delay_max: 242 delay_min: 0  }
route { driver { cell: "LUT__10500" port: "O" } sink { cell: "LUT__10687" port: "I[1]" } delay_max: 300 delay_min: 0  }
route { driver { cell: "LUT__10466" port: "O" } sink { cell: "udp_tx/r_pkt_end~FF" port: "I[2]" } delay_max: 166 delay_min: 0  }
route { driver { cell: "LUT__10466" port: "O" } sink { cell: "LUT__10467" port: "I[2]" } delay_max: 394 delay_min: 0  }
route { driver { cell: "LUT__10466" port: "O" } sink { cell: "LUT__10595" port: "I[2]" } delay_max: 411 delay_min: 0  }
route { driver { cell: "LUT__10466" port: "O" } sink { cell: "LUT__10612" port: "I[0]" } delay_max: 298 delay_min: 0  }
route { driver { cell: "LUT__10466" port: "O" } sink { cell: "LUT__10654" port: "I[3]" } delay_max: 477 delay_min: 0  }
route { driver { cell: "LUT__10466" port: "O" } sink { cell: "LUT__10666" port: "I[2]" } delay_max: 394 delay_min: 0  }
route { driver { cell: "LUT__10466" port: "O" } sink { cell: "LUT__10682" port: "I[0]" } delay_max: 252 delay_min: 0  }
route { driver { cell: "udp_tx/r_pkt_end~FF" port: "O_seq" } sink { cell: "udp_tx/r_pkt_end_tx0~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[0]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[0]~FF" port: "I[1]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[0]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[1]~FF" port: "I[0]" } delay_max: 634 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[0]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[0]~FF_frt_9" port: "I[0]" } delay_max: 532 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[0]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[0]~FF_frt_2" port: "I[0]" } delay_max: 688 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[0]~FF" port: "O_seq" } sink { cell: "udp_tx/add_256/i1" port: "I[1]" } delay_max: 715 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[0]~FF" port: "O_seq" } sink { cell: "LUT__10419" port: "I[3]" } delay_max: 426 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[0]~FF" port: "O_seq" } sink { cell: "LUT__10442" port: "I[2]" } delay_max: 501 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[0]~FF" port: "O_seq" } sink { cell: "LUT__10485" port: "I[1]" } delay_max: 623 delay_min: 0  }
route { driver { cell: "w_pkt_end~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[0]~FF" port: "CE" } delay_max: 788 delay_min: 0  }
route { driver { cell: "w_pkt_end~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[1]~FF" port: "CE" } delay_max: 651 delay_min: 0  }
route { driver { cell: "w_pkt_end~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[2]~FF" port: "CE" } delay_max: 707 delay_min: 0  }
route { driver { cell: "w_pkt_end~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[3]~FF" port: "CE" } delay_max: 707 delay_min: 0  }
route { driver { cell: "w_pkt_end~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[4]~FF" port: "CE" } delay_max: 707 delay_min: 0  }
route { driver { cell: "w_pkt_end~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[5]~FF" port: "CE" } delay_max: 653 delay_min: 0  }
route { driver { cell: "w_pkt_end~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[6]~FF" port: "CE" } delay_max: 681 delay_min: 0  }
route { driver { cell: "w_pkt_end~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[7]~FF" port: "CE" } delay_max: 681 delay_min: 0  }
route { driver { cell: "w_pkt_end~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[8]~FF" port: "CE" } delay_max: 681 delay_min: 0  }
route { driver { cell: "w_pkt_end~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[9]~FF" port: "CE" } delay_max: 644 delay_min: 0  }
route { driver { cell: "w_pkt_end~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[10]~FF" port: "CE" } delay_max: 623 delay_min: 0  }
route { driver { cell: "w_pkt_end~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[11]~FF" port: "CE" } delay_max: 623 delay_min: 0  }
route { driver { cell: "w_pkt_end~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[12]~FF" port: "CE" } delay_max: 634 delay_min: 0  }
route { driver { cell: "w_pkt_end~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[13]~FF" port: "CE" } delay_max: 634 delay_min: 0  }
route { driver { cell: "w_pkt_end~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[14]~FF" port: "CE" } delay_max: 634 delay_min: 0  }
route { driver { cell: "w_pkt_end~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[15]~FF" port: "CE" } delay_max: 604 delay_min: 0  }
route { driver { cell: "w_pkt_end~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[2]~FF_frt_10" port: "CE" } delay_max: 621 delay_min: 0  }
route { driver { cell: "w_pkt_end~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[0]~FF_frt_9" port: "CE" } delay_max: 606 delay_min: 0  }
route { driver { cell: "w_pkt_end~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[3]~FF_frt_8" port: "CE" } delay_max: 557 delay_min: 0  }
route { driver { cell: "w_pkt_end~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[1]~FF_frt_7" port: "CE" } delay_max: 603 delay_min: 0  }
route { driver { cell: "w_pkt_end~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[4]~FF_frt_6" port: "CE" } delay_max: 546 delay_min: 0  }
route { driver { cell: "w_pkt_end~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[8]~FF_frt_5" port: "CE" } delay_max: 622 delay_min: 0  }
route { driver { cell: "w_pkt_end~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[9]~FF_frt_4" port: "CE" } delay_max: 344 delay_min: 0  }
route { driver { cell: "w_pkt_end~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[11]~FF_frt_3" port: "CE" } delay_max: 662 delay_min: 0  }
route { driver { cell: "w_pkt_end~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[0]~FF_frt_2" port: "CE" } delay_max: 652 delay_min: 0  }
route { driver { cell: "w_pkt_end~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[2]~FF_frt_1" port: "CE" } delay_max: 613 delay_min: 0  }
route { driver { cell: "w_pkt_end~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[6]~FF_frt_0" port: "CE" } delay_max: 602 delay_min: 0  }
route { driver { cell: "w_pkt_end~FF" port: "O_seq" } sink { cell: "LUT__10069" port: "I[1]" } delay_max: 421 delay_min: 0  }
route { driver { cell: "udp_tx/r_pkt_end_tx0~FF" port: "O_seq" } sink { cell: "udp_tx/r_pkt_end_tx1~FF" port: "I[1]" } delay_max: 374 delay_min: 0  }
route { driver { cell: "udp_tx/r_pkt_end_tx1~FF" port: "O_seq" } sink { cell: "udp_tx/r_pkt_end_tx2~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "udp_tx/r_pkt_end_tx1~FF" port: "O_seq" } sink { cell: "w_pkt_end~FF" port: "I[0]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "udp_tx/r_pkt_end_tx2~FF" port: "O_seq" } sink { cell: "w_pkt_end~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_tx/add_3138/i1" port: "O" } sink { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "I[0]" } delay_max: 314 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O" } sink { cell: "udp_tx/r_cnt_wfifo[1]~FF_frt_11" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "udp_tx/add_3138/i1" port: "I[0]" } delay_max: 345 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10391" port: "I[1]" } delay_max: 286 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10465" port: "I[1]" } delay_max: 314 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10469" port: "I[0]" } delay_max: 494 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10481" port: "I[3]" } delay_max: 476 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10484" port: "I[2]" } delay_max: 644 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10486" port: "I[1]" } delay_max: 536 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10489" port: "I[2]" } delay_max: 335 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10490" port: "I[1]" } delay_max: 460 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10492" port: "I[2]" } delay_max: 448 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10493" port: "I[3]" } delay_max: 282 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10494" port: "I[2]" } delay_max: 479 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10518" port: "I[2]" } delay_max: 494 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10532" port: "I[2]" } delay_max: 494 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10533" port: "I[3]" } delay_max: 386 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10534" port: "I[0]" } delay_max: 426 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10538" port: "I[1]" } delay_max: 318 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10541" port: "I[0]" } delay_max: 319 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10555" port: "I[3]" } delay_max: 408 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10556" port: "I[1]" } delay_max: 427 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10559" port: "I[2]" } delay_max: 441 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10563" port: "I[2]" } delay_max: 221 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10566" port: "I[0]" } delay_max: 457 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10579" port: "I[2]" } delay_max: 488 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10587" port: "I[2]" } delay_max: 501 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10599" port: "I[3]" } delay_max: 389 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10601" port: "I[2]" } delay_max: 416 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10602" port: "I[3]" } delay_max: 436 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10605" port: "I[1]" } delay_max: 391 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10608" port: "I[1]" } delay_max: 280 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10619" port: "I[0]" } delay_max: 287 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10626" port: "I[2]" } delay_max: 599 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10629" port: "I[0]" } delay_max: 465 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10631" port: "I[0]" } delay_max: 470 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10634" port: "I[2]" } delay_max: 331 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10637" port: "I[2]" } delay_max: 386 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10638" port: "I[3]" } delay_max: 399 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10647" port: "I[2]" } delay_max: 269 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10648" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10655" port: "I[1]" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10656" port: "I[2]" } delay_max: 550 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10658" port: "I[2]" } delay_max: 446 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10672" port: "I[2]" } delay_max: 457 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10673" port: "I[0]" } delay_max: 338 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10679" port: "I[2]" } delay_max: 502 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10680" port: "I[3]" } delay_max: 546 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10692" port: "I[0]" } delay_max: 561 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10699" port: "I[0]" } delay_max: 422 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10700" port: "I[2]" } delay_max: 330 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10701" port: "I[3]" } delay_max: 319 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF" port: "O_seq" } sink { cell: "LUT__10706" port: "I[0]" } delay_max: 201 delay_min: 0  }
route { driver { cell: "udp_tx/add_3138/i2" port: "O" } sink { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "I[1]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "O" } sink { cell: "udp_tx/r_cnt_wfifo[1]~FF_frt_11" port: "I[1]" } delay_max: 151 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "O_seq" } sink { cell: "udp_tx/add_3138/i2" port: "I[0]" } delay_max: 285 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "O_seq" } sink { cell: "LUT__10392" port: "I[1]" } delay_max: 323 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "O_seq" } sink { cell: "LUT__10394" port: "I[1]" } delay_max: 193 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "O_seq" } sink { cell: "LUT__10466" port: "I[0]" } delay_max: 263 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "O_seq" } sink { cell: "LUT__10468" port: "I[0]" } delay_max: 432 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "O_seq" } sink { cell: "LUT__10481" port: "I[1]" } delay_max: 472 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "O_seq" } sink { cell: "LUT__10484" port: "I[0]" } delay_max: 779 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "O_seq" } sink { cell: "LUT__10485" port: "I[2]" } delay_max: 771 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "O_seq" } sink { cell: "LUT__10489" port: "I[1]" } delay_max: 383 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "O_seq" } sink { cell: "LUT__10491" port: "I[3]" } delay_max: 393 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "O_seq" } sink { cell: "LUT__10495" port: "I[3]" } delay_max: 321 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "O_seq" } sink { cell: "LUT__10519" port: "I[0]" } delay_max: 381 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "O_seq" } sink { cell: "LUT__10535" port: "I[3]" } delay_max: 364 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "O_seq" } sink { cell: "LUT__10538" port: "I[2]" } delay_max: 218 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "O_seq" } sink { cell: "LUT__10541" port: "I[3]" } delay_max: 288 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "O_seq" } sink { cell: "LUT__10554" port: "I[0]" } delay_max: 324 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "O_seq" } sink { cell: "LUT__10555" port: "I[2]" } delay_max: 380 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "O_seq" } sink { cell: "LUT__10557" port: "I[2]" } delay_max: 441 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "O_seq" } sink { cell: "LUT__10558" port: "I[3]" } delay_max: 516 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "O_seq" } sink { cell: "LUT__10563" port: "I[3]" } delay_max: 212 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "O_seq" } sink { cell: "LUT__10577" port: "I[0]" } delay_max: 519 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "O_seq" } sink { cell: "LUT__10599" port: "I[2]" } delay_max: 215 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "O_seq" } sink { cell: "LUT__10603" port: "I[2]" } delay_max: 387 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "O_seq" } sink { cell: "LUT__10605" port: "I[2]" } delay_max: 236 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "O_seq" } sink { cell: "LUT__10608" port: "I[2]" } delay_max: 310 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "O_seq" } sink { cell: "LUT__10619" port: "I[1]" } delay_max: 399 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "O_seq" } sink { cell: "LUT__10625" port: "I[2]" } delay_max: 609 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "O_seq" } sink { cell: "LUT__10632" port: "I[2]" } delay_max: 369 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "O_seq" } sink { cell: "LUT__10634" port: "I[1]" } delay_max: 200 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "O_seq" } sink { cell: "LUT__10639" port: "I[2]" } delay_max: 555 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "O_seq" } sink { cell: "LUT__10649" port: "I[3]" } delay_max: 301 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "O_seq" } sink { cell: "LUT__10655" port: "I[3]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "O_seq" } sink { cell: "LUT__10659" port: "I[1]" } delay_max: 467 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "O_seq" } sink { cell: "LUT__10672" port: "I[0]" } delay_max: 515 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "O_seq" } sink { cell: "LUT__10673" port: "I[1]" } delay_max: 327 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "O_seq" } sink { cell: "LUT__10678" port: "I[2]" } delay_max: 224 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "O_seq" } sink { cell: "LUT__10681" port: "I[2]" } delay_max: 523 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "O_seq" } sink { cell: "LUT__10699" port: "I[3]" } delay_max: 331 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "O_seq" } sink { cell: "LUT__10702" port: "I[2]" } delay_max: 233 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[2]~FF" port: "O_seq" } sink { cell: "LUT__10704" port: "I[2]" } delay_max: 608 delay_min: 0  }
route { driver { cell: "udp_tx/add_3138/i3" port: "O" } sink { cell: "udp_tx/r_cnt_wfifo[3]~FF" port: "I[1]" } delay_max: 252 delay_min: 0  }
route { driver { cell: "udp_tx/add_3138/i4" port: "O" } sink { cell: "udp_tx/r_cnt_wfifo[4]~FF" port: "I[1]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[4]~FF" port: "O_seq" } sink { cell: "udp_tx/add_3138/i4" port: "I[0]" } delay_max: 282 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[4]~FF" port: "O_seq" } sink { cell: "LUT__10390" port: "I[1]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[4]~FF" port: "O_seq" } sink { cell: "LUT__10481" port: "I[0]" } delay_max: 357 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[4]~FF" port: "O_seq" } sink { cell: "LUT__10487" port: "I[2]" } delay_max: 503 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[4]~FF" port: "O_seq" } sink { cell: "LUT__10497" port: "I[2]" } delay_max: 411 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[4]~FF" port: "O_seq" } sink { cell: "LUT__10500" port: "I[0]" } delay_max: 342 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[4]~FF" port: "O_seq" } sink { cell: "LUT__10520" port: "I[3]" } delay_max: 326 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[4]~FF" port: "O_seq" } sink { cell: "LUT__10539" port: "I[3]" } delay_max: 324 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[4]~FF" port: "O_seq" } sink { cell: "LUT__10562" port: "I[2]" } delay_max: 280 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[4]~FF" port: "O_seq" } sink { cell: "LUT__10580" port: "I[3]" } delay_max: 422 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[4]~FF" port: "O_seq" } sink { cell: "LUT__10588" port: "I[3]" } delay_max: 407 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[4]~FF" port: "O_seq" } sink { cell: "LUT__10607" port: "I[2]" } delay_max: 413 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[4]~FF" port: "O_seq" } sink { cell: "LUT__10620" port: "I[1]" } delay_max: 393 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[4]~FF" port: "O_seq" } sink { cell: "LUT__10627" port: "I[3]" } delay_max: 423 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[4]~FF" port: "O_seq" } sink { cell: "LUT__10633" port: "I[3]" } delay_max: 267 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[4]~FF" port: "O_seq" } sink { cell: "LUT__10636" port: "I[2]" } delay_max: 331 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[4]~FF" port: "O_seq" } sink { cell: "LUT__10640" port: "I[1]" } delay_max: 378 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[4]~FF" port: "O_seq" } sink { cell: "LUT__10655" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[4]~FF" port: "O_seq" } sink { cell: "LUT__10657" port: "I[3]" } delay_max: 890 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[4]~FF" port: "O_seq" } sink { cell: "LUT__10661" port: "I[1]" } delay_max: 232 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[4]~FF" port: "O_seq" } sink { cell: "LUT__10666" port: "I[1]" } delay_max: 430 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[4]~FF" port: "O_seq" } sink { cell: "LUT__10675" port: "I[2]" } delay_max: 352 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[4]~FF" port: "O_seq" } sink { cell: "LUT__10686" port: "I[2]" } delay_max: 215 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[4]~FF" port: "O_seq" } sink { cell: "LUT__10692" port: "I[2]" } delay_max: 555 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[4]~FF" port: "O_seq" } sink { cell: "LUT__10698" port: "I[2]" } delay_max: 393 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[4]~FF" port: "O_seq" } sink { cell: "LUT__10703" port: "I[2]" } delay_max: 364 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[4]~FF" port: "O_seq" } sink { cell: "LUT__10705" port: "I[1]" } delay_max: 201 delay_min: 0  }
route { driver { cell: "udp_tx/add_3138/i5" port: "O" } sink { cell: "udp_tx/r_cnt_wfifo[5]~FF" port: "I[1]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[5]~FF" port: "O_seq" } sink { cell: "udp_tx/add_3138/i5" port: "I[0]" } delay_max: 285 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[5]~FF" port: "O_seq" } sink { cell: "LUT__10393" port: "I[1]" } delay_max: 354 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[5]~FF" port: "O_seq" } sink { cell: "LUT__10394" port: "I[3]" } delay_max: 175 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[5]~FF" port: "O_seq" } sink { cell: "LUT__10482" port: "I[1]" } delay_max: 476 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[5]~FF" port: "O_seq" } sink { cell: "LUT__10498" port: "I[3]" } delay_max: 207 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[5]~FF" port: "O_seq" } sink { cell: "LUT__10500" port: "I[1]" } delay_max: 325 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[5]~FF" port: "O_seq" } sink { cell: "LUT__10520" port: "I[2]" } delay_max: 344 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[5]~FF" port: "O_seq" } sink { cell: "LUT__10540" port: "I[3]" } delay_max: 329 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[5]~FF" port: "O_seq" } sink { cell: "LUT__10565" port: "I[1]" } delay_max: 385 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[5]~FF" port: "O_seq" } sink { cell: "LUT__10580" port: "I[2]" } delay_max: 402 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[5]~FF" port: "O_seq" } sink { cell: "LUT__10588" port: "I[2]" } delay_max: 387 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[5]~FF" port: "O_seq" } sink { cell: "LUT__10607" port: "I[3]" } delay_max: 378 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[5]~FF" port: "O_seq" } sink { cell: "LUT__10620" port: "I[2]" } delay_max: 392 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[5]~FF" port: "O_seq" } sink { cell: "LUT__10640" port: "I[2]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[5]~FF" port: "O_seq" } sink { cell: "LUT__10650" port: "I[3]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[5]~FF" port: "O_seq" } sink { cell: "LUT__10662" port: "I[0]" } delay_max: 308 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[5]~FF" port: "O_seq" } sink { cell: "LUT__10666" port: "I[0]" } delay_max: 429 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[5]~FF" port: "O_seq" } sink { cell: "LUT__10675" port: "I[0]" } delay_max: 330 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[5]~FF" port: "O_seq" } sink { cell: "LUT__10686" port: "I[3]" } delay_max: 290 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[5]~FF" port: "O_seq" } sink { cell: "LUT__10692" port: "I[1]" } delay_max: 507 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[5]~FF" port: "O_seq" } sink { cell: "LUT__10698" port: "I[3]" } delay_max: 280 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[5]~FF" port: "O_seq" } sink { cell: "LUT__10703" port: "I[1]" } delay_max: 333 delay_min: 0  }
route { driver { cell: "udp_tx/add_3138/i6" port: "O" } sink { cell: "udp_tx/r_cnt_wfifo[6]~FF" port: "I[1]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "LUT__10526" port: "O" } sink { cell: "w_packet[1]~FF" port: "I[0]" } delay_max: 222 delay_min: 0  }
route { driver { cell: "LUT__10526" port: "O" } sink { cell: "LUT__10709" port: "I[0]" } delay_max: 277 delay_min: 0  }
route { driver { cell: "LUT__10521" port: "O" } sink { cell: "w_packet[1]~FF" port: "I[1]" } delay_max: 148 delay_min: 0  }
route { driver { cell: "LUT__10521" port: "O" } sink { cell: "LUT__10709" port: "I[1]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "LUT__10544" port: "O" } sink { cell: "w_packet[1]~FF" port: "I[2]" } delay_max: 279 delay_min: 0  }
route { driver { cell: "LUT__10544" port: "O" } sink { cell: "LUT__10709" port: "I[2]" } delay_max: 312 delay_min: 0  }
route { driver { cell: "w_packet[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WDATA[11]" } delay_max: 475 delay_min: 0  }
route { driver { cell: "LUT__10577" port: "O" } sink { cell: "w_packet[2]~FF" port: "I[0]" } delay_max: 424 delay_min: 0  }
route { driver { cell: "LUT__10577" port: "O" } sink { cell: "LUT__10730" port: "I[0]" } delay_max: 414 delay_min: 0  }
route { driver { cell: "LUT__10567" port: "O" } sink { cell: "w_packet[2]~FF" port: "I[1]" } delay_max: 166 delay_min: 0  }
route { driver { cell: "LUT__10567" port: "O" } sink { cell: "LUT__10730" port: "I[1]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "LUT__10582" port: "O" } sink { cell: "w_packet[2]~FF" port: "I[2]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "LUT__10582" port: "O" } sink { cell: "LUT__10730" port: "I[2]" } delay_max: 148 delay_min: 0  }
route { driver { cell: "w_packet[2]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WDATA[12]" } delay_max: 534 delay_min: 0  }
route { driver { cell: "LUT__10595" port: "O" } sink { cell: "w_packet[3]~FF" port: "I[0]" } delay_max: 258 delay_min: 0  }
route { driver { cell: "LUT__10595" port: "O" } sink { cell: "LUT__10725" port: "I[0]" } delay_max: 390 delay_min: 0  }
route { driver { cell: "LUT__10591" port: "O" } sink { cell: "w_packet[3]~FF" port: "I[1]" } delay_max: 230 delay_min: 0  }
route { driver { cell: "LUT__10591" port: "O" } sink { cell: "LUT__10725" port: "I[1]" } delay_max: 277 delay_min: 0  }
route { driver { cell: "LUT__10610" port: "O" } sink { cell: "w_packet[3]~FF" port: "I[2]" } delay_max: 127 delay_min: 0  }
route { driver { cell: "LUT__10610" port: "O" } sink { cell: "LUT__10725" port: "I[2]" } delay_max: 218 delay_min: 0  }
route { driver { cell: "w_packet[3]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WDATA[13]" } delay_max: 393 delay_min: 0  }
route { driver { cell: "LUT__10627" port: "O" } sink { cell: "w_packet[4]~FF" port: "I[0]" } delay_max: 276 delay_min: 0  }
route { driver { cell: "LUT__10627" port: "O" } sink { cell: "LUT__10722" port: "I[0]" } delay_max: 401 delay_min: 0  }
route { driver { cell: "LUT__10621" port: "O" } sink { cell: "w_packet[4]~FF" port: "I[1]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "LUT__10621" port: "O" } sink { cell: "LUT__10722" port: "I[1]" } delay_max: 380 delay_min: 0  }
route { driver { cell: "LUT__10641" port: "O" } sink { cell: "w_packet[4]~FF" port: "I[2]" } delay_max: 205 delay_min: 0  }
route { driver { cell: "LUT__10641" port: "O" } sink { cell: "LUT__10722" port: "I[2]" } delay_max: 372 delay_min: 0  }
route { driver { cell: "w_packet[4]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WDATA[15]" } delay_max: 381 delay_min: 0  }
route { driver { cell: "LUT__10654" port: "O" } sink { cell: "w_packet[5]~FF" port: "I[0]" } delay_max: 483 delay_min: 0  }
route { driver { cell: "LUT__10654" port: "O" } sink { cell: "LUT__10718" port: "I[0]" } delay_max: 460 delay_min: 0  }
route { driver { cell: "LUT__10651" port: "O" } sink { cell: "w_packet[5]~FF" port: "I[1]" } delay_max: 154 delay_min: 0  }
route { driver { cell: "LUT__10651" port: "O" } sink { cell: "LUT__10718" port: "I[1]" } delay_max: 146 delay_min: 0  }
route { driver { cell: "LUT__10662" port: "O" } sink { cell: "w_packet[5]~FF" port: "I[2]" } delay_max: 149 delay_min: 0  }
route { driver { cell: "LUT__10662" port: "O" } sink { cell: "LUT__10718" port: "I[2]" } delay_max: 231 delay_min: 0  }
route { driver { cell: "w_packet[5]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WDATA[16]" } delay_max: 327 delay_min: 0  }
route { driver { cell: "LUT__10667" port: "O" } sink { cell: "w_packet[6]~FF" port: "I[0]" } delay_max: 383 delay_min: 0  }
route { driver { cell: "LUT__10667" port: "O" } sink { cell: "LUT__10715" port: "I[0]" } delay_max: 450 delay_min: 0  }
route { driver { cell: "LUT__10676" port: "O" } sink { cell: "w_packet[6]~FF" port: "I[1]" } delay_max: 293 delay_min: 0  }
route { driver { cell: "LUT__10676" port: "O" } sink { cell: "LUT__10715" port: "I[1]" } delay_max: 232 delay_min: 0  }
route { driver { cell: "LUT__10687" port: "O" } sink { cell: "w_packet[6]~FF" port: "I[2]" } delay_max: 175 delay_min: 0  }
route { driver { cell: "LUT__10687" port: "O" } sink { cell: "LUT__10715" port: "I[2]" } delay_max: 197 delay_min: 0  }
route { driver { cell: "w_packet[6]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WDATA[17]" } delay_max: 379 delay_min: 0  }
route { driver { cell: "LUT__10696" port: "O" } sink { cell: "w_packet[7]~FF" port: "I[0]" } delay_max: 313 delay_min: 0  }
route { driver { cell: "LUT__10696" port: "O" } sink { cell: "LUT__10710" port: "I[0]" } delay_max: 391 delay_min: 0  }
route { driver { cell: "LUT__10693" port: "O" } sink { cell: "w_packet[7]~FF" port: "I[1]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "LUT__10693" port: "O" } sink { cell: "LUT__10710" port: "I[1]" } delay_max: 242 delay_min: 0  }
route { driver { cell: "LUT__10707" port: "O" } sink { cell: "w_packet[7]~FF" port: "I[2]" } delay_max: 231 delay_min: 0  }
route { driver { cell: "LUT__10707" port: "O" } sink { cell: "LUT__10710" port: "I[2]" } delay_max: 240 delay_min: 0  }
route { driver { cell: "w_packet[7]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WDATA[18]" } delay_max: 433 delay_min: 0  }
route { driver { cell: "LUT__10709" port: "O" } sink { cell: "udp_tx/w_crc[0]~FF" port: "I[1]" } delay_max: 290 delay_min: 0  }
route { driver { cell: "LUT__10709" port: "O" } sink { cell: "udp_tx/w_crc[23]~FF" port: "I[2]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "LUT__10709" port: "O" } sink { cell: "udp_tx/w_crc[28]~FF" port: "I[2]" } delay_max: 258 delay_min: 0  }
route { driver { cell: "LUT__10709" port: "O" } sink { cell: "udp_tx/w_crc[29]~FF" port: "I[2]" } delay_max: 402 delay_min: 0  }
route { driver { cell: "LUT__10709" port: "O" } sink { cell: "LUT__10714" port: "I[0]" } delay_max: 269 delay_min: 0  }
route { driver { cell: "LUT__10709" port: "O" } sink { cell: "LUT__10719" port: "I[0]" } delay_max: 272 delay_min: 0  }
route { driver { cell: "LUT__10709" port: "O" } sink { cell: "LUT__10726" port: "I[1]" } delay_max: 291 delay_min: 0  }
route { driver { cell: "LUT__10709" port: "O" } sink { cell: "LUT__10731" port: "I[0]" } delay_max: 325 delay_min: 0  }
route { driver { cell: "LUT__10709" port: "O" } sink { cell: "LUT__10740" port: "I[1]" } delay_max: 304 delay_min: 0  }
route { driver { cell: "LUT__10709" port: "O" } sink { cell: "LUT__10742" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__10709" port: "O" } sink { cell: "LUT__10749" port: "I[0]" } delay_max: 324 delay_min: 0  }
route { driver { cell: "LUT__10710" port: "O" } sink { cell: "udp_tx/w_crc[0]~FF" port: "I[2]" } delay_max: 244 delay_min: 0  }
route { driver { cell: "LUT__10710" port: "O" } sink { cell: "udp_tx/w_crc[16]~FF" port: "I[2]" } delay_max: 312 delay_min: 0  }
route { driver { cell: "LUT__10710" port: "O" } sink { cell: "udp_tx/w_crc[22]~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "LUT__10710" port: "O" } sink { cell: "LUT__10716" port: "I[0]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "LUT__10710" port: "O" } sink { cell: "LUT__10726" port: "I[0]" } delay_max: 285 delay_min: 0  }
route { driver { cell: "LUT__10710" port: "O" } sink { cell: "LUT__10728" port: "I[0]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "LUT__10710" port: "O" } sink { cell: "LUT__10740" port: "I[0]" } delay_max: 187 delay_min: 0  }
route { driver { cell: "LUT__10712" port: "O" } sink { cell: "udp_tx/w_crc[0]~FF" port: "CE" } delay_max: 334 delay_min: 0  }
route { driver { cell: "LUT__10712" port: "O" } sink { cell: "udp_tx/w_crc[1]~FF" port: "CE" } delay_max: 520 delay_min: 0  }
route { driver { cell: "LUT__10712" port: "O" } sink { cell: "udp_tx/w_crc[2]~FF" port: "CE" } delay_max: 355 delay_min: 0  }
route { driver { cell: "LUT__10712" port: "O" } sink { cell: "udp_tx/w_crc[3]~FF" port: "CE" } delay_max: 620 delay_min: 0  }
route { driver { cell: "LUT__10712" port: "O" } sink { cell: "udp_tx/w_crc[4]~FF" port: "CE" } delay_max: 376 delay_min: 0  }
route { driver { cell: "LUT__10712" port: "O" } sink { cell: "udp_tx/w_crc[5]~FF" port: "CE" } delay_max: 523 delay_min: 0  }
route { driver { cell: "LUT__10712" port: "O" } sink { cell: "udp_tx/w_crc[6]~FF" port: "CE" } delay_max: 496 delay_min: 0  }
route { driver { cell: "LUT__10712" port: "O" } sink { cell: "udp_tx/w_crc[7]~FF" port: "CE" } delay_max: 420 delay_min: 0  }
route { driver { cell: "LUT__10712" port: "O" } sink { cell: "udp_tx/w_crc[8]~FF" port: "CE" } delay_max: 535 delay_min: 0  }
route { driver { cell: "LUT__10712" port: "O" } sink { cell: "udp_tx/w_crc[9]~FF" port: "CE" } delay_max: 571 delay_min: 0  }
route { driver { cell: "LUT__10712" port: "O" } sink { cell: "udp_tx/w_crc[10]~FF" port: "CE" } delay_max: 430 delay_min: 0  }
route { driver { cell: "LUT__10712" port: "O" } sink { cell: "udp_tx/w_crc[11]~FF" port: "CE" } delay_max: 546 delay_min: 0  }
route { driver { cell: "LUT__10712" port: "O" } sink { cell: "udp_tx/w_crc[12]~FF" port: "CE" } delay_max: 522 delay_min: 0  }
route { driver { cell: "LUT__10712" port: "O" } sink { cell: "udp_tx/w_crc[13]~FF" port: "CE" } delay_max: 573 delay_min: 0  }
route { driver { cell: "LUT__10712" port: "O" } sink { cell: "udp_tx/w_crc[14]~FF" port: "CE" } delay_max: 371 delay_min: 0  }
route { driver { cell: "LUT__10712" port: "O" } sink { cell: "udp_tx/w_crc[15]~FF" port: "CE" } delay_max: 474 delay_min: 0  }
route { driver { cell: "LUT__10712" port: "O" } sink { cell: "udp_tx/w_crc[16]~FF" port: "CE" } delay_max: 426 delay_min: 0  }
route { driver { cell: "LUT__10712" port: "O" } sink { cell: "udp_tx/w_crc[17]~FF" port: "CE" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__10712" port: "O" } sink { cell: "udp_tx/w_crc[18]~FF" port: "CE" } delay_max: 273 delay_min: 0  }
route { driver { cell: "LUT__10712" port: "O" } sink { cell: "udp_tx/w_crc[19]~FF" port: "CE" } delay_max: 595 delay_min: 0  }
route { driver { cell: "LUT__10712" port: "O" } sink { cell: "udp_tx/w_crc[20]~FF" port: "CE" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__10712" port: "O" } sink { cell: "udp_tx/w_crc[21]~FF" port: "CE" } delay_max: 791 delay_min: 0  }
route { driver { cell: "LUT__10712" port: "O" } sink { cell: "udp_tx/w_crc[22]~FF" port: "CE" } delay_max: 403 delay_min: 0  }
route { driver { cell: "LUT__10712" port: "O" } sink { cell: "udp_tx/w_crc[23]~FF" port: "CE" } delay_max: 461 delay_min: 0  }
route { driver { cell: "LUT__10712" port: "O" } sink { cell: "udp_tx/w_crc[24]~FF" port: "CE" } delay_max: 335 delay_min: 0  }
route { driver { cell: "LUT__10712" port: "O" } sink { cell: "udp_tx/w_crc[25]~FF" port: "CE" } delay_max: 472 delay_min: 0  }
route { driver { cell: "LUT__10712" port: "O" } sink { cell: "udp_tx/w_crc[26]~FF" port: "CE" } delay_max: 181 delay_min: 0  }
route { driver { cell: "LUT__10712" port: "O" } sink { cell: "udp_tx/w_crc[27]~FF" port: "CE" } delay_max: 474 delay_min: 0  }
route { driver { cell: "LUT__10712" port: "O" } sink { cell: "udp_tx/w_crc[28]~FF" port: "CE" } delay_max: 474 delay_min: 0  }
route { driver { cell: "LUT__10712" port: "O" } sink { cell: "udp_tx/w_crc[29]~FF" port: "CE" } delay_max: 644 delay_min: 0  }
route { driver { cell: "LUT__10712" port: "O" } sink { cell: "udp_tx/w_crc[30]~FF" port: "CE" } delay_max: 398 delay_min: 0  }
route { driver { cell: "LUT__10712" port: "O" } sink { cell: "udp_tx/w_crc[31]~FF" port: "CE" } delay_max: 367 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[0]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[8]~FF" port: "I[3]" } delay_max: 294 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[0]~FF" port: "O_seq" } sink { cell: "LUT__10700" port: "I[0]" } delay_max: 172 delay_min: 0  }
route { driver { cell: "LUT__10714" port: "O" } sink { cell: "udp_tx/w_crc[1]~FF" port: "I[1]" } delay_max: 148 delay_min: 0  }
route { driver { cell: "LUT__10714" port: "O" } sink { cell: "udp_tx/w_crc[6]~FF" port: "I[1]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "LUT__10716" port: "O" } sink { cell: "udp_tx/w_crc[1]~FF" port: "I[2]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "LUT__10716" port: "O" } sink { cell: "udp_tx/w_crc[2]~FF" port: "I[2]" } delay_max: 213 delay_min: 0  }
route { driver { cell: "LUT__10716" port: "O" } sink { cell: "udp_tx/w_crc[23]~FF" port: "I[1]" } delay_max: 148 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[1]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[9]~FF" port: "I[3]" } delay_max: 207 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[1]~FF" port: "O_seq" } sink { cell: "LUT__10679" port: "I[0]" } delay_max: 280 delay_min: 0  }
route { driver { cell: "LUT__10719" port: "O" } sink { cell: "udp_tx/w_crc[2]~FF" port: "I[1]" } delay_max: 295 delay_min: 0  }
route { driver { cell: "LUT__10719" port: "O" } sink { cell: "udp_tx/w_crc[14]~FF" port: "I[1]" } delay_max: 133 delay_min: 0  }
route { driver { cell: "LUT__10719" port: "O" } sink { cell: "udp_tx/w_crc[18]~FF" port: "I[1]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[2]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[10]~FF" port: "I[3]" } delay_max: 282 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[2]~FF" port: "O_seq" } sink { cell: "LUT__10647" port: "I[0]" } delay_max: 159 delay_min: 0  }
route { driver { cell: "LUT__10721" port: "O" } sink { cell: "udp_tx/w_crc[3]~FF" port: "I[1]" } delay_max: 413 delay_min: 0  }
route { driver { cell: "LUT__10721" port: "O" } sink { cell: "udp_tx/w_crc[13]~FF" port: "I[2]" } delay_max: 397 delay_min: 0  }
route { driver { cell: "LUT__10721" port: "O" } sink { cell: "udp_tx/w_crc[24]~FF" port: "I[1]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "LUT__10723" port: "O" } sink { cell: "udp_tx/w_crc[3]~FF" port: "I[2]" } delay_max: 166 delay_min: 0  }
route { driver { cell: "LUT__10723" port: "O" } sink { cell: "udp_tx/w_crc[13]~FF" port: "I[1]" } delay_max: 192 delay_min: 0  }
route { driver { cell: "LUT__10723" port: "O" } sink { cell: "udp_tx/w_crc[15]~FF" port: "I[1]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "LUT__10723" port: "O" } sink { cell: "udp_tx/w_crc[19]~FF" port: "I[1]" } delay_max: 127 delay_min: 0  }
route { driver { cell: "LUT__10723" port: "O" } sink { cell: "udp_tx/w_crc[29]~FF" port: "I[1]" } delay_max: 164 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[3]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[11]~FF" port: "I[3]" } delay_max: 176 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[3]~FF" port: "O_seq" } sink { cell: "LUT__10637" port: "I[0]" } delay_max: 365 delay_min: 0  }
route { driver { cell: "LUT__10726" port: "O" } sink { cell: "udp_tx/w_crc[4]~FF" port: "I[1]" } delay_max: 255 delay_min: 0  }
route { driver { cell: "LUT__10726" port: "O" } sink { cell: "udp_tx/w_crc[26]~FF" port: "I[1]" } delay_max: 222 delay_min: 0  }
route { driver { cell: "LUT__10718" port: "O" } sink { cell: "udp_tx/w_crc[4]~FF" port: "I[2]" } delay_max: 304 delay_min: 0  }
route { driver { cell: "LUT__10718" port: "O" } sink { cell: "udp_tx/w_crc[25]~FF" port: "I[1]" } delay_max: 422 delay_min: 0  }
route { driver { cell: "LUT__10718" port: "O" } sink { cell: "LUT__10719" port: "I[2]" } delay_max: 267 delay_min: 0  }
route { driver { cell: "LUT__10718" port: "O" } sink { cell: "LUT__10721" port: "I[1]" } delay_max: 214 delay_min: 0  }
route { driver { cell: "LUT__10718" port: "O" } sink { cell: "LUT__10733" port: "I[0]" } delay_max: 413 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[4]~FF" port: "O_seq" } sink { cell: "LUT__10601" port: "I[0]" } delay_max: 256 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[4]~FF" port: "O_seq" } sink { cell: "LUT__10740" port: "I[2]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "LUT__10728" port: "O" } sink { cell: "udp_tx/w_crc[5]~FF" port: "I[1]" } delay_max: 179 delay_min: 0  }
route { driver { cell: "LUT__10728" port: "O" } sink { cell: "udp_tx/w_crc[7]~FF" port: "I[1]" } delay_max: 287 delay_min: 0  }
route { driver { cell: "LUT__10728" port: "O" } sink { cell: "udp_tx/w_crc[8]~FF" port: "I[1]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "LUT__10728" port: "O" } sink { cell: "udp_tx/w_crc[10]~FF" port: "I[1]" } delay_max: 148 delay_min: 0  }
route { driver { cell: "LUT__10728" port: "O" } sink { cell: "udp_tx/w_crc[11]~FF" port: "I[1]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "LUT__10729" port: "O" } sink { cell: "udp_tx/w_crc[5]~FF" port: "I[2]" } delay_max: 235 delay_min: 0  }
route { driver { cell: "LUT__10729" port: "O" } sink { cell: "udp_tx/w_crc[6]~FF" port: "I[2]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "LUT__10729" port: "O" } sink { cell: "udp_tx/w_crc[8]~FF" port: "I[2]" } delay_max: 209 delay_min: 0  }
route { driver { cell: "LUT__10729" port: "O" } sink { cell: "udp_tx/w_crc[9]~FF" port: "I[1]" } delay_max: 208 delay_min: 0  }
route { driver { cell: "LUT__10729" port: "O" } sink { cell: "udp_tx/w_crc[11]~FF" port: "I[2]" } delay_max: 166 delay_min: 0  }
route { driver { cell: "LUT__10729" port: "O" } sink { cell: "udp_tx/w_crc[12]~FF" port: "I[1]" } delay_max: 158 delay_min: 0  }
route { driver { cell: "LUT__10729" port: "O" } sink { cell: "udp_tx/w_crc[27]~FF" port: "I[1]" } delay_max: 216 delay_min: 0  }
route { driver { cell: "LUT__10731" port: "O" } sink { cell: "udp_tx/w_crc[5]~FF" port: "I[3]" } delay_max: 146 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[5]~FF" port: "O_seq" } sink { cell: "LUT__10557" port: "I[0]" } delay_max: 225 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[5]~FF" port: "O_seq" } sink { cell: "LUT__10742" port: "I[2]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "LUT__10733" port: "O" } sink { cell: "udp_tx/w_crc[6]~FF" port: "I[3]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "LUT__10733" port: "O" } sink { cell: "udp_tx/w_crc[7]~FF" port: "I[2]" } delay_max: 244 delay_min: 0  }
route { driver { cell: "LUT__10733" port: "O" } sink { cell: "udp_tx/w_crc[9]~FF" port: "I[2]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "LUT__10733" port: "O" } sink { cell: "udp_tx/w_crc[10]~FF" port: "I[2]" } delay_max: 175 delay_min: 0  }
route { driver { cell: "LUT__10733" port: "O" } sink { cell: "udp_tx/w_crc[12]~FF" port: "I[2]" } delay_max: 146 delay_min: 0  }
route { driver { cell: "LUT__10733" port: "O" } sink { cell: "udp_tx/w_crc[28]~FF" port: "I[1]" } delay_max: 175 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[6]~FF" port: "O_seq" } sink { cell: "LUT__10533" port: "I[0]" } delay_max: 303 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[6]~FF" port: "O_seq" } sink { cell: "LUT__10744" port: "I[1]" } delay_max: 169 delay_min: 0  }
route { driver { cell: "LUT__10713" port: "O" } sink { cell: "udp_tx/w_crc[7]~FF" port: "I[3]" } delay_max: 400 delay_min: 0  }
route { driver { cell: "LUT__10713" port: "O" } sink { cell: "udp_tx/w_crc[24]~FF" port: "I[2]" } delay_max: 302 delay_min: 0  }
route { driver { cell: "LUT__10713" port: "O" } sink { cell: "udp_tx/w_crc[30]~FF" port: "I[1]" } delay_max: 216 delay_min: 0  }
route { driver { cell: "LUT__10713" port: "O" } sink { cell: "LUT__10714" port: "I[1]" } delay_max: 279 delay_min: 0  }
route { driver { cell: "LUT__10713" port: "O" } sink { cell: "LUT__10719" port: "I[1]" } delay_max: 305 delay_min: 0  }
route { driver { cell: "LUT__10713" port: "O" } sink { cell: "LUT__10723" port: "I[0]" } delay_max: 424 delay_min: 0  }
route { driver { cell: "LUT__10713" port: "O" } sink { cell: "LUT__10731" port: "I[1]" } delay_max: 358 delay_min: 0  }
route { driver { cell: "LUT__10713" port: "O" } sink { cell: "LUT__10760" port: "I[0]" } delay_max: 312 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[7]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[15]~FF" port: "I[3]" } delay_max: 193 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[7]~FF" port: "O_seq" } sink { cell: "LUT__10492" port: "I[0]" } delay_max: 287 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[8]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[16]~FF" port: "I[3]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[8]~FF" port: "O_seq" } sink { cell: "LUT__10701" port: "I[0]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[9]~FF" port: "O_seq" } sink { cell: "LUT__10680" port: "I[0]" } delay_max: 319 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[9]~FF" port: "O_seq" } sink { cell: "LUT__10749" port: "I[2]" } delay_max: 294 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[10]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[18]~FF" port: "I[2]" } delay_max: 310 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[10]~FF" port: "O_seq" } sink { cell: "LUT__10648" port: "I[0]" } delay_max: 375 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[11]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[19]~FF" port: "I[2]" } delay_max: 144 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[11]~FF" port: "O_seq" } sink { cell: "LUT__10638" port: "I[0]" } delay_max: 232 delay_min: 0  }
route { driver { cell: "LUT__10740" port: "O" } sink { cell: "udp_tx/w_crc[12]~FF" port: "I[3]" } delay_max: 253 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[12]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[20]~FF" port: "I[2]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[12]~FF" port: "O_seq" } sink { cell: "LUT__10602" port: "I[0]" } delay_max: 304 delay_min: 0  }
route { driver { cell: "LUT__10742" port: "O" } sink { cell: "udp_tx/w_crc[13]~FF" port: "I[3]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[13]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[21]~FF" port: "I[2]" } delay_max: 549 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[13]~FF" port: "O_seq" } sink { cell: "LUT__10557" port: "I[1]" } delay_max: 278 delay_min: 0  }
route { driver { cell: "LUT__10744" port: "O" } sink { cell: "udp_tx/w_crc[14]~FF" port: "I[2]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "LUT__10722" port: "O" } sink { cell: "udp_tx/w_crc[14]~FF" port: "I[3]" } delay_max: 252 delay_min: 0  }
route { driver { cell: "LUT__10722" port: "O" } sink { cell: "udp_tx/w_crc[25]~FF" port: "I[2]" } delay_max: 136 delay_min: 0  }
route { driver { cell: "LUT__10722" port: "O" } sink { cell: "LUT__10723" port: "I[1]" } delay_max: 363 delay_min: 0  }
route { driver { cell: "LUT__10722" port: "O" } sink { cell: "LUT__10726" port: "I[2]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "LUT__10722" port: "O" } sink { cell: "LUT__10728" port: "I[1]" } delay_max: 208 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[14]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[22]~FF" port: "I[2]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[14]~FF" port: "O_seq" } sink { cell: "LUT__10533" port: "I[1]" } delay_max: 300 delay_min: 0  }
route { driver { cell: "LUT__10746" port: "O" } sink { cell: "udp_tx/w_crc[15]~FF" port: "I[2]" } delay_max: 338 delay_min: 0  }
route { driver { cell: "LUT__10746" port: "O" } sink { cell: "udp_tx/w_crc[16]~FF" port: "I[1]" } delay_max: 189 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[15]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[23]~FF" port: "I[3]" } delay_max: 305 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[15]~FF" port: "O_seq" } sink { cell: "LUT__10493" port: "I[0]" } delay_max: 403 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[16]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[24]~FF" port: "I[3]" } delay_max: 293 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[16]~FF" port: "O_seq" } sink { cell: "LUT__10700" port: "I[1]" } delay_max: 318 delay_min: 0  }
route { driver { cell: "LUT__10730" port: "O" } sink { cell: "udp_tx/w_crc[17]~FF" port: "I[1]" } delay_max: 253 delay_min: 0  }
route { driver { cell: "LUT__10730" port: "O" } sink { cell: "udp_tx/w_crc[21]~FF" port: "I[1]" } delay_max: 583 delay_min: 0  }
route { driver { cell: "LUT__10730" port: "O" } sink { cell: "udp_tx/w_crc[27]~FF" port: "I[3]" } delay_max: 445 delay_min: 0  }
route { driver { cell: "LUT__10730" port: "O" } sink { cell: "udp_tx/w_crc[31]~FF" port: "I[1]" } delay_max: 281 delay_min: 0  }
route { driver { cell: "LUT__10730" port: "O" } sink { cell: "LUT__10731" port: "I[2]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "LUT__10730" port: "O" } sink { cell: "LUT__10733" port: "I[1]" } delay_max: 219 delay_min: 0  }
route { driver { cell: "LUT__10730" port: "O" } sink { cell: "LUT__10742" port: "I[1]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "LUT__10730" port: "O" } sink { cell: "LUT__10746" port: "I[1]" } delay_max: 314 delay_min: 0  }
route { driver { cell: "LUT__10749" port: "O" } sink { cell: "udp_tx/w_crc[17]~FF" port: "I[2]" } delay_max: 249 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[17]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[25]~FF" port: "I[3]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[17]~FF" port: "O_seq" } sink { cell: "LUT__10679" port: "I[1]" } delay_max: 275 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[18]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[26]~FF" port: "I[2]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[18]~FF" port: "O_seq" } sink { cell: "LUT__10647" port: "I[1]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[19]~FF" port: "O_seq" } sink { cell: "LUT__10637" port: "I[1]" } delay_max: 236 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[19]~FF" port: "O_seq" } sink { cell: "LUT__10760" port: "I[1]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "LUT__10725" port: "O" } sink { cell: "udp_tx/w_crc[20]~FF" port: "I[1]" } delay_max: 256 delay_min: 0  }
route { driver { cell: "LUT__10725" port: "O" } sink { cell: "udp_tx/w_crc[30]~FF" port: "I[2]" } delay_max: 219 delay_min: 0  }
route { driver { cell: "LUT__10725" port: "O" } sink { cell: "LUT__10726" port: "I[3]" } delay_max: 216 delay_min: 0  }
route { driver { cell: "LUT__10725" port: "O" } sink { cell: "LUT__10729" port: "I[1]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "LUT__10725" port: "O" } sink { cell: "LUT__10744" port: "I[0]" } delay_max: 202 delay_min: 0  }
route { driver { cell: "LUT__10725" port: "O" } sink { cell: "LUT__10746" port: "I[0]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[20]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[28]~FF" port: "I[3]" } delay_max: 144 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[20]~FF" port: "O_seq" } sink { cell: "LUT__10601" port: "I[1]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[21]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[29]~FF" port: "I[3]" } delay_max: 568 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[21]~FF" port: "O_seq" } sink { cell: "LUT__10558" port: "I[0]" } delay_max: 599 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[22]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[30]~FF" port: "I[3]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[22]~FF" port: "O_seq" } sink { cell: "LUT__10532" port: "I[0]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[23]~FF" port: "O_seq" } sink { cell: "udp_tx/w_crc[31]~FF" port: "I[2]" } delay_max: 169 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[23]~FF" port: "O_seq" } sink { cell: "LUT__10492" port: "I[1]" } delay_max: 267 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[24]~FF" port: "O_seq" } sink { cell: "LUT__10701" port: "I[1]" } delay_max: 276 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[24]~FF" port: "O_seq" } sink { cell: "LUT__10710" port: "I[3]" } delay_max: 279 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[25]~FF" port: "O_seq" } sink { cell: "LUT__10680" port: "I[1]" } delay_max: 267 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[25]~FF" port: "O_seq" } sink { cell: "LUT__10715" port: "I[3]" } delay_max: 291 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[26]~FF" port: "O_seq" } sink { cell: "LUT__10648" port: "I[1]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[26]~FF" port: "O_seq" } sink { cell: "LUT__10718" port: "I[3]" } delay_max: 371 delay_min: 0  }
route { driver { cell: "LUT__10760" port: "O" } sink { cell: "udp_tx/w_crc[27]~FF" port: "I[2]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[27]~FF" port: "O_seq" } sink { cell: "LUT__10638" port: "I[1]" } delay_max: 432 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[27]~FF" port: "O_seq" } sink { cell: "LUT__10722" port: "I[3]" } delay_max: 366 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[28]~FF" port: "O_seq" } sink { cell: "LUT__10602" port: "I[1]" } delay_max: 302 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[28]~FF" port: "O_seq" } sink { cell: "LUT__10725" port: "I[3]" } delay_max: 306 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[29]~FF" port: "O_seq" } sink { cell: "LUT__10558" port: "I[1]" } delay_max: 324 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[29]~FF" port: "O_seq" } sink { cell: "LUT__10730" port: "I[3]" } delay_max: 456 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[30]~FF" port: "O_seq" } sink { cell: "LUT__10532" port: "I[1]" } delay_max: 267 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[30]~FF" port: "O_seq" } sink { cell: "LUT__10709" port: "I[3]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[31]~FF" port: "O_seq" } sink { cell: "LUT__10493" port: "I[1]" } delay_max: 301 delay_min: 0  }
route { driver { cell: "udp_tx/w_crc[31]~FF" port: "O_seq" } sink { cell: "LUT__10713" port: "I[3]" } delay_max: 319 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[1]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[1]~FF" port: "I[1]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[1]~FF" port: "O_seq" } sink { cell: "udp_tx/add_256/i1" port: "I[0]" } delay_max: 398 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[1]~FF" port: "O_seq" } sink { cell: "LUT__10408" port: "I[2]" } delay_max: 360 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[1]~FF" port: "O_seq" } sink { cell: "LUT__10420" port: "I[1]" } delay_max: 319 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[1]~FF" port: "O_seq" } sink { cell: "LUT__10443" port: "I[0]" } delay_max: 419 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[1]~FF" port: "O_seq" } sink { cell: "LUT__10456" port: "I[1]" } delay_max: 502 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[1]~FF" port: "O_seq" } sink { cell: "LUT__10471" port: "I[1]" } delay_max: 408 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[1]~FF" port: "O_seq" } sink { cell: "LUT__10472" port: "I[1]" } delay_max: 409 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[1]~FF" port: "O_seq" } sink { cell: "LUT__10474" port: "I[1]" } delay_max: 520 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[1]~FF" port: "O_seq" } sink { cell: "LUT__10518" port: "I[1]" } delay_max: 324 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[1]~FF" port: "O_seq" } sink { cell: "LUT__10546" port: "I[0]" } delay_max: 455 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[1]~FF" port: "O_seq" } sink { cell: "LUT__10586" port: "I[0]" } delay_max: 392 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[1]~FF" port: "O" } sink { cell: "udp_tx/r_ident[3]~FF_frt_8" port: "I[1]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[1]~FF" port: "O" } sink { cell: "udp_tx/r_ident[1]~FF_frt_7" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[1]~FF" port: "O" } sink { cell: "udp_tx/r_ident[0]~FF_frt_2" port: "I[1]" } delay_max: 165 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[2]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[2]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[2]~FF" port: "O_seq" } sink { cell: "LUT__10443" port: "I[3]" } delay_max: 263 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[2]~FF" port: "O_seq" } sink { cell: "LUT__10456" port: "I[3]" } delay_max: 381 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[2]~FF" port: "O_seq" } sink { cell: "LUT__10472" port: "I[2]" } delay_max: 328 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[2]~FF" port: "O_seq" } sink { cell: "LUT__10474" port: "I[0]" } delay_max: 505 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[2]~FF" port: "O_seq" } sink { cell: "LUT__10475" port: "I[2]" } delay_max: 476 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[2]~FF" port: "O_seq" } sink { cell: "LUT__10546" port: "I[2]" } delay_max: 395 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[2]~FF" port: "O_seq" } sink { cell: "LUT__10579" port: "I[1]" } delay_max: 316 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[2]~FF" port: "O_seq" } sink { cell: "LUT__10586" port: "I[3]" } delay_max: 293 delay_min: 0  }
route { driver { cell: "udp_tx/add_256/i1" port: "cout" } sink { cell: "udp_tx/r_ident[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[2]~FF" port: "cout" } sink { cell: "udp_tx/r_ident[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[2]~FF" port: "O" } sink { cell: "udp_tx/r_ident[2]~FF_frt_10" port: "I[0]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[2]~FF" port: "O" } sink { cell: "udp_tx/r_ident[3]~FF_frt_8" port: "I[2]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[2]~FF" port: "O" } sink { cell: "udp_tx/r_ident[2]~FF_frt_1" port: "I[0]" } delay_max: 281 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[3]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[3]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[3]~FF" port: "O_seq" } sink { cell: "LUT__10443" port: "I[1]" } delay_max: 270 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[3]~FF" port: "O_seq" } sink { cell: "LUT__10456" port: "I[0]" } delay_max: 430 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[3]~FF" port: "O_seq" } sink { cell: "LUT__10475" port: "I[3]" } delay_max: 423 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[3]~FF" port: "O_seq" } sink { cell: "LUT__10586" port: "I[1]" } delay_max: 313 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[3]~FF" port: "O_seq" } sink { cell: "LUT__10587" port: "I[1]" } delay_max: 305 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[3]~FF" port: "cout" } sink { cell: "udp_tx/r_ident[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[3]~FF" port: "O" } sink { cell: "udp_tx/r_ident[2]~FF_frt_10" port: "I[1]" } delay_max: 247 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[3]~FF" port: "O" } sink { cell: "udp_tx/r_ident[3]~FF_frt_8" port: "I[0]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[3]~FF" port: "O" } sink { cell: "udp_tx/r_ident[2]~FF_frt_1" port: "I[1]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[4]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[4]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[4]~FF" port: "O_seq" } sink { cell: "LUT__10443" port: "I[2]" } delay_max: 269 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[4]~FF" port: "O_seq" } sink { cell: "LUT__10459" port: "I[3]" } delay_max: 396 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[4]~FF" port: "O_seq" } sink { cell: "LUT__10462" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[4]~FF" port: "O_seq" } sink { cell: "LUT__10625" port: "I[1]" } delay_max: 308 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[4]~FF" port: "cout" } sink { cell: "udp_tx/r_ident[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[4]~FF" port: "O" } sink { cell: "udp_tx/r_ident[2]~FF_frt_10" port: "I[2]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[4]~FF" port: "O" } sink { cell: "udp_tx/r_ident[3]~FF_frt_8" port: "I[3]" } delay_max: 247 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[4]~FF" port: "O" } sink { cell: "udp_tx/r_ident[4]~FF_frt_6" port: "I[0]" } delay_max: 223 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[5]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[5]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[5]~FF" port: "O_seq" } sink { cell: "LUT__10411" port: "I[1]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[5]~FF" port: "O_seq" } sink { cell: "LUT__10421" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[5]~FF" port: "O_seq" } sink { cell: "LUT__10446" port: "I[1]" } delay_max: 353 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[5]~FF" port: "O_seq" } sink { cell: "LUT__10462" port: "I[1]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[5]~FF" port: "O_seq" } sink { cell: "LUT__10477" port: "I[1]" } delay_max: 207 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[5]~FF" port: "O_seq" } sink { cell: "LUT__10656" port: "I[1]" } delay_max: 279 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[5]~FF" port: "cout" } sink { cell: "udp_tx/r_ident[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[5]~FF" port: "O" } sink { cell: "udp_tx/r_ident[1]~FF_frt_7" port: "I[1]" } delay_max: 281 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[5]~FF" port: "O" } sink { cell: "udp_tx/r_ident[4]~FF_frt_6" port: "I[1]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[6]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[6]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[6]~FF" port: "O_seq" } sink { cell: "LUT__10411" port: "I[2]" } delay_max: 225 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[6]~FF" port: "O_seq" } sink { cell: "LUT__10446" port: "I[2]" } delay_max: 348 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[6]~FF" port: "O_seq" } sink { cell: "LUT__10453" port: "I[0]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[6]~FF" port: "O_seq" } sink { cell: "LUT__10671" port: "I[0]" } delay_max: 308 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[6]~FF" port: "cout" } sink { cell: "udp_tx/r_ident[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[6]~FF" port: "O" } sink { cell: "udp_tx/r_ident[4]~FF_frt_6" port: "I[2]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[6]~FF" port: "O" } sink { cell: "udp_tx/r_ident[6]~FF_frt_0" port: "I[0]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[7]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[7]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[7]~FF" port: "O_seq" } sink { cell: "LUT__10410" port: "I[1]" } delay_max: 204 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[7]~FF" port: "O_seq" } sink { cell: "LUT__10453" port: "I[3]" } delay_max: 208 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[7]~FF" port: "O_seq" } sink { cell: "LUT__10461" port: "I[1]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[7]~FF" port: "O_seq" } sink { cell: "LUT__10462" port: "I[2]" } delay_max: 304 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[7]~FF" port: "O_seq" } sink { cell: "LUT__10704" port: "I[0]" } delay_max: 264 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[7]~FF" port: "cout" } sink { cell: "udp_tx/r_ident[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[7]~FF" port: "O" } sink { cell: "udp_tx/r_ident[4]~FF_frt_6" port: "I[3]" } delay_max: 212 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[7]~FF" port: "O" } sink { cell: "udp_tx/r_ident[6]~FF_frt_0" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[8]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[8]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[8]~FF" port: "O_seq" } sink { cell: "LUT__10410" port: "I[0]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[8]~FF" port: "O_seq" } sink { cell: "LUT__10415" port: "I[3]" } delay_max: 409 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[8]~FF" port: "O_seq" } sink { cell: "LUT__10463" port: "I[3]" } delay_max: 304 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[8]~FF" port: "O_seq" } sink { cell: "LUT__10478" port: "I[0]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[8]~FF" port: "O_seq" } sink { cell: "LUT__10485" port: "I[0]" } delay_max: 604 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[8]~FF" port: "O_seq" } sink { cell: "LUT__10522" port: "I[0]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[8]~FF" port: "cout" } sink { cell: "udp_tx/r_ident[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[8]~FF" port: "O" } sink { cell: "udp_tx/r_ident[8]~FF_frt_5" port: "I[0]" } delay_max: 187 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[9]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[9]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[9]~FF" port: "O_seq" } sink { cell: "LUT__10416" port: "I[3]" } delay_max: 333 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[9]~FF" port: "O_seq" } sink { cell: "LUT__10424" port: "I[0]" } delay_max: 270 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[9]~FF" port: "O_seq" } sink { cell: "LUT__10429" port: "I[2]" } delay_max: 423 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[9]~FF" port: "O_seq" } sink { cell: "LUT__10434" port: "I[1]" } delay_max: 381 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[9]~FF" port: "O_seq" } sink { cell: "LUT__10518" port: "I[0]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[9]~FF" port: "O_seq" } sink { cell: "LUT__10575" port: "I[1]" } delay_max: 279 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[9]~FF" port: "cout" } sink { cell: "udp_tx/r_ident[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[9]~FF" port: "O" } sink { cell: "udp_tx/r_ident[9]~FF_frt_4" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[10]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[10]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[10]~FF" port: "O_seq" } sink { cell: "LUT__10412" port: "I[1]" } delay_max: 333 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[10]~FF" port: "O_seq" } sink { cell: "LUT__10424" port: "I[1]" } delay_max: 269 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[10]~FF" port: "O_seq" } sink { cell: "LUT__10429" port: "I[3]" } delay_max: 413 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[10]~FF" port: "O_seq" } sink { cell: "LUT__10433" port: "I[0]" } delay_max: 455 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[10]~FF" port: "O_seq" } sink { cell: "LUT__10436" port: "I[0]" } delay_max: 320 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[10]~FF" port: "O_seq" } sink { cell: "LUT__10575" port: "I[2]" } delay_max: 355 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[10]~FF" port: "O_seq" } sink { cell: "LUT__10579" port: "I[0]" } delay_max: 267 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[10]~FF" port: "cout" } sink { cell: "udp_tx/r_ident[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[10]~FF" port: "O" } sink { cell: "udp_tx/r_ident[8]~FF_frt_5" port: "I[1]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[10]~FF" port: "O" } sink { cell: "udp_tx/r_ident[9]~FF_frt_4" port: "I[1]" } delay_max: 442 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[11]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[11]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[11]~FF" port: "O_seq" } sink { cell: "LUT__10424" port: "I[2]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[11]~FF" port: "O_seq" } sink { cell: "LUT__10587" port: "I[0]" } delay_max: 263 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[11]~FF" port: "O_seq" } sink { cell: "LUT__10593" port: "I[1]" } delay_max: 291 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[11]~FF" port: "O_seq" } sink { cell: "LUT__10617" port: "I[2]" } delay_max: 237 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[11]~FF" port: "O_seq" } sink { cell: "LUT__10652" port: "I[2]" } delay_max: 292 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[11]~FF" port: "cout" } sink { cell: "udp_tx/r_ident[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[11]~FF" port: "O" } sink { cell: "udp_tx/r_ident[11]~FF_frt_3" port: "I[0]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[12]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[12]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[12]~FF" port: "O_seq" } sink { cell: "LUT__10425" port: "I[1]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[12]~FF" port: "O_seq" } sink { cell: "LUT__10617" port: "I[3]" } delay_max: 219 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[12]~FF" port: "O_seq" } sink { cell: "LUT__10625" port: "I[0]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[12]~FF" port: "cout" } sink { cell: "udp_tx/r_ident[13]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[12]~FF" port: "O" } sink { cell: "udp_tx/r_ident[11]~FF_frt_3" port: "I[1]" } delay_max: 234 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[13]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[13]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[13]~FF" port: "O_seq" } sink { cell: "LUT__10425" port: "I[2]" } delay_max: 267 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[13]~FF" port: "O_seq" } sink { cell: "LUT__10654" port: "I[2]" } delay_max: 348 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[13]~FF" port: "O_seq" } sink { cell: "LUT__10656" port: "I[0]" } delay_max: 216 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[13]~FF" port: "cout" } sink { cell: "udp_tx/r_ident[14]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[13]~FF" port: "O" } sink { cell: "udp_tx/r_ident[11]~FF_frt_3" port: "I[2]" } delay_max: 223 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[14]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[14]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[14]~FF" port: "O_seq" } sink { cell: "LUT__10406" port: "I[2]" } delay_max: 327 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[14]~FF" port: "O_seq" } sink { cell: "LUT__10412" port: "I[2]" } delay_max: 365 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[14]~FF" port: "O_seq" } sink { cell: "LUT__10418" port: "I[2]" } delay_max: 280 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[14]~FF" port: "O_seq" } sink { cell: "LUT__10432" port: "I[0]" } delay_max: 389 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[14]~FF" port: "O_seq" } sink { cell: "LUT__10433" port: "I[1]" } delay_max: 428 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[14]~FF" port: "O_seq" } sink { cell: "LUT__10435" port: "I[0]" } delay_max: 286 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[14]~FF" port: "O_seq" } sink { cell: "LUT__10440" port: "I[3]" } delay_max: 446 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[14]~FF" port: "O_seq" } sink { cell: "LUT__10458" port: "I[2]" } delay_max: 501 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[14]~FF" port: "O_seq" } sink { cell: "LUT__10594" port: "I[0]" } delay_max: 486 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[14]~FF" port: "O_seq" } sink { cell: "LUT__10671" port: "I[1]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[14]~FF" port: "O_seq" } sink { cell: "LUT__10695" port: "I[0]" } delay_max: 358 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[14]~FF" port: "cout" } sink { cell: "udp_tx/r_ident[15]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[14]~FF" port: "O" } sink { cell: "udp_tx/r_ident[8]~FF_frt_5" port: "I[2]" } delay_max: 229 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[15]~FF" port: "O_seq" } sink { cell: "udp_tx/r_ident[15]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[15]~FF" port: "O_seq" } sink { cell: "LUT__10419" port: "I[2]" } delay_max: 351 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[15]~FF" port: "O_seq" } sink { cell: "LUT__10428" port: "I[1]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[15]~FF" port: "O_seq" } sink { cell: "LUT__10442" port: "I[1]" } delay_max: 309 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[15]~FF" port: "O_seq" } sink { cell: "LUT__10704" port: "I[1]" } delay_max: 275 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[15]~FF" port: "O" } sink { cell: "udp_tx/r_ident[0]~FF_frt_9" port: "I[1]" } delay_max: 212 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[15]~FF" port: "O" } sink { cell: "udp_tx/r_ident[0]~FF_frt_2" port: "I[2]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "I[1]" } delay_max: 210 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/empty_o~FF" port: "RE" } delay_max: 374 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[0]~FF" port: "RE" } delay_max: 493 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "RE" } delay_max: 493 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "RE" } delay_max: 493 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "RE" } delay_max: 493 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[1]~FF" port: "RE" } delay_max: 494 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[2]~FF" port: "RE" } delay_max: 494 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[3]~FF" port: "RE" } delay_max: 494 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[4]~FF" port: "RE" } delay_max: 494 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[5]~FF" port: "RE" } delay_max: 494 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[6]~FF" port: "RE" } delay_max: 494 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "RE" } delay_max: 493 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "RE" } delay_max: 493 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "RE" } delay_max: 494 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "RE" } delay_max: 493 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "RE" } delay_max: 493 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "RE" } delay_max: 494 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "RE" } delay_max: 493 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "RE" } delay_max: 493 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "RE" } delay_max: 493 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "RE" } delay_max: 493 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "RE" } delay_max: 493 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "RE" } delay_max: 493 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "RE" } delay_max: 494 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "RE" } delay_max: 493 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "RE" } delay_max: 494 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "RE" } delay_max: 494 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "RE" } delay_max: 493 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "RE" } delay_max: 494 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "I[1]" } delay_max: 210 delay_min: 0  }
route { driver { cell: "LUT__10506" port: "O" } sink { cell: "udp_gmii_fifo/empty_o~FF" port: "I[1]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "LUT__10506" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[0]~FF" port: "CE" } delay_max: 610 delay_min: 0  }
route { driver { cell: "LUT__10506" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "CE" } delay_max: 477 delay_min: 0  }
route { driver { cell: "LUT__10506" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[1]~FF" port: "CE" } delay_max: 624 delay_min: 0  }
route { driver { cell: "LUT__10506" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[2]~FF" port: "CE" } delay_max: 576 delay_min: 0  }
route { driver { cell: "LUT__10506" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[3]~FF" port: "CE" } delay_max: 546 delay_min: 0  }
route { driver { cell: "LUT__10506" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[4]~FF" port: "CE" } delay_max: 579 delay_min: 0  }
route { driver { cell: "LUT__10506" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[5]~FF" port: "CE" } delay_max: 579 delay_min: 0  }
route { driver { cell: "LUT__10506" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[6]~FF" port: "CE" } delay_max: 579 delay_min: 0  }
route { driver { cell: "LUT__10506" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "CE" } delay_max: 423 delay_min: 0  }
route { driver { cell: "LUT__10506" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "CE" } delay_max: 408 delay_min: 0  }
route { driver { cell: "LUT__10506" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "CE" } delay_max: 472 delay_min: 0  }
route { driver { cell: "LUT__10506" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "CE" } delay_max: 535 delay_min: 0  }
route { driver { cell: "LUT__10506" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "CE" } delay_max: 514 delay_min: 0  }
route { driver { cell: "LUT__10506" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "CE" } delay_max: 488 delay_min: 0  }
route { driver { cell: "LUT__10506" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RCLKE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__10506" port: "O" } sink { cell: "LUT__10767" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "LUT__10767" port: "O" } sink { cell: "udp_gmii_fifo/empty_o~FF" port: "CE" } delay_max: 181 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/empty_o~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "I[3]" } delay_max: 359 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/empty_o~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "I[3]" } delay_max: 357 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/empty_o~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "I[3]" } delay_max: 325 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/empty_o~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "I[3]" } delay_max: 400 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/empty_o~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "I[2]" } delay_max: 446 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/empty_o~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "I[2]" } delay_max: 393 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/empty_o~FF" port: "O_seq" } sink { cell: "LUT__10506" port: "I[0]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/empty_o~FF" port: "O_seq" } sink { cell: "LUT__10792" port: "I[2]" } delay_max: 412 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[0]~FF" port: "I[1]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "I[0]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/add_86/i1" port: "I[1]" } delay_max: 335 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WADDR[8]" } delay_max: 407 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "LUT__10508" port: "I[0]" } delay_max: 209 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[0]~FF" port: "RE" } delay_max: 526 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "RE" } delay_max: 375 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "RE" } delay_max: 375 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[1]~FF" port: "RE" } delay_max: 375 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[2]~FF" port: "RE" } delay_max: 375 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[3]~FF" port: "RE" } delay_max: 375 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[4]~FF" port: "RE" } delay_max: 375 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[5]~FF" port: "RE" } delay_max: 375 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[6]~FF" port: "RE" } delay_max: 375 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "RE" } delay_max: 375 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "RE" } delay_max: 375 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "RE" } delay_max: 375 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "RE" } delay_max: 375 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "RE" } delay_max: 375 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "RE" } delay_max: 375 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "RE" } delay_max: 375 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "RE" } delay_max: 375 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "RE" } delay_max: 526 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "RE" } delay_max: 375 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "RE" } delay_max: 375 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "RE" } delay_max: 375 delay_min: 0  }
route { driver { cell: "LUT__10511" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[0]~FF" port: "CE" } delay_max: 325 delay_min: 0  }
route { driver { cell: "LUT__10511" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[1]~FF" port: "CE" } delay_max: 355 delay_min: 0  }
route { driver { cell: "LUT__10511" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[2]~FF" port: "CE" } delay_max: 441 delay_min: 0  }
route { driver { cell: "LUT__10511" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[3]~FF" port: "CE" } delay_max: 470 delay_min: 0  }
route { driver { cell: "LUT__10511" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[4]~FF" port: "CE" } delay_max: 470 delay_min: 0  }
route { driver { cell: "LUT__10511" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[5]~FF" port: "CE" } delay_max: 470 delay_min: 0  }
route { driver { cell: "LUT__10511" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[6]~FF" port: "CE" } delay_max: 446 delay_min: 0  }
route { driver { cell: "LUT__10511" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WEB" } delay_max: 377 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[0]~FF" port: "I[1]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "I[1]" } delay_max: 283 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "I[1]" } delay_max: 329 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[1]~FF" port: "I[1]" } delay_max: 347 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i1" port: "I[1]" } delay_max: 325 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RADDR[8]" } delay_max: 505 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[0]~FF" port: "O_seq" } sink { cell: "LUT__10780" port: "I[0]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i8_2" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "I[1]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "O_seq" } sink { cell: "LUT__10508" port: "I[1]" } delay_max: 331 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i8_2" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "I[1]" } delay_max: 151 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i1" port: "I[0]" } delay_max: 289 delay_min: 0  }
route { driver { cell: "LUT__10780" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "I[2]" } delay_max: 367 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[1]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "I[1]" } delay_max: 359 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "I[1]" } delay_max: 222 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i2" port: "I[1]" } delay_max: 327 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RADDR[9]" } delay_max: 572 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i8_2" port: "I[0]" } delay_max: 208 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "I[1]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "I[0]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/add_86/i1" port: "I[0]" } delay_max: 242 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WADDR[9]" } delay_max: 430 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "LUT__10508" port: "I[2]" } delay_max: 317 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[1]~FF" port: "I[1]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i8_2" port: "I[0]" } delay_max: 223 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[2]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "I[1]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "I[0]" } delay_max: 222 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WADDR[0]" } delay_max: 291 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "LUT__10509" port: "I[0]" } delay_max: 363 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/add_86/i1" port: "cout" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[2]~FF" port: "cout" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[3]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "I[1]" } delay_max: 213 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "I[0]" } delay_max: 321 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WADDR[1]" } delay_max: 291 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "LUT__10510" port: "I[0]" } delay_max: 363 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[3]~FF" port: "cout" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[4]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "I[1]" } delay_max: 315 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "I[0]" } delay_max: 169 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WADDR[2]" } delay_max: 291 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "LUT__10507" port: "I[0]" } delay_max: 316 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[4]~FF" port: "cout" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[5]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "I[1]" } delay_max: 159 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "I[0]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WADDR[3]" } delay_max: 291 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "LUT__10509" port: "I[2]" } delay_max: 308 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/waddr[5]~FF" port: "cout" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[6]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[6]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[6]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "I[1]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[6]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "I[1]" } delay_max: 176 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[6]~FF" port: "O_seq" } sink { cell: "LUT__10507" port: "I[2]" } delay_max: 290 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[1]~FF" port: "cout" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[2]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "I[1]" } delay_max: 359 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "I[2]" } delay_max: 213 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "I[1]" } delay_max: 319 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i3" port: "I[1]" } delay_max: 327 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RADDR[0]" } delay_max: 572 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[2]~FF" port: "cout" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[3]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "I[1]" } delay_max: 176 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "I[2]" } delay_max: 326 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "I[1]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i4" port: "I[1]" } delay_max: 327 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RADDR[1]" } delay_max: 572 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[3]~FF" port: "cout" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[4]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "I[1]" } delay_max: 284 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "I[2]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "I[0]" } delay_max: 193 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i5" port: "I[1]" } delay_max: 327 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RADDR[2]" } delay_max: 572 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[4]~FF" port: "cout" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[5]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "I[1]" } delay_max: 284 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i6" port: "I[1]" } delay_max: 327 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RADDR[3]" } delay_max: 572 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "LUT__10792" port: "I[0]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/raddr[5]~FF" port: "cout" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[6]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[6]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[6]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "I[1]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[6]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "I[0]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[6]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i7" port: "I[1]" } delay_max: 327 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "O_seq" } sink { cell: "LUT__10780" port: "I[1]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[1]~FF" port: "O_seq" } sink { cell: "LUT__10786" port: "I[0]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "O_seq" } sink { cell: "LUT__10786" port: "I[1]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[2]~FF" port: "O_seq" } sink { cell: "LUT__10788" port: "I[0]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "O_seq" } sink { cell: "LUT__10788" port: "I[1]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[3]~FF" port: "O_seq" } sink { cell: "LUT__10790" port: "I[0]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "I[1]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FF" port: "O_seq" } sink { cell: "LUT__10790" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FF" port: "O_seq" } sink { cell: "LUT__10792" port: "I[1]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "I[0]" } delay_max: 151 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i9_2" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "I[1]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "O_seq" } sink { cell: "LUT__10508" port: "I[3]" } delay_max: 415 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i10_2" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "I[1]" } delay_max: 187 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "O_seq" } sink { cell: "LUT__10509" port: "I[1]" } delay_max: 309 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "I[0]" } delay_max: 128 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i11_2" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "I[1]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "O_seq" } sink { cell: "LUT__10510" port: "I[1]" } delay_max: 289 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i12_2" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "I[1]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "O_seq" } sink { cell: "LUT__10507" port: "I[1]" } delay_max: 319 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_2" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "I[0]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_2" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "I[1]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "I[1]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "O_seq" } sink { cell: "LUT__10509" port: "I[3]" } delay_max: 275 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "O_seq" } sink { cell: "LUT__10507" port: "I[3]" } delay_max: 329 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "I[0]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i9_2" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "I[1]" } delay_max: 247 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i2" port: "I[0]" } delay_max: 289 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i10_2" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "I[1]" } delay_max: 165 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i3" port: "I[0]" } delay_max: 285 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i11_2" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "I[1]" } delay_max: 212 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i4" port: "I[0]" } delay_max: 285 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i12_2" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "I[1]" } delay_max: 319 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i5" port: "I[0]" } delay_max: 285 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "I[0]" } delay_max: 165 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "I[1]" } delay_max: 151 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "I[1]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i6" port: "I[0]" } delay_max: 285 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i7" port: "I[0]" } delay_max: 285 delay_min: 0  }
route { driver { cell: "LUT__10786" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i9_2" port: "I[0]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "LUT__10788" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "I[0]" } delay_max: 252 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i10_2" port: "I[0]" } delay_max: 208 delay_min: 0  }
route { driver { cell: "LUT__10790" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "I[0]" } delay_max: 136 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i11_2" port: "I[0]" } delay_max: 288 delay_min: 0  }
route { driver { cell: "LUT__10792" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "I[3]" } delay_max: 166 delay_min: 0  }
route { driver { cell: "LUT__10792" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "I[0]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i12_2" port: "I[0]" } delay_max: 292 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "O" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "I[1]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2" port: "I[0]" } delay_max: 208 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_2" port: "I[0]" } delay_max: 222 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i9_2" port: "I[0]" } delay_max: 321 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i10_2" port: "I[0]" } delay_max: 326 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i11_2" port: "I[0]" } delay_max: 241 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i12_2" port: "I[0]" } delay_max: 523 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2" port: "I[0]" } delay_max: 223 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "O_seq" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2" port: "I[0]" } delay_max: 345 delay_min: 0  }
route { driver { cell: "LUT__10802" port: "O" } sink { cell: "la0_probe1[2]~FF" port: "I[0]" } delay_max: 208 delay_min: 0  }
route { driver { cell: "LUT__10802" port: "O" } sink { cell: "udp_gmii_tx/r_bcnt[6]~FF" port: "I[0]" } delay_max: 127 delay_min: 0  }
route { driver { cell: "LUT__10802" port: "O" } sink { cell: "LUT__10805" port: "I[1]" } delay_max: 187 delay_min: 0  }
route { driver { cell: "LUT__10802" port: "O" } sink { cell: "LUT__10808" port: "I[0]" } delay_max: 201 delay_min: 0  }
route { driver { cell: "la0_probe1[2]~FF" port: "O_seq" } sink { cell: "la0_probe1[2]~FF" port: "I[1]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "la0_probe1[2]~FF" port: "O_seq" } sink { cell: "la0_probe1[1]~FF" port: "I[0]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "la0_probe1[2]~FF" port: "O_seq" } sink { cell: "TXEN_0~FF" port: "I[2]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "la0_probe1[2]~FF" port: "O_seq" } sink { cell: "la0_probe1[0]~FF" port: "I[2]" } delay_max: 175 delay_min: 0  }
route { driver { cell: "la0_probe1[2]~FF" port: "O_seq" } sink { cell: "TXD_0[3]~FF" port: "I[2]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "la0_probe1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[2]~FF" port: "I[1]" } delay_max: 193 delay_min: 0  }
route { driver { cell: "la0_probe1[2]~FF" port: "O_seq" } sink { cell: "LUT__10810" port: "I[3]" } delay_max: 299 delay_min: 0  }
route { driver { cell: "la0_probe1[2]~FF" port: "O_seq" } sink { cell: "LUT__10813" port: "I[1]" } delay_max: 263 delay_min: 0  }
route { driver { cell: "la0_probe1[2]~FF" port: "O_seq" } sink { cell: "LUT__10815" port: "I[0]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "la0_probe1[1]~FF" port: "O_seq" } sink { cell: "la0_probe1[2]~FF" port: "I[2]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "la0_probe1[1]~FF" port: "O_seq" } sink { cell: "TXEN_0~FF" port: "I[0]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "la0_probe1[1]~FF" port: "O_seq" } sink { cell: "TXD_0[3]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "la0_probe1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "la0_probe1[1]~FF" port: "O_seq" } sink { cell: "LUT__10805" port: "I[3]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "la0_probe1[1]~FF" port: "O_seq" } sink { cell: "LUT__10808" port: "I[3]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "la0_probe1[1]~FF" port: "O_seq" } sink { cell: "LUT__10813" port: "I[0]" } delay_max: 263 delay_min: 0  }
route { driver { cell: "la0_probe1[1]~FF" port: "O_seq" } sink { cell: "LUT__10815" port: "I[1]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "la0_probe1[0]~FF" port: "O_seq" } sink { cell: "la0_probe1[2]~FF" port: "I[3]" } delay_max: 170 delay_min: 0  }
route { driver { cell: "la0_probe1[0]~FF" port: "O_seq" } sink { cell: "TXEN_0~FF" port: "I[1]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "la0_probe1[0]~FF" port: "O_seq" } sink { cell: "TXD_0[3]~FF" port: "I[3]" } delay_max: 169 delay_min: 0  }
route { driver { cell: "la0_probe1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "la0_probe1[0]~FF" port: "O_seq" } sink { cell: "LUT__10805" port: "I[2]" } delay_max: 217 delay_min: 0  }
route { driver { cell: "la0_probe1[0]~FF" port: "O_seq" } sink { cell: "LUT__10808" port: "I[2]" } delay_max: 221 delay_min: 0  }
route { driver { cell: "la0_probe1[0]~FF" port: "O_seq" } sink { cell: "LUT__10810" port: "I[2]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "la0_probe1[0]~FF" port: "O_seq" } sink { cell: "LUT__10813" port: "I[2]" } delay_max: 292 delay_min: 0  }
route { driver { cell: "la0_probe1[0]~FF" port: "O_seq" } sink { cell: "LUT__10815" port: "I[2]" } delay_max: 316 delay_min: 0  }
route { driver { cell: "la0_probe1[2]~FF" port: "O" } sink { cell: "w_tx_end~FF" port: "I[1]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "LUT__10805" port: "O" } sink { cell: "la0_probe1[1]~FF" port: "I[1]" } delay_max: 127 delay_min: 0  }
route { driver { cell: "la0_probe1[1]~FF" port: "O" } sink { cell: "FIFO_REN_0~FF" port: "I[0]" } delay_max: 151 delay_min: 0  }
route { driver { cell: "TXEN_0~FF" port: "O" } sink { cell: "TXD_0[7]~FF" port: "I[2]" } delay_max: 372 delay_min: 0  }
route { driver { cell: "TXEN_0~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "I[1]" } delay_max: 598 delay_min: 0  }
route { driver { cell: "TXEN_0~FF" port: "O_seq" } sink { cell: "TXEN_0" port: "out" } delay_max: 1552 delay_min: 0  }
route { driver { cell: "TXEN_0~FF" port: "O_seq" } sink { cell: "TXER_0" port: "out" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "la0_probe1[0]~FF" port: "O" } sink { cell: "FIFO_REN_0~FF" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "la0_probe1[0]~FF" port: "O" } sink { cell: "w_tx_end~FF" port: "I[0]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "FIFO_REN_0~FF" port: "O_seq" } sink { cell: "LUT__10506" port: "I[1]" } delay_max: 329 delay_min: 0  }
route { driver { cell: "FIFO_REN_0~FF" port: "O_seq" } sink { cell: "LUT__10767" port: "I[1]" } delay_max: 316 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_pcnt[0]~FF" port: "O_seq" } sink { cell: "udp_gmii_tx/r_pcnt[0]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_pcnt[0]~FF" port: "O_seq" } sink { cell: "udp_gmii_tx/r_pcnt[1]~FF" port: "I[0]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_pcnt[0]~FF" port: "O_seq" } sink { cell: "udp_gmii_tx/r_pcnt[2]~FF" port: "I[0]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_pcnt[0]~FF" port: "O_seq" } sink { cell: "LUT__10804" port: "I[0]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_pcnt[0]~FF" port: "O_seq" } sink { cell: "LUT__10809" port: "I[2]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_pcnt[0]~FF" port: "O_seq" } sink { cell: "LUT__10821" port: "I[0]" } delay_max: 193 delay_min: 0  }
route { driver { cell: "LUT__10813" port: "O" } sink { cell: "udp_gmii_tx/r_pcnt[0]~FF" port: "I[1]" } delay_max: 289 delay_min: 0  }
route { driver { cell: "LUT__10813" port: "O" } sink { cell: "udp_gmii_tx/r_pcnt[1]~FF" port: "I[2]" } delay_max: 300 delay_min: 0  }
route { driver { cell: "LUT__10813" port: "O" } sink { cell: "udp_gmii_tx/r_pcnt[2]~FF" port: "I[3]" } delay_max: 166 delay_min: 0  }
route { driver { cell: "LUT__10813" port: "O" } sink { cell: "udp_gmii_tx/r_pcnt[3]~FF" port: "I[1]" } delay_max: 291 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_bcnt[0]~FF" port: "O_seq" } sink { cell: "udp_gmii_tx/r_bcnt[0]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_bcnt[0]~FF" port: "O_seq" } sink { cell: "udp_gmii_tx/r_bcnt[1]~FF" port: "I[0]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_bcnt[0]~FF" port: "O_seq" } sink { cell: "udp_gmii_tx/r_bcnt[2]~FF" port: "I[0]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_bcnt[0]~FF" port: "O_seq" } sink { cell: "LUT__10801" port: "I[0]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_bcnt[0]~FF" port: "O_seq" } sink { cell: "LUT__10825" port: "I[0]" } delay_max: 291 delay_min: 0  }
route { driver { cell: "LUT__10815" port: "O" } sink { cell: "udp_gmii_tx/r_bcnt[0]~FF" port: "I[1]" } delay_max: 322 delay_min: 0  }
route { driver { cell: "LUT__10815" port: "O" } sink { cell: "TXD_0[4]~FF" port: "I[1]" } delay_max: 334 delay_min: 0  }
route { driver { cell: "LUT__10815" port: "O" } sink { cell: "udp_gmii_tx/r_bcnt[1]~FF" port: "I[2]" } delay_max: 287 delay_min: 0  }
route { driver { cell: "LUT__10815" port: "O" } sink { cell: "udp_gmii_tx/r_bcnt[2]~FF" port: "I[3]" } delay_max: 366 delay_min: 0  }
route { driver { cell: "LUT__10815" port: "O" } sink { cell: "udp_gmii_tx/r_bcnt[3]~FF" port: "I[1]" } delay_max: 332 delay_min: 0  }
route { driver { cell: "LUT__10815" port: "O" } sink { cell: "udp_gmii_tx/r_bcnt[4]~FF" port: "I[2]" } delay_max: 232 delay_min: 0  }
route { driver { cell: "LUT__10815" port: "O" } sink { cell: "udp_gmii_tx/r_bcnt[5]~FF" port: "I[3]" } delay_max: 275 delay_min: 0  }
route { driver { cell: "LUT__10815" port: "O" } sink { cell: "udp_gmii_tx/r_bcnt[6]~FF" port: "I[2]" } delay_max: 280 delay_min: 0  }
route { driver { cell: "LUT__10815" port: "O" } sink { cell: "TXD_0[5]~FF" port: "I[0]" } delay_max: 351 delay_min: 0  }
route { driver { cell: "LUT__10815" port: "O" } sink { cell: "TXD_0[6]~FF" port: "I[1]" } delay_max: 172 delay_min: 0  }
route { driver { cell: "LUT__10815" port: "O" } sink { cell: "TXD_0[7]~FF" port: "I[1]" } delay_max: 327 delay_min: 0  }
route { driver { cell: "LUT__10815" port: "O" } sink { cell: "TXD_0[0]~FF" port: "I[1]" } delay_max: 300 delay_min: 0  }
route { driver { cell: "LUT__10815" port: "O" } sink { cell: "TXD_0[1]~FF" port: "I[0]" } delay_max: 345 delay_min: 0  }
route { driver { cell: "LUT__10815" port: "O" } sink { cell: "TXD_0[2]~FF" port: "I[1]" } delay_max: 237 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_tx_start[0]~FF" port: "O_seq" } sink { cell: "udp_gmii_tx/r_tx_start[1]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "LUT__10810" port: "O" } sink { cell: "la0_probe1[0]~FF" port: "I[0]" } delay_max: 127 delay_min: 0  }
route { driver { cell: "LUT__10808" port: "O" } sink { cell: "la0_probe1[0]~FF" port: "I[1]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[0]" } sink { cell: "TXD_0[4]~FF" port: "I[0]" } delay_max: 222 delay_min: 0  }
route { driver { cell: "TXD_0[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "I[1]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "TXD_0[4]~FF" port: "O_seq" } sink { cell: "TXD_0[4]" port: "out" } delay_max: 2027 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_pcnt[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_tx/r_pcnt[1]~FF" port: "I[1]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_pcnt[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_tx/r_pcnt[2]~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_pcnt[1]~FF" port: "O_seq" } sink { cell: "LUT__10804" port: "I[3]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_pcnt[1]~FF" port: "O_seq" } sink { cell: "LUT__10809" port: "I[0]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_pcnt[1]~FF" port: "O_seq" } sink { cell: "LUT__10821" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_pcnt[2]~FF" port: "O_seq" } sink { cell: "udp_gmii_tx/r_pcnt[2]~FF" port: "I[2]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_pcnt[2]~FF" port: "O_seq" } sink { cell: "LUT__10804" port: "I[2]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_pcnt[2]~FF" port: "O_seq" } sink { cell: "LUT__10809" port: "I[1]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_pcnt[2]~FF" port: "O_seq" } sink { cell: "LUT__10821" port: "I[2]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "LUT__10821" port: "O" } sink { cell: "udp_gmii_tx/r_pcnt[3]~FF" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_pcnt[3]~FF" port: "O_seq" } sink { cell: "LUT__10804" port: "I[1]" } delay_max: 257 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_pcnt[3]~FF" port: "O_seq" } sink { cell: "LUT__10809" port: "I[3]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_pcnt[3]~FF" port: "O_seq" } sink { cell: "LUT__10821" port: "I[3]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_bcnt[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_tx/r_bcnt[1]~FF" port: "I[1]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_bcnt[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_tx/r_bcnt[2]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_bcnt[1]~FF" port: "O_seq" } sink { cell: "LUT__10801" port: "I[1]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_bcnt[1]~FF" port: "O_seq" } sink { cell: "LUT__10825" port: "I[1]" } delay_max: 304 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_bcnt[2]~FF" port: "O_seq" } sink { cell: "udp_gmii_tx/r_bcnt[2]~FF" port: "I[2]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_bcnt[2]~FF" port: "O_seq" } sink { cell: "LUT__10801" port: "I[2]" } delay_max: 263 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_bcnt[2]~FF" port: "O_seq" } sink { cell: "LUT__10825" port: "I[2]" } delay_max: 300 delay_min: 0  }
route { driver { cell: "LUT__10825" port: "O" } sink { cell: "udp_gmii_tx/r_bcnt[3]~FF" port: "I[0]" } delay_max: 154 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_bcnt[3]~FF" port: "O_seq" } sink { cell: "LUT__10801" port: "I[3]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_bcnt[3]~FF" port: "O_seq" } sink { cell: "LUT__10825" port: "I[3]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "LUT__10801" port: "O" } sink { cell: "udp_gmii_tx/r_bcnt[4]~FF" port: "I[0]" } delay_max: 179 delay_min: 0  }
route { driver { cell: "LUT__10801" port: "O" } sink { cell: "udp_gmii_tx/r_bcnt[5]~FF" port: "I[0]" } delay_max: 192 delay_min: 0  }
route { driver { cell: "LUT__10801" port: "O" } sink { cell: "LUT__10802" port: "I[3]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_bcnt[4]~FF" port: "O_seq" } sink { cell: "udp_gmii_tx/r_bcnt[4]~FF" port: "I[1]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_bcnt[4]~FF" port: "O_seq" } sink { cell: "udp_gmii_tx/r_bcnt[5]~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_bcnt[4]~FF" port: "O_seq" } sink { cell: "LUT__10802" port: "I[1]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_bcnt[5]~FF" port: "O_seq" } sink { cell: "udp_gmii_tx/r_bcnt[5]~FF" port: "I[2]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_bcnt[5]~FF" port: "O_seq" } sink { cell: "LUT__10802" port: "I[2]" } delay_max: 263 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_bcnt[6]~FF" port: "O_seq" } sink { cell: "udp_gmii_tx/r_bcnt[6]~FF" port: "I[1]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_bcnt[6]~FF" port: "O_seq" } sink { cell: "LUT__10802" port: "I[0]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_tx_start[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_tx/r_tx_start[2]~FF" port: "I[1]" } delay_max: 493 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_tx_start[1]~FF" port: "O_seq" } sink { cell: "udp_gmii_tx/r_tx_start[3]~FF" port: "I[1]" } delay_max: 400 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_tx_start[2]~FF" port: "O_seq" } sink { cell: "udp_gmii_tx/r_tx_start[3]~FF" port: "I[0]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "udp_gmii_tx/r_tx_start[3]~FF" port: "O_seq" } sink { cell: "LUT__10810" port: "I[0]" } delay_max: 217 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[1]" } sink { cell: "TXD_0[5]~FF" port: "I[1]" } delay_max: 332 delay_min: 0  }
route { driver { cell: "TXD_0[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]~FF" port: "I[1]" } delay_max: 215 delay_min: 0  }
route { driver { cell: "TXD_0[5]~FF" port: "O_seq" } sink { cell: "TXD_0[5]" port: "out" } delay_max: 2027 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[2]" } sink { cell: "TXD_0[6]~FF" port: "I[0]" } delay_max: 289 delay_min: 0  }
route { driver { cell: "TXD_0[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[2]~FF" port: "I[1]" } delay_max: 175 delay_min: 0  }
route { driver { cell: "TXD_0[6]~FF" port: "O_seq" } sink { cell: "TXD_0[6]" port: "out" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[3]" } sink { cell: "TXD_0[7]~FF" port: "I[0]" } delay_max: 299 delay_min: 0  }
route { driver { cell: "TXD_0[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[3]~FF" port: "I[1]" } delay_max: 327 delay_min: 0  }
route { driver { cell: "TXD_0[7]~FF" port: "O_seq" } sink { cell: "TXD_0[7]" port: "out" } delay_max: 1600 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[5]" } sink { cell: "TXD_0[0]~FF" port: "I[0]" } delay_max: 238 delay_min: 0  }
route { driver { cell: "TXD_0[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[4]~FF" port: "I[1]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "TXD_0[0]~FF" port: "O_seq" } sink { cell: "TXD_0[0]" port: "out" } delay_max: 1916 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[6]" } sink { cell: "TXD_0[1]~FF" port: "I[1]" } delay_max: 222 delay_min: 0  }
route { driver { cell: "TXD_0[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[5]~FF" port: "I[1]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "TXD_0[1]~FF" port: "O_seq" } sink { cell: "TXD_0[1]" port: "out" } delay_max: 1973 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[7]" } sink { cell: "TXD_0[2]~FF" port: "I[0]" } delay_max: 222 delay_min: 0  }
route { driver { cell: "TXD_0[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[6]~FF" port: "I[1]" } delay_max: 229 delay_min: 0  }
route { driver { cell: "TXD_0[2]~FF" port: "O_seq" } sink { cell: "TXD_0[2]" port: "out" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[8]" } sink { cell: "TXD_0[3]~FF" port: "I[0]" } delay_max: 383 delay_min: 0  }
route { driver { cell: "TXD_0[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[7]~FF" port: "I[1]" } delay_max: 222 delay_min: 0  }
route { driver { cell: "TXD_0[3]~FF" port: "O_seq" } sink { cell: "TXD_0[3]" port: "out" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "r_tclk_0[1]~FF" port: "O_seq" } sink { cell: "r_tclk_0[1]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_tclk_0[1]~FF" port: "cout" } sink { cell: "r_tclk_0[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_tclk_0[2]~FF" port: "O_seq" } sink { cell: "r_tclk_0[2]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_tclk_0[2]~FF" port: "cout" } sink { cell: "r_tclk_0[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_tclk_0[3]~FF" port: "O_seq" } sink { cell: "r_tclk_0[3]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_tclk_0[3]~FF" port: "cout" } sink { cell: "r_tclk_0[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_tclk_0[4]~FF" port: "O_seq" } sink { cell: "r_tclk_0[4]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_tclk_0[4]~FF" port: "cout" } sink { cell: "r_tclk_0[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_tclk_0[5]~FF" port: "O_seq" } sink { cell: "r_tclk_0[5]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_tclk_0[5]~FF" port: "cout" } sink { cell: "r_tclk_0[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_tclk_0[6]~FF" port: "O_seq" } sink { cell: "r_tclk_0[6]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_tclk_0[6]~FF" port: "cout" } sink { cell: "r_tclk_0[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_tclk_0[7]~FF" port: "O_seq" } sink { cell: "r_tclk_0[7]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_tclk_0[7]~FF" port: "cout" } sink { cell: "r_tclk_0[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_tclk_0[8]~FF" port: "O_seq" } sink { cell: "r_tclk_0[8]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_tclk_0[8]~FF" port: "cout" } sink { cell: "r_tclk_0[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_tclk_0[9]~FF" port: "O_seq" } sink { cell: "r_tclk_0[9]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_tclk_0[9]~FF" port: "cout" } sink { cell: "r_tclk_0[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_tclk_0[10]~FF" port: "O_seq" } sink { cell: "r_tclk_0[10]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_tclk_0[10]~FF" port: "cout" } sink { cell: "r_tclk_0[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_tclk_0[11]~FF" port: "O_seq" } sink { cell: "r_tclk_0[11]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_tclk_0[11]~FF" port: "cout" } sink { cell: "r_tclk_0[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_tclk_0[12]~FF" port: "O_seq" } sink { cell: "r_tclk_0[12]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_tclk_0[12]~FF" port: "cout" } sink { cell: "r_tclk_0[13]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_tclk_0[13]~FF" port: "O_seq" } sink { cell: "r_tclk_0[13]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_tclk_0[13]~FF" port: "cout" } sink { cell: "r_tclk_0[14]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_tclk_0[14]~FF" port: "O_seq" } sink { cell: "r_tclk_0[14]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_tclk_0[14]~FF" port: "cout" } sink { cell: "r_tclk_0[15]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_tclk_0[15]~FF" port: "O_seq" } sink { cell: "r_tclk_0[15]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_tclk_0[15]~FF" port: "cout" } sink { cell: "r_tclk_0[16]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_tclk_0[16]~FF" port: "O_seq" } sink { cell: "r_tclk_0[16]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_tclk_0[16]~FF" port: "cout" } sink { cell: "r_tclk_0[17]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_tclk_0[17]~FF" port: "O_seq" } sink { cell: "r_tclk_0[17]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_tclk_0[17]~FF" port: "cout" } sink { cell: "r_tclk_0[18]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_tclk_0[18]~FF" port: "O_seq" } sink { cell: "r_tclk_0[18]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_tclk_0[18]~FF" port: "cout" } sink { cell: "r_tclk_0[19]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_tclk_0[19]~FF" port: "O_seq" } sink { cell: "r_tclk_0[19]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_tclk_0[19]~FF" port: "cout" } sink { cell: "r_tclk_0[20]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_tclk_0[20]~FF" port: "O_seq" } sink { cell: "r_tclk_0[20]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_tclk_0[20]~FF" port: "cout" } sink { cell: "r_tclk_0[21]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_tclk_0[21]~FF" port: "O_seq" } sink { cell: "r_tclk_0[21]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_tclk_0[21]~FF" port: "cout" } sink { cell: "r_tclk_0[22]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_tclk_0[22]~FF" port: "O_seq" } sink { cell: "r_tclk_0[22]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_tclk_0[22]~FF" port: "cout" } sink { cell: "r_tclk_0[23]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_tclk_0[23]~FF" port: "O_seq" } sink { cell: "r_tclk_0[23]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_tclk_0[23]~FF" port: "cout" } sink { cell: "r_tclk_0[24]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_tclk_0[24]~FF" port: "O_seq" } sink { cell: "r_tclk_0[24]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_tclk_0[24]~FF" port: "cout" } sink { cell: "r_tclk_0[25]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_tclk_0[25]~FF" port: "O_seq" } sink { cell: "r_tclk_0[25]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_tclk_0[25]~FF" port: "cout" } sink { cell: "r_tclk_0[26]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "r_tclk_0[26]~FF" port: "O_seq" } sink { cell: "r_tclk_0[26]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "r_tclk_0[26]~FF" port: "cout" } sink { cell: "LED[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LED[2]~FF" port: "O_seq" } sink { cell: "LED[2]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "LED[2]~FF" port: "O_seq" } sink { cell: "LED[2]" port: "outpad" } delay_max: 548 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_run_trig~FF" port: "I[0]" } delay_max: 431 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "I[0]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "I[0]" } delay_max: 507 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "RE" } delay_max: 551 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_resetn~FF" port: "RE" } delay_max: 551 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3593" port: "I[1]" } delay_max: 505 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_run_trig~FF" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "I[1]" } delay_max: 200 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[104]~FF" port: "I[1]" } delay_max: 330 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[168]~FF" port: "I[1]" } delay_max: 159 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[232]~FF" port: "I[1]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[11]~FF" port: "I[1]" } delay_max: 211 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "I[1]" } delay_max: 349 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_run_trig~FF" port: "RE" } delay_max: 1184 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "RE" } delay_max: 977 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "RE" } delay_max: 1184 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "RE" } delay_max: 1184 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "RE" } delay_max: 968 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "RE" } delay_max: 968 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "RE" } delay_max: 1051 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "RE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "RE" } delay_max: 903 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "RE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/opcode[0]~FF" port: "RE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "RE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[0]~FF" port: "RE" } delay_max: 997 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "RE" } delay_max: 968 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/module_state[0]~FF" port: "RE" } delay_max: 812 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 940 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 940 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 940 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1045 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 940 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1045 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 940 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 903 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 940 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 940 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 903 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 940 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 903 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 940 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 940 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/genblk2.la_capture_mask[0]~FF" port: "RE" } delay_max: 903 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "RE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "RE" } delay_max: 1056 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "RE" } delay_max: 968 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "RE" } delay_max: 968 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "RE" } delay_max: 968 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "RE" } delay_max: 968 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "RE" } delay_max: 1143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "RE" } delay_max: 1143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "RE" } delay_max: 1144 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "RE" } delay_max: 1143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "RE" } delay_max: 903 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "RE" } delay_max: 903 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "RE" } delay_max: 903 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "RE" } delay_max: 1101 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "RE" } delay_max: 1144 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "RE" } delay_max: 1143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "RE" } delay_max: 1143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "RE" } delay_max: 1143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "RE" } delay_max: 1143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "RE" } delay_max: 1101 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "RE" } delay_max: 1101 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "RE" } delay_max: 1143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "RE" } delay_max: 1144 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "RE" } delay_max: 1184 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "RE" } delay_max: 1184 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "RE" } delay_max: 1184 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "RE" } delay_max: 1056 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "RE" } delay_max: 1030 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "RE" } delay_max: 1056 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "RE" } delay_max: 977 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "RE" } delay_max: 997 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "RE" } delay_max: 979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "RE" } delay_max: 979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "RE" } delay_max: 1051 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "RE" } delay_max: 1035 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "RE" } delay_max: 1028 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "RE" } delay_max: 977 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "RE" } delay_max: 997 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "RE" } delay_max: 1051 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "RE" } delay_max: 1028 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "RE" } delay_max: 1056 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "RE" } delay_max: 1056 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "RE" } delay_max: 1056 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "RE" } delay_max: 1056 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "RE" } delay_max: 1056 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "RE" } delay_max: 1184 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "RE" } delay_max: 979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "RE" } delay_max: 905 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "RE" } delay_max: 905 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "RE" } delay_max: 905 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "RE" } delay_max: 979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "RE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "RE" } delay_max: 979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "RE" } delay_max: 905 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "RE" } delay_max: 979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "RE" } delay_max: 905 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "RE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "RE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "RE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "RE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[64]~FF" port: "RE" } delay_max: 968 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[65]~FF" port: "RE" } delay_max: 903 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[66]~FF" port: "RE" } delay_max: 968 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[67]~FF" port: "RE" } delay_max: 1101 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[68]~FF" port: "RE" } delay_max: 1144 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[69]~FF" port: "RE" } delay_max: 1144 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[70]~FF" port: "RE" } delay_max: 1143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[71]~FF" port: "RE" } delay_max: 903 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[72]~FF" port: "RE" } delay_max: 1184 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[73]~FF" port: "RE" } delay_max: 968 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[74]~FF" port: "RE" } delay_max: 1143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[75]~FF" port: "RE" } delay_max: 1101 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[76]~FF" port: "RE" } delay_max: 1143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[77]~FF" port: "RE" } delay_max: 1143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[78]~FF" port: "RE" } delay_max: 1143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[79]~FF" port: "RE" } delay_max: 1144 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[80]~FF" port: "RE" } delay_max: 1101 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[81]~FF" port: "RE" } delay_max: 1101 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[82]~FF" port: "RE" } delay_max: 1101 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[83]~FF" port: "RE" } delay_max: 1144 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[84]~FF" port: "RE" } delay_max: 1144 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[85]~FF" port: "RE" } delay_max: 1144 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[86]~FF" port: "RE" } delay_max: 1184 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[87]~FF" port: "RE" } delay_max: 1056 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[88]~FF" port: "RE" } delay_max: 1030 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[89]~FF" port: "RE" } delay_max: 1184 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[90]~FF" port: "RE" } delay_max: 1051 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[91]~FF" port: "RE" } delay_max: 979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[92]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[93]~FF" port: "RE" } delay_max: 979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[94]~FF" port: "RE" } delay_max: 1051 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[95]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[96]~FF" port: "RE" } delay_max: 1035 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[97]~FF" port: "RE" } delay_max: 977 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[98]~FF" port: "RE" } delay_max: 1028 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[99]~FF" port: "RE" } delay_max: 997 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[100]~FF" port: "RE" } delay_max: 997 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[101]~FF" port: "RE" } delay_max: 977 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[102]~FF" port: "RE" } delay_max: 1184 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[103]~FF" port: "RE" } delay_max: 977 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[104]~FF" port: "RE" } delay_max: 1056 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[105]~FF" port: "RE" } delay_max: 1056 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[106]~FF" port: "RE" } delay_max: 1056 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[107]~FF" port: "RE" } delay_max: 1184 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[108]~FF" port: "RE" } delay_max: 979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[109]~FF" port: "RE" } delay_max: 905 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[110]~FF" port: "RE" } delay_max: 997 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[111]~FF" port: "RE" } delay_max: 979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[112]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[113]~FF" port: "RE" } delay_max: 979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[114]~FF" port: "RE" } delay_max: 905 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[115]~FF" port: "RE" } delay_max: 905 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[116]~FF" port: "RE" } delay_max: 979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[117]~FF" port: "RE" } delay_max: 979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[118]~FF" port: "RE" } delay_max: 905 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[119]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[120]~FF" port: "RE" } delay_max: 979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[121]~FF" port: "RE" } delay_max: 1051 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[122]~FF" port: "RE" } delay_max: 979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[123]~FF" port: "RE" } delay_max: 905 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[124]~FF" port: "RE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[125]~FF" port: "RE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[126]~FF" port: "RE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[127]~FF" port: "RE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[128]~FF" port: "RE" } delay_max: 968 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[129]~FF" port: "RE" } delay_max: 903 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[130]~FF" port: "RE" } delay_max: 968 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[131]~FF" port: "RE" } delay_max: 1144 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[132]~FF" port: "RE" } delay_max: 1143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[133]~FF" port: "RE" } delay_max: 903 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[134]~FF" port: "RE" } delay_max: 1143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[135]~FF" port: "RE" } delay_max: 903 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[136]~FF" port: "RE" } delay_max: 903 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[137]~FF" port: "RE" } delay_max: 968 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[138]~FF" port: "RE" } delay_max: 1144 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[139]~FF" port: "RE" } delay_max: 1144 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[140]~FF" port: "RE" } delay_max: 1143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[141]~FF" port: "RE" } delay_max: 1143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[142]~FF" port: "RE" } delay_max: 1143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[143]~FF" port: "RE" } delay_max: 1144 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[144]~FF" port: "RE" } delay_max: 1101 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[145]~FF" port: "RE" } delay_max: 1144 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[146]~FF" port: "RE" } delay_max: 1101 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[147]~FF" port: "RE" } delay_max: 1144 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[148]~FF" port: "RE" } delay_max: 1184 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[149]~FF" port: "RE" } delay_max: 1144 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[150]~FF" port: "RE" } delay_max: 1056 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[151]~FF" port: "RE" } delay_max: 1056 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[152]~FF" port: "RE" } delay_max: 1030 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[153]~FF" port: "RE" } delay_max: 1184 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[154]~FF" port: "RE" } delay_max: 1028 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[155]~FF" port: "RE" } delay_max: 979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[156]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[157]~FF" port: "RE" } delay_max: 979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[158]~FF" port: "RE" } delay_max: 979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[159]~FF" port: "RE" } delay_max: 979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[160]~FF" port: "RE" } delay_max: 1028 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[161]~FF" port: "RE" } delay_max: 977 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[162]~FF" port: "RE" } delay_max: 977 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[163]~FF" port: "RE" } delay_max: 997 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[164]~FF" port: "RE" } delay_max: 997 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[165]~FF" port: "RE" } delay_max: 977 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[166]~FF" port: "RE" } delay_max: 1184 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[167]~FF" port: "RE" } delay_max: 977 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[168]~FF" port: "RE" } delay_max: 1184 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[169]~FF" port: "RE" } delay_max: 1184 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[170]~FF" port: "RE" } delay_max: 1184 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[171]~FF" port: "RE" } delay_max: 1184 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[172]~FF" port: "RE" } delay_max: 979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[173]~FF" port: "RE" } delay_max: 979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[174]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[175]~FF" port: "RE" } delay_max: 905 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[176]~FF" port: "RE" } delay_max: 905 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[177]~FF" port: "RE" } delay_max: 979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[178]~FF" port: "RE" } delay_max: 979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[179]~FF" port: "RE" } delay_max: 905 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[180]~FF" port: "RE" } delay_max: 905 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[181]~FF" port: "RE" } delay_max: 997 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[182]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[183]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[184]~FF" port: "RE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[185]~FF" port: "RE" } delay_max: 997 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[186]~FF" port: "RE" } delay_max: 905 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[187]~FF" port: "RE" } delay_max: 905 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[188]~FF" port: "RE" } delay_max: 776 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[189]~FF" port: "RE" } delay_max: 968 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[190]~FF" port: "RE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[191]~FF" port: "RE" } delay_max: 776 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[192]~FF" port: "RE" } delay_max: 968 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[193]~FF" port: "RE" } delay_max: 903 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[194]~FF" port: "RE" } delay_max: 968 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[195]~FF" port: "RE" } delay_max: 1143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[196]~FF" port: "RE" } delay_max: 1144 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[197]~FF" port: "RE" } delay_max: 1144 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[198]~FF" port: "RE" } delay_max: 1143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[199]~FF" port: "RE" } delay_max: 903 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[200]~FF" port: "RE" } delay_max: 968 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[201]~FF" port: "RE" } delay_max: 968 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[202]~FF" port: "RE" } delay_max: 1144 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[203]~FF" port: "RE" } delay_max: 1143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[204]~FF" port: "RE" } delay_max: 1143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[205]~FF" port: "RE" } delay_max: 1143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[206]~FF" port: "RE" } delay_max: 1143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[207]~FF" port: "RE" } delay_max: 1144 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[208]~FF" port: "RE" } delay_max: 1143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[209]~FF" port: "RE" } delay_max: 1101 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[210]~FF" port: "RE" } delay_max: 1144 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[211]~FF" port: "RE" } delay_max: 1144 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[212]~FF" port: "RE" } delay_max: 1184 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[213]~FF" port: "RE" } delay_max: 1184 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[214]~FF" port: "RE" } delay_max: 1184 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[215]~FF" port: "RE" } delay_max: 1030 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[216]~FF" port: "RE" } delay_max: 1030 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[217]~FF" port: "RE" } delay_max: 1184 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[218]~FF" port: "RE" } delay_max: 1028 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[219]~FF" port: "RE" } delay_max: 979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[220]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[221]~FF" port: "RE" } delay_max: 979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[222]~FF" port: "RE" } delay_max: 997 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[223]~FF" port: "RE" } delay_max: 979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[224]~FF" port: "RE" } delay_max: 1035 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[225]~FF" port: "RE" } delay_max: 977 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[226]~FF" port: "RE" } delay_max: 1028 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[227]~FF" port: "RE" } delay_max: 997 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[228]~FF" port: "RE" } delay_max: 997 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[229]~FF" port: "RE" } delay_max: 977 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[230]~FF" port: "RE" } delay_max: 1056 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[231]~FF" port: "RE" } delay_max: 1056 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[232]~FF" port: "RE" } delay_max: 1184 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[233]~FF" port: "RE" } delay_max: 1056 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[234]~FF" port: "RE" } delay_max: 1056 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[235]~FF" port: "RE" } delay_max: 1184 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[236]~FF" port: "RE" } delay_max: 979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[237]~FF" port: "RE" } delay_max: 905 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[238]~FF" port: "RE" } delay_max: 979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[239]~FF" port: "RE" } delay_max: 979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[240]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[241]~FF" port: "RE" } delay_max: 905 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[242]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[243]~FF" port: "RE" } delay_max: 979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[244]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[245]~FF" port: "RE" } delay_max: 997 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[246]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[247]~FF" port: "RE" } delay_max: 979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[248]~FF" port: "RE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[249]~FF" port: "RE" } delay_max: 905 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[250]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[251]~FF" port: "RE" } delay_max: 905 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[252]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[253]~FF" port: "RE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[254]~FF" port: "RE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[255]~FF" port: "RE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "RE" } delay_max: 997 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "RE" } delay_max: 997 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "RE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "RE" } delay_max: 776 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "RE" } delay_max: 776 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "RE" } delay_max: 776 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "RE" } delay_max: 776 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "RE" } delay_max: 776 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "RE" } delay_max: 1051 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "RE" } delay_max: 776 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "RE" } delay_max: 776 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "RE" } delay_max: 776 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "RE" } delay_max: 1051 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "RE" } delay_max: 1051 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "RE" } delay_max: 997 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "RE" } delay_max: 997 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "RE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "RE" } delay_max: 776 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "RE" } delay_max: 776 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "RE" } delay_max: 776 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "RE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "RE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "RE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "RE" } delay_max: 812 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "RE" } delay_max: 812 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "RE" } delay_max: 831 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "RE" } delay_max: 831 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "RE" } delay_max: 831 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "RE" } delay_max: 831 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "RE" } delay_max: 831 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "RE" } delay_max: 831 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "RE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "RE" } delay_max: 831 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "RE" } delay_max: 812 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "RE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "RE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "RE" } delay_max: 850 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "RE" } delay_max: 903 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "RE" } delay_max: 776 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "RE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "RE" } delay_max: 968 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "RE" } delay_max: 968 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "RE" } delay_max: 850 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "RE" } delay_max: 968 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[25]~FF" port: "RE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[26]~FF" port: "RE" } delay_max: 850 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[27]~FF" port: "RE" } delay_max: 903 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[28]~FF" port: "RE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[29]~FF" port: "RE" } delay_max: 968 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[30]~FF" port: "RE" } delay_max: 968 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/opcode[1]~FF" port: "RE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/opcode[2]~FF" port: "RE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/opcode[3]~FF" port: "RE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "RE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "RE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "RE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "RE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "RE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "RE" } delay_max: 1051 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[2]~FF" port: "RE" } delay_max: 1051 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[3]~FF" port: "RE" } delay_max: 1028 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "RE" } delay_max: 1028 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[5]~FF" port: "RE" } delay_max: 977 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[6]~FF" port: "RE" } delay_max: 1051 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "RE" } delay_max: 1028 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "RE" } delay_max: 977 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[9]~FF" port: "RE" } delay_max: 1056 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[10]~FF" port: "RE" } delay_max: 1030 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[11]~FF" port: "RE" } delay_max: 1056 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[12]~FF" port: "RE" } delay_max: 1056 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[13]~FF" port: "RE" } delay_max: 1051 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[14]~FF" port: "RE" } delay_max: 997 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[15]~FF" port: "RE" } delay_max: 997 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "RE" } delay_max: 903 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "RE" } delay_max: 903 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "RE" } delay_max: 1101 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "RE" } delay_max: 1144 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "RE" } delay_max: 1144 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "RE" } delay_max: 1144 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "RE" } delay_max: 1144 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "RE" } delay_max: 1144 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "RE" } delay_max: 1143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "RE" } delay_max: 1143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "RE" } delay_max: 1143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "RE" } delay_max: 1143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "RE" } delay_max: 1184 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "RE" } delay_max: 1184 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "RE" } delay_max: 1144 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "RE" } delay_max: 1101 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "RE" } delay_max: 1101 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "RE" } delay_max: 1143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "RE" } delay_max: 1144 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "RE" } delay_max: 1184 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "RE" } delay_max: 1056 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "RE" } delay_max: 1056 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "RE" } delay_max: 1030 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "RE" } delay_max: 1030 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "RE" } delay_max: 1056 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "RE" } delay_max: 977 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "RE" } delay_max: 1051 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "RE" } delay_max: 997 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "RE" } delay_max: 997 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "RE" } delay_max: 977 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "RE" } delay_max: 1030 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "RE" } delay_max: 1184 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "RE" } delay_max: 1184 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "RE" } delay_max: 1030 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "RE" } delay_max: 977 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "RE" } delay_max: 1056 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "RE" } delay_max: 1184 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "RE" } delay_max: 1184 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "RE" } delay_max: 1184 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "RE" } delay_max: 1184 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "RE" } delay_max: 997 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "RE" } delay_max: 979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "RE" } delay_max: 979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "RE" } delay_max: 979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "RE" } delay_max: 979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "RE" } delay_max: 979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "RE" } delay_max: 979 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "RE" } delay_max: 997 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "RE" } delay_max: 776 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "RE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "RE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/module_state[1]~FF" port: "RE" } delay_max: 812 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/module_state[2]~FF" port: "RE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/module_state[3]~FF" port: "RE" } delay_max: 812 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "RE" } delay_max: 831 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "RE" } delay_max: 831 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "RE" } delay_max: 831 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "RE" } delay_max: 812 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "RE" } delay_max: 812 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "RE" } delay_max: 831 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "RE" } delay_max: 831 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "RE" } delay_max: 831 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "RE" } delay_max: 812 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "RE" } delay_max: 763 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "RE" } delay_max: 812 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "RE" } delay_max: 776 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "RE" } delay_max: 831 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "RE" } delay_max: 831 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "RE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "RE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "RE" } delay_max: 776 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "RE" } delay_max: 812 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "RE" } delay_max: 812 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "RE" } delay_max: 812 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "RE" } delay_max: 812 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "RE" } delay_max: 812 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "RE" } delay_max: 812 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "RE" } delay_max: 831 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "RE" } delay_max: 831 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "RE" } delay_max: 812 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "RE" } delay_max: 812 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "RE" } delay_max: 812 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "RE" } delay_max: 831 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "RE" } delay_max: 831 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "RE" } delay_max: 812 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "RE" } delay_max: 812 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 940 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 940 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 940 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "RE" } delay_max: 940 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "RE" } delay_max: 1045 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "RE" } delay_max: 1045 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "RE" } delay_max: 1045 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "RE" } delay_max: 1045 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 940 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 940 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "RE" } delay_max: 1143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "RE" } delay_max: 1101 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "RE" } delay_max: 1045 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "RE" } delay_max: 1045 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "RE" } delay_max: 1045 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 940 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 940 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 940 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 940 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[3]~FF" port: "RE" } delay_max: 940 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[4]~FF" port: "RE" } delay_max: 1045 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[5]~FF" port: "RE" } delay_max: 1045 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[6]~FF" port: "RE" } delay_max: 1045 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[7]~FF" port: "RE" } delay_max: 1045 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 940 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 940 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[3]~FF" port: "RE" } delay_max: 940 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[4]~FF" port: "RE" } delay_max: 1045 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[5]~FF" port: "RE" } delay_max: 940 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[6]~FF" port: "RE" } delay_max: 1045 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[7]~FF" port: "RE" } delay_max: 1045 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 903 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 903 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 940 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 940 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 903 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 903 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 903 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 903 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 940 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 940 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 903 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 903 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 940 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 940 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 940 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 940 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/genblk2.la_capture_mask[1]~FF" port: "RE" } delay_max: 903 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/genblk2.la_capture_mask[2]~FF" port: "RE" } delay_max: 903 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "RE" } delay_max: 903 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "RE" } delay_max: 940 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "RE" } delay_max: 903 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "RE" } delay_max: 903 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/biu_ready~FF" port: "RE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "RE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "RE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "RE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "RE" } delay_max: 903 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "RE" } delay_max: 850 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "RE" } delay_max: 968 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "RE" } delay_max: 968 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "RE" } delay_max: 968 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "RE" } delay_max: 850 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "RE" } delay_max: 968 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" port: "RE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[26]~FF" port: "RE" } delay_max: 850 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[27]~FF" port: "RE" } delay_max: 903 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[28]~FF" port: "RE" } delay_max: 850 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[29]~FF" port: "RE" } delay_max: 968 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[30]~FF" port: "RE" } delay_max: 968 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "RE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "RE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "RE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "RE" } delay_max: 776 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "RE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "RE" } delay_max: 812 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "RE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "RE" } delay_max: 776 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "RE" } delay_max: 776 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "RE" } delay_max: 831 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "RE" } delay_max: 684 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "RE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "RE" } delay_max: 997 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "RE" } delay_max: 977 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "RE" } delay_max: 977 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "RE" } delay_max: 1028 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "RE" } delay_max: 1051 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "RE" } delay_max: 997 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "RE" } delay_max: 1051 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "RE" } delay_max: 1051 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "RE" } delay_max: 997 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "RE" } delay_max: 1051 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "RE" } delay_max: 905 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "RE" } delay_max: 1051 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "RE" } delay_max: 997 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "RE" } delay_max: 977 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "RE" } delay_max: 997 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "RE" } delay_max: 997 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "RE" } delay_max: 812 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "RE" } delay_max: 968 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "RE" } delay_max: 812 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "RE" } delay_max: 812 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "RE" } delay_max: 812 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "RE" } delay_max: 968 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "RE" } delay_max: 1101 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "RE" } delay_max: 1143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "RE" } delay_max: 1143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "RE" } delay_max: 1143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "RE" } delay_max: 1045 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "RE" } delay_max: 903 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "RE" } delay_max: 903 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "RE" } delay_max: 1144 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "RE" } delay_max: 1144 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "RE" } delay_max: 1143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "RE" } delay_max: 1143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "RE" } delay_max: 1143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "RE" } delay_max: 1143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "RE" } delay_max: 1101 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "RE" } delay_max: 1143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "RE" } delay_max: 1143 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "RE" } delay_max: 1144 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "RE" } delay_max: 1144 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "RE" } delay_max: 1144 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "RE" } delay_max: 1184 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "RE" } delay_max: 1056 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "RE" } delay_max: 1056 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "RE" } delay_max: 1056 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "RE" } delay_max: 977 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "RE" } delay_max: 1051 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "RE" } delay_max: 1011 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "RE" } delay_max: 997 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "RE" } delay_max: 1051 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "RE" } delay_max: 1051 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "RE" } delay_max: 1028 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "RE" } delay_max: 977 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "RE" } delay_max: 1028 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "RE" } delay_max: 997 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "RE" } delay_max: 1028 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "RE" } delay_max: 1056 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "RE" } delay_max: 1056 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "RE" } delay_max: 1056 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "RE" } delay_max: 1184 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "RE" } delay_max: 1056 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "RE" } delay_max: 1051 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "RE" } delay_max: 997 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "RE" } delay_max: 997 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "RE" } delay_max: 1051 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "RE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "RE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "RE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "RE" } delay_max: 831 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "RE" } delay_max: 776 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "RE" } delay_max: 831 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "RE" } delay_max: 776 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "RE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "RE" } delay_max: 905 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "RE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "RE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "RE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "RE" } delay_max: 997 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "RE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "RE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "RE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "RE" } delay_max: 968 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "RE" } delay_max: 903 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "RE" } delay_max: 903 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "RE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "RE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "RE" } delay_max: 968 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "RE" } delay_max: 776 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "RE" } delay_max: 812 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "RE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "RE" } delay_max: 903 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "RE" } delay_max: 812 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "RE" } delay_max: 776 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "RE" } delay_max: 776 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "RE" } delay_max: 812 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "RE" } delay_max: 812 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "RE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "RE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "RE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "RE" } delay_max: 812 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "RE" } delay_max: 812 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3593" port: "O" } sink { cell: "edb_top_inst/la0/la_run_trig~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3593" port: "O" } sink { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "CE" } delay_max: 310 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3593" port: "O" } sink { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "CE" } delay_max: 275 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_run_trig~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1~FF" port: "I[1]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_run_trig~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3918" port: "I[2]" } delay_max: 213 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_run_trig~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/opcode[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/word_count[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/module_state[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/genblk2.la_capture_mask[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[64]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[65]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[66]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[67]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[68]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[69]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[70]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[71]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[72]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[73]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[74]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[75]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[76]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[77]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[78]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[79]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[80]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[81]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[82]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[83]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[84]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[85]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[86]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[87]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[88]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[89]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[90]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[91]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[92]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[93]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[94]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[95]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[96]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[97]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[98]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[99]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[100]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[101]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[102]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[103]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[104]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[105]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[106]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[107]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[108]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[109]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[110]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[111]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[112]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[113]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[114]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[115]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[116]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[117]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[118]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[119]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[120]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[121]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[122]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[123]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[124]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[125]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[126]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[127]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[128]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[129]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[130]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[131]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[132]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[133]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[134]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[135]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[136]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[137]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[138]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[139]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[140]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[141]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[142]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[143]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[144]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[145]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[146]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[147]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[148]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[149]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[150]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[151]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[152]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[153]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[154]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[155]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[156]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[157]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[158]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[159]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[160]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[161]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[162]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[163]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[164]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[165]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[166]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[167]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[168]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[169]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[170]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[171]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[172]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[173]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[174]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[175]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[176]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[177]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[178]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[179]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[180]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[181]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[182]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[183]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[184]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[185]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[186]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[187]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[188]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[189]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[190]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[191]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[192]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[193]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[194]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[195]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[196]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[197]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[198]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[199]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[200]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[201]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[202]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[203]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[204]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[205]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[206]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[207]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[208]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[209]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[210]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[211]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[212]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[213]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[214]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[215]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[216]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[217]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[218]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[219]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[220]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[221]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[222]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[223]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[224]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[225]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[226]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[227]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[228]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[229]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[230]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[231]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[232]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[233]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[234]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[235]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[236]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[237]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[238]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[239]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[240]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[241]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[242]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[243]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[244]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[245]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[246]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[247]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[248]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[249]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[250]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[251]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[252]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[253]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[254]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[255]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[25]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[26]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[27]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[28]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[29]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[30]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/opcode[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/opcode[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/opcode[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/word_count[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/word_count[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/word_count[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/word_count[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/word_count[9]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/word_count[10]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/word_count[11]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/word_count[12]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/word_count[13]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/word_count[14]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/word_count[15]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/module_state[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/module_state[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/module_state[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/genblk2.la_capture_mask[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/genblk2.la_capture_mask[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/biu_ready~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[26]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[27]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[28]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[29]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[30]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "clk" } delay_max: 2744 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "I[1]" } delay_max: 522 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "I[1]" } delay_max: 364 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[124]~FF" port: "I[1]" } delay_max: 330 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[188]~FF" port: "I[1]" } delay_max: 442 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[252]~FF" port: "I[1]" } delay_max: 410 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "I[1]" } delay_max: 316 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "I[1]" } delay_max: 454 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "I[1]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3554" port: "I[1]" } delay_max: 386 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3592" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "CE" } delay_max: 624 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3592" port: "O" } sink { cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "CE" } delay_max: 360 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3592" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "CE" } delay_max: 639 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3592" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "CE" } delay_max: 480 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3592" port: "O" } sink { cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "CE" } delay_max: 408 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3592" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "CE" } delay_max: 722 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3592" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "CE" } delay_max: 651 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3592" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "CE" } delay_max: 628 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3592" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "CE" } delay_max: 601 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3592" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "CE" } delay_max: 663 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3592" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "CE" } delay_max: 703 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3592" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "CE" } delay_max: 663 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3592" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "CE" } delay_max: 706 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3592" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "CE" } delay_max: 661 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3592" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "CE" } delay_max: 683 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3592" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "CE" } delay_max: 770 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3592" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "CE" } delay_max: 661 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3592" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "CE" } delay_max: 743 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3592" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "CE" } delay_max: 570 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3592" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "CE" } delay_max: 782 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3592" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "CE" } delay_max: 770 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3592" port: "O" } sink { cell: "edb_top_inst/LUT__3593" port: "I[0]" } delay_max: 302 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4019" port: "I[1]" } delay_max: 429 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4276" port: "I[3]" } delay_max: 393 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4278" port: "I[1]" } delay_max: 394 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "I[1]" } delay_max: 207 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[105]~FF" port: "I[1]" } delay_max: 159 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[169]~FF" port: "I[1]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[233]~FF" port: "I[1]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[12]~FF" port: "I[0]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "I[1]" } delay_max: 321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "I[1]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3923" port: "I[2]" } delay_max: 281 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "I[1]" } delay_max: 369 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "I[1]" } delay_max: 456 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[106]~FF" port: "I[1]" } delay_max: 355 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[170]~FF" port: "I[1]" } delay_max: 353 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[234]~FF" port: "I[1]" } delay_max: 472 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[13]~FF" port: "I[0]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "I[1]" } delay_max: 476 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3928" port: "I[2]" } delay_max: 407 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4404" port: "I[0]" } delay_max: 314 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4449" port: "I[0]" } delay_max: 393 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "I[1]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "I[1]" } delay_max: 355 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[126]~FF" port: "I[1]" } delay_max: 347 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[190]~FF" port: "I[1]" } delay_max: 349 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[254]~FF" port: "I[1]" } delay_max: 357 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "I[1]" } delay_max: 448 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "I[1]" } delay_max: 400 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "I[1]" } delay_max: 355 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3556" port: "I[1]" } delay_max: 524 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4028" port: "I[1]" } delay_max: 433 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4281" port: "I[3]" } delay_max: 302 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4283" port: "I[1]" } delay_max: 300 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "I[1]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 422 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 441 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 524 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 387 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 470 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 292 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 412 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 436 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 378 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 364 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 539 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 534 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk2.la_capture_mask[0]~FF" port: "I[1]" } delay_max: 232 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[64]~FF" port: "I[1]" } delay_max: 159 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[128]~FF" port: "I[1]" } delay_max: 169 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[192]~FF" port: "I[1]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "CE" } delay_max: 634 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "CE" } delay_max: 535 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "CE" } delay_max: 535 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "CE" } delay_max: 477 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "CE" } delay_max: 523 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "CE" } delay_max: 486 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "CE" } delay_max: 524 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "CE" } delay_max: 530 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "CE" } delay_max: 503 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "CE" } delay_max: 497 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "CE" } delay_max: 527 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "CE" } delay_max: 624 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "CE" } delay_max: 530 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "CE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "CE" } delay_max: 583 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "CE" } delay_max: 585 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "CE" } delay_max: 583 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "CE" } delay_max: 495 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "CE" } delay_max: 625 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "CE" } delay_max: 700 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "CE" } delay_max: 576 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "CE" } delay_max: 704 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "CE" } delay_max: 695 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "CE" } delay_max: 659 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "CE" } delay_max: 569 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "CE" } delay_max: 683 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "CE" } delay_max: 638 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "CE" } delay_max: 743 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "CE" } delay_max: 693 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "CE" } delay_max: 643 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "CE" } delay_max: 731 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "CE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "CE" } delay_max: 780 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "CE" } delay_max: 676 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "CE" } delay_max: 685 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "CE" } delay_max: 633 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "CE" } delay_max: 748 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "CE" } delay_max: 690 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "CE" } delay_max: 661 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "CE" } delay_max: 628 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "CE" } delay_max: 612 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "CE" } delay_max: 612 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "CE" } delay_max: 641 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "CE" } delay_max: 679 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "CE" } delay_max: 659 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "CE" } delay_max: 720 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "CE" } delay_max: 757 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "CE" } delay_max: 753 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "CE" } delay_max: 717 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "CE" } delay_max: 713 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "CE" } delay_max: 721 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "CE" } delay_max: 637 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "CE" } delay_max: 629 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "CE" } delay_max: 622 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "CE" } delay_max: 675 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "CE" } delay_max: 749 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "CE" } delay_max: 621 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "CE" } delay_max: 629 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "CE" } delay_max: 675 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "CE" } delay_max: 761 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "CE" } delay_max: 619 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "CE" } delay_max: 709 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "CE" } delay_max: 661 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/tu_trigger~FF" port: "I[2]" } delay_max: 316 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3669" port: "I[0]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4275" port: "I[0]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4277" port: "I[1]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3599" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "CE" } delay_max: 479 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3599" port: "O" } sink { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "CE" } delay_max: 414 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3599" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "CE" } delay_max: 520 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3599" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "CE" } delay_max: 522 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3599" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "CE" } delay_max: 462 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3599" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "CE" } delay_max: 504 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3599" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "CE" } delay_max: 408 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3599" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "CE" } delay_max: 527 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3599" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "CE" } delay_max: 455 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3599" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "CE" } delay_max: 538 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3599" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "CE" } delay_max: 431 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3599" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "CE" } delay_max: 472 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3599" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "CE" } delay_max: 452 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3599" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "CE" } delay_max: 438 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3599" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "CE" } delay_max: 432 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3599" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "CE" } delay_max: 479 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3599" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "CE" } delay_max: 475 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3599" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "CE" } delay_max: 474 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3599" port: "O" } sink { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "CE" } delay_max: 508 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3599" port: "O" } sink { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "CE" } delay_max: 408 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3599" port: "O" } sink { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "CE" } delay_max: 409 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3599" port: "O" } sink { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4362" port: "I[0]" } delay_max: 367 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4367" port: "I[0]" } delay_max: 433 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4375" port: "I[0]" } delay_max: 296 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "I[1]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "I[1]" } delay_max: 501 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[123]~FF" port: "I[1]" } delay_max: 527 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[187]~FF" port: "I[1]" } delay_max: 446 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[251]~FF" port: "I[1]" } delay_max: 512 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "I[0]" } delay_max: 494 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "I[1]" } delay_max: 503 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "I[1]" } delay_max: 489 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3555" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4286" port: "I[0]" } delay_max: 450 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4287" port: "I[0]" } delay_max: 495 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4290" port: "I[0]" } delay_max: 545 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4293" port: "I[0]" } delay_max: 504 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4301" port: "I[0]" } delay_max: 536 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4303" port: "I[0]" } delay_max: 444 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4309" port: "I[1]" } delay_max: 548 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4311" port: "I[1]" } delay_max: 380 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4314" port: "I[2]" } delay_max: 512 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4315" port: "I[0]" } delay_max: 414 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4319" port: "I[0]" } delay_max: 545 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4337" port: "I[0]" } delay_max: 467 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4342" port: "I[0]" } delay_max: 436 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4589" port: "I[2]" } delay_max: 289 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4594" port: "I[3]" } delay_max: 338 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4598" port: "I[2]" } delay_max: 393 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4602" port: "I[2]" } delay_max: 317 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4606" port: "I[2]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4611" port: "I[0]" } delay_max: 328 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4614" port: "I[2]" } delay_max: 232 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4618" port: "I[2]" } delay_max: 289 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4623" port: "I[2]" } delay_max: 351 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4630" port: "I[2]" } delay_max: 300 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4637" port: "I[2]" } delay_max: 281 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4642" port: "I[2]" } delay_max: 405 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4646" port: "I[0]" } delay_max: 394 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4648" port: "I[2]" } delay_max: 410 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4652" port: "I[0]" } delay_max: 343 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4654" port: "I[2]" } delay_max: 462 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4659" port: "I[2]" } delay_max: 338 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4664" port: "I[2]" } delay_max: 478 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3588" port: "O" } sink { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "I[0]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3588" port: "O" } sink { cell: "edb_top_inst/LUT__3592" port: "I[0]" } delay_max: 300 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3588" port: "O" } sink { cell: "edb_top_inst/LUT__3597" port: "I[0]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3588" port: "O" } sink { cell: "edb_top_inst/LUT__3599" port: "I[0]" } delay_max: 375 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3588" port: "O" } sink { cell: "edb_top_inst/LUT__3714" port: "I[3]" } delay_max: 255 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3588" port: "O" } sink { cell: "edb_top_inst/LUT__3716" port: "I[2]" } delay_max: 166 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3590" port: "O" } sink { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "I[1]" } delay_max: 217 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3590" port: "O" } sink { cell: "edb_top_inst/LUT__3591" port: "I[2]" } delay_max: 175 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3590" port: "O" } sink { cell: "edb_top_inst/LUT__3700" port: "I[1]" } delay_max: 266 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3590" port: "O" } sink { cell: "edb_top_inst/LUT__3702" port: "I[1]" } delay_max: 234 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3590" port: "O" } sink { cell: "edb_top_inst/LUT__3707" port: "I[1]" } delay_max: 300 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3590" port: "O" } sink { cell: "edb_top_inst/LUT__3709" port: "I[1]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3590" port: "O" } sink { cell: "edb_top_inst/LUT__3714" port: "I[1]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3600" port: "O" } sink { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "I[2]" } delay_max: 215 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3600" port: "O" } sink { cell: "edb_top_inst/LUT__3702" port: "I[2]" } delay_max: 151 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3600" port: "O" } sink { cell: "edb_top_inst/LUT__3703" port: "I[2]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3600" port: "O" } sink { cell: "edb_top_inst/LUT__3709" port: "I[2]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3600" port: "O" } sink { cell: "edb_top_inst/LUT__3710" port: "I[2]" } delay_max: 296 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3600" port: "O" } sink { cell: "edb_top_inst/LUT__3718" port: "I[1]" } delay_max: 272 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3600" port: "O" } sink { cell: "edb_top_inst/LUT__3719" port: "I[1]" } delay_max: 299 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "I[3]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "I[1]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "I[1]" } delay_max: 601 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[127]~FF" port: "I[1]" } delay_max: 595 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[191]~FF" port: "I[1]" } delay_max: 448 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[255]~FF" port: "I[1]" } delay_max: 454 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "I[1]" } delay_max: 334 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "I[1]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "I[1]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3556" port: "I[3]" } delay_max: 505 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3606" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "I[0]" } delay_max: 231 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3606" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "I[0]" } delay_max: 285 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3606" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "I[0]" } delay_max: 291 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3606" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "I[0]" } delay_max: 252 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3606" port: "O" } sink { cell: "edb_top_inst/LUT__3734" port: "I[2]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3606" port: "O" } sink { cell: "edb_top_inst/LUT__3736" port: "I[2]" } delay_max: 300 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3606" port: "O" } sink { cell: "edb_top_inst/LUT__3738" port: "I[2]" } delay_max: 176 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3606" port: "O" } sink { cell: "edb_top_inst/LUT__3740" port: "I[2]" } delay_max: 345 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3606" port: "O" } sink { cell: "edb_top_inst/LUT__3742" port: "I[2]" } delay_max: 316 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3606" port: "O" } sink { cell: "edb_top_inst/LUT__3744" port: "I[2]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3606" port: "O" } sink { cell: "edb_top_inst/LUT__3746" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3606" port: "O" } sink { cell: "edb_top_inst/LUT__3748" port: "I[2]" } delay_max: 331 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3606" port: "O" } sink { cell: "edb_top_inst/LUT__3750" port: "I[2]" } delay_max: 234 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3606" port: "O" } sink { cell: "edb_top_inst/LUT__3752" port: "I[2]" } delay_max: 341 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3606" port: "O" } sink { cell: "edb_top_inst/LUT__3754" port: "I[2]" } delay_max: 247 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3606" port: "O" } sink { cell: "edb_top_inst/LUT__3756" port: "I[2]" } delay_max: 396 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3606" port: "O" } sink { cell: "edb_top_inst/LUT__3758" port: "I[2]" } delay_max: 399 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3606" port: "O" } sink { cell: "edb_top_inst/LUT__3760" port: "I[2]" } delay_max: 341 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3606" port: "O" } sink { cell: "edb_top_inst/LUT__3762" port: "I[2]" } delay_max: 317 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3606" port: "O" } sink { cell: "edb_top_inst/LUT__3764" port: "I[2]" } delay_max: 422 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i1" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "I[1]" } delay_max: 217 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "I[2]" } delay_max: 630 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "I[1]" } delay_max: 365 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[109]~FF" port: "I[1]" } delay_max: 493 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[173]~FF" port: "I[1]" } delay_max: 393 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[237]~FF" port: "I[1]" } delay_max: 501 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "I[1]" } delay_max: 377 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "I[1]" } delay_max: 371 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "I[1]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "I[3]" } delay_max: 502 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/word_count[0]~FF" port: "I[2]" } delay_max: 836 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "I[3]" } delay_max: 443 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "I[3]" } delay_max: 482 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "I[3]" } delay_max: 513 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "I[2]" } delay_max: 534 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "I[2]" } delay_max: 466 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "I[2]" } delay_max: 430 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "I[2]" } delay_max: 430 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "I[2]" } delay_max: 440 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "I[2]" } delay_max: 439 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "I[2]" } delay_max: 467 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "I[2]" } delay_max: 515 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "I[2]" } delay_max: 450 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "I[2]" } delay_max: 560 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "I[2]" } delay_max: 562 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "I[2]" } delay_max: 487 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "I[2]" } delay_max: 501 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "I[2]" } delay_max: 574 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "I[2]" } delay_max: 458 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "I[2]" } delay_max: 521 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "I[2]" } delay_max: 462 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "I[2]" } delay_max: 543 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "I[2]" } delay_max: 559 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "I[2]" } delay_max: 554 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[25]~FF" port: "I[2]" } delay_max: 597 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[26]~FF" port: "I[2]" } delay_max: 523 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[27]~FF" port: "I[2]" } delay_max: 573 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[28]~FF" port: "I[2]" } delay_max: 562 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[29]~FF" port: "I[2]" } delay_max: 513 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[30]~FF" port: "I[2]" } delay_max: 502 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "I[3]" } delay_max: 783 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/word_count[2]~FF" port: "I[2]" } delay_max: 736 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/word_count[3]~FF" port: "I[2]" } delay_max: 827 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "I[3]" } delay_max: 778 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/word_count[5]~FF" port: "I[2]" } delay_max: 804 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/word_count[6]~FF" port: "I[2]" } delay_max: 792 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "I[3]" } delay_max: 747 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "I[3]" } delay_max: 635 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/word_count[9]~FF" port: "I[2]" } delay_max: 671 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/word_count[10]~FF" port: "I[3]" } delay_max: 647 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/word_count[11]~FF" port: "I[2]" } delay_max: 685 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/word_count[12]~FF" port: "I[3]" } delay_max: 696 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/word_count[13]~FF" port: "I[3]" } delay_max: 731 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/word_count[14]~FF" port: "I[2]" } delay_max: 616 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/la0/word_count[15]~FF" port: "I[3]" } delay_max: 772 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/LUT__3586" port: "I[2]" } delay_max: 556 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/LUT__3615" port: "I[1]" } delay_max: 539 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/LUT__3658" port: "I[0]" } delay_max: 507 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "edb_top_inst/LUT__3715" port: "I[1]" } delay_max: 567 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3639" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "CE" } delay_max: 366 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3639" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "CE" } delay_max: 318 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3639" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "CE" } delay_max: 437 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3639" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "CE" } delay_max: 526 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3639" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "CE" } delay_max: 448 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3639" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "CE" } delay_max: 409 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3639" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "CE" } delay_max: 535 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3639" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "CE" } delay_max: 486 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3639" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "CE" } delay_max: 487 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3639" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "CE" } delay_max: 487 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3639" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "CE" } delay_max: 453 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3639" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "CE" } delay_max: 549 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3639" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "CE" } delay_max: 485 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3639" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "CE" } delay_max: 582 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3639" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "CE" } delay_max: 487 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3639" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "CE" } delay_max: 533 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3639" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "CE" } delay_max: 462 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3639" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "CE" } delay_max: 502 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3639" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "CE" } delay_max: 572 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3639" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "CE" } delay_max: 537 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3639" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "CE" } delay_max: 414 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3639" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "CE" } delay_max: 578 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3639" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "CE" } delay_max: 619 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3639" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "CE" } delay_max: 498 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3639" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "CE" } delay_max: 583 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3639" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[25]~FF" port: "CE" } delay_max: 509 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3639" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[26]~FF" port: "CE" } delay_max: 550 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3639" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[27]~FF" port: "CE" } delay_max: 510 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3639" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[28]~FF" port: "CE" } delay_max: 505 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3639" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[29]~FF" port: "CE" } delay_max: 594 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3639" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[30]~FF" port: "CE" } delay_max: 639 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3604" port: "I[0]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i1" port: "I[0]" } delay_max: 309 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/opcode[0]~FF" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "O_seq" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "I[1]" } delay_max: 236 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "I[1]" } delay_max: 316 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3560" port: "I[1]" } delay_max: 329 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3585" port: "I[1]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3611" port: "I[0]" } delay_max: 172 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3615" port: "O" } sink { cell: "edb_top_inst/la0/opcode[0]~FF" port: "CE" } delay_max: 478 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3615" port: "O" } sink { cell: "edb_top_inst/la0/opcode[1]~FF" port: "CE" } delay_max: 313 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3615" port: "O" } sink { cell: "edb_top_inst/la0/opcode[2]~FF" port: "CE" } delay_max: 526 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3615" port: "O" } sink { cell: "edb_top_inst/la0/opcode[3]~FF" port: "CE" } delay_max: 366 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3615" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "I[0]" } delay_max: 395 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3615" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "I[0]" } delay_max: 443 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3615" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "I[0]" } delay_max: 431 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3615" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "I[0]" } delay_max: 320 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3615" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "I[0]" } delay_max: 325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3615" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "I[0]" } delay_max: 430 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3615" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "I[0]" } delay_max: 408 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3615" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "I[0]" } delay_max: 446 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3615" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "I[0]" } delay_max: 323 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3615" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "I[0]" } delay_max: 490 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3615" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "I[0]" } delay_max: 353 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3615" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "I[0]" } delay_max: 376 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3615" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "I[0]" } delay_max: 456 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3615" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "I[0]" } delay_max: 456 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3615" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "I[0]" } delay_max: 483 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3615" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "I[0]" } delay_max: 498 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3615" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "I[0]" } delay_max: 377 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3615" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "I[0]" } delay_max: 326 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3615" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "I[0]" } delay_max: 355 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3615" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "I[0]" } delay_max: 316 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3615" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "I[0]" } delay_max: 323 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3615" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "I[0]" } delay_max: 331 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3615" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "I[0]" } delay_max: 323 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3615" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "I[0]" } delay_max: 397 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3615" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "I[0]" } delay_max: 335 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3615" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "I[0]" } delay_max: 272 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3615" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "I[0]" } delay_max: 270 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3615" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "I[0]" } delay_max: 247 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3615" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "I[0]" } delay_max: 277 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3615" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "I[0]" } delay_max: 235 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3615" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "I[0]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3615" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "I[0]" } delay_max: 264 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3615" port: "O" } sink { cell: "edb_top_inst/LUT__3639" port: "I[0]" } delay_max: 176 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3615" port: "O" } sink { cell: "edb_top_inst/LUT__4123" port: "I[2]" } delay_max: 300 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3629" port: "I[3]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3630" port: "I[0]" } delay_max: 270 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3632" port: "I[0]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3634" port: "I[3]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4705" port: "I[0]" } delay_max: 279 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3614" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "I[0]" } delay_max: 164 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3614" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "I[0]" } delay_max: 217 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3614" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "I[0]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3614" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "I[0]" } delay_max: 334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3614" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "I[0]" } delay_max: 253 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3614" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "I[0]" } delay_max: 287 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3614" port: "O" } sink { cell: "edb_top_inst/LUT__3615" port: "I[0]" } delay_max: 209 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3614" port: "O" } sink { cell: "edb_top_inst/LUT__3647" port: "I[0]" } delay_max: 149 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3614" port: "O" } sink { cell: "edb_top_inst/LUT__3656" port: "I[0]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3614" port: "O" } sink { cell: "edb_top_inst/LUT__3693" port: "I[2]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3612" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3612" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "I[1]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3612" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "I[1]" } delay_max: 209 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3612" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "I[1]" } delay_max: 201 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3612" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "I[1]" } delay_max: 210 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3612" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "I[1]" } delay_max: 206 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3612" port: "O" } sink { cell: "edb_top_inst/LUT__3613" port: "I[2]" } delay_max: 321 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3612" port: "O" } sink { cell: "edb_top_inst/LUT__3638" port: "I[2]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3612" port: "O" } sink { cell: "edb_top_inst/LUT__3647" port: "I[1]" } delay_max: 148 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3612" port: "O" } sink { cell: "edb_top_inst/LUT__3656" port: "I[1]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3641" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "I[2]" } delay_max: 285 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3641" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "I[2]" } delay_max: 295 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3641" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "I[2]" } delay_max: 282 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3641" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "I[2]" } delay_max: 281 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3641" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "I[2]" } delay_max: 289 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3641" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "I[2]" } delay_max: 290 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3641" port: "O" } sink { cell: "edb_top_inst/LUT__3647" port: "I[2]" } delay_max: 323 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3641" port: "O" } sink { cell: "edb_top_inst/LUT__3656" port: "I[2]" } delay_max: 299 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "I[3]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3572" port: "I[0]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3633" port: "I[1]" } delay_max: 201 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1011/i1" port: "I[1]" } delay_max: 318 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3647" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "CE" } delay_max: 385 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3647" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "CE" } delay_max: 275 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3647" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "CE" } delay_max: 392 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3647" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "CE" } delay_max: 342 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3647" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "CE" } delay_max: 419 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3647" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "CE" } delay_max: 392 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[0]~FF" port: "I[0]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "I[1]" } delay_max: 224 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[93]~FF" port: "I[1]" } delay_max: 201 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[157]~FF" port: "I[1]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[221]~FF" port: "I[1]" } delay_max: 222 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "I[1]" } delay_max: 310 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[0]~FF" port: "I[1]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "I[1]" } delay_max: 257 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3624" port: "I[0]" } delay_max: 204 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3774" port: "I[0]" } delay_max: 270 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3776" port: "I[0]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/la0/word_count[0]~FF" port: "CE" } delay_max: 787 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/la0/word_count[2]~FF" port: "CE" } delay_max: 773 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/la0/word_count[3]~FF" port: "CE" } delay_max: 668 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "CE" } delay_max: 724 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/la0/word_count[5]~FF" port: "CE" } delay_max: 605 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/la0/word_count[6]~FF" port: "CE" } delay_max: 816 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "CE" } delay_max: 690 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/la0/word_count[9]~FF" port: "CE" } delay_max: 767 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/la0/word_count[10]~FF" port: "CE" } delay_max: 644 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/la0/word_count[11]~FF" port: "CE" } delay_max: 685 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/la0/word_count[12]~FF" port: "CE" } delay_max: 744 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/la0/word_count[13]~FF" port: "CE" } delay_max: 768 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/la0/word_count[14]~FF" port: "CE" } delay_max: 783 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/la0/word_count[15]~FF" port: "CE" } delay_max: 735 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "I[0]" } delay_max: 520 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "I[0]" } delay_max: 397 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "I[0]" } delay_max: 398 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "I[2]" } delay_max: 441 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "I[2]" } delay_max: 388 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "I[0]" } delay_max: 333 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "I[0]" } delay_max: 334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "I[0]" } delay_max: 335 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "I[1]" } delay_max: 427 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "I[0]" } delay_max: 505 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "I[0]" } delay_max: 494 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "I[0]" } delay_max: 503 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "I[2]" } delay_max: 479 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "I[0]" } delay_max: 408 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "I[0]" } delay_max: 565 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "I[0]" } delay_max: 731 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "I[0]" } delay_max: 578 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "I[1]" } delay_max: 561 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "I[0]" } delay_max: 383 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "I[0]" } delay_max: 419 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "I[1]" } delay_max: 416 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "I[2]" } delay_max: 496 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "I[2]" } delay_max: 535 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "I[2]" } delay_max: 635 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "I[1]" } delay_max: 632 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "I[2]" } delay_max: 662 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "I[0]" } delay_max: 546 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "I[0]" } delay_max: 538 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "I[2]" } delay_max: 512 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "I[2]" } delay_max: 503 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "I[2]" } delay_max: 502 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "I[2]" } delay_max: 456 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "I[2]" } delay_max: 471 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "I[2]" } delay_max: 468 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "I[2]" } delay_max: 579 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "I[2]" } delay_max: 586 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "I[2]" } delay_max: 623 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "I[2]" } delay_max: 469 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "I[2]" } delay_max: 545 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "I[1]" } delay_max: 570 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/LUT__3840" port: "I[3]" } delay_max: 376 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/LUT__3891" port: "I[0]" } delay_max: 597 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/LUT__3897" port: "I[0]" } delay_max: 512 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/LUT__3910" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/LUT__3919" port: "I[0]" } delay_max: 541 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/LUT__3924" port: "I[0]" } delay_max: 492 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/LUT__3929" port: "I[0]" } delay_max: 503 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/LUT__3950" port: "I[0]" } delay_max: 635 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/LUT__3955" port: "I[0]" } delay_max: 607 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/LUT__3960" port: "I[0]" } delay_max: 652 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/LUT__3965" port: "I[0]" } delay_max: 828 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/LUT__3974" port: "I[0]" } delay_max: 539 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/LUT__3980" port: "I[0]" } delay_max: 647 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/LUT__3985" port: "I[0]" } delay_max: 607 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/LUT__4005" port: "I[0]" } delay_max: 578 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/LUT__4010" port: "I[0]" } delay_max: 450 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/LUT__4015" port: "I[0]" } delay_max: 572 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/LUT__4024" port: "I[0]" } delay_max: 405 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "I[1]" } delay_max: 281 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3660" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "I[2]" } delay_max: 231 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3682" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "I[3]" } delay_max: 136 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "CE" } delay_max: 614 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "CE" } delay_max: 709 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "CE" } delay_max: 705 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "CE" } delay_max: 719 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "CE" } delay_max: 704 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "CE" } delay_max: 759 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "CE" } delay_max: 761 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "CE" } delay_max: 693 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "CE" } delay_max: 688 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "CE" } delay_max: 716 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "CE" } delay_max: 735 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "CE" } delay_max: 769 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "CE" } delay_max: 770 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "CE" } delay_max: 690 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "CE" } delay_max: 670 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "CE" } delay_max: 793 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "CE" } delay_max: 795 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "CE" } delay_max: 866 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "CE" } delay_max: 823 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "CE" } delay_max: 781 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "CE" } delay_max: 642 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "CE" } delay_max: 810 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "CE" } delay_max: 809 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "CE" } delay_max: 846 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "CE" } delay_max: 714 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "CE" } delay_max: 748 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "CE" } delay_max: 861 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "CE" } delay_max: 905 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "CE" } delay_max: 838 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "CE" } delay_max: 725 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "CE" } delay_max: 778 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "CE" } delay_max: 720 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "CE" } delay_max: 700 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "CE" } delay_max: 741 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "CE" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "CE" } delay_max: 904 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "CE" } delay_max: 651 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "CE" } delay_max: 694 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "CE" } delay_max: 669 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "CE" } delay_max: 635 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "CE" } delay_max: 647 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "CE" } delay_max: 715 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "CE" } delay_max: 773 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "CE" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "CE" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "CE" } delay_max: 818 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "CE" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "CE" } delay_max: 864 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "CE" } delay_max: 773 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "CE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "CE" } delay_max: 772 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "CE" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "CE" } delay_max: 836 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "CE" } delay_max: 846 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "CE" } delay_max: 735 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "CE" } delay_max: 728 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "CE" } delay_max: 707 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "CE" } delay_max: 668 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "CE" } delay_max: 673 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "CE" } delay_max: 673 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3548" port: "I[1]" } delay_max: 589 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4128" port: "I[1]" } delay_max: 589 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3644" port: "O" } sink { cell: "edb_top_inst/la0/module_state[0]~FF" port: "I[0]" } delay_max: 297 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3644" port: "O" } sink { cell: "edb_top_inst/LUT__3645" port: "I[2]" } delay_max: 253 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3644" port: "O" } sink { cell: "edb_top_inst/LUT__3655" port: "I[0]" } delay_max: 197 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3691" port: "O" } sink { cell: "edb_top_inst/la0/module_state[0]~FF" port: "I[1]" } delay_max: 291 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3693" port: "O" } sink { cell: "edb_top_inst/la0/module_state[0]~FF" port: "I[2]" } delay_max: 213 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3694" port: "O" } sink { cell: "edb_top_inst/la0/module_state[0]~FF" port: "I[3]" } delay_max: 242 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3547" port: "I[0]" } delay_max: 264 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3573" port: "I[1]" } delay_max: 362 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3576" port: "I[2]" } delay_max: 208 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3583" port: "I[0]" } delay_max: 371 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3608" port: "I[1]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3609" port: "I[0]" } delay_max: 422 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3627" port: "I[3]" } delay_max: 392 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3628" port: "I[0]" } delay_max: 393 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3643" port: "I[1]" } delay_max: 273 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3645" port: "I[1]" } delay_max: 257 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3646" port: "I[1]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3649" port: "I[1]" } delay_max: 267 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3651" port: "I[0]" } delay_max: 357 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3655" port: "I[1]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3689" port: "I[3]" } delay_max: 574 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3691" port: "I[0]" } delay_max: 286 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3546" port: "I[3]" } delay_max: 269 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4702" port: "I[1]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_resetn~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" port: "I[0]" } delay_max: 539 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "I[0]" } delay_max: 556 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_2" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4159" port: "I[0]" } delay_max: 324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4167" port: "I[0]" } delay_max: 397 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4196" port: "I[0]" } delay_max: 405 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4204" port: "I[0]" } delay_max: 402 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" port: "I[0]" } delay_max: 498 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "I[0]" } delay_max: 600 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_2" port: "I[0]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4159" port: "I[3]" } delay_max: 554 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4167" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4196" port: "I[3]" } delay_max: 487 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4204" port: "I[3]" } delay_max: 571 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "RE" } delay_max: 724 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "RE" } delay_max: 699 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "RE" } delay_max: 699 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "RE" } delay_max: 699 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "RE" } delay_max: 699 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "RE" } delay_max: 699 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "RE" } delay_max: 724 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "RE" } delay_max: 686 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "RE" } delay_max: 550 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "RE" } delay_max: 724 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "RE" } delay_max: 724 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "RE" } delay_max: 763 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "RE" } delay_max: 763 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1~FF" port: "RE" } delay_max: 699 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "RE" } delay_max: 550 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "RE" } delay_max: 763 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "RE" } delay_max: 763 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "RE" } delay_max: 699 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "RE" } delay_max: 699 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "RE" } delay_max: 744 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "RE" } delay_max: 686 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "RE" } delay_max: 763 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "RE" } delay_max: 699 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "RE" } delay_max: 699 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "RE" } delay_max: 763 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "RE" } delay_max: 686 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "RE" } delay_max: 724 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4459" port: "I[1]" } delay_max: 532 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4562" port: "I[1]" } delay_max: 339 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 470 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "I[1]" } delay_max: 170 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[65]~FF" port: "I[1]" } delay_max: 329 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[129]~FF" port: "I[1]" } delay_max: 320 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[193]~FF" port: "I[1]" } delay_max: 290 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 517 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 489 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 334 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 411 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 334 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 308 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 469 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 316 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 319 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 421 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 290 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 383 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 470 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk2.la_capture_mask[1]~FF" port: "I[1]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "I[1]" } delay_max: 176 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3698" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 501 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3698" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 430 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3698" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 431 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4208" port: "I[2]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4214" port: "I[1]" } delay_max: 290 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4215" port: "I[2]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4208" port: "I[3]" } delay_max: 264 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4214" port: "I[0]" } delay_max: 308 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4215" port: "I[1]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3699" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 544 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3699" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 578 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3699" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 520 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3699" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CE" } delay_max: 439 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3699" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CE" } delay_max: 478 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3699" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CE" } delay_max: 520 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3699" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CE" } delay_max: 448 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3699" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CE" } delay_max: 480 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "I[0]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4196" port: "I[2]" } delay_max: 170 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4204" port: "I[2]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3700" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 559 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3700" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 566 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3700" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 618 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3700" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CE" } delay_max: 481 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3700" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CE" } delay_max: 563 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3700" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CE" } delay_max: 563 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3700" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CE" } delay_max: 559 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3700" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CE" } delay_max: 561 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "I[1]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "I[1]" } delay_max: 291 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3701" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 365 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3701" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 313 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3701" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 365 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4171" port: "I[2]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4177" port: "I[0]" } delay_max: 282 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4178" port: "I[1]" } delay_max: 329 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3702" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 467 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3702" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 470 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3702" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 466 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3702" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[3]~FF" port: "CE" } delay_max: 566 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3702" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[4]~FF" port: "CE" } delay_max: 559 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3702" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[5]~FF" port: "CE" } delay_max: 547 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3702" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[6]~FF" port: "CE" } delay_max: 585 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3702" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[7]~FF" port: "CE" } delay_max: 558 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" port: "I[0]" } delay_max: 263 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4159" port: "I[2]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4167" port: "I[2]" } delay_max: 159 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3703" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 422 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3703" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 418 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3703" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 589 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3703" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[3]~FF" port: "CE" } delay_max: 596 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3703" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[4]~FF" port: "CE" } delay_max: 559 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3703" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[5]~FF" port: "CE" } delay_max: 566 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3703" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[6]~FF" port: "CE" } delay_max: 563 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3703" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[7]~FF" port: "CE" } delay_max: 558 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" port: "I[1]" } delay_max: 208 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" port: "I[1]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" port: "I[0]" } delay_max: 553 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "I[0]" } delay_max: 516 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "I[0]" } delay_max: 453 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[0]" } delay_max: 478 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_2" port: "I[0]" } delay_max: 541 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4233" port: "I[3]" } delay_max: 510 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4249" port: "I[3]" } delay_max: 442 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3705" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 514 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3705" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 462 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3705" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 462 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4253" port: "I[2]" } delay_max: 317 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4256" port: "I[0]" } delay_max: 209 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4257" port: "I[1]" } delay_max: 327 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3706" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 456 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3706" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 500 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3706" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 485 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "I[0]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[1]" } delay_max: 292 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4249" port: "I[2]" } delay_max: 257 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3707" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 515 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3707" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 487 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3707" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 462 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "I[1]" } delay_max: 217 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "I[1]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3708" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 384 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3708" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 327 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3708" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 327 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4237" port: "I[2]" } delay_max: 218 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4240" port: "I[0]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4241" port: "I[1]" } delay_max: 288 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3709" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 418 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3709" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 467 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3709" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 467 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" port: "I[0]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "I[1]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4233" port: "I[2]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3710" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 312 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3710" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 319 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3710" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 478 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" port: "I[1]" } delay_max: 288 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" port: "I[1]" } delay_max: 298 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "I[1]" } delay_max: 329 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[1]" } delay_max: 313 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[0]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "I[0]" } delay_max: 331 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "I[1]" } delay_max: 200 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_2" port: "I[0]" } delay_max: 281 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3712" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 350 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3712" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 316 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3712" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 341 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4271" port: "I[3]" } delay_max: 302 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4272" port: "I[2]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4273" port: "I[2]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3713" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 365 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3713" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 399 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3713" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 340 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4263" port: "I[3]" } delay_max: 318 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4264" port: "I[2]" } delay_max: 290 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4265" port: "I[2]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3714" port: "O" } sink { cell: "edb_top_inst/la0/genblk2.la_capture_mask[0]~FF" port: "CE" } delay_max: 480 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3714" port: "O" } sink { cell: "edb_top_inst/la0/genblk2.la_capture_mask[1]~FF" port: "CE" } delay_max: 464 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3714" port: "O" } sink { cell: "edb_top_inst/la0/genblk2.la_capture_mask[2]~FF" port: "CE" } delay_max: 515 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk2.la_capture_mask[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/capture_enable~FF" port: "I[2]" } delay_max: 209 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk2.la_capture_mask[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4281" port: "I[2]" } delay_max: 273 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "I[1]" } delay_max: 514 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "I[1]" } delay_max: 357 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "I[1]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3557" port: "I[3]" } delay_max: 450 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3590" port: "I[0]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3596" port: "I[3]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3598" port: "I[1]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3703" port: "I[3]" } delay_max: 302 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3710" port: "I[3]" } delay_max: 263 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3717" port: "I[1]" } delay_max: 223 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3718" port: "I[0]" } delay_max: 263 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3719" port: "I[2]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3715" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "CE" } delay_max: 631 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3715" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "CE" } delay_max: 589 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3715" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "CE" } delay_max: 518 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3715" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "CE" } delay_max: 583 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3715" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "CE" } delay_max: 503 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3715" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "CE" } delay_max: 549 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3715" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "CE" } delay_max: 501 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3715" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "CE" } delay_max: 583 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3715" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "CE" } delay_max: 486 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3715" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "CE" } delay_max: 446 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3715" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "CE" } delay_max: 511 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3715" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "CE" } delay_max: 555 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3715" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "CE" } delay_max: 484 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3665" port: "I[1]" } delay_max: 417 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3667" port: "I[1]" } delay_max: 497 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3671" port: "I[1]" } delay_max: 573 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3673" port: "I[0]" } delay_max: 533 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3675" port: "I[2]" } delay_max: 486 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3678" port: "I[0]" } delay_max: 446 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3804" port: "I[2]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3807" port: "I[0]" } delay_max: 449 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3815" port: "I[1]" } delay_max: 432 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "I[1]" } delay_max: 487 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "I[1]" } delay_max: 358 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[107]~FF" port: "I[1]" } delay_max: 452 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[171]~FF" port: "I[1]" } delay_max: 453 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[235]~FF" port: "I[1]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "I[1]" } delay_max: 144 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[14]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "I[1]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3934" port: "I[1]" } delay_max: 319 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4359" port: "I[0]" } delay_max: 316 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4393" port: "I[0]" } delay_max: 361 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4407" port: "I[0]" } delay_max: 201 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4413" port: "I[2]" } delay_max: 200 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4423" port: "I[0]" } delay_max: 283 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "I[1]" } delay_max: 403 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "I[1]" } delay_max: 223 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[125]~FF" port: "I[1]" } delay_max: 213 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[189]~FF" port: "I[1]" } delay_max: 443 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[253]~FF" port: "I[1]" } delay_max: 222 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "I[1]" } delay_max: 232 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "I[1]" } delay_max: 550 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3554" port: "I[3]" } delay_max: 420 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4023" port: "I[2]" } delay_max: 433 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4278" port: "I[2]" } delay_max: 318 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4030" port: "I[2]" } delay_max: 428 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4283" port: "I[2]" } delay_max: 304 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/tu_trigger~FF" port: "I[0]" } delay_max: 361 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3812" port: "I[1]" } delay_max: 321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4276" port: "I[2]" } delay_max: 301 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "I[1]" } delay_max: 413 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[66]~FF" port: "I[1]" } delay_max: 470 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[130]~FF" port: "I[1]" } delay_max: 369 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[194]~FF" port: "I[1]" } delay_max: 309 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 276 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 233 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 242 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 401 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 389 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 330 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 335 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 323 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 396 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 436 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 402 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 445 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 405 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 378 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk2.la_capture_mask[2]~FF" port: "I[1]" } delay_max: 466 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "I[1]" } delay_max: 486 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/tu_trigger~FF" port: "I[1]" } delay_max: 241 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3819" port: "I[1]" } delay_max: 315 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4275" port: "I[2]" } delay_max: 257 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4277" port: "I[3]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "I[1]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[67]~FF" port: "I[1]" } delay_max: 257 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[131]~FF" port: "I[1]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[195]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "I[1]" } delay_max: 362 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[3]~FF" port: "I[1]" } delay_max: 396 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[3]~FF" port: "I[1]" } delay_max: 375 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "I[1]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3826" port: "I[0]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "I[1]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[68]~FF" port: "I[1]" } delay_max: 282 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[132]~FF" port: "I[1]" } delay_max: 176 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[196]~FF" port: "I[1]" } delay_max: 362 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "I[1]" } delay_max: 393 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "I[1]" } delay_max: 257 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[4]~FF" port: "I[1]" } delay_max: 419 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[4]~FF" port: "I[1]" } delay_max: 430 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "I[1]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3832" port: "I[0]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "I[1]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[69]~FF" port: "I[1]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[133]~FF" port: "I[1]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[197]~FF" port: "I[1]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "I[1]" } delay_max: 374 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "I[1]" } delay_max: 400 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[5]~FF" port: "I[1]" } delay_max: 296 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[5]~FF" port: "I[1]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3839" port: "I[1]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "I[1]" } delay_max: 506 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[70]~FF" port: "I[1]" } delay_max: 488 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[134]~FF" port: "I[1]" } delay_max: 436 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[198]~FF" port: "I[1]" } delay_max: 532 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "I[1]" } delay_max: 222 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "I[1]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[6]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[6]~FF" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "I[1]" } delay_max: 474 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3846" port: "I[1]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[71]~FF" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[135]~FF" port: "I[1]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[199]~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "I[1]" } delay_max: 430 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "I[1]" } delay_max: 414 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[7]~FF" port: "I[1]" } delay_max: 462 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[7]~FF" port: "I[1]" } delay_max: 479 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "I[1]" } delay_max: 338 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3852" port: "I[1]" } delay_max: 315 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[72]~FF" port: "I[1]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[136]~FF" port: "I[1]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[200]~FF" port: "I[1]" } delay_max: 303 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "I[1]" } delay_max: 193 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3855" port: "I[0]" } delay_max: 170 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "I[1]" } delay_max: 321 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[73]~FF" port: "I[1]" } delay_max: 333 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[137]~FF" port: "I[1]" } delay_max: 280 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[201]~FF" port: "I[1]" } delay_max: 344 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "I[1]" } delay_max: 335 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3864" port: "I[1]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "I[1]" } delay_max: 216 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[74]~FF" port: "I[1]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[138]~FF" port: "I[1]" } delay_max: 144 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[202]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "I[1]" } delay_max: 175 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3867" port: "I[0]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "I[1]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[75]~FF" port: "I[1]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[139]~FF" port: "I[1]" } delay_max: 263 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[203]~FF" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "I[1]" } delay_max: 263 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3875" port: "I[1]" } delay_max: 264 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[76]~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[140]~FF" port: "I[1]" } delay_max: 193 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[204]~FF" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "I[1]" } delay_max: 144 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3881" port: "I[1]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "I[1]" } delay_max: 175 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[77]~FF" port: "I[1]" } delay_max: 144 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[141]~FF" port: "I[1]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[205]~FF" port: "I[1]" } delay_max: 193 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "I[1]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3884" port: "I[0]" } delay_max: 281 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "I[1]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[78]~FF" port: "I[1]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[142]~FF" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[206]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3890" port: "I[1]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "I[1]" } delay_max: 217 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[79]~FF" port: "I[1]" } delay_max: 276 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[143]~FF" port: "I[1]" } delay_max: 301 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[207]~FF" port: "I[1]" } delay_max: 285 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "I[1]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3896" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "I[1]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[80]~FF" port: "I[1]" } delay_max: 269 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[144]~FF" port: "I[1]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[208]~FF" port: "I[1]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "I[1]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3899" port: "I[0]" } delay_max: 201 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "I[1]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[81]~FF" port: "I[1]" } delay_max: 264 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[145]~FF" port: "I[1]" } delay_max: 217 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[209]~FF" port: "I[1]" } delay_max: 257 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "I[1]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3903" port: "I[0]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "I[1]" } delay_max: 257 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[82]~FF" port: "I[1]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[146]~FF" port: "I[1]" } delay_max: 275 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[210]~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "I[1]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3909" port: "I[1]" } delay_max: 332 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "I[1]" } delay_max: 169 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[83]~FF" port: "I[1]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[147]~FF" port: "I[1]" } delay_max: 159 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[211]~FF" port: "I[1]" } delay_max: 170 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "I[1]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3912" port: "I[0]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "I[1]" } delay_max: 306 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[84]~FF" port: "I[1]" } delay_max: 193 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[148]~FF" port: "I[1]" } delay_max: 310 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[212]~FF" port: "I[1]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3918" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "I[1]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[85]~FF" port: "I[1]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[149]~FF" port: "I[1]" } delay_max: 302 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[213]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "I[1]" } delay_max: 264 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3923" port: "I[1]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "I[1]" } delay_max: 207 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[86]~FF" port: "I[1]" } delay_max: 282 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[150]~FF" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[214]~FF" port: "I[1]" } delay_max: 326 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "I[1]" } delay_max: 282 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3928" port: "I[1]" } delay_max: 328 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "I[1]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[87]~FF" port: "I[1]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[151]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[215]~FF" port: "I[1]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3931" port: "I[0]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "I[1]" } delay_max: 196 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[88]~FF" port: "I[1]" } delay_max: 201 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[152]~FF" port: "I[1]" } delay_max: 222 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[216]~FF" port: "I[1]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "I[1]" } delay_max: 159 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3937" port: "I[0]" } delay_max: 172 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "I[1]" } delay_max: 241 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[89]~FF" port: "I[1]" } delay_max: 423 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[153]~FF" port: "I[1]" } delay_max: 413 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[217]~FF" port: "I[1]" } delay_max: 381 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "I[1]" } delay_max: 243 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3942" port: "I[0]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "I[1]" } delay_max: 351 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[90]~FF" port: "I[1]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[154]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[218]~FF" port: "I[1]" } delay_max: 230 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "I[1]" } delay_max: 288 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3949" port: "I[1]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "I[1]" } delay_max: 305 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[91]~FF" port: "I[1]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[155]~FF" port: "I[1]" } delay_max: 275 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[219]~FF" port: "I[1]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "I[1]" } delay_max: 317 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3954" port: "I[1]" } delay_max: 225 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "I[1]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[92]~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[156]~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[220]~FF" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "I[1]" } delay_max: 144 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3959" port: "I[1]" } delay_max: 290 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3964" port: "I[1]" } delay_max: 232 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "I[1]" } delay_max: 307 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[94]~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[158]~FF" port: "I[1]" } delay_max: 223 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[222]~FF" port: "I[1]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "I[0]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "I[1]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3967" port: "I[0]" } delay_max: 376 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "I[1]" } delay_max: 193 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[95]~FF" port: "I[1]" } delay_max: 316 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[159]~FF" port: "I[1]" } delay_max: 288 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[223]~FF" port: "I[1]" } delay_max: 223 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[2]~FF" port: "I[0]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3973" port: "I[1]" } delay_max: 215 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "I[1]" } delay_max: 273 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[96]~FF" port: "I[1]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[160]~FF" port: "I[1]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[224]~FF" port: "I[1]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[3]~FF" port: "I[0]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "I[1]" } delay_max: 342 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3979" port: "I[1]" } delay_max: 327 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "I[1]" } delay_max: 291 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[97]~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[161]~FF" port: "I[1]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[225]~FF" port: "I[1]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "I[0]" } delay_max: 281 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "I[1]" } delay_max: 287 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3984" port: "I[1]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "I[1]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[98]~FF" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[162]~FF" port: "I[1]" } delay_max: 308 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[226]~FF" port: "I[1]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[5]~FF" port: "I[0]" } delay_max: 288 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "I[1]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3987" port: "I[0]" } delay_max: 159 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "I[1]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[99]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[163]~FF" port: "I[1]" } delay_max: 159 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[227]~FF" port: "I[1]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[6]~FF" port: "I[0]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "I[1]" } delay_max: 281 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3991" port: "I[0]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "I[1]" } delay_max: 230 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[100]~FF" port: "I[1]" } delay_max: 233 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[164]~FF" port: "I[1]" } delay_max: 244 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[228]~FF" port: "I[1]" } delay_max: 219 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "I[0]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "I[1]" } delay_max: 243 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3996" port: "I[1]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "I[1]" } delay_max: 387 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[101]~FF" port: "I[1]" } delay_max: 234 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[165]~FF" port: "I[1]" } delay_max: 219 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[229]~FF" port: "I[1]" } delay_max: 237 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "I[0]" } delay_max: 238 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "I[1]" } delay_max: 401 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4004" port: "I[1]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[102]~FF" port: "I[1]" } delay_max: 321 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[166]~FF" port: "I[1]" } delay_max: 304 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[230]~FF" port: "I[1]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[9]~FF" port: "I[1]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "I[1]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4009" port: "I[1]" } delay_max: 200 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[103]~FF" port: "I[1]" } delay_max: 242 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[167]~FF" port: "I[1]" } delay_max: 243 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[231]~FF" port: "I[1]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[10]~FF" port: "I[0]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "I[1]" } delay_max: 159 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4014" port: "I[1]" } delay_max: 223 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4017" port: "I[0]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4023" port: "I[1]" } delay_max: 212 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4026" port: "I[0]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4030" port: "I[1]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "I[1]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[108]~FF" port: "I[1]" } delay_max: 216 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[172]~FF" port: "I[1]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[236]~FF" port: "I[1]" } delay_max: 201 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[15]~FF" port: "I[0]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4035" port: "I[0]" } delay_max: 222 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4041" port: "I[3]" } delay_max: 225 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "I[1]" } delay_max: 527 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[110]~FF" port: "I[1]" } delay_max: 484 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[174]~FF" port: "I[1]" } delay_max: 466 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[238]~FF" port: "I[1]" } delay_max: 457 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "I[1]" } delay_max: 415 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "I[2]" } delay_max: 521 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "I[1]" } delay_max: 476 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "I[1]" } delay_max: 400 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4046" port: "I[3]" } delay_max: 196 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "I[1]" } delay_max: 475 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[111]~FF" port: "I[1]" } delay_max: 476 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[175]~FF" port: "I[1]" } delay_max: 552 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[239]~FF" port: "I[1]" } delay_max: 455 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "I[1]" } delay_max: 222 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "I[2]" } delay_max: 547 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "I[1]" } delay_max: 496 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4049" port: "I[0]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "I[1]" } delay_max: 459 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[112]~FF" port: "I[1]" } delay_max: 427 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[176]~FF" port: "I[1]" } delay_max: 454 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[240]~FF" port: "I[1]" } delay_max: 379 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "I[1]" } delay_max: 276 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "I[2]" } delay_max: 561 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "I[1]" } delay_max: 380 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "I[1]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4052" port: "I[0]" } delay_max: 195 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[113]~FF" port: "I[1]" } delay_max: 488 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[177]~FF" port: "I[1]" } delay_max: 594 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[241]~FF" port: "I[1]" } delay_max: 502 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "I[1]" } delay_max: 522 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "I[0]" } delay_max: 275 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "I[1]" } delay_max: 549 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "I[1]" } delay_max: 508 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4057" port: "I[0]" } delay_max: 230 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "I[1]" } delay_max: 447 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[114]~FF" port: "I[1]" } delay_max: 347 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[178]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[242]~FF" port: "I[1]" } delay_max: 508 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "I[1]" } delay_max: 392 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "I[1]" } delay_max: 476 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3550" port: "I[1]" } delay_max: 497 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4061" port: "I[0]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "I[1]" } delay_max: 576 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[115]~FF" port: "I[1]" } delay_max: 502 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[179]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[243]~FF" port: "I[1]" } delay_max: 596 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "I[1]" } delay_max: 523 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "I[0]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "I[1]" } delay_max: 532 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "I[1]" } delay_max: 405 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3550" port: "I[3]" } delay_max: 307 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4066" port: "I[3]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "I[1]" } delay_max: 339 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[116]~FF" port: "I[1]" } delay_max: 381 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[180]~FF" port: "I[1]" } delay_max: 403 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[244]~FF" port: "I[1]" } delay_max: 512 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "I[1]" } delay_max: 338 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "I[0]" } delay_max: 427 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "I[1]" } delay_max: 427 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3549" port: "I[1]" } delay_max: 422 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4068" port: "I[0]" } delay_max: 351 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "I[1]" } delay_max: 176 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[117]~FF" port: "I[1]" } delay_max: 345 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[181]~FF" port: "I[1]" } delay_max: 367 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[245]~FF" port: "I[1]" } delay_max: 284 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "I[1]" } delay_max: 316 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "I[0]" } delay_max: 415 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "I[1]" } delay_max: 324 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "I[1]" } delay_max: 286 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3549" port: "I[3]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4074" port: "I[3]" } delay_max: 169 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "I[1]" } delay_max: 342 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[118]~FF" port: "I[1]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[182]~FF" port: "I[1]" } delay_max: 411 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[246]~FF" port: "I[1]" } delay_max: 422 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "I[1]" } delay_max: 378 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "I[0]" } delay_max: 606 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "I[1]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "I[1]" } delay_max: 506 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3551" port: "I[1]" } delay_max: 566 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4078" port: "I[3]" } delay_max: 223 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "I[1]" } delay_max: 512 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[119]~FF" port: "I[1]" } delay_max: 475 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[183]~FF" port: "I[1]" } delay_max: 427 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[247]~FF" port: "I[1]" } delay_max: 428 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "I[1]" } delay_max: 310 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "I[0]" } delay_max: 466 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "I[1]" } delay_max: 384 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "I[1]" } delay_max: 393 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3551" port: "I[3]" } delay_max: 379 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4082" port: "I[3]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "I[1]" } delay_max: 338 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[120]~FF" port: "I[1]" } delay_max: 338 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[184]~FF" port: "I[1]" } delay_max: 170 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[248]~FF" port: "I[1]" } delay_max: 213 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "I[1]" } delay_max: 279 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "I[0]" } delay_max: 367 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "I[1]" } delay_max: 415 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "I[1]" } delay_max: 269 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3552" port: "I[1]" } delay_max: 356 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4086" port: "I[3]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "I[1]" } delay_max: 282 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[121]~FF" port: "I[1]" } delay_max: 288 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[185]~FF" port: "I[1]" } delay_max: 284 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[249]~FF" port: "I[1]" } delay_max: 448 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "I[1]" } delay_max: 427 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "I[0]" } delay_max: 518 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "I[1]" } delay_max: 522 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "I[1]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3557" port: "I[1]" } delay_max: 446 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4090" port: "I[3]" } delay_max: 172 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "I[1]" } delay_max: 283 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[122]~FF" port: "I[1]" } delay_max: 196 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[186]~FF" port: "I[1]" } delay_max: 377 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[250]~FF" port: "I[1]" } delay_max: 329 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "I[1]" } delay_max: 296 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "I[0]" } delay_max: 517 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "I[1]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3555" port: "I[1]" } delay_max: 555 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4094" port: "I[3]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4098" port: "I[3]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4102" port: "I[3]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4106" port: "I[3]" } delay_max: 227 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4109" port: "I[0]" } delay_max: 406 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "I[0]" } delay_max: 222 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[64]~FF" port: "CE" } delay_max: 544 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[65]~FF" port: "CE" } delay_max: 522 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[66]~FF" port: "CE" } delay_max: 453 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[67]~FF" port: "CE" } delay_max: 585 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[68]~FF" port: "CE" } delay_max: 554 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[69]~FF" port: "CE" } delay_max: 656 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[70]~FF" port: "CE" } delay_max: 603 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[71]~FF" port: "CE" } delay_max: 502 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[72]~FF" port: "CE" } delay_max: 487 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[73]~FF" port: "CE" } delay_max: 553 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[74]~FF" port: "CE" } delay_max: 653 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[75]~FF" port: "CE" } delay_max: 575 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[76]~FF" port: "CE" } delay_max: 638 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[77]~FF" port: "CE" } delay_max: 685 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[78]~FF" port: "CE" } delay_max: 672 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[79]~FF" port: "CE" } delay_max: 610 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[80]~FF" port: "CE" } delay_max: 627 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[81]~FF" port: "CE" } delay_max: 627 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[82]~FF" port: "CE" } delay_max: 657 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[83]~FF" port: "CE" } delay_max: 641 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[84]~FF" port: "CE" } delay_max: 588 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[85]~FF" port: "CE" } delay_max: 685 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[86]~FF" port: "CE" } delay_max: 624 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[87]~FF" port: "CE" } delay_max: 601 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[88]~FF" port: "CE" } delay_max: 612 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[89]~FF" port: "CE" } delay_max: 634 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[90]~FF" port: "CE" } delay_max: 697 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[91]~FF" port: "CE" } delay_max: 689 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[92]~FF" port: "CE" } delay_max: 772 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[93]~FF" port: "CE" } delay_max: 723 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[94]~FF" port: "CE" } delay_max: 626 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[95]~FF" port: "CE" } delay_max: 770 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[96]~FF" port: "CE" } delay_max: 696 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[97]~FF" port: "CE" } delay_max: 668 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[98]~FF" port: "CE" } delay_max: 639 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[99]~FF" port: "CE" } delay_max: 631 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[100]~FF" port: "CE" } delay_max: 704 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[101]~FF" port: "CE" } delay_max: 656 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[102]~FF" port: "CE" } delay_max: 600 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[103]~FF" port: "CE" } delay_max: 651 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[104]~FF" port: "CE" } delay_max: 546 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[105]~FF" port: "CE" } delay_max: 546 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[106]~FF" port: "CE" } delay_max: 547 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[107]~FF" port: "CE" } delay_max: 535 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[108]~FF" port: "CE" } delay_max: 633 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[109]~FF" port: "CE" } delay_max: 750 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[110]~FF" port: "CE" } delay_max: 659 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[111]~FF" port: "CE" } delay_max: 689 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[112]~FF" port: "CE" } delay_max: 712 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[113]~FF" port: "CE" } delay_max: 669 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[114]~FF" port: "CE" } delay_max: 781 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[115]~FF" port: "CE" } delay_max: 771 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[116]~FF" port: "CE" } delay_max: 699 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[117]~FF" port: "CE" } delay_max: 718 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[118]~FF" port: "CE" } delay_max: 755 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[119]~FF" port: "CE" } delay_max: 669 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[120]~FF" port: "CE" } delay_max: 661 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[121]~FF" port: "CE" } delay_max: 605 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[122]~FF" port: "CE" } delay_max: 716 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[123]~FF" port: "CE" } delay_max: 763 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[124]~FF" port: "CE" } delay_max: 683 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[125]~FF" port: "CE" } delay_max: 715 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[126]~FF" port: "CE" } delay_max: 548 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3717" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[127]~FF" port: "CE" } delay_max: 596 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3680" port: "I[3]" } delay_max: 220 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3810" port: "I[1]" } delay_max: 217 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3817" port: "I[0]" } delay_max: 233 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3828" port: "I[2]" } delay_max: 223 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3834" port: "I[2]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3837" port: "I[0]" } delay_max: 172 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3844" port: "I[0]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3849" port: "I[0]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3857" port: "I[2]" } delay_max: 308 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3861" port: "I[0]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3868" port: "I[2]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[75]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3873" port: "I[0]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[76]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3880" port: "I[1]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[77]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3885" port: "I[2]" } delay_max: 281 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[78]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3888" port: "I[1]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3894" port: "I[0]" } delay_max: 170 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3900" port: "I[2]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[81]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3904" port: "I[2]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[82]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3907" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[83]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3913" port: "I[2]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[84]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3916" port: "I[1]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[85]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3921" port: "I[1]" } delay_max: 361 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[86]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3926" port: "I[1]" } delay_max: 172 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[87]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3932" port: "I[3]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[88]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3938" port: "I[3]" } delay_max: 172 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[89]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3943" port: "I[3]" } delay_max: 223 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[90]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3947" port: "I[0]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[91]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3952" port: "I[1]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[92]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3957" port: "I[1]" } delay_max: 283 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[93]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3962" port: "I[1]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[94]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3968" port: "I[2]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[95]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3971" port: "I[1]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[96]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3977" port: "I[0]" } delay_max: 222 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[97]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3982" port: "I[1]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[98]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3988" port: "I[2]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[99]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3992" port: "I[2]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[100]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3998" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[101]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4002" port: "I[0]" } delay_max: 279 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[102]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4007" port: "I[1]" } delay_max: 201 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[103]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4012" port: "I[1]" } delay_max: 269 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[104]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4018" port: "I[2]" } delay_max: 232 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[105]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4021" port: "I[1]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[106]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4027" port: "I[2]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[107]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4031" port: "I[0]" } delay_max: 193 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[108]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4037" port: "I[1]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[109]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4039" port: "I[1]" } delay_max: 256 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[110]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4045" port: "I[0]" } delay_max: 236 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[111]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4048" port: "I[2]" } delay_max: 223 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[112]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4054" port: "I[1]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[113]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4058" port: "I[1]" } delay_max: 279 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[114]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4062" port: "I[1]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[115]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4064" port: "I[1]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[116]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4070" port: "I[1]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[117]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4072" port: "I[1]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[118]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4077" port: "I[0]" } delay_max: 196 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[119]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4081" port: "I[0]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[120]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4085" port: "I[0]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[121]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4088" port: "I[1]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[122]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4093" port: "I[0]" } delay_max: 223 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[123]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4096" port: "I[1]" } delay_max: 267 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[124]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4100" port: "I[1]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[125]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4104" port: "I[1]" } delay_max: 315 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[126]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4108" port: "I[2]" } delay_max: 282 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[127]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4114" port: "I[1]" } delay_max: 338 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[128]~FF" port: "CE" } delay_max: 510 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[129]~FF" port: "CE" } delay_max: 501 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[130]~FF" port: "CE" } delay_max: 510 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[131]~FF" port: "CE" } delay_max: 529 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[132]~FF" port: "CE" } delay_max: 578 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[133]~FF" port: "CE" } delay_max: 472 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[134]~FF" port: "CE" } delay_max: 570 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[135]~FF" port: "CE" } delay_max: 553 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[136]~FF" port: "CE" } delay_max: 474 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[137]~FF" port: "CE" } delay_max: 545 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[138]~FF" port: "CE" } delay_max: 524 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[139]~FF" port: "CE" } delay_max: 578 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[140]~FF" port: "CE" } delay_max: 544 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[141]~FF" port: "CE" } delay_max: 578 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[142]~FF" port: "CE" } delay_max: 656 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[143]~FF" port: "CE" } delay_max: 638 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[144]~FF" port: "CE" } delay_max: 580 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[145]~FF" port: "CE" } delay_max: 632 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[146]~FF" port: "CE" } delay_max: 582 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[147]~FF" port: "CE" } delay_max: 706 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[148]~FF" port: "CE" } delay_max: 537 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[149]~FF" port: "CE" } delay_max: 628 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[150]~FF" port: "CE" } delay_max: 612 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[151]~FF" port: "CE" } delay_max: 649 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[152]~FF" port: "CE" } delay_max: 668 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[153]~FF" port: "CE" } delay_max: 656 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[154]~FF" port: "CE" } delay_max: 641 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[155]~FF" port: "CE" } delay_max: 721 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[156]~FF" port: "CE" } delay_max: 681 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[157]~FF" port: "CE" } delay_max: 716 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[158]~FF" port: "CE" } delay_max: 708 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[159]~FF" port: "CE" } delay_max: 728 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[160]~FF" port: "CE" } delay_max: 707 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[161]~FF" port: "CE" } delay_max: 609 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[162]~FF" port: "CE" } delay_max: 616 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[163]~FF" port: "CE" } delay_max: 755 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[164]~FF" port: "CE" } delay_max: 769 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[165]~FF" port: "CE" } delay_max: 657 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[166]~FF" port: "CE" } delay_max: 585 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[167]~FF" port: "CE" } delay_max: 609 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[168]~FF" port: "CE" } delay_max: 640 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[169]~FF" port: "CE" } delay_max: 542 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[170]~FF" port: "CE" } delay_max: 595 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[171]~FF" port: "CE" } delay_max: 481 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[172]~FF" port: "CE" } delay_max: 649 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[173]~FF" port: "CE" } delay_max: 673 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[174]~FF" port: "CE" } delay_max: 625 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[175]~FF" port: "CE" } delay_max: 838 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[176]~FF" port: "CE" } delay_max: 649 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[177]~FF" port: "CE" } delay_max: 672 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[178]~FF" port: "CE" } delay_max: 673 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[179]~FF" port: "CE" } delay_max: 695 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[180]~FF" port: "CE" } delay_max: 722 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[181]~FF" port: "CE" } delay_max: 661 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[182]~FF" port: "CE" } delay_max: 742 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[183]~FF" port: "CE" } delay_max: 715 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[184]~FF" port: "CE" } delay_max: 685 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[185]~FF" port: "CE" } delay_max: 660 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[186]~FF" port: "CE" } delay_max: 650 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[187]~FF" port: "CE" } delay_max: 744 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[188]~FF" port: "CE" } delay_max: 661 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[189]~FF" port: "CE" } delay_max: 528 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[190]~FF" port: "CE" } delay_max: 593 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[191]~FF" port: "CE" } delay_max: 649 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[128]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3669" port: "I[1]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[129]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3810" port: "I[0]" } delay_max: 219 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[130]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3817" port: "I[1]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[131]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3826" port: "I[1]" } delay_max: 172 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[132]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3832" port: "I[1]" } delay_max: 204 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[133]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3837" port: "I[2]" } delay_max: 169 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[134]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3843" port: "I[1]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[135]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3849" port: "I[1]" } delay_max: 215 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[136]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3855" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[137]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3861" port: "I[1]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[138]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3867" port: "I[1]" } delay_max: 207 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[139]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3872" port: "I[1]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[140]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3878" port: "I[1]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[141]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3884" port: "I[1]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[142]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3888" port: "I[0]" } delay_max: 170 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[143]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3894" port: "I[2]" } delay_max: 169 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[144]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3899" port: "I[1]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[145]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3903" port: "I[1]" } delay_max: 208 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[146]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3907" port: "I[0]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[147]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3912" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[148]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3916" port: "I[0]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[149]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3921" port: "I[0]" } delay_max: 329 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[150]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3926" port: "I[0]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[151]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3931" port: "I[1]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[152]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3937" port: "I[1]" } delay_max: 261 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[153]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3942" port: "I[1]" } delay_max: 223 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[154]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3947" port: "I[2]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[155]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3952" port: "I[0]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[156]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3957" port: "I[0]" } delay_max: 200 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[157]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3962" port: "I[0]" } delay_max: 281 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[158]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3967" port: "I[1]" } delay_max: 335 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[159]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3971" port: "I[0]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[160]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3977" port: "I[2]" } delay_max: 335 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[161]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3982" port: "I[0]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[162]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3987" port: "I[1]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[163]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3991" port: "I[1]" } delay_max: 288 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[164]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3997" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[165]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4002" port: "I[2]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[166]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4007" port: "I[0]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[167]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4012" port: "I[0]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[168]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4017" port: "I[1]" } delay_max: 172 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[169]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4021" port: "I[0]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[170]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4026" port: "I[1]" } delay_max: 172 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[171]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4031" port: "I[2]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[172]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4035" port: "I[1]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[173]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4039" port: "I[0]" } delay_max: 236 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[174]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4044" port: "I[0]" } delay_max: 236 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[175]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4049" port: "I[1]" } delay_max: 357 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[176]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4052" port: "I[1]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[177]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4057" port: "I[1]" } delay_max: 279 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[178]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4061" port: "I[1]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[179]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4064" port: "I[0]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[180]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4068" port: "I[1]" } delay_max: 256 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[181]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4072" port: "I[0]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[182]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4076" port: "I[0]" } delay_max: 200 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[183]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4080" port: "I[0]" } delay_max: 255 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[184]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4084" port: "I[0]" } delay_max: 233 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[185]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4088" port: "I[0]" } delay_max: 172 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[186]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4092" port: "I[0]" } delay_max: 208 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[187]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4096" port: "I[0]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[188]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4100" port: "I[0]" } delay_max: 236 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[189]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4104" port: "I[0]" } delay_max: 474 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[190]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4109" port: "I[1]" } delay_max: 419 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[191]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4112" port: "I[0]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[192]~FF" port: "CE" } delay_max: 510 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[193]~FF" port: "CE" } delay_max: 480 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[194]~FF" port: "CE" } delay_max: 490 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[195]~FF" port: "CE" } delay_max: 523 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[196]~FF" port: "CE" } delay_max: 588 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[197]~FF" port: "CE" } delay_max: 632 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[198]~FF" port: "CE" } delay_max: 578 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[199]~FF" port: "CE" } delay_max: 461 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[200]~FF" port: "CE" } delay_max: 547 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[201]~FF" port: "CE" } delay_max: 486 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[202]~FF" port: "CE" } delay_max: 595 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[203]~FF" port: "CE" } delay_max: 548 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[204]~FF" port: "CE" } delay_max: 532 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[205]~FF" port: "CE" } delay_max: 643 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[206]~FF" port: "CE" } delay_max: 604 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[207]~FF" port: "CE" } delay_max: 695 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[208]~FF" port: "CE" } delay_max: 656 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[209]~FF" port: "CE" } delay_max: 614 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[210]~FF" port: "CE" } delay_max: 580 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[211]~FF" port: "CE" } delay_max: 628 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[212]~FF" port: "CE" } delay_max: 537 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[213]~FF" port: "CE" } delay_max: 598 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[214]~FF" port: "CE" } delay_max: 633 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[215]~FF" port: "CE" } delay_max: 655 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[216]~FF" port: "CE" } delay_max: 636 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[217]~FF" port: "CE" } delay_max: 578 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[218]~FF" port: "CE" } delay_max: 641 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[219]~FF" port: "CE" } delay_max: 769 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[220]~FF" port: "CE" } delay_max: 636 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[221]~FF" port: "CE" } delay_max: 681 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[222]~FF" port: "CE" } delay_max: 725 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[223]~FF" port: "CE" } delay_max: 728 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[224]~FF" port: "CE" } delay_max: 723 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[225]~FF" port: "CE" } delay_max: 609 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[226]~FF" port: "CE" } delay_max: 707 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[227]~FF" port: "CE" } delay_max: 732 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[228]~FF" port: "CE" } delay_max: 724 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[229]~FF" port: "CE" } delay_max: 569 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[230]~FF" port: "CE" } delay_max: 650 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[231]~FF" port: "CE" } delay_max: 641 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[232]~FF" port: "CE" } delay_max: 640 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[233]~FF" port: "CE" } delay_max: 593 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[234]~FF" port: "CE" } delay_max: 556 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[235]~FF" port: "CE" } delay_max: 529 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[236]~FF" port: "CE" } delay_max: 660 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[237]~FF" port: "CE" } delay_max: 744 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[238]~FF" port: "CE" } delay_max: 628 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[239]~FF" port: "CE" } delay_max: 723 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[240]~FF" port: "CE" } delay_max: 626 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[241]~FF" port: "CE" } delay_max: 741 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[242]~FF" port: "CE" } delay_max: 625 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[243]~FF" port: "CE" } delay_max: 625 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[244]~FF" port: "CE" } delay_max: 578 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[245]~FF" port: "CE" } delay_max: 671 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[246]~FF" port: "CE" } delay_max: 742 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[247]~FF" port: "CE" } delay_max: 688 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[248]~FF" port: "CE" } delay_max: 732 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[249]~FF" port: "CE" } delay_max: 746 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[250]~FF" port: "CE" } delay_max: 673 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[251]~FF" port: "CE" } delay_max: 744 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[252]~FF" port: "CE" } delay_max: 668 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[253]~FF" port: "CE" } delay_max: 742 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[254]~FF" port: "CE" } delay_max: 681 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3719" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[255]~FF" port: "CE" } delay_max: 676 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[192]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3681" port: "I[0]" } delay_max: 209 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[193]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3806" port: "I[1]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[194]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3818" port: "I[0]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[195]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3827" port: "I[1]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[196]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3833" port: "I[3]" } delay_max: 208 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[197]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3838" port: "I[0]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[198]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3844" port: "I[3]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[199]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3850" port: "I[0]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[200]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3856" port: "I[1]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[201]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3862" port: "I[0]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[202]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3868" port: "I[1]" } delay_max: 267 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[203]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3873" port: "I[3]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[204]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3879" port: "I[1]" } delay_max: 208 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[205]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3885" port: "I[1]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[206]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3889" port: "I[1]" } delay_max: 211 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[207]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3895" port: "I[0]" } delay_max: 169 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[208]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3900" port: "I[1]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[209]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3904" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[210]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3908" port: "I[1]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[211]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3913" port: "I[1]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[212]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3917" port: "I[0]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[213]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3922" port: "I[1]" } delay_max: 392 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[214]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3927" port: "I[0]" } delay_max: 172 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[215]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3933" port: "I[0]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[216]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3936" port: "I[1]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[217]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3941" port: "I[1]" } delay_max: 223 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[218]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3948" port: "I[0]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[219]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3953" port: "I[0]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[220]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3958" port: "I[1]" } delay_max: 200 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[221]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3963" port: "I[0]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[222]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3969" port: "I[1]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[223]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3972" port: "I[1]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[224]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3978" port: "I[0]" } delay_max: 283 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[225]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3983" port: "I[1]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[226]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3989" port: "I[1]" } delay_max: 257 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[227]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3992" port: "I[1]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[228]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3998" port: "I[0]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[229]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4003" port: "I[0]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[230]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4008" port: "I[0]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[231]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4013" port: "I[0]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[232]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4018" port: "I[1]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[233]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4022" port: "I[1]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[234]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4027" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[235]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4032" port: "I[0]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[236]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4036" port: "I[0]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[237]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4040" port: "I[1]" } delay_max: 321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[238]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4045" port: "I[3]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[239]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4048" port: "I[1]" } delay_max: 288 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[240]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4053" port: "I[0]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[241]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4056" port: "I[1]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[242]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4060" port: "I[1]" } delay_max: 329 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[243]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4065" port: "I[1]" } delay_max: 223 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[244]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4069" port: "I[0]" } delay_max: 223 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[245]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4073" port: "I[1]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[246]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4077" port: "I[3]" } delay_max: 236 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[247]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4081" port: "I[3]" } delay_max: 308 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[248]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4085" port: "I[3]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[249]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4089" port: "I[1]" } delay_max: 230 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[250]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4093" port: "I[3]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[251]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4097" port: "I[1]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[252]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4101" port: "I[1]" } delay_max: 172 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[253]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4105" port: "I[1]" } delay_max: 209 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[254]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4108" port: "I[1]" } delay_max: 411 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[255]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4113" port: "I[1]" } delay_max: 362 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4362" port: "I[1]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4367" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4375" port: "I[1]" } delay_max: 376 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4362" port: "I[2]" } delay_max: 296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4377" port: "I[2]" } delay_max: 425 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4362" port: "I[3]" } delay_max: 308 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4376" port: "I[0]" } delay_max: 218 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4361" port: "I[0]" } delay_max: 215 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4368" port: "I[0]" } delay_max: 276 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4369" port: "I[0]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4374" port: "I[1]" } delay_max: 195 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4361" port: "I[1]" } delay_max: 315 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4368" port: "I[2]" } delay_max: 308 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4369" port: "I[1]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4374" port: "I[0]" } delay_max: 210 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4361" port: "I[2]" } delay_max: 270 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4371" port: "I[0]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4378" port: "I[0]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4361" port: "I[3]" } delay_max: 273 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4370" port: "I[0]" } delay_max: 308 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4363" port: "I[0]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4366" port: "I[2]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4382" port: "I[0]" } delay_max: 264 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4365" port: "I[2]" } delay_max: 210 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4382" port: "I[1]" } delay_max: 144 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4391" port: "I[0]" } delay_max: 292 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4364" port: "I[0]" } delay_max: 229 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4382" port: "I[2]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4391" port: "I[1]" } delay_max: 218 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4382" port: "I[3]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4390" port: "I[0]" } delay_max: 195 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4384" port: "I[0]" } delay_max: 207 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4386" port: "I[0]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4387" port: "I[0]" } delay_max: 257 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4381" port: "I[0]" } delay_max: 300 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4386" port: "I[1]" } delay_max: 212 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4387" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4385" port: "I[0]" } delay_max: 169 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4387" port: "I[2]" } delay_max: 193 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4389" port: "I[3]" } delay_max: 330 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4389" port: "I[0]" } delay_max: 232 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4286" port: "I[1]" } delay_max: 389 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4287" port: "I[1]" } delay_max: 384 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4290" port: "I[1]" } delay_max: 342 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4293" port: "I[1]" } delay_max: 432 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4299" port: "I[0]" } delay_max: 528 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4301" port: "I[1]" } delay_max: 526 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4303" port: "I[1]" } delay_max: 474 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4308" port: "I[0]" } delay_max: 338 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4312" port: "I[2]" } delay_max: 444 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4313" port: "I[0]" } delay_max: 391 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4314" port: "I[0]" } delay_max: 497 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4315" port: "I[1]" } delay_max: 429 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4319" port: "I[1]" } delay_max: 508 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4326" port: "I[1]" } delay_max: 327 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4329" port: "I[0]" } delay_max: 519 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4331" port: "I[0]" } delay_max: 396 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4337" port: "I[1]" } delay_max: 287 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4593" port: "I[2]" } delay_max: 331 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4594" port: "I[0]" } delay_max: 340 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4597" port: "I[2]" } delay_max: 417 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4601" port: "I[2]" } delay_max: 364 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4605" port: "I[2]" } delay_max: 366 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4607" port: "I[0]" } delay_max: 494 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4611" port: "I[1]" } delay_max: 439 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4613" port: "I[2]" } delay_max: 419 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4617" port: "I[2]" } delay_max: 368 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4622" port: "I[2]" } delay_max: 225 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4629" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4636" port: "I[2]" } delay_max: 296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4641" port: "I[2]" } delay_max: 330 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4646" port: "I[1]" } delay_max: 440 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4647" port: "I[2]" } delay_max: 251 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4652" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4653" port: "I[2]" } delay_max: 365 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4658" port: "I[2]" } delay_max: 392 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4663" port: "I[2]" } delay_max: 432 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4285" port: "I[0]" } delay_max: 375 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4287" port: "I[2]" } delay_max: 515 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4291" port: "I[0]" } delay_max: 539 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4297" port: "I[1]" } delay_max: 530 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4299" port: "I[1]" } delay_max: 380 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4301" port: "I[3]" } delay_max: 371 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4303" port: "I[2]" } delay_max: 554 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4308" port: "I[1]" } delay_max: 449 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4311" port: "I[3]" } delay_max: 440 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4312" port: "I[0]" } delay_max: 483 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4315" port: "I[2]" } delay_max: 473 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4319" port: "I[2]" } delay_max: 397 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4326" port: "I[2]" } delay_max: 432 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4331" port: "I[1]" } delay_max: 465 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4338" port: "I[1]" } delay_max: 294 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4351" port: "I[1]" } delay_max: 361 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4357" port: "I[1]" } delay_max: 424 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4603" port: "I[3]" } delay_max: 237 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4608" port: "I[2]" } delay_max: 325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4611" port: "I[2]" } delay_max: 445 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4615" port: "I[2]" } delay_max: 414 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4619" port: "I[2]" } delay_max: 375 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4624" port: "I[2]" } delay_max: 305 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4628" port: "I[0]" } delay_max: 214 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4631" port: "I[3]" } delay_max: 216 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4634" port: "I[1]" } delay_max: 372 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4638" port: "I[3]" } delay_max: 211 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4643" port: "I[2]" } delay_max: 360 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4646" port: "I[2]" } delay_max: 459 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4649" port: "I[2]" } delay_max: 354 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4652" port: "I[2]" } delay_max: 328 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4655" port: "I[2]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4660" port: "I[2]" } delay_max: 230 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4665" port: "I[2]" } delay_max: 243 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4285" port: "I[1]" } delay_max: 328 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4286" port: "I[2]" } delay_max: 328 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4287" port: "I[3]" } delay_max: 429 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4291" port: "I[1]" } delay_max: 498 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4296" port: "I[0]" } delay_max: 627 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4299" port: "I[2]" } delay_max: 381 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4305" port: "I[1]" } delay_max: 316 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4315" port: "I[3]" } delay_max: 489 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4319" port: "I[3]" } delay_max: 551 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4326" port: "I[0]" } delay_max: 369 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4330" port: "I[1]" } delay_max: 429 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4331" port: "I[2]" } delay_max: 495 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4333" port: "I[0]" } delay_max: 486 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4341" port: "I[0]" } delay_max: 518 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4347" port: "I[1]" } delay_max: 476 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4612" port: "I[0]" } delay_max: 290 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4621" port: "I[2]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4625" port: "I[3]" } delay_max: 329 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4628" port: "I[1]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4631" port: "I[2]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4638" port: "I[2]" } delay_max: 218 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4643" port: "I[3]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4650" port: "I[3]" } delay_max: 305 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4656" port: "I[3]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4661" port: "I[3]" } delay_max: 365 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4666" port: "I[3]" } delay_max: 281 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "I[2]" } delay_max: 387 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[15]~FF" port: "I[0]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "I[2]" } delay_max: 381 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[15]~FF" port: "I[0]" } delay_max: 449 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4285" port: "I[2]" } delay_max: 323 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4291" port: "I[2]" } delay_max: 443 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4295" port: "I[0]" } delay_max: 547 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4296" port: "I[1]" } delay_max: 500 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4299" port: "I[3]" } delay_max: 432 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4305" port: "I[0]" } delay_max: 371 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4314" port: "I[1]" } delay_max: 557 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4316" port: "I[2]" } delay_max: 543 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4320" port: "I[1]" } delay_max: 544 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4324" port: "I[1]" } delay_max: 534 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4325" port: "I[1]" } delay_max: 529 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4326" port: "I[3]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4330" port: "I[2]" } delay_max: 482 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4331" port: "I[3]" } delay_max: 385 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4333" port: "I[1]" } delay_max: 543 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4336" port: "I[2]" } delay_max: 547 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4341" port: "I[1]" } delay_max: 471 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4343" port: "I[0]" } delay_max: 487 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4345" port: "I[1]" } delay_max: 531 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4347" port: "I[2]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4588" port: "I[1]" } delay_max: 469 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4612" port: "I[3]" } delay_max: 236 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4621" port: "I[1]" } delay_max: 426 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4626" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4632" port: "I[3]" } delay_max: 320 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4639" port: "I[3]" } delay_max: 217 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4644" port: "I[1]" } delay_max: 453 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4650" port: "I[2]" } delay_max: 329 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4656" port: "I[2]" } delay_max: 273 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4661" port: "I[2]" } delay_max: 232 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4666" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i2" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "I[1]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3604" port: "I[1]" } delay_max: 264 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i2" port: "I[0]" } delay_max: 276 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i3" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "I[1]" } delay_max: 253 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3604" port: "I[2]" } delay_max: 257 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i3" port: "I[0]" } delay_max: 291 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i4" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "I[1]" } delay_max: 217 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3605" port: "I[0]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i4" port: "I[0]" } delay_max: 309 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i5" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "I[1]" } delay_max: 213 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3605" port: "I[1]" } delay_max: 313 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i5" port: "I[0]" } delay_max: 253 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i6" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "I[1]" } delay_max: 213 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3605" port: "I[2]" } delay_max: 230 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i6" port: "I[0]" } delay_max: 253 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i7" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "I[1]" } delay_max: 374 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3604" port: "I[3]" } delay_max: 377 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i7" port: "I[0]" } delay_max: 394 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i8" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "I[1]" } delay_max: 374 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3602" port: "I[0]" } delay_max: 348 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i8" port: "I[0]" } delay_max: 394 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i9" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "I[1]" } delay_max: 349 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3602" port: "I[1]" } delay_max: 316 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i9" port: "I[0]" } delay_max: 395 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i10" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "I[1]" } delay_max: 242 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3602" port: "I[2]" } delay_max: 232 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i10" port: "I[0]" } delay_max: 288 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i11" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "I[1]" } delay_max: 242 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3602" port: "I[3]" } delay_max: 297 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i11" port: "I[0]" } delay_max: 288 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i12" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "I[1]" } delay_max: 390 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3603" port: "I[0]" } delay_max: 282 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i12" port: "I[0]" } delay_max: 442 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i13" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "I[1]" } delay_max: 299 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3603" port: "I[1]" } delay_max: 270 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i13" port: "I[0]" } delay_max: 286 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i14" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "I[1]" } delay_max: 242 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3603" port: "I[2]" } delay_max: 309 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i14" port: "I[0]" } delay_max: 288 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i15" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "I[1]" } delay_max: 213 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3605" port: "I[3]" } delay_max: 378 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i15" port: "I[0]" } delay_max: 253 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3734" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "I[0]" } delay_max: 133 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3734" port: "I[0]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1009/i1" port: "I[1]" } delay_max: 289 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i16" port: "I[0]" } delay_max: 325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3736" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "I[0]" } delay_max: 148 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1009/i1" port: "I[0]" } delay_max: 189 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i17" port: "I[0]" } delay_max: 276 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3738" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "I[0]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "I[1]" } delay_max: 276 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i18" port: "I[0]" } delay_max: 303 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1009/i2" port: "I[0]" } delay_max: 309 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3740" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "I[0]" } delay_max: 281 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "I[1]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i19" port: "I[0]" } delay_max: 411 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1009/i3" port: "I[0]" } delay_max: 420 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3742" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "I[0]" } delay_max: 287 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "I[1]" } delay_max: 387 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i20" port: "I[0]" } delay_max: 388 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1009/i4" port: "I[0]" } delay_max: 499 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3744" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "I[0]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "I[1]" } delay_max: 170 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "I[1]" } delay_max: 377 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "I[1]" } delay_max: 395 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3552" port: "I[3]" } delay_max: 555 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3591" port: "I[0]" } delay_max: 450 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3596" port: "I[0]" } delay_max: 451 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3598" port: "I[2]" } delay_max: 477 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3600" port: "I[0]" } delay_max: 459 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3700" port: "I[2]" } delay_max: 398 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3707" port: "I[2]" } delay_max: 399 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3714" port: "I[2]" } delay_max: 452 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3717" port: "I[2]" } delay_max: 372 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "I[1]" } delay_max: 518 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i21" port: "I[0]" } delay_max: 384 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1009/i5" port: "I[0]" } delay_max: 340 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3746" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "I[0]" } delay_max: 179 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "I[1]" } delay_max: 365 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "I[1]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "I[1]" } delay_max: 508 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3567" port: "I[1]" } delay_max: 279 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3591" port: "I[1]" } delay_max: 475 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3596" port: "I[1]" } delay_max: 475 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3598" port: "I[0]" } delay_max: 353 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3600" port: "I[1]" } delay_max: 443 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3700" port: "I[0]" } delay_max: 436 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3707" port: "I[0]" } delay_max: 554 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3714" port: "I[0]" } delay_max: 505 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3717" port: "I[0]" } delay_max: 458 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "I[1]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i22" port: "I[0]" } delay_max: 333 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1009/i6" port: "I[0]" } delay_max: 293 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3748" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "I[0]" } delay_max: 217 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "I[1]" } delay_max: 193 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "I[1]" } delay_max: 334 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "I[1]" } delay_max: 357 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3564" port: "I[1]" } delay_max: 384 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3589" port: "I[0]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3716" port: "I[3]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "I[1]" } delay_max: 169 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i23" port: "I[0]" } delay_max: 333 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1009/i7" port: "I[0]" } delay_max: 293 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3750" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "I[0]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "I[1]" } delay_max: 387 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "I[1]" } delay_max: 454 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3564" port: "I[3]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3589" port: "I[1]" } delay_max: 428 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3716" port: "I[0]" } delay_max: 296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "I[1]" } delay_max: 169 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i24" port: "I[0]" } delay_max: 202 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1009/i8" port: "I[0]" } delay_max: 276 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3752" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "I[0]" } delay_max: 217 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "I[1]" } delay_max: 467 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "I[1]" } delay_max: 384 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "I[1]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3566" port: "I[1]" } delay_max: 201 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3589" port: "I[2]" } delay_max: 463 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3716" port: "I[1]" } delay_max: 458 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "I[1]" } delay_max: 169 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i25" port: "I[0]" } delay_max: 333 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1009/i9" port: "I[0]" } delay_max: 293 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3754" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[25]~FF" port: "I[0]" } delay_max: 231 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[25]~FF" port: "I[1]" } delay_max: 170 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "I[1]" } delay_max: 361 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "I[1]" } delay_max: 310 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3566" port: "I[3]" } delay_max: 270 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3581" port: "I[0]" } delay_max: 201 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i26" port: "I[0]" } delay_max: 344 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1009/i10" port: "I[0]" } delay_max: 281 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3756" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[26]~FF" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[26]~FF" port: "I[1]" } delay_max: 338 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "I[1]" } delay_max: 514 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "I[1]" } delay_max: 532 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3565" port: "I[1]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3587" port: "I[0]" } delay_max: 335 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3696" port: "I[1]" } delay_max: 369 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[26]~FF" port: "I[1]" } delay_max: 159 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i27" port: "I[0]" } delay_max: 287 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1009/i11" port: "I[0]" } delay_max: 291 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3758" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[27]~FF" port: "I[0]" } delay_max: 234 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[27]~FF" port: "I[1]" } delay_max: 365 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "I[1]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "I[1]" } delay_max: 406 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3565" port: "I[3]" } delay_max: 257 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3588" port: "I[0]" } delay_max: 502 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3697" port: "I[0]" } delay_max: 511 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3704" port: "I[1]" } delay_max: 551 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3711" port: "I[1]" } delay_max: 401 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[27]~FF" port: "I[1]" } delay_max: 169 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i28" port: "I[0]" } delay_max: 405 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1009/i12" port: "I[0]" } delay_max: 432 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3760" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[28]~FF" port: "I[0]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[28]~FF" port: "I[1]" } delay_max: 421 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "I[1]" } delay_max: 330 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3567" port: "I[3]" } delay_max: 374 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3581" port: "I[1]" } delay_max: 429 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[28]~FF" port: "I[1]" } delay_max: 308 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i29" port: "I[0]" } delay_max: 347 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1009/i13" port: "I[0]" } delay_max: 295 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3762" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[29]~FF" port: "I[0]" } delay_max: 297 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[29]~FF" port: "I[1]" } delay_max: 403 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "I[1]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3559" port: "I[1]" } delay_max: 417 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3580" port: "I[0]" } delay_max: 431 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[29]~FF" port: "I[1]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i30" port: "I[0]" } delay_max: 333 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1009/i14" port: "I[0]" } delay_max: 293 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3764" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[30]~FF" port: "I[0]" } delay_max: 288 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[30]~FF" port: "I[1]" } delay_max: 451 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "I[1]" } delay_max: 400 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "I[1]" } delay_max: 376 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3562" port: "I[1]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3580" port: "I[1]" } delay_max: 296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[30]~FF" port: "I[1]" } delay_max: 159 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_355/i31" port: "I[0]" } delay_max: 439 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1009/i15" port: "I[0]" } delay_max: 391 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/opcode[1]~FF" port: "I[1]" } delay_max: 144 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "O_seq" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "I[1]" } delay_max: 335 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3560" port: "I[3]" } delay_max: 200 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3585" port: "I[0]" } delay_max: 269 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3611" port: "I[1]" } delay_max: 284 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3629" port: "I[1]" } delay_max: 279 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3630" port: "I[1]" } delay_max: 273 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3632" port: "I[1]" } delay_max: 195 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3634" port: "I[0]" } delay_max: 270 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4705" port: "I[3]" } delay_max: 215 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/opcode[2]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "I[1]" } delay_max: 319 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3561" port: "I[1]" } delay_max: 329 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3580" port: "I[3]" } delay_max: 201 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3611" port: "I[2]" } delay_max: 284 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3629" port: "I[2]" } delay_max: 275 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3630" port: "I[2]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3632" port: "I[2]" } delay_max: 169 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3634" port: "I[2]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4705" port: "I[2]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/opcode[3]~FF" port: "I[1]" } delay_max: 232 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "I[1]" } delay_max: 313 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3561" port: "I[3]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3585" port: "I[2]" } delay_max: 195 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3611" port: "I[3]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3629" port: "I[0]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3630" port: "I[3]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3632" port: "I[3]" } delay_max: 218 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3634" port: "I[1]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4705" port: "I[1]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1011/i1" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "I[3]" } delay_max: 133 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3572" port: "I[1]" } delay_max: 270 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3633" port: "I[2]" } delay_max: 220 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1011/i1" port: "I[0]" } delay_max: 304 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1011/i2" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "I[3]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3571" port: "I[0]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3633" port: "I[3]" } delay_max: 218 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1011/i2" port: "I[0]" } delay_max: 318 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1011/i3" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "I[3]" } delay_max: 252 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3571" port: "I[1]" } delay_max: 264 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3636" port: "I[3]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1011/i3" port: "I[0]" } delay_max: 314 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1011/i4" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "I[3]" } delay_max: 133 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3571" port: "I[2]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3631" port: "I[3]" } delay_max: 215 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1011/i4" port: "I[0]" } delay_max: 304 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1011/i5" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "I[3]" } delay_max: 133 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3571" port: "I[3]" } delay_max: 267 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3631" port: "I[2]" } delay_max: 273 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_1011/i5" port: "I[0]" } delay_max: 304 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "I[2]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3621" port: "I[0]" } delay_max: 201 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3624" port: "I[1]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3774" port: "I[1]" } delay_max: 257 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3776" port: "I[1]" } delay_max: 290 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3774" port: "O" } sink { cell: "edb_top_inst/la0/word_count[2]~FF" port: "I[1]" } delay_max: 248 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3621" port: "I[1]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3624" port: "I[2]" } delay_max: 288 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3774" port: "I[2]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3776" port: "I[2]" } delay_max: 276 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3776" port: "O" } sink { cell: "edb_top_inst/la0/word_count[3]~FF" port: "I[1]" } delay_max: 189 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3621" port: "I[2]" } delay_max: 281 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3624" port: "I[3]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3776" port: "I[3]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3624" port: "O" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "I[1]" } delay_max: 189 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3624" port: "O" } sink { cell: "edb_top_inst/LUT__3625" port: "I[0]" } delay_max: 200 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3624" port: "O" } sink { cell: "edb_top_inst/LUT__3779" port: "I[1]" } delay_max: 280 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3624" port: "O" } sink { cell: "edb_top_inst/LUT__3781" port: "I[2]" } delay_max: 192 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "I[2]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3620" port: "I[0]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3779" port: "I[0]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3781" port: "I[0]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3779" port: "O" } sink { cell: "edb_top_inst/la0/word_count[5]~FF" port: "I[1]" } delay_max: 171 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3620" port: "I[1]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3779" port: "I[2]" } delay_max: 200 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3781" port: "I[1]" } delay_max: 236 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3781" port: "O" } sink { cell: "edb_top_inst/la0/word_count[6]~FF" port: "I[1]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3620" port: "I[2]" } delay_max: 196 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3781" port: "I[3]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3625" port: "O" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "I[1]" } delay_max: 231 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3625" port: "O" } sink { cell: "edb_top_inst/LUT__3626" port: "I[0]" } delay_max: 187 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3625" port: "O" } sink { cell: "edb_top_inst/LUT__3784" port: "I[1]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "I[2]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3619" port: "I[0]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3784" port: "I[0]" } delay_max: 195 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3784" port: "O" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "I[1]" } delay_max: 252 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3784" port: "O" } sink { cell: "edb_top_inst/LUT__3786" port: "I[1]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3784" port: "O" } sink { cell: "edb_top_inst/LUT__3788" port: "I[2]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3784" port: "O" } sink { cell: "edb_top_inst/LUT__3792" port: "I[0]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "I[2]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3618" port: "I[0]" } delay_max: 218 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3786" port: "I[0]" } delay_max: 195 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3788" port: "I[0]" } delay_max: 201 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3786" port: "O" } sink { cell: "edb_top_inst/la0/word_count[9]~FF" port: "I[0]" } delay_max: 136 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3618" port: "I[1]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3786" port: "I[2]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3788" port: "I[1]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3788" port: "O" } sink { cell: "edb_top_inst/la0/word_count[10]~FF" port: "I[1]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3788" port: "O" } sink { cell: "edb_top_inst/LUT__3790" port: "I[1]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[10]~FF" port: "I[2]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3618" port: "I[2]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3790" port: "I[0]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3790" port: "O" } sink { cell: "edb_top_inst/la0/word_count[11]~FF" port: "I[0]" } delay_max: 136 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3618" port: "I[3]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3790" port: "I[2]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3792" port: "O" } sink { cell: "edb_top_inst/la0/word_count[12]~FF" port: "I[1]" } delay_max: 286 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3792" port: "O" } sink { cell: "edb_top_inst/LUT__3794" port: "I[1]" } delay_max: 434 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[12]~FF" port: "I[2]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3617" port: "I[0]" } delay_max: 338 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3794" port: "I[0]" } delay_max: 340 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3794" port: "O" } sink { cell: "edb_top_inst/la0/word_count[13]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3794" port: "O" } sink { cell: "edb_top_inst/LUT__3796" port: "I[1]" } delay_max: 175 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3794" port: "O" } sink { cell: "edb_top_inst/LUT__3798" port: "I[2]" } delay_max: 218 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[13]~FF" port: "I[2]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3617" port: "I[1]" } delay_max: 290 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3796" port: "I[0]" } delay_max: 264 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3798" port: "I[0]" } delay_max: 257 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3796" port: "O" } sink { cell: "edb_top_inst/la0/word_count[14]~FF" port: "I[0]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3617" port: "I[2]" } delay_max: 217 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3796" port: "I[2]" } delay_max: 215 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3798" port: "I[1]" } delay_max: 279 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3798" port: "O" } sink { cell: "edb_top_inst/la0/word_count[15]~FF" port: "I[1]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[15]~FF" port: "I[2]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3617" port: "I[3]" } delay_max: 210 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3803" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "I[2]" } delay_max: 302 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3813" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "I[3]" } delay_max: 171 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "I[1]" } delay_max: 333 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3819" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "I[2]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3822" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "I[3]" } delay_max: 192 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3827" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "I[0]" } delay_max: 205 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3826" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "I[1]" } delay_max: 253 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3829" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "I[2]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3830" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "I[3]" } delay_max: 270 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "I[0]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3835" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "I[1]" } delay_max: 236 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3830" port: "I[0]" } delay_max: 346 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3841" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "I[0]" } delay_max: 321 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3839" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "I[1]" } delay_max: 209 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3840" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "I[3]" } delay_max: 291 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "I[1]" } delay_max: 213 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3846" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "I[2]" } delay_max: 146 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3847" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "I[3]" } delay_max: 326 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3840" port: "I[2]" } delay_max: 208 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3852" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "I[2]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3853" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "I[3]" } delay_max: 413 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3856" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "I[0]" } delay_max: 254 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3855" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "I[1]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3858" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "I[2]" } delay_max: 179 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3859" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "I[3]" } delay_max: 153 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "I[1]" } delay_max: 188 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3864" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "I[2]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3865" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "I[3]" } delay_max: 246 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3859" port: "I[0]" } delay_max: 212 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "I[0]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3870" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "I[2]" } delay_max: 387 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3875" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "I[2]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3876" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "I[3]" } delay_max: 154 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3881" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "I[2]" } delay_max: 231 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3882" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "I[3]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3657" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "I[0]" } delay_max: 520 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3657" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "I[2]" } delay_max: 557 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3657" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "I[0]" } delay_max: 600 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3657" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "I[2]" } delay_max: 479 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3657" port: "O" } sink { cell: "edb_top_inst/LUT__3659" port: "I[0]" } delay_max: 688 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3657" port: "O" } sink { cell: "edb_top_inst/LUT__3660" port: "I[0]" } delay_max: 490 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3657" port: "O" } sink { cell: "edb_top_inst/LUT__3801" port: "I[2]" } delay_max: 518 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3657" port: "O" } sink { cell: "edb_top_inst/LUT__3830" port: "I[3]" } delay_max: 425 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3657" port: "O" } sink { cell: "edb_top_inst/LUT__3835" port: "I[3]" } delay_max: 549 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3657" port: "O" } sink { cell: "edb_top_inst/LUT__3840" port: "I[1]" } delay_max: 639 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3657" port: "O" } sink { cell: "edb_top_inst/LUT__3859" port: "I[3]" } delay_max: 375 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3657" port: "O" } sink { cell: "edb_top_inst/LUT__3870" port: "I[2]" } delay_max: 745 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "I[1]" } delay_max: 188 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3886" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "I[2]" } delay_max: 148 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "I[3]" } delay_max: 732 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "I[2]" } delay_max: 713 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "I[2]" } delay_max: 718 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "I[3]" } delay_max: 681 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "I[3]" } delay_max: 571 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "I[2]" } delay_max: 626 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "I[3]" } delay_max: 717 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "I[2]" } delay_max: 685 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "I[2]" } delay_max: 739 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "I[2]" } delay_max: 668 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "I[1]" } delay_max: 754 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "I[3]" } delay_max: 681 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "I[3]" } delay_max: 599 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "I[2]" } delay_max: 680 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "I[2]" } delay_max: 790 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "I[2]" } delay_max: 749 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "I[2]" } delay_max: 745 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "I[3]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "I[2]" } delay_max: 739 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "I[2]" } delay_max: 731 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "I[2]" } delay_max: 804 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "I[3]" } delay_max: 746 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "I[3]" } delay_max: 714 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "I[2]" } delay_max: 630 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "I[2]" } delay_max: 710 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "I[2]" } delay_max: 709 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "I[3]" } delay_max: 625 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "I[2]" } delay_max: 669 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "I[3]" } delay_max: 677 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/LUT__3659" port: "I[1]" } delay_max: 377 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/LUT__3682" port: "I[2]" } delay_max: 631 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/LUT__3801" port: "I[0]" } delay_max: 567 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/LUT__3811" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/LUT__3829" port: "I[1]" } delay_max: 613 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/LUT__3830" port: "I[1]" } delay_max: 499 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/LUT__3858" port: "I[1]" } delay_max: 698 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/LUT__3859" port: "I[1]" } delay_max: 610 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/LUT__3870" port: "I[1]" } delay_max: 675 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/LUT__3999" port: "I[2]" } delay_max: 762 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/LUT__4033" port: "I[2]" } delay_max: 716 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3889" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "I[0]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3890" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "I[1]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3891" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "I[3]" } delay_max: 149 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3893" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "I[0]" } delay_max: 136 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3896" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3897" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "I[3]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3891" port: "I[1]" } delay_max: 225 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3901" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "I[2]" } delay_max: 209 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3897" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3905" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "I[0]" } delay_max: 234 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "I[1]" } delay_max: 257 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3908" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "I[0]" } delay_max: 253 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3909" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "I[1]" } delay_max: 153 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3910" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "I[3]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "I[1]" } delay_max: 358 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3914" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "I[2]" } delay_max: 146 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3910" port: "I[1]" } delay_max: 269 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3917" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "I[0]" } delay_max: 133 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3918" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "I[1]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3919" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "I[3]" } delay_max: 283 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3922" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "I[0]" } delay_max: 418 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3923" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "I[1]" } delay_max: 213 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3924" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "I[3]" } delay_max: 133 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3919" port: "I[1]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3927" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "I[0]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3928" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3929" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "I[3]" } delay_max: 210 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3924" port: "I[1]" } delay_max: 264 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3934" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "I[0]" } delay_max: 341 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "I[3]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3929" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "I[1]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3939" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "I[2]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "I[1]" } delay_max: 196 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3944" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "I[2]" } delay_max: 133 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3946" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "I[0]" } delay_max: 151 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3949" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "I[1]" } delay_max: 208 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3950" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "I[3]" } delay_max: 284 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3953" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "I[0]" } delay_max: 179 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3954" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "I[1]" } delay_max: 280 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3955" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "I[3]" } delay_max: 146 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3950" port: "I[1]" } delay_max: 208 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3958" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "I[0]" } delay_max: 301 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3959" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "I[1]" } delay_max: 389 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3960" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "I[3]" } delay_max: 187 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3955" port: "I[1]" } delay_max: 212 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3963" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "I[0]" } delay_max: 252 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3964" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "I[1]" } delay_max: 396 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3965" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "I[3]" } delay_max: 367 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3960" port: "I[1]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "I[1]" } delay_max: 200 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3969" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "I[2]" } delay_max: 217 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3965" port: "I[1]" } delay_max: 383 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3972" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "I[0]" } delay_max: 172 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3973" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "I[1]" } delay_max: 365 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3974" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "I[3]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3976" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "I[0]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3979" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "I[1]" } delay_max: 327 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3980" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "I[3]" } delay_max: 166 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3974" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3983" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "I[0]" } delay_max: 127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3984" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "I[1]" } delay_max: 360 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3985" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "I[3]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3980" port: "I[1]" } delay_max: 236 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "I[1]" } delay_max: 255 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3989" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "I[2]" } delay_max: 172 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3985" port: "I[1]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3993" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "I[0]" } delay_max: 424 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "I[1]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "I[0]" } delay_max: 256 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3999" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "I[2]" } delay_max: 479 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4001" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "I[0]" } delay_max: 399 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4004" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "I[1]" } delay_max: 316 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4005" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "I[3]" } delay_max: 127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4008" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "I[0]" } delay_max: 289 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4009" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "I[1]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4010" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "I[3]" } delay_max: 133 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4005" port: "I[1]" } delay_max: 316 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4013" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "I[0]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4014" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "I[1]" } delay_max: 233 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4015" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "I[3]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4010" port: "I[1]" } delay_max: 372 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4019" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "I[2]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4015" port: "I[1]" } delay_max: 222 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4022" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "I[0]" } delay_max: 146 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4023" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "I[1]" } delay_max: 300 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4024" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "I[3]" } delay_max: 151 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4028" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "I[2]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4024" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "I[0]" } delay_max: 470 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4033" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "I[2]" } delay_max: 133 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4037" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "I[0]" } delay_max: 292 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3811" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "I[1]" } delay_max: 697 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3811" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "I[1]" } delay_max: 640 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3811" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "I[1]" } delay_max: 647 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3811" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "I[1]" } delay_max: 636 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3811" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "I[3]" } delay_max: 630 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3811" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "I[3]" } delay_max: 640 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3811" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "I[1]" } delay_max: 727 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3811" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "I[1]" } delay_max: 686 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3811" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "I[1]" } delay_max: 589 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3811" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "I[1]" } delay_max: 643 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3811" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "I[1]" } delay_max: 655 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3811" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "I[1]" } delay_max: 683 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3811" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "I[1]" } delay_max: 575 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3811" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "I[1]" } delay_max: 725 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3811" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "I[1]" } delay_max: 730 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3811" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "I[1]" } delay_max: 721 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3811" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3811" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "I[3]" } delay_max: 679 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3811" port: "O" } sink { cell: "edb_top_inst/LUT__3812" port: "I[2]" } delay_max: 924 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3811" port: "O" } sink { cell: "edb_top_inst/LUT__3819" port: "I[3]" } delay_max: 930 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3811" port: "O" } sink { cell: "edb_top_inst/LUT__3846" port: "I[3]" } delay_max: 846 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3811" port: "O" } sink { cell: "edb_top_inst/LUT__3852" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3811" port: "O" } sink { cell: "edb_top_inst/LUT__3864" port: "I[3]" } delay_max: 808 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3811" port: "O" } sink { cell: "edb_top_inst/LUT__3875" port: "I[3]" } delay_max: 732 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3811" port: "O" } sink { cell: "edb_top_inst/LUT__3881" port: "I[3]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3811" port: "O" } sink { cell: "edb_top_inst/LUT__4050" port: "I[2]" } delay_max: 685 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3811" port: "O" } sink { cell: "edb_top_inst/LUT__4110" port: "I[2]" } delay_max: 784 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "I[3]" } delay_max: 225 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4041" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "I[0]" } delay_max: 172 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "I[3]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4046" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "I[0]" } delay_max: 298 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "I[3]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "I[0]" } delay_max: 159 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4050" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "I[2]" } delay_max: 154 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4054" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "I[0]" } delay_max: 235 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "I[3]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "I[1]" } delay_max: 172 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4058" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "I[2]" } delay_max: 355 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "I[1]" } delay_max: 213 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4062" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "I[2]" } delay_max: 348 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4066" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "I[0]" } delay_max: 153 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "I[3]" } delay_max: 169 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4070" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "I[0]" } delay_max: 136 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "I[3]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4074" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "I[0]" } delay_max: 249 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "I[3]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4078" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "I[0]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "I[3]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4082" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "I[0]" } delay_max: 231 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "I[3]" } delay_max: 159 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4086" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "I[0]" } delay_max: 250 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "I[3]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4090" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "I[0]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "I[3]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4094" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "I[0]" } delay_max: 179 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "I[3]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4098" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "I[0]" } delay_max: 330 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "I[3]" } delay_max: 409 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4102" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "I[0]" } delay_max: 179 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "I[3]" } delay_max: 169 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4106" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "I[0]" } delay_max: 330 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "I[3]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "I[0]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4110" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "I[2]" } delay_max: 146 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3666" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "I[1]" } delay_max: 431 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3666" port: "O" } sink { cell: "edb_top_inst/LUT__3669" port: "I[2]" } delay_max: 618 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3666" port: "O" } sink { cell: "edb_top_inst/LUT__3802" port: "I[1]" } delay_max: 530 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3666" port: "O" } sink { cell: "edb_top_inst/LUT__3826" port: "I[2]" } delay_max: 524 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3666" port: "O" } sink { cell: "edb_top_inst/LUT__3839" port: "I[0]" } delay_max: 576 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3666" port: "O" } sink { cell: "edb_top_inst/LUT__3855" port: "I[2]" } delay_max: 547 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3666" port: "O" } sink { cell: "edb_top_inst/LUT__3890" port: "I[0]" } delay_max: 563 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3666" port: "O" } sink { cell: "edb_top_inst/LUT__3896" port: "I[0]" } delay_max: 731 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3666" port: "O" } sink { cell: "edb_top_inst/LUT__3909" port: "I[0]" } delay_max: 583 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3666" port: "O" } sink { cell: "edb_top_inst/LUT__3918" port: "I[0]" } delay_max: 637 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3666" port: "O" } sink { cell: "edb_top_inst/LUT__3923" port: "I[0]" } delay_max: 564 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3666" port: "O" } sink { cell: "edb_top_inst/LUT__3928" port: "I[0]" } delay_max: 600 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3666" port: "O" } sink { cell: "edb_top_inst/LUT__3949" port: "I[0]" } delay_max: 505 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3666" port: "O" } sink { cell: "edb_top_inst/LUT__3954" port: "I[0]" } delay_max: 392 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3666" port: "O" } sink { cell: "edb_top_inst/LUT__3959" port: "I[0]" } delay_max: 506 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3666" port: "O" } sink { cell: "edb_top_inst/LUT__3964" port: "I[0]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3666" port: "O" } sink { cell: "edb_top_inst/LUT__3973" port: "I[0]" } delay_max: 456 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3666" port: "O" } sink { cell: "edb_top_inst/LUT__3979" port: "I[0]" } delay_max: 639 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3666" port: "O" } sink { cell: "edb_top_inst/LUT__3984" port: "I[0]" } delay_max: 599 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3666" port: "O" } sink { cell: "edb_top_inst/LUT__3996" port: "I[0]" } delay_max: 488 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3666" port: "O" } sink { cell: "edb_top_inst/LUT__4004" port: "I[0]" } delay_max: 593 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3666" port: "O" } sink { cell: "edb_top_inst/LUT__4009" port: "I[0]" } delay_max: 516 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3666" port: "O" } sink { cell: "edb_top_inst/LUT__4014" port: "I[0]" } delay_max: 484 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3666" port: "O" } sink { cell: "edb_top_inst/LUT__4023" port: "I[0]" } delay_max: 622 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3666" port: "O" } sink { cell: "edb_top_inst/LUT__4030" port: "I[0]" } delay_max: 472 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3666" port: "O" } sink { cell: "edb_top_inst/LUT__4041" port: "I[2]" } delay_max: 439 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3666" port: "O" } sink { cell: "edb_top_inst/LUT__4046" port: "I[2]" } delay_max: 403 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3666" port: "O" } sink { cell: "edb_top_inst/LUT__4066" port: "I[2]" } delay_max: 415 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3666" port: "O" } sink { cell: "edb_top_inst/LUT__4074" port: "I[2]" } delay_max: 478 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3666" port: "O" } sink { cell: "edb_top_inst/LUT__4078" port: "I[2]" } delay_max: 436 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3666" port: "O" } sink { cell: "edb_top_inst/LUT__4082" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3666" port: "O" } sink { cell: "edb_top_inst/LUT__4086" port: "I[2]" } delay_max: 462 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3666" port: "O" } sink { cell: "edb_top_inst/LUT__4090" port: "I[2]" } delay_max: 439 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3666" port: "O" } sink { cell: "edb_top_inst/LUT__4094" port: "I[2]" } delay_max: 374 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3666" port: "O" } sink { cell: "edb_top_inst/LUT__4098" port: "I[2]" } delay_max: 398 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3666" port: "O" } sink { cell: "edb_top_inst/LUT__4102" port: "I[2]" } delay_max: 321 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3666" port: "O" } sink { cell: "edb_top_inst/LUT__4106" port: "I[2]" } delay_max: 396 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4114" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "I[2]" } delay_max: 127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3653" port: "O" } sink { cell: "edb_top_inst/la0/module_state[1]~FF" port: "I[0]" } delay_max: 293 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3650" port: "O" } sink { cell: "edb_top_inst/la0/module_state[1]~FF" port: "I[1]" } delay_max: 166 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/module_state[1]~FF" port: "I[2]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3575" port: "I[1]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3584" port: "I[1]" } delay_max: 503 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3613" port: "I[3]" } delay_max: 348 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3637" port: "I[3]" } delay_max: 399 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3640" port: "I[2]" } delay_max: 467 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3645" port: "I[0]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3686" port: "I[3]" } delay_max: 487 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3694" port: "I[3]" } delay_max: 361 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3546" port: "I[1]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4116" port: "I[0]" } delay_max: 256 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4702" port: "I[3]" } delay_max: 210 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O" } sink { cell: "edb_top_inst/LUT__3655" port: "I[2]" } delay_max: 273 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3547" port: "I[1]" } delay_max: 306 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3573" port: "I[2]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3576" port: "I[0]" } delay_max: 300 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3583" port: "I[1]" } delay_max: 409 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3614" port: "I[2]" } delay_max: 290 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3616" port: "I[1]" } delay_max: 430 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3627" port: "I[1]" } delay_max: 399 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3628" port: "I[1]" } delay_max: 392 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3644" port: "I[1]" } delay_max: 311 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3649" port: "I[0]" } delay_max: 263 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3653" port: "I[3]" } delay_max: 308 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3690" port: "I[1]" } delay_max: 251 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3692" port: "I[1]" } delay_max: 244 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3546" port: "I[0]" } delay_max: 293 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4128" port: "I[2]" } delay_max: 488 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4702" port: "I[0]" } delay_max: 220 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4116" port: "O" } sink { cell: "edb_top_inst/la0/module_state[2]~FF" port: "I[0]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4116" port: "O" } sink { cell: "edb_top_inst/la0/module_state[3]~FF" port: "I[3]" } delay_max: 216 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4118" port: "O" } sink { cell: "edb_top_inst/la0/module_state[2]~FF" port: "I[1]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4119" port: "O" } sink { cell: "edb_top_inst/la0/module_state[2]~FF" port: "I[2]" } delay_max: 136 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3574" port: "I[2]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3575" port: "I[0]" } delay_max: 286 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3584" port: "I[0]" } delay_max: 417 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3612" port: "I[0]" } delay_max: 195 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3614" port: "I[0]" } delay_max: 308 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3623" port: "I[1]" } delay_max: 405 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3627" port: "I[2]" } delay_max: 209 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3637" port: "I[2]" } delay_max: 236 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3640" port: "I[1]" } delay_max: 396 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3645" port: "I[3]" } delay_max: 330 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3650" port: "I[2]" } delay_max: 342 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3651" port: "I[3]" } delay_max: 315 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3652" port: "I[2]" } delay_max: 209 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3655" port: "I[3]" } delay_max: 288 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3657" port: "I[2]" } delay_max: 441 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3684" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3685" port: "I[0]" } delay_max: 343 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3690" port: "I[2]" } delay_max: 282 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3691" port: "I[1]" } delay_max: 207 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3692" port: "I[2]" } delay_max: 273 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3546" port: "I[2]" } delay_max: 211 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4116" port: "I[2]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4702" port: "I[2]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/la0/module_state[3]~FF" port: "I[0]" } delay_max: 495 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__3574" port: "I[1]" } delay_max: 522 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__3582" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__3608" port: "I[0]" } delay_max: 552 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__3643" port: "I[0]" } delay_max: 465 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__3650" port: "I[1]" } delay_max: 406 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__3651" port: "I[2]" } delay_max: 456 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__3688" port: "I[0]" } delay_max: 579 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__4119" port: "I[1]" } delay_max: 585 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__4703" port: "I[2]" } delay_max: 497 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4117" port: "O" } sink { cell: "edb_top_inst/la0/module_state[3]~FF" port: "I[1]" } delay_max: 302 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4117" port: "O" } sink { cell: "edb_top_inst/LUT__4118" port: "I[0]" } delay_max: 133 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3575" port: "O" } sink { cell: "edb_top_inst/la0/module_state[3]~FF" port: "I[2]" } delay_max: 253 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3575" port: "O" } sink { cell: "edb_top_inst/LUT__3576" port: "I[3]" } delay_max: 234 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3575" port: "O" } sink { cell: "edb_top_inst/LUT__3646" port: "I[0]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3575" port: "O" } sink { cell: "edb_top_inst/LUT__4118" port: "I[1]" } delay_max: 285 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3575" port: "O" } sink { cell: "edb_top_inst/LUT__4123" port: "I[0]" } delay_max: 206 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "I[1]" } delay_max: 144 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3550" port: "I[2]" } delay_max: 223 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4123" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "CE" } delay_max: 413 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4123" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "CE" } delay_max: 461 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4123" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "CE" } delay_max: 532 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4123" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "CE" } delay_max: 594 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4123" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "CE" } delay_max: 505 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4123" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "CE" } delay_max: 431 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4123" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "CE" } delay_max: 431 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4123" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "CE" } delay_max: 430 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4123" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "CE" } delay_max: 544 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4123" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "CE" } delay_max: 550 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4123" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "CE" } delay_max: 528 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4123" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "CE" } delay_max: 563 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4123" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "CE" } delay_max: 431 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4123" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "CE" } delay_max: 478 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4123" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "CE" } delay_max: 574 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4123" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "CE" } delay_max: 569 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4123" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "CE" } delay_max: 595 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4123" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "CE" } delay_max: 476 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4123" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "CE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4123" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "CE" } delay_max: 552 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4123" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "CE" } delay_max: 539 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4123" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "CE" } delay_max: 509 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4123" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "CE" } delay_max: 509 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4123" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "CE" } delay_max: 412 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4123" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "CE" } delay_max: 436 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4123" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "CE" } delay_max: 573 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4123" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "CE" } delay_max: 414 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4123" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "CE" } delay_max: 485 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4123" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "CE" } delay_max: 365 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4123" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "CE" } delay_max: 317 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4123" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "CE" } delay_max: 437 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4123" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "CE" } delay_max: 414 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3550" port: "I[0]" } delay_max: 225 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3570" port: "I[1]" } delay_max: 280 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4128" port: "I[3]" } delay_max: 488 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3549" port: "I[0]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "I[1]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3549" port: "I[2]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3551" port: "I[0]" } delay_max: 281 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "I[1]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3551" port: "I[2]" } delay_max: 263 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4129" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "I[1]" } delay_max: 513 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4129" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "I[1]" } delay_max: 461 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4129" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "I[1]" } delay_max: 443 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4129" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "I[1]" } delay_max: 474 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4129" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "I[1]" } delay_max: 518 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4129" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "I[1]" } delay_max: 483 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4129" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "I[1]" } delay_max: 366 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4129" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "I[1]" } delay_max: 483 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4129" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "I[1]" } delay_max: 523 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4129" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "I[1]" } delay_max: 421 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4129" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "I[1]" } delay_max: 462 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4129" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "I[1]" } delay_max: 507 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4129" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "I[1]" } delay_max: 483 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4129" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "I[1]" } delay_max: 484 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "I[2]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3552" port: "I[0]" } delay_max: 308 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "I[1]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3557" port: "I[0]" } delay_max: 222 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "I[1]" } delay_max: 307 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3555" port: "I[0]" } delay_max: 362 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "I[2]" } delay_max: 450 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3555" port: "I[2]" } delay_max: 517 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "I[2]" } delay_max: 515 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3554" port: "I[0]" } delay_max: 201 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "I[1]" } delay_max: 169 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3554" port: "I[2]" } delay_max: 193 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3556" port: "I[0]" } delay_max: 169 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3556" port: "I[2]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "I[1]" } delay_max: 302 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3557" port: "I[2]" } delay_max: 302 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3552" port: "I[2]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "I[2]" } delay_max: 281 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3567" port: "I[0]" } delay_max: 322 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "I[1]" } delay_max: 196 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3564" port: "I[0]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "I[1]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3564" port: "I[2]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3566" port: "I[0]" } delay_max: 212 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "I[2]" } delay_max: 169 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3566" port: "I[2]" } delay_max: 195 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "I[2]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3565" port: "I[0]" } delay_max: 264 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "I[2]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3565" port: "I[2]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "I[1]" } delay_max: 319 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3567" port: "I[2]" } delay_max: 345 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "I[2]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3559" port: "I[0]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "I[2]" } delay_max: 200 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3562" port: "I[0]" } delay_max: 281 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3562" port: "I[2]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "I[2]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3560" port: "I[0]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "I[2]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3560" port: "I[2]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "I[1]" } delay_max: 159 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3561" port: "I[0]" } delay_max: 290 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "I[2]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3561" port: "I[2]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "I[2]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3559" port: "I[2]" } delay_max: 291 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[2]~FF" port: "I[0]" } delay_max: 556 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "I[0]" } delay_max: 377 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_2" port: "I[0]" } delay_max: 508 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4160" port: "I[1]" } delay_max: 511 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4169" port: "I[0]" } delay_max: 510 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4197" port: "I[1]" } delay_max: 341 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4206" port: "I[0]" } delay_max: 429 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[3]~FF" port: "I[0]" } delay_max: 469 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "I[0]" } delay_max: 241 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_2" port: "I[0]" } delay_max: 520 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4161" port: "I[2]" } delay_max: 400 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4166" port: "I[0]" } delay_max: 498 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4198" port: "I[2]" } delay_max: 472 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4203" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[4]~FF" port: "I[0]" } delay_max: 524 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "I[0]" } delay_max: 441 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_2" port: "I[0]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4162" port: "I[0]" } delay_max: 549 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4163" port: "I[3]" } delay_max: 509 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4166" port: "I[2]" } delay_max: 434 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4199" port: "I[0]" } delay_max: 399 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4200" port: "I[3]" } delay_max: 405 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4203" port: "I[2]" } delay_max: 413 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[5]~FF" port: "I[0]" } delay_max: 381 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "I[0]" } delay_max: 445 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_2" port: "I[0]" } delay_max: 215 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4163" port: "I[0]" } delay_max: 521 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4168" port: "I[0]" } delay_max: 384 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4200" port: "I[0]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4205" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "I[3]" } delay_max: 431 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[6]~FF" port: "I[0]" } delay_max: 529 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[3]" } delay_max: 441 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "I[0]" } delay_max: 473 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_2" port: "I[0]" } delay_max: 450 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4164" port: "I[0]" } delay_max: 445 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4168" port: "I[2]" } delay_max: 466 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4201" port: "I[0]" } delay_max: 324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4205" port: "I[2]" } delay_max: 315 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "I[0]" } delay_max: 598 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[7]~FF" port: "I[0]" } delay_max: 440 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[0]" } delay_max: 409 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "I[0]" } delay_max: 446 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_2" port: "I[0]" } delay_max: 503 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4169" port: "I[2]" } delay_max: 491 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4206" port: "I[2]" } delay_max: 476 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "I[3]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "I[0]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4196" port: "I[1]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4204" port: "I[1]" } delay_max: 293 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "I[0]" } delay_max: 333 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4197" port: "I[2]" } delay_max: 169 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4206" port: "I[1]" } delay_max: 196 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "I[0]" } delay_max: 356 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4198" port: "I[1]" } delay_max: 369 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4203" port: "I[1]" } delay_max: 300 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "I[0]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4199" port: "I[1]" } delay_max: 308 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4203" port: "I[3]" } delay_max: 264 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "I[0]" } delay_max: 263 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4200" port: "I[1]" } delay_max: 290 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4205" port: "I[1]" } delay_max: 263 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "I[0]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4201" port: "I[1]" } delay_max: 276 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4205" port: "I[3]" } delay_max: 270 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[1]" } delay_max: 264 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "I[0]" } delay_max: 267 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4206" port: "I[3]" } delay_max: 369 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "I[1]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "I[1]" } delay_max: 217 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "I[1]" } delay_max: 412 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "I[1]" } delay_max: 472 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "I[1]" } delay_max: 453 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "I[1]" } delay_max: 446 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "I[1]" } delay_max: 407 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "I[1]" } delay_max: 418 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "I[1]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "I[1]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "I[1]" } delay_max: 264 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "I[1]" } delay_max: 270 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "I[1]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "I[1]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4171" port: "I[3]" } delay_max: 329 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4177" port: "I[1]" } delay_max: 207 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4178" port: "I[2]" } delay_max: 304 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "I[3]" } delay_max: 208 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" port: "I[0]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4159" port: "I[1]" } delay_max: 196 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4167" port: "I[1]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[2]~FF" port: "I[0]" } delay_max: 273 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4160" port: "I[2]" } delay_max: 288 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4169" port: "I[1]" } delay_max: 229 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[3]~FF" port: "I[0]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4161" port: "I[1]" } delay_max: 289 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4166" port: "I[1]" } delay_max: 243 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[4]~FF" port: "I[0]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4162" port: "I[1]" } delay_max: 319 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4166" port: "I[3]" } delay_max: 207 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[5]~FF" port: "I[0]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4163" port: "I[1]" } delay_max: 210 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4168" port: "I[1]" } delay_max: 212 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[6]~FF" port: "I[0]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4164" port: "I[1]" } delay_max: 302 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4168" port: "I[3]" } delay_max: 210 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "I[1]" } delay_max: 269 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[7]~FF" port: "I[0]" } delay_max: 267 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4169" port: "I[3]" } delay_max: 220 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" port: "I[1]" } delay_max: 279 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" port: "I[1]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[2]~FF" port: "I[1]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[2]~FF" port: "I[1]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[3]~FF" port: "I[1]" } delay_max: 216 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[3]~FF" port: "I[1]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[4]~FF" port: "I[1]" } delay_max: 296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[4]~FF" port: "I[1]" } delay_max: 275 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[5]~FF" port: "I[1]" } delay_max: 302 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[5]~FF" port: "I[1]" } delay_max: 318 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[6]~FF" port: "I[1]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[6]~FF" port: "I[1]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[7]~FF" port: "I[1]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[7]~FF" port: "I[1]" } delay_max: 296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" port: "I[0]" } delay_max: 503 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "I[0]" } delay_max: 478 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_2" port: "I[0]" } delay_max: 453 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4233" port: "I[0]" } delay_max: 532 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4235" port: "I[0]" } delay_max: 510 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4249" port: "I[0]" } delay_max: 448 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4251" port: "I[0]" } delay_max: 516 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "I[2]" } delay_max: 429 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[2]~FF" port: "I[0]" } delay_max: 476 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[2]" } delay_max: 371 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "I[0]" } delay_max: 476 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_2" port: "I[0]" } delay_max: 498 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4235" port: "I[2]" } delay_max: 532 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4251" port: "I[2]" } delay_max: 458 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4172" port: "I[0]" } delay_max: 281 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4172" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4164" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "I[2]" } delay_max: 148 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4171" port: "I[0]" } delay_max: 301 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4178" port: "I[3]" } delay_max: 294 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4166" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "I[0]" } delay_max: 282 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4167" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "I[1]" } delay_max: 146 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4168" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "I[2]" } delay_max: 338 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4169" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "I[3]" } delay_max: 217 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4171" port: "I[1]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4178" port: "I[0]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4177" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "I[0]" } delay_max: 248 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4171" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "I[1]" } delay_max: 252 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4178" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "I[2]" } delay_max: 256 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4281" port: "I[1]" } delay_max: 459 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4172" port: "I[2]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4174" port: "I[0]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4174" port: "I[2]" } delay_max: 144 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4175" port: "I[0]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4175" port: "I[2]" } delay_max: 144 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4173" port: "I[0]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4173" port: "I[2]" } delay_max: 144 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4172" port: "I[3]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4174" port: "I[1]" } delay_max: 267 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4174" port: "I[3]" } delay_max: 175 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4175" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4175" port: "I[3]" } delay_max: 193 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4173" port: "I[1]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4173" port: "I[3]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4211" port: "I[0]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4211" port: "I[1]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4201" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[2]" } delay_max: 231 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4208" port: "I[0]" } delay_max: 224 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4215" port: "I[3]" } delay_max: 216 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4203" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[0]" } delay_max: 149 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4204" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[1]" } delay_max: 136 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4205" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[2]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4206" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[3]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4208" port: "I[1]" } delay_max: 187 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4215" port: "I[0]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4214" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "I[0]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4208" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "I[1]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4215" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "I[2]" } delay_max: 164 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4275" port: "I[1]" } delay_max: 413 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4277" port: "I[0]" } delay_max: 419 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4211" port: "I[2]" } delay_max: 169 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4212" port: "I[0]" } delay_max: 305 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4212" port: "I[2]" } delay_max: 144 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4210" port: "I[0]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4210" port: "I[2]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4209" port: "I[0]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4209" port: "I[2]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4211" port: "I[3]" } delay_max: 159 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4212" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4212" port: "I[3]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4210" port: "I[1]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4210" port: "I[3]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4209" port: "I[1]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4209" port: "I[3]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4253" port: "I[3]" } delay_max: 308 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4256" port: "I[1]" } delay_max: 300 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4257" port: "I[2]" } delay_max: 317 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "I[3]" } delay_max: 209 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "I[0]" } delay_max: 312 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4249" port: "I[1]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4251" port: "I[1]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[1]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "I[0]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4251" port: "I[3]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "I[1]" } delay_max: 302 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "I[1]" } delay_max: 392 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "I[1]" } delay_max: 371 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "I[1]" } delay_max: 288 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4237" port: "I[3]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4240" port: "I[1]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4241" port: "I[2]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "I[3]" } delay_max: 387 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" port: "I[0]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4233" port: "I[1]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4235" port: "I[1]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "I[1]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[2]~FF" port: "I[0]" } delay_max: 263 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4235" port: "I[3]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" port: "I[1]" } delay_max: 367 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" port: "I[1]" } delay_max: 288 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[2]~FF" port: "I[1]" } delay_max: 361 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[2]~FF" port: "I[1]" } delay_max: 392 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4239" port: "I[0]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4239" port: "I[1]" } delay_max: 255 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4233" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "I[0]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4237" port: "I[0]" } delay_max: 319 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4241" port: "I[3]" } delay_max: 346 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4235" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "I[2]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4237" port: "I[1]" } delay_max: 242 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4241" port: "I[0]" } delay_max: 232 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4240" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "I[0]" } delay_max: 230 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4237" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "I[1]" } delay_max: 276 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4241" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "I[2]" } delay_max: 289 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4280" port: "I[0]" } delay_max: 432 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4282" port: "I[0]" } delay_max: 399 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4238" port: "I[0]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4238" port: "I[2]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4238" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4238" port: "I[3]" } delay_max: 193 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4255" port: "I[0]" } delay_max: 172 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4255" port: "I[1]" } delay_max: 276 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4249" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[0]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4253" port: "I[0]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4257" port: "I[3]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4251" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[2]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4253" port: "I[1]" } delay_max: 187 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4257" port: "I[0]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4256" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4253" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "I[1]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4257" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "I[2]" } delay_max: 148 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4276" port: "I[1]" } delay_max: 384 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4254" port: "I[0]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4254" port: "I[2]" } delay_max: 172 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4254" port: "I[1]" } delay_max: 284 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4254" port: "I[3]" } delay_max: 261 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4271" port: "I[2]" } delay_max: 318 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4272" port: "I[3]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4273" port: "I[3]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "I[3]" } delay_max: 208 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4263" port: "I[2]" } delay_max: 210 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4264" port: "I[3]" } delay_max: 222 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4265" port: "I[3]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "I[3]" } delay_max: 209 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk2.la_capture_mask[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/capture_enable~FF" port: "I[0]" } delay_max: 302 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk2.la_capture_mask[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4280" port: "I[1]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk2.la_capture_mask[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4282" port: "I[1]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk2.la_capture_mask[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/capture_enable~FF" port: "I[1]" } delay_max: 300 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk2.la_capture_mask[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4280" port: "I[2]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk2.la_capture_mask[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4282" port: "I[3]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4264" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "I[0]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4263" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "I[1]" } delay_max: 151 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4265" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "I[2]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4280" port: "I[3]" } delay_max: 459 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4282" port: "I[2]" } delay_max: 340 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4265" port: "I[0]" } delay_max: 204 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4273" port: "I[0]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[0]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[1]" } delay_max: 305 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "I[1]" } delay_max: 193 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4265" port: "I[1]" } delay_max: 201 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4273" port: "I[1]" } delay_max: 169 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4264" port: "I[1]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4272" port: "I[1]" } delay_max: 290 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4263" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4271" port: "I[1]" } delay_max: 144 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4264" port: "I[0]" } delay_max: 218 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4272" port: "I[0]" } delay_max: 292 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4263" port: "I[0]" } delay_max: 282 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4271" port: "I[0]" } delay_max: 305 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4272" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "I[0]" } delay_max: 146 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4271" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "I[1]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4273" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "I[2]" } delay_max: 268 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4275" port: "I[3]" } delay_max: 500 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4277" port: "I[2]" } delay_max: 460 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4278" port: "O" } sink { cell: "edb_top_inst/la0/tu_trigger~FF" port: "I[3]" } delay_max: 215 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4403" port: "I[0]" } delay_max: 231 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4283" port: "O" } sink { cell: "edb_top_inst/la0/capture_enable~FF" port: "I[3]" } delay_max: 154 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/capture_enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "I[1]" } delay_max: 340 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/capture_enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "I[1]" } delay_max: 502 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/capture_enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4449" port: "I[1]" } delay_max: 433 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/capture_enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4563" port: "I[1]" } delay_max: 406 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4401" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "I[0]" } delay_max: 266 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4401" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "I[2]" } delay_max: 254 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4440" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "I[1]" } delay_max: 243 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4443" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "I[2]" } delay_max: 252 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4446" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "I[3]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4449" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "CE" } delay_max: 312 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4449" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "CE" } delay_max: 319 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4449" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "CE" } delay_max: 426 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4449" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "CE" } delay_max: 342 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3677" port: "I[2]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3800" port: "I[1]" } delay_max: 302 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3821" port: "I[0]" } delay_max: 275 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4401" port: "I[3]" } delay_max: 291 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4406" port: "I[1]" } delay_max: 308 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4418" port: "I[2]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4440" port: "I[1]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4442" port: "I[0]" } delay_max: 285 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4446" port: "I[1]" } delay_max: 172 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4448" port: "I[1]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4460" port: "I[0]" } delay_max: 281 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4462" port: "I[2]" } delay_max: 300 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4465" port: "I[2]" } delay_max: 287 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4467" port: "I[1]" } delay_max: 304 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4471" port: "I[0]" } delay_max: 270 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4477" port: "I[1]" } delay_max: 264 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4478" port: "I[1]" } delay_max: 261 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4479" port: "I[2]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4561" port: "I[0]" } delay_max: 208 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "I[1]" } delay_max: 144 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4402" port: "I[0]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4402" port: "I[1]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4403" port: "I[1]" } delay_max: 238 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "I[1]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "I[1]" } delay_max: 424 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4450" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "CE" } delay_max: 622 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4450" port: "O" } sink { cell: "edb_top_inst/la0/biu_ready~FF" port: "I[1]" } delay_max: 148 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4450" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "CE" } delay_max: 455 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4450" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "CE" } delay_max: 462 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4450" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "CE" } delay_max: 545 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4450" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "CE" } delay_max: 639 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4450" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "CE" } delay_max: 432 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4450" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "CE" } delay_max: 580 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4450" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "CE" } delay_max: 580 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4450" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4450" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "CE" } delay_max: 479 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4450" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4450" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" port: "CE" } delay_max: 510 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4450" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[26]~FF" port: "CE" } delay_max: 479 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4450" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[27]~FF" port: "CE" } delay_max: 594 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4450" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[28]~FF" port: "CE" } delay_max: 478 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4450" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[29]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4450" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[30]~FF" port: "CE" } delay_max: 639 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4450" port: "O" } sink { cell: "edb_top_inst/LUT__4484" port: "I[0]" } delay_max: 422 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "I[1]" } delay_max: 326 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "I[1]" } delay_max: 348 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "I[1]" } delay_max: 279 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "I[2]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "I[1]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "I[1]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4451" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "CE" } delay_max: 695 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4451" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "CE" } delay_max: 675 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4451" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "CE" } delay_max: 657 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4451" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4451" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "CE" } delay_max: 624 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4451" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "CE" } delay_max: 443 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4451" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "CE" } delay_max: 568 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4451" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "CE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4451" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "CE" } delay_max: 752 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4451" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "CE" } delay_max: 602 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4451" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "CE" } delay_max: 568 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4451" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "CE" } delay_max: 385 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4451" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "CE" } delay_max: 579 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4451" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "CE" } delay_max: 728 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "I[1]" } delay_max: 284 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4484" port: "I[1]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4484" port: "I[2]" } delay_max: 175 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4453" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "I[0]" } delay_max: 486 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4452" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "I[1]" } delay_max: 542 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4456" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n111~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "I[3]" } delay_max: 380 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n111~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "I[3]" } delay_max: 517 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n111~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "I[3]" } delay_max: 176 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n111~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "I[3]" } delay_max: 282 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n111~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "I[3]" } delay_max: 419 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n111~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "I[3]" } delay_max: 387 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n111~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "I[3]" } delay_max: 634 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n111~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "I[3]" } delay_max: 440 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n111~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "I[3]" } delay_max: 339 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n111~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "I[3]" } delay_max: 399 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n111~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "I[3]" } delay_max: 447 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n111~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "I[3]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n111~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3660" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4451" port: "I[0]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4459" port: "I[0]" } delay_max: 159 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "I[3]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4451" port: "I[1]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4459" port: "I[2]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4459" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "CE" } delay_max: 273 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4459" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "CE" } delay_max: 344 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4460" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "I[0]" } delay_max: 279 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4460" port: "O" } sink { cell: "edb_top_inst/LUT__4466" port: "I[2]" } delay_max: 202 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4460" port: "O" } sink { cell: "edb_top_inst/LUT__4475" port: "I[3]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4460" port: "O" } sink { cell: "edb_top_inst/LUT__4558" port: "I[0]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4417" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "I[1]" } delay_max: 313 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4417" port: "O" } sink { cell: "edb_top_inst/LUT__4418" port: "I[0]" } delay_max: 179 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4417" port: "O" } sink { cell: "edb_top_inst/LUT__4466" port: "I[0]" } delay_max: 189 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4417" port: "O" } sink { cell: "edb_top_inst/LUT__4477" port: "I[3]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4463" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "I[3]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3677" port: "I[3]" } delay_max: 276 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3800" port: "I[0]" } delay_max: 300 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3820" port: "I[0]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4399" port: "I[0]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4406" port: "I[2]" } delay_max: 290 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4441" port: "I[2]" } delay_max: 270 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4448" port: "I[3]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4471" port: "I[1]" } delay_max: 263 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4479" port: "I[3]" } delay_max: 270 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4561" port: "I[1]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4400" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "I[0]" } delay_max: 319 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4400" port: "O" } sink { cell: "edb_top_inst/LUT__4401" port: "I[2]" } delay_max: 175 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "I[1]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4399" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "I[2]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4399" port: "O" } sink { cell: "edb_top_inst/LUT__4400" port: "I[3]" } delay_max: 285 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4399" port: "O" } sink { cell: "edb_top_inst/LUT__4460" port: "I[1]" } delay_max: 210 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4399" port: "O" } sink { cell: "edb_top_inst/LUT__4474" port: "I[1]" } delay_max: 289 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4399" port: "O" } sink { cell: "edb_top_inst/LUT__4476" port: "I[2]" } delay_max: 314 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4472" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "I[3]" } delay_max: 200 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3677" port: "I[1]" } delay_max: 264 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3800" port: "I[3]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3820" port: "I[1]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4399" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4441" port: "I[0]" } delay_max: 273 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4448" port: "I[0]" } delay_max: 270 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4471" port: "I[3]" } delay_max: 215 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4480" port: "I[1]" } delay_max: 264 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4561" port: "I[2]" } delay_max: 210 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "I[0]" } delay_max: 187 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4476" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "I[1]" } delay_max: 313 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4481" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "I[2]" } delay_max: 314 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4482" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "I[3]" } delay_max: 154 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3677" port: "I[0]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3800" port: "I[2]" } delay_max: 204 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3821" port: "I[1]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4399" port: "I[2]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4405" port: "I[3]" } delay_max: 176 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4418" port: "I[3]" } delay_max: 324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4441" port: "I[1]" } delay_max: 215 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4444" port: "I[3]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4445" port: "I[1]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4448" port: "I[2]" } delay_max: 263 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4463" port: "I[1]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4467" port: "I[2]" } delay_max: 201 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4471" port: "I[2]" } delay_max: 315 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4480" port: "I[2]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4482" port: "I[1]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4561" port: "I[3]" } delay_max: 220 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4484" port: "O" } sink { cell: "edb_top_inst/la0/biu_ready~FF" port: "CE" } delay_max: 609 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/biu_ready~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3548" port: "I[0]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/biu_ready~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3610" port: "I[1]" } delay_max: 212 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/biu_ready~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3616" port: "I[2]" } delay_max: 318 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/biu_ready~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3651" port: "I[1]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/biu_ready~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4450" port: "I[1]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4573" port: "I[0]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4574" port: "I[0]" } delay_max: 207 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4575" port: "I[0]" } delay_max: 263 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4576" port: "I[0]" } delay_max: 282 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4577" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4578" port: "I[0]" } delay_max: 424 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4579" port: "I[0]" } delay_max: 223 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4580" port: "I[0]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4581" port: "I[0]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4582" port: "I[0]" } delay_max: 417 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4583" port: "I[0]" } delay_max: 278 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4584" port: "I[0]" } delay_max: 209 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4585" port: "I[0]" } delay_max: 219 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n209~FF" port: "I[0]" } delay_max: 399 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n160~FF" port: "I[0]" } delay_max: 310 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n111~FF" port: "I[0]" } delay_max: 338 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4486" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "I[0]" } delay_max: 395 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4485" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "I[1]" } delay_max: 364 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4489" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "I[2]" } delay_max: 411 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3803" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4492" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "I[0]" } delay_max: 317 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4491" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "I[1]" } delay_max: 297 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4495" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "I[2]" } delay_max: 154 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3822" port: "I[1]" } delay_max: 357 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4498" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "I[0]" } delay_max: 397 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4497" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "I[1]" } delay_max: 261 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4501" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "I[2]" } delay_max: 231 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3830" port: "I[2]" } delay_max: 379 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4504" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "I[0]" } delay_max: 346 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4503" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "I[1]" } delay_max: 503 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4507" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "I[2]" } delay_max: 207 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3835" port: "I[2]" } delay_max: 386 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4510" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "I[0]" } delay_max: 450 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4509" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "I[1]" } delay_max: 256 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4513" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "I[2]" } delay_max: 327 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3841" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4516" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "I[0]" } delay_max: 281 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4515" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "I[1]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4519" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "I[2]" } delay_max: 520 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3847" port: "I[1]" } delay_max: 519 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4522" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "I[0]" } delay_max: 397 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4521" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "I[1]" } delay_max: 374 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4525" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3853" port: "I[1]" } delay_max: 385 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4528" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "I[0]" } delay_max: 327 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4527" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "I[1]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4531" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "I[2]" } delay_max: 466 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3859" port: "I[2]" } delay_max: 380 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4534" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "I[0]" } delay_max: 327 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4533" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4537" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "I[2]" } delay_max: 317 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3865" port: "I[1]" } delay_max: 169 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4540" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "I[0]" } delay_max: 431 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "I[1]" } delay_max: 439 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4543" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "I[2]" } delay_max: 430 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3870" port: "I[3]" } delay_max: 396 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4546" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "I[0]" } delay_max: 325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4545" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "I[1]" } delay_max: 326 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4549" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "I[2]" } delay_max: 497 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3876" port: "I[1]" } delay_max: 470 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4552" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "I[0]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4551" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "I[1]" } delay_max: 302 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4555" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "I[2]" } delay_max: 471 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3882" port: "I[1]" } delay_max: 443 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "I[1]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "I[1]" } delay_max: 202 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "I[0]" } delay_max: 358 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "I[0]" } delay_max: 359 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4367" port: "I[3]" } delay_max: 219 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4589" port: "I[0]" } delay_max: 280 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4593" port: "I[0]" } delay_max: 288 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4603" port: "I[0]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4625" port: "I[0]" } delay_max: 313 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4562" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "RE" } delay_max: 751 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4562" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "RE" } delay_max: 560 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4562" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "RE" } delay_max: 681 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4562" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "RE" } delay_max: 681 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4562" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "RE" } delay_max: 681 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4562" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "RE" } delay_max: 681 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4562" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "RE" } delay_max: 681 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4562" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "RE" } delay_max: 681 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4562" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "RE" } delay_max: 681 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4562" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "RE" } delay_max: 681 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4562" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "RE" } delay_max: 681 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4562" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "RE" } delay_max: 681 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4562" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" port: "RE" } delay_max: 681 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4562" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[12]~FF" port: "RE" } delay_max: 681 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4562" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[13]~FF" port: "RE" } delay_max: 681 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4562" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[14]~FF" port: "RE" } delay_max: 681 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4562" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[15]~FF" port: "RE" } delay_max: 681 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4562" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "RE" } delay_max: 560 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4562" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "RE" } delay_max: 560 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4562" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "RE" } delay_max: 560 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4562" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "RE" } delay_max: 560 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4562" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "RE" } delay_max: 560 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4562" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "RE" } delay_max: 560 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4562" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "RE" } delay_max: 560 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4562" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "RE" } delay_max: 560 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4562" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "RE" } delay_max: 560 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4562" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "RE" } delay_max: 560 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4562" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "RE" } delay_max: 560 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4562" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[12]~FF" port: "RE" } delay_max: 560 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4562" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[13]~FF" port: "RE" } delay_max: 560 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4562" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[14]~FF" port: "RE" } delay_max: 560 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4562" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[15]~FF" port: "RE" } delay_max: 560 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4562" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[16]~FF" port: "RE" } delay_max: 560 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4562" port: "O" } sink { cell: "edb_top_inst/LUT__4564" port: "I[1]" } delay_max: 222 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4562" port: "O" } sink { cell: "edb_top_inst/LUT__4565" port: "I[2]" } delay_max: 264 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "CE" } delay_max: 369 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "CE" } delay_max: 435 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "CE" } delay_max: 436 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "CE" } delay_max: 435 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "CE" } delay_max: 417 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "CE" } delay_max: 386 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "CE" } delay_max: 392 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "CE" } delay_max: 386 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "CE" } delay_max: 385 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "CE" } delay_max: 367 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "CE" } delay_max: 340 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" port: "CE" } delay_max: 431 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[12]~FF" port: "CE" } delay_max: 431 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[13]~FF" port: "CE" } delay_max: 431 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[14]~FF" port: "CE" } delay_max: 396 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[15]~FF" port: "CE" } delay_max: 406 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" port: "O" } sink { cell: "edb_top_inst/LUT__4564" port: "I[0]" } delay_max: 251 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "I[1]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "I[1]" } delay_max: 210 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "RE" } delay_max: 673 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "RE" } delay_max: 674 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "RE" } delay_max: 659 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "RE" } delay_max: 673 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "RE" } delay_max: 673 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "RE" } delay_max: 673 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "RE" } delay_max: 673 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "RE" } delay_max: 673 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "RE" } delay_max: 673 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "RE" } delay_max: 673 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "RE" } delay_max: 673 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "RE" } delay_max: 673 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "RE" } delay_max: 673 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" port: "RE" } delay_max: 673 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[12]~FF" port: "RE" } delay_max: 673 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[13]~FF" port: "RE" } delay_max: 673 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[14]~FF" port: "RE" } delay_max: 673 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[15]~FF" port: "RE" } delay_max: 673 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "RE" } delay_max: 674 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "RE" } delay_max: 674 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "RE" } delay_max: 674 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "RE" } delay_max: 674 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "RE" } delay_max: 674 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "RE" } delay_max: 674 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "RE" } delay_max: 674 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "RE" } delay_max: 674 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "RE" } delay_max: 674 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "RE" } delay_max: 674 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" port: "RE" } delay_max: 674 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[12]~FF" port: "RE" } delay_max: 674 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[13]~FF" port: "RE" } delay_max: 674 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[14]~FF" port: "RE" } delay_max: 674 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[15]~FF" port: "RE" } delay_max: 674 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "RE" } delay_max: 659 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "RE" } delay_max: 659 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "RE" } delay_max: 659 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "RE" } delay_max: 659 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "RE" } delay_max: 659 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "RE" } delay_max: 659 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "RE" } delay_max: 659 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "RE" } delay_max: 659 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "RE" } delay_max: 659 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "RE" } delay_max: 659 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "RE" } delay_max: 659 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[12]~FF" port: "RE" } delay_max: 659 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[13]~FF" port: "RE" } delay_max: 659 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[14]~FF" port: "RE" } delay_max: 659 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[15]~FF" port: "RE" } delay_max: 659 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4564" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[16]~FF" port: "RE" } delay_max: 659 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4563" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "CE" } delay_max: 421 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4563" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "CE" } delay_max: 485 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4563" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "CE" } delay_max: 485 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4563" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "CE" } delay_max: 443 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4563" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "CE" } delay_max: 436 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4563" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "CE" } delay_max: 443 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4563" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "CE" } delay_max: 436 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4563" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "CE" } delay_max: 436 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4563" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "CE" } delay_max: 394 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4563" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "CE" } delay_max: 387 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4563" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "CE" } delay_max: 394 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4563" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" port: "CE" } delay_max: 387 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4563" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[12]~FF" port: "CE" } delay_max: 387 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4563" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[13]~FF" port: "CE" } delay_max: 344 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4563" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[14]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4563" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[15]~FF" port: "CE" } delay_max: 347 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "I[1]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "I[1]" } delay_max: 210 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "CE" } delay_max: 518 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "CE" } delay_max: 518 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "CE" } delay_max: 501 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "CE" } delay_max: 441 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "CE" } delay_max: 470 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "CE" } delay_max: 446 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "CE" } delay_max: 470 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "CE" } delay_max: 446 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "CE" } delay_max: 392 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "CE" } delay_max: 487 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "CE" } delay_max: 487 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" port: "CE" } delay_max: 487 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[12]~FF" port: "CE" } delay_max: 468 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[13]~FF" port: "CE" } delay_max: 440 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[14]~FF" port: "CE" } delay_max: 535 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[15]~FF" port: "CE" } delay_max: 535 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" port: "I[2]" } delay_max: 348 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/LUT__4565" port: "I[1]" } delay_max: 372 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "I[1]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "I[1]" } delay_max: 205 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3828" port: "I[1]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4565" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "CE" } delay_max: 561 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4565" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "CE" } delay_max: 432 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4565" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "CE" } delay_max: 663 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4565" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "CE" } delay_max: 620 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4565" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "CE" } delay_max: 663 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4565" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "CE" } delay_max: 661 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4565" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "CE" } delay_max: 663 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4565" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "CE" } delay_max: 652 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4565" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "CE" } delay_max: 630 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4565" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "CE" } delay_max: 696 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4565" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "CE" } delay_max: 700 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4565" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "CE" } delay_max: 700 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4565" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "CE" } delay_max: 700 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4565" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[12]~FF" port: "CE" } delay_max: 660 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4565" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[13]~FF" port: "CE" } delay_max: 744 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4565" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[14]~FF" port: "CE" } delay_max: 748 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4565" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[15]~FF" port: "CE" } delay_max: 748 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4565" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[16]~FF" port: "CE" } delay_max: 748 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4565" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "CE" } delay_max: 515 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4565" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "CE" } delay_max: 528 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4565" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "CE" } delay_max: 563 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4565" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "CE" } delay_max: 563 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4565" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "CE" } delay_max: 563 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4565" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "CE" } delay_max: 511 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4565" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "CE" } delay_max: 576 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4565" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "CE" } delay_max: 594 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4565" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "CE" } delay_max: 594 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4565" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "CE" } delay_max: 594 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4565" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "CE" } delay_max: 555 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4565" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[12]~FF" port: "CE" } delay_max: 555 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4565" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[13]~FF" port: "CE" } delay_max: 546 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4565" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[14]~FF" port: "CE" } delay_max: 546 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4565" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[15]~FF" port: "CE" } delay_max: 542 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4565" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[16]~FF" port: "CE" } delay_max: 568 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4448" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "I[0]" } delay_max: 407 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4448" port: "O" } sink { cell: "edb_top_inst/LUT__4449" port: "I[2]" } delay_max: 261 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4586" port: "I[3]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4685" port: "I[2]" } delay_max: 216 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4688" port: "I[3]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4690" port: "I[3]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4694" port: "I[2]" } delay_max: 169 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4696" port: "I[2]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4699" port: "I[1]" } delay_max: 201 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4701" port: "I[0]" } delay_max: 218 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4558" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "RE" } delay_max: 521 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4558" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" port: "I[1]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4558" port: "O" } sink { cell: "edb_top_inst/LUT__4563" port: "I[0]" } delay_max: 149 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4558" port: "O" } sink { cell: "edb_top_inst/LUT__4565" port: "I[0]" } delay_max: 256 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4569" port: "I[1]" } delay_max: 211 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "I[1]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4298" port: "I[1]" } delay_max: 292 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4336" port: "I[3]" } delay_max: 307 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4423" port: "I[3]" } delay_max: 273 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_97/i1" port: "I[1]" } delay_max: 209 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "O_seq" } sink { cell: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" port: "I[0]" } delay_max: 210 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4367" port: "I[2]" } delay_max: 230 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4589" port: "I[1]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4594" port: "I[1]" } delay_max: 363 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4597" port: "I[0]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4377" port: "I[3]" } delay_max: 255 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4593" port: "I[1]" } delay_max: 367 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4601" port: "I[0]" } delay_max: 311 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4376" port: "I[1]" } delay_max: 387 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4597" port: "I[1]" } delay_max: 187 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4605" port: "I[0]" } delay_max: 326 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4373" port: "I[2]" } delay_max: 316 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4374" port: "I[3]" } delay_max: 312 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4601" port: "I[1]" } delay_max: 309 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4613" port: "I[0]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4368" port: "I[3]" } delay_max: 333 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4605" port: "I[1]" } delay_max: 232 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4617" port: "I[0]" } delay_max: 224 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4378" port: "I[1]" } delay_max: 314 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4613" port: "I[1]" } delay_max: 200 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4622" port: "I[0]" } delay_max: 329 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4370" port: "I[1]" } delay_max: 201 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4617" port: "I[1]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4629" port: "I[0]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4366" port: "I[3]" } delay_max: 348 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4622" port: "I[1]" } delay_max: 331 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4636" port: "I[0]" } delay_max: 172 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4365" port: "I[3]" } delay_max: 308 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4629" port: "I[1]" } delay_max: 224 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4641" port: "I[0]" } delay_max: 288 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4364" port: "I[1]" } delay_max: 288 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4636" port: "I[1]" } delay_max: 284 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4647" port: "I[0]" } delay_max: 261 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4390" port: "I[1]" } delay_max: 316 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4641" port: "I[1]" } delay_max: 286 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4653" port: "I[0]" } delay_max: 196 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[12]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4384" port: "I[3]" } delay_max: 308 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4647" port: "I[1]" } delay_max: 284 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4658" port: "I[0]" } delay_max: 267 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[12]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[13]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[13]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4381" port: "I[1]" } delay_max: 308 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4653" port: "I[1]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4663" port: "I[0]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[13]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[14]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[14]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4385" port: "I[1]" } delay_max: 283 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4658" port: "I[1]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[14]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[15]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[15]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4389" port: "I[2]" } delay_max: 196 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4663" port: "I[1]" } delay_max: 269 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "I[1]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "I[2]" } delay_max: 193 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "I[1]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "I[3]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "I[2]" } delay_max: 223 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "I[1]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "I[1]" } delay_max: 188 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "I[2]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "I[2]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "I[2]" } delay_max: 208 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[12]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[12]~FF" port: "I[1]" } delay_max: 296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[12]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[13]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[13]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[13]~FF" port: "I[2]" } delay_max: 411 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[13]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[14]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[14]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[14]~FF" port: "I[2]" } delay_max: 296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[14]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[15]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[15]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[15]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "I[1]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "I[2]" } delay_max: 193 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "I[1]" } delay_max: 193 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "I[3]" } delay_max: 276 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "I[2]" } delay_max: 223 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "I[3]" } delay_max: 369 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "I[1]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "I[1]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "I[2]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "I[2]" } delay_max: 290 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "I[2]" } delay_max: 304 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[12]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "I[1]" } delay_max: 418 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[12]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[13]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[13]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[13]~FF" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[13]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[14]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[14]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[14]~FF" port: "I[2]" } delay_max: 420 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[14]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[15]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[15]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[15]~FF" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3834" port: "I[1]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3841" port: "I[0]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3847" port: "I[0]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3853" port: "I[0]" } delay_max: 225 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3857" port: "I[1]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3865" port: "I[0]" } delay_max: 188 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3869" port: "I[1]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3876" port: "I[0]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3882" port: "I[0]" } delay_max: 225 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3886" port: "I[1]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3890" port: "I[3]" } delay_max: 176 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[12]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3893" port: "I[1]" } delay_max: 296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[12]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[13]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[13]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3901" port: "I[1]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[13]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[14]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[14]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3905" port: "I[1]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[14]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[15]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[15]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3909" port: "I[3]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[15]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[16]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[16]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3914" port: "I[1]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4340" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" port: "I[0]" } delay_max: 218 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4340" port: "O" } sink { cell: "edb_top_inst/LUT__4360" port: "I[0]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0l1" port: "WDATA[10]" } delay_max: 737 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03l1" port: "WDATA[10]" } delay_max: 704 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030l1" port: "WDATA[10]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3l1" port: "WDATA[10]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0l1" port: "WDATA[10]" } delay_max: 703 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303l1" port: "WDATA[10]" } delay_max: 742 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30l1" port: "WDATA[10]" } delay_max: 816 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3l1" port: "WDATA[10]" } delay_max: 752 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4287" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "I[3]" } delay_max: 364 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4287" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[15]~FF" port: "I[2]" } delay_max: 354 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4287" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4287" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[15]~FF" port: "I[2]" } delay_max: 363 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4287" port: "O" } sink { cell: "edb_top_inst/LUT__4288" port: "I[0]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4287" port: "O" } sink { cell: "edb_top_inst/LUT__4295" port: "I[1]" } delay_max: 358 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4287" port: "O" } sink { cell: "edb_top_inst/LUT__4300" port: "I[0]" } delay_max: 351 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4287" port: "O" } sink { cell: "edb_top_inst/LUT__4316" port: "I[0]" } delay_max: 213 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4287" port: "O" } sink { cell: "edb_top_inst/LUT__4320" port: "I[0]" } delay_max: 269 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4287" port: "O" } sink { cell: "edb_top_inst/LUT__4336" port: "I[0]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4287" port: "O" } sink { cell: "edb_top_inst/LUT__4588" port: "I[0]" } delay_max: 329 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4287" port: "O" } sink { cell: "edb_top_inst/LUT__4612" port: "I[2]" } delay_max: 379 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c02" port: "WADDR[10]" } delay_max: 787 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b032" port: "WADDR[10]" } delay_max: 627 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0302" port: "WADDR[10]" } delay_max: 657 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03b12" port: "WADDR[10]" } delay_max: 682 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0b12" port: "WADDR[10]" } delay_max: 610 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c012" port: "WADDR[10]" } delay_max: 536 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0c12" port: "WADDR[10]" } delay_max: 567 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0d12" port: "WADDR[10]" } delay_max: 680 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0e12" port: "WADDR[10]" } delay_max: 918 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0f12" port: "WADDR[10]" } delay_max: 876 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0g12" port: "WADDR[10]" } delay_max: 743 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0h12" port: "WADDR[10]" } delay_max: 738 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0i12" port: "WADDR[10]" } delay_max: 384 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0j12" port: "WADDR[10]" } delay_max: 748 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0k12" port: "WADDR[10]" } delay_max: 934 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0l1" port: "WADDR[10]" } delay_max: 636 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0312" port: "WADDR[10]" } delay_max: 498 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03c12" port: "WADDR[10]" } delay_max: 609 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03d12" port: "WADDR[10]" } delay_max: 714 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03e12" port: "WADDR[10]" } delay_max: 771 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03f12" port: "WADDR[10]" } delay_max: 943 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03g12" port: "WADDR[10]" } delay_max: 802 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03h12" port: "WADDR[10]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03i12" port: "WADDR[10]" } delay_max: 538 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03j12" port: "WADDR[10]" } delay_max: 688 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03k12" port: "WADDR[10]" } delay_max: 879 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03l1" port: "WADDR[10]" } delay_max: 568 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b32" port: "WADDR[10]" } delay_max: 769 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b02" port: "WADDR[10]" } delay_max: 806 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3b12" port: "WADDR[10]" } delay_max: 624 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030b12" port: "WADDR[10]" } delay_max: 427 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03012" port: "WADDR[10]" } delay_max: 595 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030c12" port: "WADDR[10]" } delay_max: 627 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030d12" port: "WADDR[10]" } delay_max: 483 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030e12" port: "WADDR[10]" } delay_max: 536 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030f12" port: "WADDR[10]" } delay_max: 656 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030g12" port: "WADDR[10]" } delay_max: 597 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030h12" port: "WADDR[10]" } delay_max: 657 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030i12" port: "WADDR[10]" } delay_max: 535 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030j12" port: "WADDR[10]" } delay_max: 808 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030k12" port: "WADDR[10]" } delay_max: 633 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030l1" port: "WADDR[10]" } delay_max: 678 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b312" port: "WADDR[10]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3c12" port: "WADDR[10]" } delay_max: 606 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3d12" port: "WADDR[10]" } delay_max: 546 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3e12" port: "WADDR[10]" } delay_max: 568 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3f12" port: "WADDR[10]" } delay_max: 600 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3g12" port: "WADDR[10]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3h12" port: "WADDR[10]" } delay_max: 717 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3i12" port: "WADDR[10]" } delay_max: 709 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3j12" port: "WADDR[10]" } delay_max: 698 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3k12" port: "WADDR[10]" } delay_max: 619 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3l1" port: "WADDR[10]" } delay_max: 748 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3032" port: "WADDR[10]" } delay_max: 747 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b302" port: "WADDR[10]" } delay_max: 678 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303b12" port: "WADDR[10]" } delay_max: 517 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0b12" port: "WADDR[10]" } delay_max: 573 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b012" port: "WADDR[10]" } delay_max: 628 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0c12" port: "WADDR[10]" } delay_max: 330 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0d12" port: "WADDR[10]" } delay_max: 703 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0e12" port: "WADDR[10]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0f12" port: "WADDR[10]" } delay_max: 998 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0g12" port: "WADDR[10]" } delay_max: 691 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0h12" port: "WADDR[10]" } delay_max: 528 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0i12" port: "WADDR[10]" } delay_max: 802 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0j12" port: "WADDR[10]" } delay_max: 747 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0k12" port: "WADDR[10]" } delay_max: 637 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0l1" port: "WADDR[10]" } delay_max: 680 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30312" port: "WADDR[10]" } delay_max: 741 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303c12" port: "WADDR[10]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303d12" port: "WADDR[10]" } delay_max: 648 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303e12" port: "WADDR[10]" } delay_max: 759 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303f12" port: "WADDR[10]" } delay_max: 944 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303g12" port: "WADDR[10]" } delay_max: 649 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303h12" port: "WADDR[10]" } delay_max: 476 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303i12" port: "WADDR[10]" } delay_max: 786 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303j12" port: "WADDR[10]" } delay_max: 704 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303k12" port: "WADDR[10]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303l1" port: "WADDR[10]" } delay_max: 667 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c32" port: "WADDR[10]" } delay_max: 558 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3b12" port: "WADDR[10]" } delay_max: 593 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30b12" port: "WADDR[10]" } delay_max: 692 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3012" port: "WADDR[10]" } delay_max: 728 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30c12" port: "WADDR[10]" } delay_max: 652 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30d12" port: "WADDR[10]" } delay_max: 790 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30e12" port: "WADDR[10]" } delay_max: 857 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30f12" port: "WADDR[10]" } delay_max: 889 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30g12" port: "WADDR[10]" } delay_max: 736 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30h12" port: "WADDR[10]" } delay_max: 620 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30i12" port: "WADDR[10]" } delay_max: 693 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30j12" port: "WADDR[10]" } delay_max: 863 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30k12" port: "WADDR[10]" } delay_max: 658 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30l1" port: "WADDR[10]" } delay_max: 709 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c312" port: "WADDR[10]" } delay_max: 703 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3c12" port: "WADDR[10]" } delay_max: 590 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3d12" port: "WADDR[10]" } delay_max: 821 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3e12" port: "WADDR[10]" } delay_max: 896 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3f12" port: "WADDR[10]" } delay_max: 866 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3g12" port: "WADDR[10]" } delay_max: 756 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3h12" port: "WADDR[10]" } delay_max: 543 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3i12" port: "WADDR[10]" } delay_max: 812 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3j12" port: "WADDR[10]" } delay_max: 735 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3k12" port: "WADDR[10]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3l1" port: "WADDR[10]" } delay_max: 697 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4588" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "I[0]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4588" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "I[0]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4588" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "I[0]" } delay_max: 299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4588" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "I[1]" } delay_max: 323 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4588" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "I[0]" } delay_max: 206 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4588" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "I[0]" } delay_max: 209 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4588" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "I[0]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4588" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "I[0]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4588" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4588" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "I[0]" } delay_max: 219 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4588" port: "O" } sink { cell: "edb_top_inst/LUT__4600" port: "I[0]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4589" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "I[2]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4589" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "I[2]" } delay_max: 202 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4589" port: "O" } sink { cell: "edb_top_inst/LUT__4607" port: "I[1]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4590" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "I[3]" } delay_max: 388 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4590" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "I[3]" } delay_max: 358 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c02" port: "WADDR[11]" } delay_max: 781 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b032" port: "WADDR[11]" } delay_max: 729 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0302" port: "WADDR[11]" } delay_max: 713 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03b12" port: "WADDR[11]" } delay_max: 723 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0b12" port: "WADDR[11]" } delay_max: 531 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c012" port: "WADDR[11]" } delay_max: 586 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0c12" port: "WADDR[11]" } delay_max: 522 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0d12" port: "WADDR[11]" } delay_max: 667 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0e12" port: "WADDR[11]" } delay_max: 920 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0f12" port: "WADDR[11]" } delay_max: 905 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0g12" port: "WADDR[11]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0h12" port: "WADDR[11]" } delay_max: 737 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0i12" port: "WADDR[11]" } delay_max: 522 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0j12" port: "WADDR[11]" } delay_max: 744 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0k12" port: "WADDR[11]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0l1" port: "WADDR[11]" } delay_max: 670 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0312" port: "WADDR[11]" } delay_max: 610 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03c12" port: "WADDR[11]" } delay_max: 583 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03d12" port: "WADDR[11]" } delay_max: 557 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03e12" port: "WADDR[11]" } delay_max: 802 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03f12" port: "WADDR[11]" } delay_max: 1051 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03g12" port: "WADDR[11]" } delay_max: 646 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03h12" port: "WADDR[11]" } delay_max: 685 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03i12" port: "WADDR[11]" } delay_max: 699 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03j12" port: "WADDR[11]" } delay_max: 786 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03k12" port: "WADDR[11]" } delay_max: 722 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03l1" port: "WADDR[11]" } delay_max: 659 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b32" port: "WADDR[11]" } delay_max: 786 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b02" port: "WADDR[11]" } delay_max: 813 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3b12" port: "WADDR[11]" } delay_max: 626 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030b12" port: "WADDR[11]" } delay_max: 588 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03012" port: "WADDR[11]" } delay_max: 638 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030c12" port: "WADDR[11]" } delay_max: 668 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030d12" port: "WADDR[11]" } delay_max: 644 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030e12" port: "WADDR[11]" } delay_max: 590 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030f12" port: "WADDR[11]" } delay_max: 685 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030g12" port: "WADDR[11]" } delay_max: 699 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030h12" port: "WADDR[11]" } delay_max: 654 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030i12" port: "WADDR[11]" } delay_max: 667 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030j12" port: "WADDR[11]" } delay_max: 810 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030k12" port: "WADDR[11]" } delay_max: 731 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030l1" port: "WADDR[11]" } delay_max: 522 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b312" port: "WADDR[11]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3c12" port: "WADDR[11]" } delay_max: 603 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3d12" port: "WADDR[11]" } delay_max: 631 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3e12" port: "WADDR[11]" } delay_max: 622 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3f12" port: "WADDR[11]" } delay_max: 650 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3g12" port: "WADDR[11]" } delay_max: 708 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3h12" port: "WADDR[11]" } delay_max: 711 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3i12" port: "WADDR[11]" } delay_max: 718 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3j12" port: "WADDR[11]" } delay_max: 693 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3k12" port: "WADDR[11]" } delay_max: 727 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3l1" port: "WADDR[11]" } delay_max: 709 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3032" port: "WADDR[11]" } delay_max: 785 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b302" port: "WADDR[11]" } delay_max: 720 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303b12" port: "WADDR[11]" } delay_max: 480 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0b12" port: "WADDR[11]" } delay_max: 442 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b012" port: "WADDR[11]" } delay_max: 664 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0c12" port: "WADDR[11]" } delay_max: 477 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0d12" port: "WADDR[11]" } delay_max: 864 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0e12" port: "WADDR[11]" } delay_max: 796 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0f12" port: "WADDR[11]" } delay_max: 1106 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0g12" port: "WADDR[11]" } delay_max: 693 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0h12" port: "WADDR[11]" } delay_max: 394 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0i12" port: "WADDR[11]" } delay_max: 840 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0j12" port: "WADDR[11]" } delay_max: 591 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0k12" port: "WADDR[11]" } delay_max: 480 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0l1" port: "WADDR[11]" } delay_max: 643 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30312" port: "WADDR[11]" } delay_max: 700 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303c12" port: "WADDR[11]" } delay_max: 531 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303d12" port: "WADDR[11]" } delay_max: 809 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303e12" port: "WADDR[11]" } delay_max: 711 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303f12" port: "WADDR[11]" } delay_max: 924 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303g12" port: "WADDR[11]" } delay_max: 684 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303h12" port: "WADDR[11]" } delay_max: 433 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303i12" port: "WADDR[11]" } delay_max: 741 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303j12" port: "WADDR[11]" } delay_max: 656 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303k12" port: "WADDR[11]" } delay_max: 771 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303l1" port: "WADDR[11]" } delay_max: 666 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c32" port: "WADDR[11]" } delay_max: 666 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3b12" port: "WADDR[11]" } delay_max: 754 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30b12" port: "WADDR[11]" } delay_max: 536 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3012" port: "WADDR[11]" } delay_max: 745 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30c12" port: "WADDR[11]" } delay_max: 683 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30d12" port: "WADDR[11]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30e12" port: "WADDR[11]" } delay_max: 895 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30f12" port: "WADDR[11]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30g12" port: "WADDR[11]" } delay_max: 743 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30h12" port: "WADDR[11]" } delay_max: 464 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30i12" port: "WADDR[11]" } delay_max: 735 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30j12" port: "WADDR[11]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30k12" port: "WADDR[11]" } delay_max: 503 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30l1" port: "WADDR[11]" } delay_max: 744 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c312" port: "WADDR[11]" } delay_max: 688 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3c12" port: "WADDR[11]" } delay_max: 623 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3d12" port: "WADDR[11]" } delay_max: 850 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3e12" port: "WADDR[11]" } delay_max: 851 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3f12" port: "WADDR[11]" } delay_max: 895 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3g12" port: "WADDR[11]" } delay_max: 733 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3h12" port: "WADDR[11]" } delay_max: 543 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3i12" port: "WADDR[11]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3j12" port: "WADDR[11]" } delay_max: 722 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3k12" port: "WADDR[11]" } delay_max: 636 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3l1" port: "WADDR[11]" } delay_max: 658 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4592" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "I[1]" } delay_max: 277 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4592" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "I[1]" } delay_max: 343 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4595" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "I[3]" } delay_max: 153 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4595" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "I[3]" } delay_max: 171 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c02" port: "WADDR[12]" } delay_max: 778 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b032" port: "WADDR[12]" } delay_max: 628 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0302" port: "WADDR[12]" } delay_max: 659 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03b12" port: "WADDR[12]" } delay_max: 667 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0b12" port: "WADDR[12]" } delay_max: 614 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c012" port: "WADDR[12]" } delay_max: 551 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0c12" port: "WADDR[12]" } delay_max: 521 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0d12" port: "WADDR[12]" } delay_max: 675 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0e12" port: "WADDR[12]" } delay_max: 923 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0f12" port: "WADDR[12]" } delay_max: 880 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0g12" port: "WADDR[12]" } delay_max: 744 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0h12" port: "WADDR[12]" } delay_max: 722 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0i12" port: "WADDR[12]" } delay_max: 385 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0j12" port: "WADDR[12]" } delay_max: 773 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0k12" port: "WADDR[12]" } delay_max: 940 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0l1" port: "WADDR[12]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0312" port: "WADDR[12]" } delay_max: 499 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03c12" port: "WADDR[12]" } delay_max: 578 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03d12" port: "WADDR[12]" } delay_max: 720 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03e12" port: "WADDR[12]" } delay_max: 775 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03f12" port: "WADDR[12]" } delay_max: 945 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03g12" port: "WADDR[12]" } delay_max: 804 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03h12" port: "WADDR[12]" } delay_max: 583 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03i12" port: "WADDR[12]" } delay_max: 539 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03j12" port: "WADDR[12]" } delay_max: 689 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03k12" port: "WADDR[12]" } delay_max: 885 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03l1" port: "WADDR[12]" } delay_max: 570 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b32" port: "WADDR[12]" } delay_max: 776 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b02" port: "WADDR[12]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3b12" port: "WADDR[12]" } delay_max: 628 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030b12" port: "WADDR[12]" } delay_max: 428 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03012" port: "WADDR[12]" } delay_max: 596 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030c12" port: "WADDR[12]" } delay_max: 651 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030d12" port: "WADDR[12]" } delay_max: 484 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030e12" port: "WADDR[12]" } delay_max: 538 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030f12" port: "WADDR[12]" } delay_max: 660 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030g12" port: "WADDR[12]" } delay_max: 599 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030h12" port: "WADDR[12]" } delay_max: 643 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030i12" port: "WADDR[12]" } delay_max: 536 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030j12" port: "WADDR[12]" } delay_max: 813 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030k12" port: "WADDR[12]" } delay_max: 634 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030l1" port: "WADDR[12]" } delay_max: 652 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b312" port: "WADDR[12]" } delay_max: 759 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3c12" port: "WADDR[12]" } delay_max: 651 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3d12" port: "WADDR[12]" } delay_max: 548 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3e12" port: "WADDR[12]" } delay_max: 591 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3f12" port: "WADDR[12]" } delay_max: 604 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3g12" port: "WADDR[12]" } delay_max: 616 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3h12" port: "WADDR[12]" } delay_max: 703 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3i12" port: "WADDR[12]" } delay_max: 714 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3j12" port: "WADDR[12]" } delay_max: 717 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3k12" port: "WADDR[12]" } delay_max: 620 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3l1" port: "WADDR[12]" } delay_max: 741 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3032" port: "WADDR[12]" } delay_max: 750 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b302" port: "WADDR[12]" } delay_max: 693 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303b12" port: "WADDR[12]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0b12" port: "WADDR[12]" } delay_max: 576 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b012" port: "WADDR[12]" } delay_max: 653 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0c12" port: "WADDR[12]" } delay_max: 332 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0d12" port: "WADDR[12]" } delay_max: 704 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0e12" port: "WADDR[12]" } delay_max: 804 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0f12" port: "WADDR[12]" } delay_max: 1000 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0g12" port: "WADDR[12]" } delay_max: 647 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0h12" port: "WADDR[12]" } delay_max: 494 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0i12" port: "WADDR[12]" } delay_max: 805 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0j12" port: "WADDR[12]" } delay_max: 749 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0k12" port: "WADDR[12]" } delay_max: 638 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0l1" port: "WADDR[12]" } delay_max: 660 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30312" port: "WADDR[12]" } delay_max: 742 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303c12" port: "WADDR[12]" } delay_max: 478 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303d12" port: "WADDR[12]" } delay_max: 649 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303e12" port: "WADDR[12]" } delay_max: 758 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303f12" port: "WADDR[12]" } delay_max: 925 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303g12" port: "WADDR[12]" } delay_max: 640 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303h12" port: "WADDR[12]" } delay_max: 446 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303i12" port: "WADDR[12]" } delay_max: 749 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303j12" port: "WADDR[12]" } delay_max: 703 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303k12" port: "WADDR[12]" } delay_max: 809 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303l1" port: "WADDR[12]" } delay_max: 623 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c32" port: "WADDR[12]" } delay_max: 560 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3b12" port: "WADDR[12]" } delay_max: 594 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30b12" port: "WADDR[12]" } delay_max: 694 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3012" port: "WADDR[12]" } delay_max: 703 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30c12" port: "WADDR[12]" } delay_max: 635 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30d12" port: "WADDR[12]" } delay_max: 785 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30e12" port: "WADDR[12]" } delay_max: 860 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30f12" port: "WADDR[12]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30g12" port: "WADDR[12]" } delay_max: 700 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30h12" port: "WADDR[12]" } delay_max: 592 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30i12" port: "WADDR[12]" } delay_max: 699 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30j12" port: "WADDR[12]" } delay_max: 868 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30k12" port: "WADDR[12]" } delay_max: 666 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30l1" port: "WADDR[12]" } delay_max: 700 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c312" port: "WADDR[12]" } delay_max: 683 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3c12" port: "WADDR[12]" } delay_max: 573 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3d12" port: "WADDR[12]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3e12" port: "WADDR[12]" } delay_max: 859 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3f12" port: "WADDR[12]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3g12" port: "WADDR[12]" } delay_max: 749 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3h12" port: "WADDR[12]" } delay_max: 592 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3i12" port: "WADDR[12]" } delay_max: 818 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3j12" port: "WADDR[12]" } delay_max: 730 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3k12" port: "WADDR[12]" } delay_max: 643 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3l1" port: "WADDR[12]" } delay_max: 681 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4598" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "I[2]" } delay_max: 241 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4598" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "I[2]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4598" port: "O" } sink { cell: "edb_top_inst/LUT__4619" port: "I[0]" } delay_max: 158 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4598" port: "O" } sink { cell: "edb_top_inst/LUT__4643" port: "I[0]" } delay_max: 127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4291" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "I[3]" } delay_max: 542 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4291" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "I[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4291" port: "O" } sink { cell: "edb_top_inst/LUT__4292" port: "I[1]" } delay_max: 631 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4291" port: "O" } sink { cell: "edb_top_inst/LUT__4293" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4291" port: "O" } sink { cell: "edb_top_inst/LUT__4323" port: "I[1]" } delay_max: 523 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4291" port: "O" } sink { cell: "edb_top_inst/LUT__4329" port: "I[3]" } delay_max: 636 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4291" port: "O" } sink { cell: "edb_top_inst/LUT__4352" port: "I[1]" } delay_max: 541 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4291" port: "O" } sink { cell: "edb_top_inst/LUT__4358" port: "I[0]" } delay_max: 550 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4291" port: "O" } sink { cell: "edb_top_inst/LUT__4413" port: "I[3]" } delay_max: 627 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4291" port: "O" } sink { cell: "edb_top_inst/LUT__4592" port: "I[1]" } delay_max: 553 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4291" port: "O" } sink { cell: "edb_top_inst/LUT__4595" port: "I[1]" } delay_max: 566 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4291" port: "O" } sink { cell: "edb_top_inst/LUT__4644" port: "I[3]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c02" port: "WADDR[8]" } delay_max: 778 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b032" port: "WADDR[8]" } delay_max: 628 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0302" port: "WADDR[8]" } delay_max: 659 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03b12" port: "WADDR[8]" } delay_max: 667 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0b12" port: "WADDR[8]" } delay_max: 614 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c012" port: "WADDR[8]" } delay_max: 551 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0c12" port: "WADDR[8]" } delay_max: 521 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0d12" port: "WADDR[8]" } delay_max: 675 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0e12" port: "WADDR[8]" } delay_max: 923 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0f12" port: "WADDR[8]" } delay_max: 880 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0g12" port: "WADDR[8]" } delay_max: 744 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0h12" port: "WADDR[8]" } delay_max: 722 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0i12" port: "WADDR[8]" } delay_max: 385 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0j12" port: "WADDR[8]" } delay_max: 773 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0k12" port: "WADDR[8]" } delay_max: 940 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0l1" port: "WADDR[8]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0312" port: "WADDR[8]" } delay_max: 499 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03c12" port: "WADDR[8]" } delay_max: 578 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03d12" port: "WADDR[8]" } delay_max: 720 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03e12" port: "WADDR[8]" } delay_max: 775 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03f12" port: "WADDR[8]" } delay_max: 945 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03g12" port: "WADDR[8]" } delay_max: 804 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03h12" port: "WADDR[8]" } delay_max: 583 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03i12" port: "WADDR[8]" } delay_max: 539 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03j12" port: "WADDR[8]" } delay_max: 689 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03k12" port: "WADDR[8]" } delay_max: 885 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03l1" port: "WADDR[8]" } delay_max: 570 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b32" port: "WADDR[8]" } delay_max: 776 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b02" port: "WADDR[8]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3b12" port: "WADDR[8]" } delay_max: 628 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030b12" port: "WADDR[8]" } delay_max: 428 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03012" port: "WADDR[8]" } delay_max: 596 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030c12" port: "WADDR[8]" } delay_max: 651 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030d12" port: "WADDR[8]" } delay_max: 484 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030e12" port: "WADDR[8]" } delay_max: 538 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030f12" port: "WADDR[8]" } delay_max: 660 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030g12" port: "WADDR[8]" } delay_max: 599 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030h12" port: "WADDR[8]" } delay_max: 643 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030i12" port: "WADDR[8]" } delay_max: 536 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030j12" port: "WADDR[8]" } delay_max: 813 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030k12" port: "WADDR[8]" } delay_max: 634 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030l1" port: "WADDR[8]" } delay_max: 652 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b312" port: "WADDR[8]" } delay_max: 759 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3c12" port: "WADDR[8]" } delay_max: 651 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3d12" port: "WADDR[8]" } delay_max: 548 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3e12" port: "WADDR[8]" } delay_max: 591 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3f12" port: "WADDR[8]" } delay_max: 604 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3g12" port: "WADDR[8]" } delay_max: 616 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3h12" port: "WADDR[8]" } delay_max: 703 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3i12" port: "WADDR[8]" } delay_max: 714 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3j12" port: "WADDR[8]" } delay_max: 717 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3k12" port: "WADDR[8]" } delay_max: 620 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3l1" port: "WADDR[8]" } delay_max: 741 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3032" port: "WADDR[8]" } delay_max: 750 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b302" port: "WADDR[8]" } delay_max: 693 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303b12" port: "WADDR[8]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0b12" port: "WADDR[8]" } delay_max: 576 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b012" port: "WADDR[8]" } delay_max: 653 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0c12" port: "WADDR[8]" } delay_max: 332 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0d12" port: "WADDR[8]" } delay_max: 704 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0e12" port: "WADDR[8]" } delay_max: 804 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0f12" port: "WADDR[8]" } delay_max: 1000 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0g12" port: "WADDR[8]" } delay_max: 647 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0h12" port: "WADDR[8]" } delay_max: 494 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0i12" port: "WADDR[8]" } delay_max: 805 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0j12" port: "WADDR[8]" } delay_max: 749 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0k12" port: "WADDR[8]" } delay_max: 638 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0l1" port: "WADDR[8]" } delay_max: 660 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30312" port: "WADDR[8]" } delay_max: 742 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303c12" port: "WADDR[8]" } delay_max: 478 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303d12" port: "WADDR[8]" } delay_max: 649 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303e12" port: "WADDR[8]" } delay_max: 758 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303f12" port: "WADDR[8]" } delay_max: 925 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303g12" port: "WADDR[8]" } delay_max: 640 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303h12" port: "WADDR[8]" } delay_max: 446 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303i12" port: "WADDR[8]" } delay_max: 749 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303j12" port: "WADDR[8]" } delay_max: 703 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303k12" port: "WADDR[8]" } delay_max: 809 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303l1" port: "WADDR[8]" } delay_max: 623 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c32" port: "WADDR[8]" } delay_max: 560 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3b12" port: "WADDR[8]" } delay_max: 594 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30b12" port: "WADDR[8]" } delay_max: 694 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3012" port: "WADDR[8]" } delay_max: 703 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30c12" port: "WADDR[8]" } delay_max: 635 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30d12" port: "WADDR[8]" } delay_max: 785 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30e12" port: "WADDR[8]" } delay_max: 860 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30f12" port: "WADDR[8]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30g12" port: "WADDR[8]" } delay_max: 700 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30h12" port: "WADDR[8]" } delay_max: 592 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30i12" port: "WADDR[8]" } delay_max: 699 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30j12" port: "WADDR[8]" } delay_max: 868 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30k12" port: "WADDR[8]" } delay_max: 666 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30l1" port: "WADDR[8]" } delay_max: 700 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c312" port: "WADDR[8]" } delay_max: 683 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3c12" port: "WADDR[8]" } delay_max: 573 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3d12" port: "WADDR[8]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3e12" port: "WADDR[8]" } delay_max: 859 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3f12" port: "WADDR[8]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3g12" port: "WADDR[8]" } delay_max: 749 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3h12" port: "WADDR[8]" } delay_max: 592 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3i12" port: "WADDR[8]" } delay_max: 818 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3j12" port: "WADDR[8]" } delay_max: 730 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3k12" port: "WADDR[8]" } delay_max: 643 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3l1" port: "WADDR[8]" } delay_max: 681 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4603" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "I[0]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4603" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "I[0]" } delay_max: 175 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4603" port: "O" } sink { cell: "edb_top_inst/LUT__4650" port: "I[0]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4296" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "I[1]" } delay_max: 639 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4296" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "I[1]" } delay_max: 654 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4296" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "I[3]" } delay_max: 609 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4296" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "I[1]" } delay_max: 653 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4296" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "I[1]" } delay_max: 657 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4296" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "I[3]" } delay_max: 637 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4296" port: "O" } sink { cell: "edb_top_inst/LUT__4297" port: "I[2]" } delay_max: 573 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4296" port: "O" } sink { cell: "edb_top_inst/LUT__4302" port: "I[2]" } delay_max: 509 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4296" port: "O" } sink { cell: "edb_top_inst/LUT__4304" port: "I[0]" } delay_max: 406 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4296" port: "O" } sink { cell: "edb_top_inst/LUT__4310" port: "I[2]" } delay_max: 509 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4296" port: "O" } sink { cell: "edb_top_inst/LUT__4311" port: "I[0]" } delay_max: 430 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4296" port: "O" } sink { cell: "edb_top_inst/LUT__4312" port: "I[1]" } delay_max: 454 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4296" port: "O" } sink { cell: "edb_top_inst/LUT__4338" port: "I[2]" } delay_max: 591 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4296" port: "O" } sink { cell: "edb_top_inst/LUT__4346" port: "I[0]" } delay_max: 450 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4296" port: "O" } sink { cell: "edb_top_inst/LUT__4348" port: "I[0]" } delay_max: 439 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4296" port: "O" } sink { cell: "edb_top_inst/LUT__4351" port: "I[2]" } delay_max: 563 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4296" port: "O" } sink { cell: "edb_top_inst/LUT__4357" port: "I[2]" } delay_max: 575 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4296" port: "O" } sink { cell: "edb_top_inst/LUT__4590" port: "I[0]" } delay_max: 530 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4296" port: "O" } sink { cell: "edb_top_inst/LUT__4609" port: "I[1]" } delay_max: 526 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "I[2]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4600" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "I[2]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c02" port: "WADDR[9]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b032" port: "WADDR[9]" } delay_max: 704 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0302" port: "WADDR[9]" } delay_max: 698 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03b12" port: "WADDR[9]" } delay_max: 700 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0b12" port: "WADDR[9]" } delay_max: 538 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c012" port: "WADDR[9]" } delay_max: 589 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0c12" port: "WADDR[9]" } delay_max: 518 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0d12" port: "WADDR[9]" } delay_max: 672 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0e12" port: "WADDR[9]" } delay_max: 922 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0f12" port: "WADDR[9]" } delay_max: 921 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0g12" port: "WADDR[9]" } delay_max: 847 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0h12" port: "WADDR[9]" } delay_max: 699 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0i12" port: "WADDR[9]" } delay_max: 527 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0j12" port: "WADDR[9]" } delay_max: 746 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0k12" port: "WADDR[9]" } delay_max: 783 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0l1" port: "WADDR[9]" } delay_max: 649 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0312" port: "WADDR[9]" } delay_max: 590 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03c12" port: "WADDR[9]" } delay_max: 565 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03d12" port: "WADDR[9]" } delay_max: 563 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03e12" port: "WADDR[9]" } delay_max: 804 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03f12" port: "WADDR[9]" } delay_max: 1057 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03g12" port: "WADDR[9]" } delay_max: 653 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03h12" port: "WADDR[9]" } delay_max: 649 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03i12" port: "WADDR[9]" } delay_max: 699 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03j12" port: "WADDR[9]" } delay_max: 792 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03k12" port: "WADDR[9]" } delay_max: 728 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03l1" port: "WADDR[9]" } delay_max: 620 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b32" port: "WADDR[9]" } delay_max: 775 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b02" port: "WADDR[9]" } delay_max: 815 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3b12" port: "WADDR[9]" } delay_max: 641 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030b12" port: "WADDR[9]" } delay_max: 589 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03012" port: "WADDR[9]" } delay_max: 633 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030c12" port: "WADDR[9]" } delay_max: 671 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030d12" port: "WADDR[9]" } delay_max: 644 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030e12" port: "WADDR[9]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030f12" port: "WADDR[9]" } delay_max: 701 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030g12" port: "WADDR[9]" } delay_max: 659 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030h12" port: "WADDR[9]" } delay_max: 640 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030i12" port: "WADDR[9]" } delay_max: 649 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030j12" port: "WADDR[9]" } delay_max: 812 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030k12" port: "WADDR[9]" } delay_max: 737 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030l1" port: "WADDR[9]" } delay_max: 523 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b312" port: "WADDR[9]" } delay_max: 800 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3c12" port: "WADDR[9]" } delay_max: 606 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3d12" port: "WADDR[9]" } delay_max: 634 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3e12" port: "WADDR[9]" } delay_max: 633 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3f12" port: "WADDR[9]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3g12" port: "WADDR[9]" } delay_max: 709 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3h12" port: "WADDR[9]" } delay_max: 700 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3i12" port: "WADDR[9]" } delay_max: 710 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3j12" port: "WADDR[9]" } delay_max: 697 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3k12" port: "WADDR[9]" } delay_max: 731 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3l1" port: "WADDR[9]" } delay_max: 701 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3032" port: "WADDR[9]" } delay_max: 782 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b302" port: "WADDR[9]" } delay_max: 724 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303b12" port: "WADDR[9]" } delay_max: 488 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0b12" port: "WADDR[9]" } delay_max: 446 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b012" port: "WADDR[9]" } delay_max: 672 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0c12" port: "WADDR[9]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0d12" port: "WADDR[9]" } delay_max: 864 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0e12" port: "WADDR[9]" } delay_max: 800 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0f12" port: "WADDR[9]" } delay_max: 1112 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0g12" port: "WADDR[9]" } delay_max: 691 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0h12" port: "WADDR[9]" } delay_max: 395 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0i12" port: "WADDR[9]" } delay_max: 837 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0j12" port: "WADDR[9]" } delay_max: 598 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0k12" port: "WADDR[9]" } delay_max: 487 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0l1" port: "WADDR[9]" } delay_max: 617 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30312" port: "WADDR[9]" } delay_max: 703 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303c12" port: "WADDR[9]" } delay_max: 505 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303d12" port: "WADDR[9]" } delay_max: 809 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303e12" port: "WADDR[9]" } delay_max: 731 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303f12" port: "WADDR[9]" } delay_max: 937 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303g12" port: "WADDR[9]" } delay_max: 651 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303h12" port: "WADDR[9]" } delay_max: 408 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303i12" port: "WADDR[9]" } delay_max: 745 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303j12" port: "WADDR[9]" } delay_max: 676 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303k12" port: "WADDR[9]" } delay_max: 775 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303l1" port: "WADDR[9]" } delay_max: 666 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c32" port: "WADDR[9]" } delay_max: 672 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3b12" port: "WADDR[9]" } delay_max: 754 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30b12" port: "WADDR[9]" } delay_max: 543 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3012" port: "WADDR[9]" } delay_max: 748 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30c12" port: "WADDR[9]" } delay_max: 649 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30d12" port: "WADDR[9]" } delay_max: 782 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30e12" port: "WADDR[9]" } delay_max: 892 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30f12" port: "WADDR[9]" } delay_max: 882 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30g12" port: "WADDR[9]" } delay_max: 740 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30h12" port: "WADDR[9]" } delay_max: 465 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30i12" port: "WADDR[9]" } delay_max: 730 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30j12" port: "WADDR[9]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30k12" port: "WADDR[9]" } delay_max: 510 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30l1" port: "WADDR[9]" } delay_max: 711 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c312" port: "WADDR[9]" } delay_max: 674 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3c12" port: "WADDR[9]" } delay_max: 588 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3d12" port: "WADDR[9]" } delay_max: 866 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3e12" port: "WADDR[9]" } delay_max: 855 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3f12" port: "WADDR[9]" } delay_max: 884 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3g12" port: "WADDR[9]" } delay_max: 716 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3h12" port: "WADDR[9]" } delay_max: 546 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3i12" port: "WADDR[9]" } delay_max: 828 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3j12" port: "WADDR[9]" } delay_max: 727 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3k12" port: "WADDR[9]" } delay_max: 644 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3l1" port: "WADDR[9]" } delay_max: 641 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4331" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "I[0]" } delay_max: 371 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4331" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "I[0]" } delay_max: 276 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4331" port: "O" } sink { cell: "edb_top_inst/LUT__4332" port: "I[1]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4331" port: "O" } sink { cell: "edb_top_inst/LUT__4355" port: "I[1]" } delay_max: 284 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4609" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "I[3]" } delay_max: 326 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4609" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "I[3]" } delay_max: 348 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c02" port: "WADDR[0]" } delay_max: 715 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b032" port: "WADDR[0]" } delay_max: 531 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0302" port: "WADDR[0]" } delay_max: 693 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03b12" port: "WADDR[0]" } delay_max: 585 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0b12" port: "WADDR[0]" } delay_max: 512 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c012" port: "WADDR[0]" } delay_max: 454 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0c12" port: "WADDR[0]" } delay_max: 566 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0d12" port: "WADDR[0]" } delay_max: 669 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0e12" port: "WADDR[0]" } delay_max: 898 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0f12" port: "WADDR[0]" } delay_max: 868 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0g12" port: "WADDR[0]" } delay_max: 693 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0h12" port: "WADDR[0]" } delay_max: 720 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0i12" port: "WADDR[0]" } delay_max: 324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0j12" port: "WADDR[0]" } delay_max: 693 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0k12" port: "WADDR[0]" } delay_max: 914 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0l1" port: "WADDR[0]" } delay_max: 631 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0312" port: "WADDR[0]" } delay_max: 540 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03c12" port: "WADDR[0]" } delay_max: 563 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03d12" port: "WADDR[0]" } delay_max: 693 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03e12" port: "WADDR[0]" } delay_max: 751 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03f12" port: "WADDR[0]" } delay_max: 893 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03g12" port: "WADDR[0]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03h12" port: "WADDR[0]" } delay_max: 587 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03i12" port: "WADDR[0]" } delay_max: 531 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03j12" port: "WADDR[0]" } delay_max: 638 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03k12" port: "WADDR[0]" } delay_max: 859 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03l1" port: "WADDR[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b32" port: "WADDR[0]" } delay_max: 859 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b02" port: "WADDR[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3b12" port: "WADDR[0]" } delay_max: 622 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030b12" port: "WADDR[0]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03012" port: "WADDR[0]" } delay_max: 621 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030c12" port: "WADDR[0]" } delay_max: 732 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030d12" port: "WADDR[0]" } delay_max: 475 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030e12" port: "WADDR[0]" } delay_max: 596 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030f12" port: "WADDR[0]" } delay_max: 648 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030g12" port: "WADDR[0]" } delay_max: 641 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030h12" port: "WADDR[0]" } delay_max: 691 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030i12" port: "WADDR[0]" } delay_max: 448 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030j12" port: "WADDR[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030k12" port: "WADDR[0]" } delay_max: 648 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030l1" port: "WADDR[0]" } delay_max: 685 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b312" port: "WADDR[0]" } delay_max: 806 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3c12" port: "WADDR[0]" } delay_max: 738 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3d12" port: "WADDR[0]" } delay_max: 533 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3e12" port: "WADDR[0]" } delay_max: 673 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3f12" port: "WADDR[0]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3g12" port: "WADDR[0]" } delay_max: 519 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3h12" port: "WADDR[0]" } delay_max: 750 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3i12" port: "WADDR[0]" } delay_max: 618 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3j12" port: "WADDR[0]" } delay_max: 637 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3k12" port: "WADDR[0]" } delay_max: 609 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3l1" port: "WADDR[0]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3032" port: "WADDR[0]" } delay_max: 713 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b302" port: "WADDR[0]" } delay_max: 644 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303b12" port: "WADDR[0]" } delay_max: 427 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0b12" port: "WADDR[0]" } delay_max: 479 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b012" port: "WADDR[0]" } delay_max: 590 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0c12" port: "WADDR[0]" } delay_max: 491 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0d12" port: "WADDR[0]" } delay_max: 696 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0e12" port: "WADDR[0]" } delay_max: 797 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0f12" port: "WADDR[0]" } delay_max: 948 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0g12" port: "WADDR[0]" } delay_max: 687 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0h12" port: "WADDR[0]" } delay_max: 646 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0i12" port: "WADDR[0]" } delay_max: 768 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0j12" port: "WADDR[0]" } delay_max: 740 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0k12" port: "WADDR[0]" } delay_max: 621 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0l1" port: "WADDR[0]" } delay_max: 629 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30312" port: "WADDR[0]" } delay_max: 725 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303c12" port: "WADDR[0]" } delay_max: 613 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303d12" port: "WADDR[0]" } delay_max: 641 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303e12" port: "WADDR[0]" } delay_max: 750 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303f12" port: "WADDR[0]" } delay_max: 864 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303g12" port: "WADDR[0]" } delay_max: 689 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303h12" port: "WADDR[0]" } delay_max: 614 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303i12" port: "WADDR[0]" } delay_max: 781 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303j12" port: "WADDR[0]" } delay_max: 695 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303k12" port: "WADDR[0]" } delay_max: 747 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303l1" port: "WADDR[0]" } delay_max: 672 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c32" port: "WADDR[0]" } delay_max: 574 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3b12" port: "WADDR[0]" } delay_max: 586 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30b12" port: "WADDR[0]" } delay_max: 684 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3012" port: "WADDR[0]" } delay_max: 637 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30c12" port: "WADDR[0]" } delay_max: 690 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30d12" port: "WADDR[0]" } delay_max: 778 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30e12" port: "WADDR[0]" } delay_max: 823 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30f12" port: "WADDR[0]" } delay_max: 809 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30g12" port: "WADDR[0]" } delay_max: 746 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30h12" port: "WADDR[0]" } delay_max: 625 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30i12" port: "WADDR[0]" } delay_max: 658 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30j12" port: "WADDR[0]" } delay_max: 843 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30k12" port: "WADDR[0]" } delay_max: 642 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30l1" port: "WADDR[0]" } delay_max: 749 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c312" port: "WADDR[0]" } delay_max: 672 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3c12" port: "WADDR[0]" } delay_max: 627 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3d12" port: "WADDR[0]" } delay_max: 813 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3e12" port: "WADDR[0]" } delay_max: 852 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3f12" port: "WADDR[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3g12" port: "WADDR[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3h12" port: "WADDR[0]" } delay_max: 676 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3i12" port: "WADDR[0]" } delay_max: 745 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3j12" port: "WADDR[0]" } delay_max: 723 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3k12" port: "WADDR[0]" } delay_max: 578 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3l1" port: "WADDR[0]" } delay_max: 731 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4615" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "I[0]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4615" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "I[0]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4615" port: "O" } sink { cell: "edb_top_inst/LUT__4661" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4612" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "I[2]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4612" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "I[2]" } delay_max: 243 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c02" port: "WADDR[1]" } delay_max: 727 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b032" port: "WADDR[1]" } delay_max: 685 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0302" port: "WADDR[1]" } delay_max: 743 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03b12" port: "WADDR[1]" } delay_max: 628 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0b12" port: "WADDR[1]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c012" port: "WADDR[1]" } delay_max: 612 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0c12" port: "WADDR[1]" } delay_max: 502 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0d12" port: "WADDR[1]" } delay_max: 681 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0e12" port: "WADDR[1]" } delay_max: 949 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0f12" port: "WADDR[1]" } delay_max: 939 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0g12" port: "WADDR[1]" } delay_max: 871 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0h12" port: "WADDR[1]" } delay_max: 689 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0i12" port: "WADDR[1]" } delay_max: 569 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0j12" port: "WADDR[1]" } delay_max: 740 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0k12" port: "WADDR[1]" } delay_max: 808 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0l1" port: "WADDR[1]" } delay_max: 648 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0312" port: "WADDR[1]" } delay_max: 587 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03c12" port: "WADDR[1]" } delay_max: 551 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03d12" port: "WADDR[1]" } delay_max: 588 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03e12" port: "WADDR[1]" } delay_max: 783 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03f12" port: "WADDR[1]" } delay_max: 1068 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03g12" port: "WADDR[1]" } delay_max: 730 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03h12" port: "WADDR[1]" } delay_max: 634 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03i12" port: "WADDR[1]" } delay_max: 736 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03j12" port: "WADDR[1]" } delay_max: 816 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03k12" port: "WADDR[1]" } delay_max: 753 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03l1" port: "WADDR[1]" } delay_max: 612 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b32" port: "WADDR[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b02" port: "WADDR[1]" } delay_max: 818 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3b12" port: "WADDR[1]" } delay_max: 626 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030b12" port: "WADDR[1]" } delay_max: 625 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03012" port: "WADDR[1]" } delay_max: 661 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030c12" port: "WADDR[1]" } delay_max: 670 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030d12" port: "WADDR[1]" } delay_max: 681 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030e12" port: "WADDR[1]" } delay_max: 640 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030f12" port: "WADDR[1]" } delay_max: 719 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030g12" port: "WADDR[1]" } delay_max: 720 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030h12" port: "WADDR[1]" } delay_max: 707 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030i12" port: "WADDR[1]" } delay_max: 565 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030j12" port: "WADDR[1]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030k12" port: "WADDR[1]" } delay_max: 761 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030l1" port: "WADDR[1]" } delay_max: 563 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b312" port: "WADDR[1]" } delay_max: 776 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3c12" port: "WADDR[1]" } delay_max: 575 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3d12" port: "WADDR[1]" } delay_max: 625 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3e12" port: "WADDR[1]" } delay_max: 604 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3f12" port: "WADDR[1]" } delay_max: 663 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3g12" port: "WADDR[1]" } delay_max: 649 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3h12" port: "WADDR[1]" } delay_max: 709 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3i12" port: "WADDR[1]" } delay_max: 635 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3j12" port: "WADDR[1]" } delay_max: 684 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3k12" port: "WADDR[1]" } delay_max: 705 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3l1" port: "WADDR[1]" } delay_max: 730 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3032" port: "WADDR[1]" } delay_max: 745 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b302" port: "WADDR[1]" } delay_max: 691 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303b12" port: "WADDR[1]" } delay_max: 540 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0b12" port: "WADDR[1]" } delay_max: 503 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b012" port: "WADDR[1]" } delay_max: 632 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0c12" port: "WADDR[1]" } delay_max: 431 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0d12" port: "WADDR[1]" } delay_max: 901 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0e12" port: "WADDR[1]" } delay_max: 802 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0f12" port: "WADDR[1]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0g12" port: "WADDR[1]" } delay_max: 650 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0h12" port: "WADDR[1]" } delay_max: 349 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0i12" port: "WADDR[1]" } delay_max: 800 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0j12" port: "WADDR[1]" } delay_max: 675 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0k12" port: "WADDR[1]" } delay_max: 564 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0l1" port: "WADDR[1]" } delay_max: 591 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30312" port: "WADDR[1]" } delay_max: 691 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303c12" port: "WADDR[1]" } delay_max: 493 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303d12" port: "WADDR[1]" } delay_max: 846 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303e12" port: "WADDR[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303f12" port: "WADDR[1]" } delay_max: 926 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303g12" port: "WADDR[1]" } delay_max: 653 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303h12" port: "WADDR[1]" } delay_max: 403 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303i12" port: "WADDR[1]" } delay_max: 747 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303j12" port: "WADDR[1]" } delay_max: 711 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303k12" port: "WADDR[1]" } delay_max: 762 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303l1" port: "WADDR[1]" } delay_max: 631 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c32" port: "WADDR[1]" } delay_max: 683 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3b12" port: "WADDR[1]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30b12" port: "WADDR[1]" } delay_max: 620 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3012" port: "WADDR[1]" } delay_max: 700 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30c12" port: "WADDR[1]" } delay_max: 682 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30d12" port: "WADDR[1]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30e12" port: "WADDR[1]" } delay_max: 855 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30f12" port: "WADDR[1]" } delay_max: 871 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30g12" port: "WADDR[1]" } delay_max: 714 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30h12" port: "WADDR[1]" } delay_max: 561 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30i12" port: "WADDR[1]" } delay_max: 689 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30j12" port: "WADDR[1]" } delay_max: 894 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30k12" port: "WADDR[1]" } delay_max: 532 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30l1" port: "WADDR[1]" } delay_max: 715 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c312" port: "WADDR[1]" } delay_max: 633 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3c12" port: "WADDR[1]" } delay_max: 630 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3d12" port: "WADDR[1]" } delay_max: 884 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3e12" port: "WADDR[1]" } delay_max: 857 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3f12" port: "WADDR[1]" } delay_max: 866 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3g12" port: "WADDR[1]" } delay_max: 760 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3h12" port: "WADDR[1]" } delay_max: 508 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3i12" port: "WADDR[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3j12" port: "WADDR[1]" } delay_max: 736 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3k12" port: "WADDR[1]" } delay_max: 570 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3l1" port: "WADDR[1]" } delay_max: 720 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4619" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "I[2]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4619" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "I[2]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4619" port: "O" } sink { cell: "edb_top_inst/LUT__4666" port: "I[0]" } delay_max: 273 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c02" port: "WADDR[2]" } delay_max: 627 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b032" port: "WADDR[2]" } delay_max: 580 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0302" port: "WADDR[2]" } delay_max: 652 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03b12" port: "WADDR[2]" } delay_max: 582 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0b12" port: "WADDR[2]" } delay_max: 484 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c012" port: "WADDR[2]" } delay_max: 448 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0c12" port: "WADDR[2]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0d12" port: "WADDR[2]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0e12" port: "WADDR[2]" } delay_max: 827 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0f12" port: "WADDR[2]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0g12" port: "WADDR[2]" } delay_max: 753 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0h12" port: "WADDR[2]" } delay_max: 630 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0i12" port: "WADDR[2]" } delay_max: 389 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0j12" port: "WADDR[2]" } delay_max: 605 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0k12" port: "WADDR[2]" } delay_max: 773 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0l1" port: "WADDR[2]" } delay_max: 585 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0312" port: "WADDR[2]" } delay_max: 514 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03c12" port: "WADDR[2]" } delay_max: 506 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03d12" port: "WADDR[2]" } delay_max: 552 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03e12" port: "WADDR[2]" } delay_max: 660 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03f12" port: "WADDR[2]" } delay_max: 935 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03g12" port: "WADDR[2]" } delay_max: 646 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03h12" port: "WADDR[2]" } delay_max: 582 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03i12" port: "WADDR[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03j12" port: "WADDR[2]" } delay_max: 698 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03k12" port: "WADDR[2]" } delay_max: 718 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03l1" port: "WADDR[2]" } delay_max: 557 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b32" port: "WADDR[2]" } delay_max: 698 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b02" port: "WADDR[2]" } delay_max: 690 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3b12" port: "WADDR[2]" } delay_max: 522 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030b12" port: "WADDR[2]" } delay_max: 497 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03012" port: "WADDR[2]" } delay_max: 556 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030c12" port: "WADDR[2]" } delay_max: 576 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030d12" port: "WADDR[2]" } delay_max: 555 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030e12" port: "WADDR[2]" } delay_max: 494 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030f12" port: "WADDR[2]" } delay_max: 567 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030g12" port: "WADDR[2]" } delay_max: 592 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030h12" port: "WADDR[2]" } delay_max: 554 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030i12" port: "WADDR[2]" } delay_max: 511 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030j12" port: "WADDR[2]" } delay_max: 716 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030k12" port: "WADDR[2]" } delay_max: 642 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030l1" port: "WADDR[2]" } delay_max: 520 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b312" port: "WADDR[2]" } delay_max: 734 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3c12" port: "WADDR[2]" } delay_max: 534 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3d12" port: "WADDR[2]" } delay_max: 489 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3e12" port: "WADDR[2]" } delay_max: 514 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3f12" port: "WADDR[2]" } delay_max: 509 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3g12" port: "WADDR[2]" } delay_max: 554 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3h12" port: "WADDR[2]" } delay_max: 614 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3i12" port: "WADDR[2]" } delay_max: 585 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3j12" port: "WADDR[2]" } delay_max: 549 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3k12" port: "WADDR[2]" } delay_max: 586 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3l1" port: "WADDR[2]" } delay_max: 617 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3032" port: "WADDR[2]" } delay_max: 632 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b302" port: "WADDR[2]" } delay_max: 572 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303b12" port: "WADDR[2]" } delay_max: 333 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0b12" port: "WADDR[2]" } delay_max: 412 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b012" port: "WADDR[2]" } delay_max: 514 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0c12" port: "WADDR[2]" } delay_max: 390 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0d12" port: "WADDR[2]" } delay_max: 776 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0e12" port: "WADDR[2]" } delay_max: 664 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0f12" port: "WADDR[2]" } delay_max: 990 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0g12" port: "WADDR[2]" } delay_max: 633 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0h12" port: "WADDR[2]" } delay_max: 393 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0i12" port: "WADDR[2]" } delay_max: 688 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0j12" port: "WADDR[2]" } delay_max: 591 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0k12" port: "WADDR[2]" } delay_max: 479 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0l1" port: "WADDR[2]" } delay_max: 571 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30312" port: "WADDR[2]" } delay_max: 552 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303c12" port: "WADDR[2]" } delay_max: 451 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303d12" port: "WADDR[2]" } delay_max: 721 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303e12" port: "WADDR[2]" } delay_max: 638 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303f12" port: "WADDR[2]" } delay_max: 835 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303g12" port: "WADDR[2]" } delay_max: 582 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303h12" port: "WADDR[2]" } delay_max: 333 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303i12" port: "WADDR[2]" } delay_max: 608 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303j12" port: "WADDR[2]" } delay_max: 583 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303k12" port: "WADDR[2]" } delay_max: 639 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303l1" port: "WADDR[2]" } delay_max: 587 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c32" port: "WADDR[2]" } delay_max: 547 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3b12" port: "WADDR[2]" } delay_max: 666 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30b12" port: "WADDR[2]" } delay_max: 535 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3012" port: "WADDR[2]" } delay_max: 631 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30c12" port: "WADDR[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30d12" port: "WADDR[2]" } delay_max: 688 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30e12" port: "WADDR[2]" } delay_max: 743 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30f12" port: "WADDR[2]" } delay_max: 780 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30g12" port: "WADDR[2]" } delay_max: 674 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30h12" port: "WADDR[2]" } delay_max: 463 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30i12" port: "WADDR[2]" } delay_max: 576 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30j12" port: "WADDR[2]" } delay_max: 772 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30k12" port: "WADDR[2]" } delay_max: 496 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30l1" port: "WADDR[2]" } delay_max: 642 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c312" port: "WADDR[2]" } delay_max: 571 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3c12" port: "WADDR[2]" } delay_max: 520 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3d12" port: "WADDR[2]" } delay_max: 733 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3e12" port: "WADDR[2]" } delay_max: 719 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3f12" port: "WADDR[2]" } delay_max: 757 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3g12" port: "WADDR[2]" } delay_max: 643 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3h12" port: "WADDR[2]" } delay_max: 472 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3i12" port: "WADDR[2]" } delay_max: 701 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3j12" port: "WADDR[2]" } delay_max: 633 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3k12" port: "WADDR[2]" } delay_max: 505 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3l1" port: "WADDR[2]" } delay_max: 557 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4621" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "I[0]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4621" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "I[0]" } delay_max: 252 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4621" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "I[0]" } delay_max: 302 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4621" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "I[1]" } delay_max: 361 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4621" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "I[0]" } delay_max: 267 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4621" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[13]~FF" port: "I[1]" } delay_max: 333 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4621" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[14]~FF" port: "I[1]" } delay_max: 400 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4621" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "I[0]" } delay_max: 291 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4621" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "I[0]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4621" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "I[0]" } delay_max: 252 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4621" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "I[1]" } delay_max: 355 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4621" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[12]~FF" port: "I[0]" } delay_max: 308 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4621" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[13]~FF" port: "I[1]" } delay_max: 447 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4621" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[14]~FF" port: "I[1]" } delay_max: 324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4626" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "I[2]" } delay_max: 270 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4626" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "I[2]" } delay_max: 218 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c02" port: "WADDR[3]" } delay_max: 627 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b032" port: "WADDR[3]" } delay_max: 580 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0302" port: "WADDR[3]" } delay_max: 652 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03b12" port: "WADDR[3]" } delay_max: 582 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0b12" port: "WADDR[3]" } delay_max: 484 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c012" port: "WADDR[3]" } delay_max: 448 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0c12" port: "WADDR[3]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0d12" port: "WADDR[3]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0e12" port: "WADDR[3]" } delay_max: 827 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0f12" port: "WADDR[3]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0g12" port: "WADDR[3]" } delay_max: 753 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0h12" port: "WADDR[3]" } delay_max: 630 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0i12" port: "WADDR[3]" } delay_max: 389 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0j12" port: "WADDR[3]" } delay_max: 605 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0k12" port: "WADDR[3]" } delay_max: 773 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0l1" port: "WADDR[3]" } delay_max: 585 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0312" port: "WADDR[3]" } delay_max: 514 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03c12" port: "WADDR[3]" } delay_max: 506 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03d12" port: "WADDR[3]" } delay_max: 552 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03e12" port: "WADDR[3]" } delay_max: 660 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03f12" port: "WADDR[3]" } delay_max: 935 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03g12" port: "WADDR[3]" } delay_max: 646 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03h12" port: "WADDR[3]" } delay_max: 582 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03i12" port: "WADDR[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03j12" port: "WADDR[3]" } delay_max: 698 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03k12" port: "WADDR[3]" } delay_max: 718 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03l1" port: "WADDR[3]" } delay_max: 557 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b32" port: "WADDR[3]" } delay_max: 698 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b02" port: "WADDR[3]" } delay_max: 690 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3b12" port: "WADDR[3]" } delay_max: 522 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030b12" port: "WADDR[3]" } delay_max: 497 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03012" port: "WADDR[3]" } delay_max: 556 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030c12" port: "WADDR[3]" } delay_max: 576 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030d12" port: "WADDR[3]" } delay_max: 555 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030e12" port: "WADDR[3]" } delay_max: 494 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030f12" port: "WADDR[3]" } delay_max: 567 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030g12" port: "WADDR[3]" } delay_max: 592 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030h12" port: "WADDR[3]" } delay_max: 554 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030i12" port: "WADDR[3]" } delay_max: 511 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030j12" port: "WADDR[3]" } delay_max: 716 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030k12" port: "WADDR[3]" } delay_max: 642 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030l1" port: "WADDR[3]" } delay_max: 520 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b312" port: "WADDR[3]" } delay_max: 734 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3c12" port: "WADDR[3]" } delay_max: 534 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3d12" port: "WADDR[3]" } delay_max: 489 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3e12" port: "WADDR[3]" } delay_max: 514 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3f12" port: "WADDR[3]" } delay_max: 509 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3g12" port: "WADDR[3]" } delay_max: 554 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3h12" port: "WADDR[3]" } delay_max: 614 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3i12" port: "WADDR[3]" } delay_max: 585 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3j12" port: "WADDR[3]" } delay_max: 549 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3k12" port: "WADDR[3]" } delay_max: 586 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3l1" port: "WADDR[3]" } delay_max: 617 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3032" port: "WADDR[3]" } delay_max: 632 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b302" port: "WADDR[3]" } delay_max: 572 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303b12" port: "WADDR[3]" } delay_max: 333 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0b12" port: "WADDR[3]" } delay_max: 412 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b012" port: "WADDR[3]" } delay_max: 514 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0c12" port: "WADDR[3]" } delay_max: 390 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0d12" port: "WADDR[3]" } delay_max: 776 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0e12" port: "WADDR[3]" } delay_max: 664 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0f12" port: "WADDR[3]" } delay_max: 990 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0g12" port: "WADDR[3]" } delay_max: 633 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0h12" port: "WADDR[3]" } delay_max: 393 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0i12" port: "WADDR[3]" } delay_max: 688 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0j12" port: "WADDR[3]" } delay_max: 591 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0k12" port: "WADDR[3]" } delay_max: 479 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0l1" port: "WADDR[3]" } delay_max: 571 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30312" port: "WADDR[3]" } delay_max: 552 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303c12" port: "WADDR[3]" } delay_max: 451 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303d12" port: "WADDR[3]" } delay_max: 721 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303e12" port: "WADDR[3]" } delay_max: 638 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303f12" port: "WADDR[3]" } delay_max: 835 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303g12" port: "WADDR[3]" } delay_max: 582 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303h12" port: "WADDR[3]" } delay_max: 333 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303i12" port: "WADDR[3]" } delay_max: 608 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303j12" port: "WADDR[3]" } delay_max: 583 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303k12" port: "WADDR[3]" } delay_max: 639 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303l1" port: "WADDR[3]" } delay_max: 587 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c32" port: "WADDR[3]" } delay_max: 547 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3b12" port: "WADDR[3]" } delay_max: 666 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30b12" port: "WADDR[3]" } delay_max: 535 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3012" port: "WADDR[3]" } delay_max: 631 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30c12" port: "WADDR[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30d12" port: "WADDR[3]" } delay_max: 688 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30e12" port: "WADDR[3]" } delay_max: 743 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30f12" port: "WADDR[3]" } delay_max: 780 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30g12" port: "WADDR[3]" } delay_max: 674 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30h12" port: "WADDR[3]" } delay_max: 463 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30i12" port: "WADDR[3]" } delay_max: 576 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30j12" port: "WADDR[3]" } delay_max: 772 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30k12" port: "WADDR[3]" } delay_max: 496 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30l1" port: "WADDR[3]" } delay_max: 642 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c312" port: "WADDR[3]" } delay_max: 571 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3c12" port: "WADDR[3]" } delay_max: 520 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3d12" port: "WADDR[3]" } delay_max: 733 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3e12" port: "WADDR[3]" } delay_max: 719 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3f12" port: "WADDR[3]" } delay_max: 757 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3g12" port: "WADDR[3]" } delay_max: 643 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3h12" port: "WADDR[3]" } delay_max: 472 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3i12" port: "WADDR[3]" } delay_max: 701 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3j12" port: "WADDR[3]" } delay_max: 633 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3k12" port: "WADDR[3]" } delay_max: 505 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3l1" port: "WADDR[3]" } delay_max: 557 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4309" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "I[1]" } delay_max: 316 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4309" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "I[1]" } delay_max: 391 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4309" port: "O" } sink { cell: "edb_top_inst/LUT__4318" port: "I[1]" } delay_max: 300 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4632" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "I[3]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4632" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "I[3]" } delay_max: 234 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c02" port: "WADDR[4]" } delay_max: 627 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b032" port: "WADDR[4]" } delay_max: 580 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0302" port: "WADDR[4]" } delay_max: 652 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03b12" port: "WADDR[4]" } delay_max: 582 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0b12" port: "WADDR[4]" } delay_max: 484 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c012" port: "WADDR[4]" } delay_max: 448 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0c12" port: "WADDR[4]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0d12" port: "WADDR[4]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0e12" port: "WADDR[4]" } delay_max: 827 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0f12" port: "WADDR[4]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0g12" port: "WADDR[4]" } delay_max: 753 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0h12" port: "WADDR[4]" } delay_max: 630 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0i12" port: "WADDR[4]" } delay_max: 389 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0j12" port: "WADDR[4]" } delay_max: 605 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0k12" port: "WADDR[4]" } delay_max: 773 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0l1" port: "WADDR[4]" } delay_max: 585 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0312" port: "WADDR[4]" } delay_max: 514 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03c12" port: "WADDR[4]" } delay_max: 506 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03d12" port: "WADDR[4]" } delay_max: 552 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03e12" port: "WADDR[4]" } delay_max: 660 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03f12" port: "WADDR[4]" } delay_max: 935 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03g12" port: "WADDR[4]" } delay_max: 646 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03h12" port: "WADDR[4]" } delay_max: 582 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03i12" port: "WADDR[4]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03j12" port: "WADDR[4]" } delay_max: 698 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03k12" port: "WADDR[4]" } delay_max: 718 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03l1" port: "WADDR[4]" } delay_max: 557 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b32" port: "WADDR[4]" } delay_max: 698 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b02" port: "WADDR[4]" } delay_max: 690 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3b12" port: "WADDR[4]" } delay_max: 522 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030b12" port: "WADDR[4]" } delay_max: 497 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03012" port: "WADDR[4]" } delay_max: 556 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030c12" port: "WADDR[4]" } delay_max: 576 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030d12" port: "WADDR[4]" } delay_max: 555 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030e12" port: "WADDR[4]" } delay_max: 494 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030f12" port: "WADDR[4]" } delay_max: 567 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030g12" port: "WADDR[4]" } delay_max: 592 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030h12" port: "WADDR[4]" } delay_max: 554 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030i12" port: "WADDR[4]" } delay_max: 511 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030j12" port: "WADDR[4]" } delay_max: 716 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030k12" port: "WADDR[4]" } delay_max: 642 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030l1" port: "WADDR[4]" } delay_max: 520 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b312" port: "WADDR[4]" } delay_max: 734 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3c12" port: "WADDR[4]" } delay_max: 534 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3d12" port: "WADDR[4]" } delay_max: 489 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3e12" port: "WADDR[4]" } delay_max: 514 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3f12" port: "WADDR[4]" } delay_max: 509 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3g12" port: "WADDR[4]" } delay_max: 554 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3h12" port: "WADDR[4]" } delay_max: 614 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3i12" port: "WADDR[4]" } delay_max: 585 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3j12" port: "WADDR[4]" } delay_max: 549 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3k12" port: "WADDR[4]" } delay_max: 586 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3l1" port: "WADDR[4]" } delay_max: 617 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3032" port: "WADDR[4]" } delay_max: 632 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b302" port: "WADDR[4]" } delay_max: 572 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303b12" port: "WADDR[4]" } delay_max: 333 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0b12" port: "WADDR[4]" } delay_max: 412 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b012" port: "WADDR[4]" } delay_max: 514 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0c12" port: "WADDR[4]" } delay_max: 390 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0d12" port: "WADDR[4]" } delay_max: 776 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0e12" port: "WADDR[4]" } delay_max: 664 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0f12" port: "WADDR[4]" } delay_max: 990 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0g12" port: "WADDR[4]" } delay_max: 633 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0h12" port: "WADDR[4]" } delay_max: 393 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0i12" port: "WADDR[4]" } delay_max: 688 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0j12" port: "WADDR[4]" } delay_max: 591 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0k12" port: "WADDR[4]" } delay_max: 479 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0l1" port: "WADDR[4]" } delay_max: 571 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30312" port: "WADDR[4]" } delay_max: 552 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303c12" port: "WADDR[4]" } delay_max: 451 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303d12" port: "WADDR[4]" } delay_max: 721 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303e12" port: "WADDR[4]" } delay_max: 638 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303f12" port: "WADDR[4]" } delay_max: 835 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303g12" port: "WADDR[4]" } delay_max: 582 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303h12" port: "WADDR[4]" } delay_max: 333 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303i12" port: "WADDR[4]" } delay_max: 608 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303j12" port: "WADDR[4]" } delay_max: 583 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303k12" port: "WADDR[4]" } delay_max: 639 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303l1" port: "WADDR[4]" } delay_max: 587 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c32" port: "WADDR[4]" } delay_max: 547 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3b12" port: "WADDR[4]" } delay_max: 666 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30b12" port: "WADDR[4]" } delay_max: 535 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3012" port: "WADDR[4]" } delay_max: 631 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30c12" port: "WADDR[4]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30d12" port: "WADDR[4]" } delay_max: 688 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30e12" port: "WADDR[4]" } delay_max: 743 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30f12" port: "WADDR[4]" } delay_max: 780 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30g12" port: "WADDR[4]" } delay_max: 674 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30h12" port: "WADDR[4]" } delay_max: 463 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30i12" port: "WADDR[4]" } delay_max: 576 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30j12" port: "WADDR[4]" } delay_max: 772 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30k12" port: "WADDR[4]" } delay_max: 496 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30l1" port: "WADDR[4]" } delay_max: 642 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c312" port: "WADDR[4]" } delay_max: 571 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3c12" port: "WADDR[4]" } delay_max: 520 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3d12" port: "WADDR[4]" } delay_max: 733 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3e12" port: "WADDR[4]" } delay_max: 719 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3f12" port: "WADDR[4]" } delay_max: 757 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3g12" port: "WADDR[4]" } delay_max: 643 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3h12" port: "WADDR[4]" } delay_max: 472 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3i12" port: "WADDR[4]" } delay_max: 701 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3j12" port: "WADDR[4]" } delay_max: 633 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3k12" port: "WADDR[4]" } delay_max: 505 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3l1" port: "WADDR[4]" } delay_max: 557 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4635" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "I[1]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4635" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "I[1]" } delay_max: 231 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4639" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "I[3]" } delay_max: 297 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4639" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "I[3]" } delay_max: 298 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c02" port: "WADDR[5]" } delay_max: 761 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b032" port: "WADDR[5]" } delay_max: 704 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0302" port: "WADDR[5]" } delay_max: 721 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03b12" port: "WADDR[5]" } delay_max: 688 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0b12" port: "WADDR[5]" } delay_max: 617 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c012" port: "WADDR[5]" } delay_max: 580 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0c12" port: "WADDR[5]" } delay_max: 546 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0d12" port: "WADDR[5]" } delay_max: 568 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0e12" port: "WADDR[5]" } delay_max: 921 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0f12" port: "WADDR[5]" } delay_max: 918 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0g12" port: "WADDR[5]" } delay_max: 852 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0h12" port: "WADDR[5]" } delay_max: 703 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0i12" port: "WADDR[5]" } delay_max: 523 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0j12" port: "WADDR[5]" } delay_max: 750 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0k12" port: "WADDR[5]" } delay_max: 938 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0l1" port: "WADDR[5]" } delay_max: 637 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0312" port: "WADDR[5]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03c12" port: "WADDR[5]" } delay_max: 503 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03d12" port: "WADDR[5]" } delay_max: 718 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03e12" port: "WADDR[5]" } delay_max: 787 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03f12" port: "WADDR[5]" } delay_max: 1056 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03g12" port: "WADDR[5]" } delay_max: 805 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03h12" port: "WADDR[5]" } delay_max: 648 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03i12" port: "WADDR[5]" } delay_max: 695 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03j12" port: "WADDR[5]" } delay_max: 797 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03k12" port: "WADDR[5]" } delay_max: 883 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03l1" port: "WADDR[5]" } delay_max: 629 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b32" port: "WADDR[5]" } delay_max: 778 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b02" port: "WADDR[5]" } delay_max: 812 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3b12" port: "WADDR[5]" } delay_max: 553 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030b12" port: "WADDR[5]" } delay_max: 585 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03012" port: "WADDR[5]" } delay_max: 629 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030c12" port: "WADDR[5]" } delay_max: 665 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030d12" port: "WADDR[5]" } delay_max: 640 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030e12" port: "WADDR[5]" } delay_max: 573 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030f12" port: "WADDR[5]" } delay_max: 698 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030g12" port: "WADDR[5]" } delay_max: 666 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030h12" port: "WADDR[5]" } delay_max: 639 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030i12" port: "WADDR[5]" } delay_max: 649 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030j12" port: "WADDR[5]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030k12" port: "WADDR[5]" } delay_max: 742 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030l1" port: "WADDR[5]" } delay_max: 634 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b312" port: "WADDR[5]" } delay_max: 681 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3c12" port: "WADDR[5]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3d12" port: "WADDR[5]" } delay_max: 628 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3e12" port: "WADDR[5]" } delay_max: 605 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3f12" port: "WADDR[5]" } delay_max: 642 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3g12" port: "WADDR[5]" } delay_max: 716 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3h12" port: "WADDR[5]" } delay_max: 699 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3i12" port: "WADDR[5]" } delay_max: 617 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3j12" port: "WADDR[5]" } delay_max: 700 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3k12" port: "WADDR[5]" } delay_max: 735 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3l1" port: "WADDR[5]" } delay_max: 662 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3032" port: "WADDR[5]" } delay_max: 768 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b302" port: "WADDR[5]" } delay_max: 719 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303b12" port: "WADDR[5]" } delay_max: 388 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0b12" port: "WADDR[5]" } delay_max: 572 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b012" port: "WADDR[5]" } delay_max: 667 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0c12" port: "WADDR[5]" } delay_max: 447 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0d12" port: "WADDR[5]" } delay_max: 860 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0e12" port: "WADDR[5]" } delay_max: 692 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0f12" port: "WADDR[5]" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0g12" port: "WADDR[5]" } delay_max: 588 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0h12" port: "WADDR[5]" } delay_max: 484 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0i12" port: "WADDR[5]" } delay_max: 823 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0j12" port: "WADDR[5]" } delay_max: 750 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0k12" port: "WADDR[5]" } delay_max: 639 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0l1" port: "WADDR[5]" } delay_max: 621 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30312" port: "WADDR[5]" } delay_max: 624 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303c12" port: "WADDR[5]" } delay_max: 489 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303d12" port: "WADDR[5]" } delay_max: 805 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303e12" port: "WADDR[5]" } delay_max: 608 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303f12" port: "WADDR[5]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303g12" port: "WADDR[5]" } delay_max: 640 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303h12" port: "WADDR[5]" } delay_max: 334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303i12" port: "WADDR[5]" } delay_max: 637 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303j12" port: "WADDR[5]" } delay_max: 553 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303k12" port: "WADDR[5]" } delay_max: 778 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303l1" port: "WADDR[5]" } delay_max: 570 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c32" port: "WADDR[5]" } delay_max: 671 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3b12" port: "WADDR[5]" } delay_max: 750 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30b12" port: "WADDR[5]" } delay_max: 695 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3012" port: "WADDR[5]" } delay_max: 636 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30c12" port: "WADDR[5]" } delay_max: 639 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30d12" port: "WADDR[5]" } delay_max: 678 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30e12" port: "WADDR[5]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30f12" port: "WADDR[5]" } delay_max: 759 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30g12" port: "WADDR[5]" } delay_max: 640 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30h12" port: "WADDR[5]" } delay_max: 574 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30i12" port: "WADDR[5]" } delay_max: 722 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30j12" port: "WADDR[5]" } delay_max: 866 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30k12" port: "WADDR[5]" } delay_max: 663 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30l1" port: "WADDR[5]" } delay_max: 699 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c312" port: "WADDR[5]" } delay_max: 675 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3c12" port: "WADDR[5]" } delay_max: 579 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3d12" port: "WADDR[5]" } delay_max: 863 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3e12" port: "WADDR[5]" } delay_max: 747 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3f12" port: "WADDR[5]" } delay_max: 886 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3g12" port: "WADDR[5]" } delay_max: 720 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3h12" port: "WADDR[5]" } delay_max: 458 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3i12" port: "WADDR[5]" } delay_max: 830 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3j12" port: "WADDR[5]" } delay_max: 623 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3k12" port: "WADDR[5]" } delay_max: 539 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3l1" port: "WADDR[5]" } delay_max: 603 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4634" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "I[0]" } delay_max: 330 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4634" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "I[0]" } delay_max: 244 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4634" port: "O" } sink { cell: "edb_top_inst/LUT__4635" port: "I[1]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4644" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "I[3]" } delay_max: 332 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4644" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "I[3]" } delay_max: 319 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c02" port: "WADDR[6]" } delay_max: 704 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b032" port: "WADDR[6]" } delay_max: 746 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0302" port: "WADDR[6]" } delay_max: 797 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03b12" port: "WADDR[6]" } delay_max: 686 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0b12" port: "WADDR[6]" } delay_max: 505 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c012" port: "WADDR[6]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0c12" port: "WADDR[6]" } delay_max: 563 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0d12" port: "WADDR[6]" } delay_max: 678 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0e12" port: "WADDR[6]" } delay_max: 927 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0f12" port: "WADDR[6]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0g12" port: "WADDR[6]" } delay_max: 851 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0h12" port: "WADDR[6]" } delay_max: 757 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0i12" port: "WADDR[6]" } delay_max: 435 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0j12" port: "WADDR[6]" } delay_max: 790 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0k12" port: "WADDR[6]" } delay_max: 818 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0l1" port: "WADDR[6]" } delay_max: 736 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0312" port: "WADDR[6]" } delay_max: 580 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03c12" port: "WADDR[6]" } delay_max: 623 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03d12" port: "WADDR[6]" } delay_max: 596 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03e12" port: "WADDR[6]" } delay_max: 760 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03f12" port: "WADDR[6]" } delay_max: 1036 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03g12" port: "WADDR[6]" } delay_max: 694 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03h12" port: "WADDR[6]" } delay_max: 796 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03i12" port: "WADDR[6]" } delay_max: 660 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03j12" port: "WADDR[6]" } delay_max: 796 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03k12" port: "WADDR[6]" } delay_max: 763 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03l1" port: "WADDR[6]" } delay_max: 686 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b32" port: "WADDR[6]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b02" port: "WADDR[6]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3b12" port: "WADDR[6]" } delay_max: 622 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030b12" port: "WADDR[6]" } delay_max: 540 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03012" port: "WADDR[6]" } delay_max: 710 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030c12" port: "WADDR[6]" } delay_max: 620 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030d12" port: "WADDR[6]" } delay_max: 600 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030e12" port: "WADDR[6]" } delay_max: 650 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030f12" port: "WADDR[6]" } delay_max: 590 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030g12" port: "WADDR[6]" } delay_max: 737 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030h12" port: "WADDR[6]" } delay_max: 790 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030i12" port: "WADDR[6]" } delay_max: 527 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030j12" port: "WADDR[6]" } delay_max: 816 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030k12" port: "WADDR[6]" } delay_max: 741 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030l1" port: "WADDR[6]" } delay_max: 638 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b312" port: "WADDR[6]" } delay_max: 747 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3c12" port: "WADDR[6]" } delay_max: 690 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3d12" port: "WADDR[6]" } delay_max: 594 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3e12" port: "WADDR[6]" } delay_max: 560 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3f12" port: "WADDR[6]" } delay_max: 534 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3g12" port: "WADDR[6]" } delay_max: 632 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3h12" port: "WADDR[6]" } delay_max: 850 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3i12" port: "WADDR[6]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3j12" port: "WADDR[6]" } delay_max: 735 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3k12" port: "WADDR[6]" } delay_max: 685 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3l1" port: "WADDR[6]" } delay_max: 735 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3032" port: "WADDR[6]" } delay_max: 708 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b302" port: "WADDR[6]" } delay_max: 621 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303b12" port: "WADDR[6]" } delay_max: 538 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0b12" port: "WADDR[6]" } delay_max: 496 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b012" port: "WADDR[6]" } delay_max: 616 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0c12" port: "WADDR[6]" } delay_max: 478 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0d12" port: "WADDR[6]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0e12" port: "WADDR[6]" } delay_max: 742 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0f12" port: "WADDR[6]" } delay_max: 1091 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0g12" port: "WADDR[6]" } delay_max: 687 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0h12" port: "WADDR[6]" } delay_max: 540 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0i12" port: "WADDR[6]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0j12" port: "WADDR[6]" } delay_max: 639 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0k12" port: "WADDR[6]" } delay_max: 531 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0l1" port: "WADDR[6]" } delay_max: 711 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30312" port: "WADDR[6]" } delay_max: 626 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303c12" port: "WADDR[6]" } delay_max: 479 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303d12" port: "WADDR[6]" } delay_max: 770 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303e12" port: "WADDR[6]" } delay_max: 769 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303f12" port: "WADDR[6]" } delay_max: 816 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303g12" port: "WADDR[6]" } delay_max: 742 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303h12" port: "WADDR[6]" } delay_max: 583 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303i12" port: "WADDR[6]" } delay_max: 684 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303j12" port: "WADDR[6]" } delay_max: 714 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303k12" port: "WADDR[6]" } delay_max: 735 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303l1" port: "WADDR[6]" } delay_max: 626 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c32" port: "WADDR[6]" } delay_max: 650 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3b12" port: "WADDR[6]" } delay_max: 715 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30b12" port: "WADDR[6]" } delay_max: 589 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3012" port: "WADDR[6]" } delay_max: 650 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30c12" port: "WADDR[6]" } delay_max: 662 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30d12" port: "WADDR[6]" } delay_max: 789 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30e12" port: "WADDR[6]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30f12" port: "WADDR[6]" } delay_max: 761 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30g12" port: "WADDR[6]" } delay_max: 688 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30h12" port: "WADDR[6]" } delay_max: 617 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30i12" port: "WADDR[6]" } delay_max: 686 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30j12" port: "WADDR[6]" } delay_max: 872 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30k12" port: "WADDR[6]" } delay_max: 560 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30l1" port: "WADDR[6]" } delay_max: 752 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c312" port: "WADDR[6]" } delay_max: 658 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3c12" port: "WADDR[6]" } delay_max: 665 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3d12" port: "WADDR[6]" } delay_max: 756 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3e12" port: "WADDR[6]" } delay_max: 797 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3f12" port: "WADDR[6]" } delay_max: 776 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3g12" port: "WADDR[6]" } delay_max: 782 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3h12" port: "WADDR[6]" } delay_max: 654 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3i12" port: "WADDR[6]" } delay_max: 720 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3j12" port: "WADDR[6]" } delay_max: 734 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3k12" port: "WADDR[6]" } delay_max: 578 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3l1" port: "WADDR[6]" } delay_max: 675 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4646" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "I[2]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4646" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[12]~FF" port: "I[2]" } delay_max: 153 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4650" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "I[3]" } delay_max: 286 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4650" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[12]~FF" port: "I[3]" } delay_max: 279 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c02" port: "WADDR[7]" } delay_max: 760 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b032" port: "WADDR[7]" } delay_max: 733 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0302" port: "WADDR[7]" } delay_max: 694 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03b12" port: "WADDR[7]" } delay_max: 665 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0b12" port: "WADDR[7]" } delay_max: 462 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c012" port: "WADDR[7]" } delay_max: 597 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0c12" port: "WADDR[7]" } delay_max: 522 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0d12" port: "WADDR[7]" } delay_max: 686 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0e12" port: "WADDR[7]" } delay_max: 954 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0f12" port: "WADDR[7]" } delay_max: 929 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0g12" port: "WADDR[7]" } delay_max: 874 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0h12" port: "WADDR[7]" } delay_max: 737 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0i12" port: "WADDR[7]" } delay_max: 543 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0j12" port: "WADDR[7]" } delay_max: 763 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0k12" port: "WADDR[7]" } delay_max: 790 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0l1" port: "WADDR[7]" } delay_max: 679 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0312" port: "WADDR[7]" } delay_max: 617 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03c12" port: "WADDR[7]" } delay_max: 596 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03d12" port: "WADDR[7]" } delay_max: 570 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03e12" port: "WADDR[7]" } delay_max: 789 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03f12" port: "WADDR[7]" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03g12" port: "WADDR[7]" } delay_max: 704 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03h12" port: "WADDR[7]" } delay_max: 682 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03i12" port: "WADDR[7]" } delay_max: 709 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03j12" port: "WADDR[7]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03k12" port: "WADDR[7]" } delay_max: 735 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03l1" port: "WADDR[7]" } delay_max: 661 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b32" port: "WADDR[7]" } delay_max: 769 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b02" port: "WADDR[7]" } delay_max: 837 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3b12" port: "WADDR[7]" } delay_max: 630 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030b12" port: "WADDR[7]" } delay_max: 598 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03012" port: "WADDR[7]" } delay_max: 627 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030c12" port: "WADDR[7]" } delay_max: 625 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030d12" port: "WADDR[7]" } delay_max: 654 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030e12" port: "WADDR[7]" } delay_max: 627 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030f12" port: "WADDR[7]" } delay_max: 709 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030g12" port: "WADDR[7]" } delay_max: 670 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030h12" port: "WADDR[7]" } delay_max: 684 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030i12" port: "WADDR[7]" } delay_max: 601 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030j12" port: "WADDR[7]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030k12" port: "WADDR[7]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030l1" port: "WADDR[7]" } delay_max: 514 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b312" port: "WADDR[7]" } delay_max: 787 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3c12" port: "WADDR[7]" } delay_max: 549 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3d12" port: "WADDR[7]" } delay_max: 634 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3e12" port: "WADDR[7]" } delay_max: 554 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3f12" port: "WADDR[7]" } delay_max: 653 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3g12" port: "WADDR[7]" } delay_max: 686 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3h12" port: "WADDR[7]" } delay_max: 691 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3i12" port: "WADDR[7]" } delay_max: 669 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3j12" port: "WADDR[7]" } delay_max: 707 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3k12" port: "WADDR[7]" } delay_max: 708 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3l1" port: "WADDR[7]" } delay_max: 695 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3032" port: "WADDR[7]" } delay_max: 792 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b302" port: "WADDR[7]" } delay_max: 732 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303b12" port: "WADDR[7]" } delay_max: 538 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0b12" port: "WADDR[7]" } delay_max: 478 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b012" port: "WADDR[7]" } delay_max: 676 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0c12" port: "WADDR[7]" } delay_max: 479 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0d12" port: "WADDR[7]" } delay_max: 874 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0e12" port: "WADDR[7]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0f12" port: "WADDR[7]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0g12" port: "WADDR[7]" } delay_max: 704 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0h12" port: "WADDR[7]" } delay_max: 395 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0i12" port: "WADDR[7]" } delay_max: 847 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0j12" port: "WADDR[7]" } delay_max: 649 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0k12" port: "WADDR[7]" } delay_max: 536 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0l1" port: "WADDR[7]" } delay_max: 644 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30312" port: "WADDR[7]" } delay_max: 704 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303c12" port: "WADDR[7]" } delay_max: 541 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303d12" port: "WADDR[7]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303e12" port: "WADDR[7]" } delay_max: 762 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303f12" port: "WADDR[7]" } delay_max: 967 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303g12" port: "WADDR[7]" } delay_max: 656 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303h12" port: "WADDR[7]" } delay_max: 440 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303i12" port: "WADDR[7]" } delay_max: 759 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303j12" port: "WADDR[7]" } delay_max: 707 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303k12" port: "WADDR[7]" } delay_max: 781 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303l1" port: "WADDR[7]" } delay_max: 679 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c32" port: "WADDR[7]" } delay_max: 690 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3b12" port: "WADDR[7]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30b12" port: "WADDR[7]" } delay_max: 594 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3012" port: "WADDR[7]" } delay_max: 746 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30c12" port: "WADDR[7]" } delay_max: 633 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30d12" port: "WADDR[7]" } delay_max: 796 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30e12" port: "WADDR[7]" } delay_max: 902 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30f12" port: "WADDR[7]" } delay_max: 912 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30g12" port: "WADDR[7]" } delay_max: 740 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30h12" port: "WADDR[7]" } delay_max: 539 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30i12" port: "WADDR[7]" } delay_max: 737 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30j12" port: "WADDR[7]" } delay_max: 899 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30k12" port: "WADDR[7]" } delay_max: 515 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30l1" port: "WADDR[7]" } delay_max: 705 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c312" port: "WADDR[7]" } delay_max: 691 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3c12" port: "WADDR[7]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3d12" port: "WADDR[7]" } delay_max: 874 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3e12" port: "WADDR[7]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3f12" port: "WADDR[7]" } delay_max: 914 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3g12" port: "WADDR[7]" } delay_max: 762 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3h12" port: "WADDR[7]" } delay_max: 453 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3i12" port: "WADDR[7]" } delay_max: 858 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3j12" port: "WADDR[7]" } delay_max: 741 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3k12" port: "WADDR[7]" } delay_max: 616 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3l1" port: "WADDR[7]" } delay_max: 705 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4652" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[13]~FF" port: "I[0]" } delay_max: 355 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4652" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[13]~FF" port: "I[0]" } delay_max: 362 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4656" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[13]~FF" port: "I[3]" } delay_max: 394 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4656" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[13]~FF" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4586" port: "I[0]" } delay_max: 269 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4685" port: "I[3]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4688" port: "I[0]" } delay_max: 215 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4690" port: "I[1]" } delay_max: 269 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4694" port: "I[0]" } delay_max: 204 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4696" port: "I[1]" } delay_max: 263 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4699" port: "I[0]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4701" port: "I[1]" } delay_max: 220 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4611" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[14]~FF" port: "I[0]" } delay_max: 278 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4611" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[14]~FF" port: "I[0]" } delay_max: 153 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4611" port: "O" } sink { cell: "edb_top_inst/LUT__4612" port: "I[1]" } delay_max: 255 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4661" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[14]~FF" port: "I[3]" } delay_max: 292 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4661" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[14]~FF" port: "I[3]" } delay_max: 244 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4586" port: "I[1]" } delay_max: 263 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4685" port: "I[0]" } delay_max: 279 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4688" port: "I[2]" } delay_max: 321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4690" port: "I[2]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4694" port: "I[1]" } delay_max: 210 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4696" port: "I[0]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4699" port: "I[2]" } delay_max: 219 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4701" port: "I[2]" } delay_max: 217 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4666" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[15]~FF" port: "I[3]" } delay_max: 280 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4666" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[15]~FF" port: "I[3]" } delay_max: 360 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4586" port: "I[2]" } delay_max: 330 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4685" port: "I[1]" } delay_max: 413 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4688" port: "I[1]" } delay_max: 378 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4690" port: "I[0]" } delay_max: 414 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4694" port: "I[3]" } delay_max: 457 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4696" port: "I[3]" } delay_max: 339 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4699" port: "I[3]" } delay_max: 417 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4701" port: "I[3]" } delay_max: 340 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4573" port: "I[1]" } delay_max: 376 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4574" port: "I[1]" } delay_max: 471 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4575" port: "I[1]" } delay_max: 289 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4576" port: "I[1]" } delay_max: 256 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4577" port: "I[1]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4578" port: "I[1]" } delay_max: 256 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4579" port: "I[1]" } delay_max: 368 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4580" port: "I[1]" } delay_max: 338 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4581" port: "I[1]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4582" port: "I[1]" } delay_max: 196 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4583" port: "I[1]" } delay_max: 233 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4584" port: "I[1]" } delay_max: 318 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4585" port: "I[1]" } delay_max: 232 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n209~FF" port: "I[1]" } delay_max: 222 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n160~FF" port: "I[1]" } delay_max: 321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n111~FF" port: "I[1]" } delay_max: 318 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3821" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n111~FF" port: "I[2]" } delay_max: 390 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3821" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n160~FF" port: "I[2]" } delay_max: 426 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3821" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n209~FF" port: "I[2]" } delay_max: 400 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3821" port: "O" } sink { cell: "edb_top_inst/LUT__3822" port: "I[0]" } delay_max: 179 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3821" port: "O" } sink { cell: "edb_top_inst/LUT__4569" port: "I[0]" } delay_max: 354 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3821" port: "O" } sink { cell: "edb_top_inst/LUT__4573" port: "I[2]" } delay_max: 443 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3821" port: "O" } sink { cell: "edb_top_inst/LUT__4574" port: "I[2]" } delay_max: 415 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3821" port: "O" } sink { cell: "edb_top_inst/LUT__4575" port: "I[2]" } delay_max: 432 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3821" port: "O" } sink { cell: "edb_top_inst/LUT__4576" port: "I[2]" } delay_max: 286 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3821" port: "O" } sink { cell: "edb_top_inst/LUT__4577" port: "I[2]" } delay_max: 367 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3821" port: "O" } sink { cell: "edb_top_inst/LUT__4578" port: "I[2]" } delay_max: 313 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3821" port: "O" } sink { cell: "edb_top_inst/LUT__4579" port: "I[2]" } delay_max: 282 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3821" port: "O" } sink { cell: "edb_top_inst/LUT__4580" port: "I[2]" } delay_max: 403 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3821" port: "O" } sink { cell: "edb_top_inst/LUT__4581" port: "I[2]" } delay_max: 330 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3821" port: "O" } sink { cell: "edb_top_inst/LUT__4582" port: "I[2]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3821" port: "O" } sink { cell: "edb_top_inst/LUT__4583" port: "I[2]" } delay_max: 427 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3821" port: "O" } sink { cell: "edb_top_inst/LUT__4584" port: "I[2]" } delay_max: 453 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3821" port: "O" } sink { cell: "edb_top_inst/LUT__4585" port: "I[2]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4569" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n111~FF" port: "CE" } delay_max: 181 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4569" port: "O" } sink { cell: "edb_top_inst/LUT__4570" port: "I[1]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4569" port: "O" } sink { cell: "edb_top_inst/LUT__4691" port: "I[1]" } delay_max: 154 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n111~FF" port: "O" } sink { cell: "edb_top_inst/LUT__4570" port: "I[0]" } delay_max: 127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n111~FF" port: "O" } sink { cell: "edb_top_inst/LUT__4691" port: "I[0]" } delay_max: 146 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4570" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n160~FF" port: "CE" } delay_max: 364 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4570" port: "O" } sink { cell: "edb_top_inst/LUT__4571" port: "I[1]" } delay_max: 217 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4570" port: "O" } sink { cell: "edb_top_inst/LUT__4686" port: "I[0]" } delay_max: 187 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n160~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n307~FF" port: "I[1]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n160~FF" port: "O" } sink { cell: "edb_top_inst/LUT__4571" port: "I[0]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n160~FF" port: "O" } sink { cell: "edb_top_inst/LUT__4686" port: "I[1]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n160~FF" port: "O" } sink { cell: "edb_top_inst/LUT__4692" port: "I[0]" } delay_max: 255 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n160~FF" port: "O" } sink { cell: "edb_top_inst/LUT__4697" port: "I[1]" } delay_max: 231 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n160~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4456" port: "I[2]" } delay_max: 458 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n160~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4489" port: "I[2]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n160~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4495" port: "I[2]" } delay_max: 428 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n160~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4501" port: "I[2]" } delay_max: 426 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n160~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4507" port: "I[2]" } delay_max: 409 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n160~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4513" port: "I[2]" } delay_max: 375 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n160~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4519" port: "I[2]" } delay_max: 454 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n160~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4525" port: "I[2]" } delay_max: 275 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n160~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4531" port: "I[2]" } delay_max: 534 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n160~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4537" port: "I[2]" } delay_max: 323 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n160~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4543" port: "I[2]" } delay_max: 633 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n160~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4549" port: "I[2]" } delay_max: 534 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n160~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4555" port: "I[2]" } delay_max: 550 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4571" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n209~FF" port: "CE" } delay_max: 181 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4571" port: "O" } sink { cell: "edb_top_inst/LUT__4572" port: "I[1]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4571" port: "O" } sink { cell: "edb_top_inst/LUT__4684" port: "I[0]" } delay_max: 154 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n209~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n258~FF" port: "I[1]" } delay_max: 165 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n209~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n356~FF" port: "I[1]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n209~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n405~FF" port: "I[1]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n209~FF" port: "O" } sink { cell: "edb_top_inst/LUT__4572" port: "I[0]" } delay_max: 127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n209~FF" port: "O" } sink { cell: "edb_top_inst/LUT__4684" port: "I[1]" } delay_max: 146 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n209~FF" port: "O" } sink { cell: "edb_top_inst/LUT__4687" port: "I[0]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n209~FF" port: "O" } sink { cell: "edb_top_inst/LUT__4689" port: "I[1]" } delay_max: 210 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n209~FF" port: "O" } sink { cell: "edb_top_inst/LUT__4693" port: "I[0]" } delay_max: 300 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n209~FF" port: "O" } sink { cell: "edb_top_inst/LUT__4695" port: "I[1]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n209~FF" port: "O" } sink { cell: "edb_top_inst/LUT__4698" port: "I[0]" } delay_max: 171 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n209~FF" port: "O" } sink { cell: "edb_top_inst/LUT__4700" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n209~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4455" port: "I[2]" } delay_max: 535 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n209~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4488" port: "I[2]" } delay_max: 318 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n209~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4494" port: "I[2]" } delay_max: 387 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n209~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4500" port: "I[2]" } delay_max: 388 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n209~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4506" port: "I[2]" } delay_max: 519 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n209~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4512" port: "I[2]" } delay_max: 627 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n209~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4518" port: "I[2]" } delay_max: 638 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n209~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4524" port: "I[2]" } delay_max: 528 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n209~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4530" port: "I[2]" } delay_max: 516 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n209~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4536" port: "I[2]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n209~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4542" port: "I[2]" } delay_max: 569 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n209~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4548" port: "I[2]" } delay_max: 772 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n209~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4554" port: "I[2]" } delay_max: 467 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4686" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n258~FF" port: "CE" } delay_max: 312 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4686" port: "O" } sink { cell: "edb_top_inst/LUT__4687" port: "I[1]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4686" port: "O" } sink { cell: "edb_top_inst/LUT__4689" port: "I[0]" } delay_max: 234 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n258~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4454" port: "I[2]" } delay_max: 548 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n258~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4487" port: "I[2]" } delay_max: 456 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n258~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4493" port: "I[2]" } delay_max: 427 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n258~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4499" port: "I[2]" } delay_max: 600 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n258~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4505" port: "I[2]" } delay_max: 310 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n258~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4511" port: "I[2]" } delay_max: 339 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n258~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4517" port: "I[2]" } delay_max: 329 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n258~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4523" port: "I[2]" } delay_max: 606 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n258~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4529" port: "I[2]" } delay_max: 734 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n258~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4535" port: "I[2]" } delay_max: 217 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n258~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4541" port: "I[2]" } delay_max: 644 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n258~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4547" port: "I[2]" } delay_max: 539 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n258~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4553" port: "I[2]" } delay_max: 625 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4691" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n307~FF" port: "CE" } delay_max: 435 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4691" port: "O" } sink { cell: "edb_top_inst/LUT__4692" port: "I[1]" } delay_max: 291 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4691" port: "O" } sink { cell: "edb_top_inst/LUT__4697" port: "I[0]" } delay_max: 286 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n307~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4452" port: "I[2]" } delay_max: 646 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n307~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4453" port: "I[3]" } delay_max: 572 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n307~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4485" port: "I[2]" } delay_max: 508 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n307~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4486" port: "I[3]" } delay_max: 537 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n307~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4491" port: "I[2]" } delay_max: 421 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n307~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4492" port: "I[3]" } delay_max: 382 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n307~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4497" port: "I[2]" } delay_max: 294 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n307~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4498" port: "I[3]" } delay_max: 531 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n307~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4503" port: "I[2]" } delay_max: 616 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n307~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4504" port: "I[3]" } delay_max: 482 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n307~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4509" port: "I[2]" } delay_max: 504 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n307~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4510" port: "I[3]" } delay_max: 626 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n307~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4515" port: "I[2]" } delay_max: 741 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n307~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4516" port: "I[3]" } delay_max: 741 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n307~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4521" port: "I[2]" } delay_max: 546 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n307~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4522" port: "I[3]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n307~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4527" port: "I[2]" } delay_max: 367 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n307~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4528" port: "I[3]" } delay_max: 440 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n307~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4533" port: "I[2]" } delay_max: 653 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n307~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4534" port: "I[3]" } delay_max: 494 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n307~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4539" port: "I[2]" } delay_max: 591 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n307~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4540" port: "I[3]" } delay_max: 496 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n307~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4545" port: "I[2]" } delay_max: 456 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n307~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4546" port: "I[3]" } delay_max: 355 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n307~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4551" port: "I[2]" } delay_max: 498 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n307~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4552" port: "I[3]" } delay_max: 504 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4692" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n356~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4692" port: "O" } sink { cell: "edb_top_inst/LUT__4693" port: "I[1]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4692" port: "O" } sink { cell: "edb_top_inst/LUT__4695" port: "I[0]" } delay_max: 234 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n356~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4452" port: "I[3]" } delay_max: 633 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n356~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4485" port: "I[3]" } delay_max: 508 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n356~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4491" port: "I[3]" } delay_max: 411 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n356~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4497" port: "I[3]" } delay_max: 322 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n356~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4503" port: "I[3]" } delay_max: 622 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n356~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4509" port: "I[3]" } delay_max: 502 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n356~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4515" port: "I[3]" } delay_max: 739 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n356~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4521" port: "I[3]" } delay_max: 554 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n356~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4527" port: "I[3]" } delay_max: 385 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n356~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4533" port: "I[3]" } delay_max: 616 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n356~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4539" port: "I[3]" } delay_max: 594 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n356~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4545" port: "I[3]" } delay_max: 433 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n356~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4551" port: "I[3]" } delay_max: 505 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4697" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n405~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4697" port: "O" } sink { cell: "edb_top_inst/LUT__4698" port: "I[1]" } delay_max: 233 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4697" port: "O" } sink { cell: "edb_top_inst/LUT__4700" port: "I[0]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n405~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4453" port: "I[2]" } delay_max: 551 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n405~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4486" port: "I[2]" } delay_max: 579 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n405~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4492" port: "I[2]" } delay_max: 401 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n405~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4498" port: "I[2]" } delay_max: 542 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n405~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4504" port: "I[2]" } delay_max: 502 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n405~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4510" port: "I[2]" } delay_max: 602 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n405~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4516" port: "I[2]" } delay_max: 721 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n405~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4522" port: "I[2]" } delay_max: 558 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n405~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4528" port: "I[2]" } delay_max: 452 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n405~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4534" port: "I[2]" } delay_max: 454 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n405~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4540" port: "I[2]" } delay_max: 513 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n405~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4546" port: "I[2]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n405~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4552" port: "I[2]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4310" port: "I[0]" } delay_max: 218 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4313" port: "I[3]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4329" port: "I[2]" } delay_max: 284 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4423" port: "I[1]" } delay_max: 270 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_97/i1" port: "I[0]" } delay_max: 210 delay_min: 0  }
route { driver { cell: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4294" port: "I[3]" } delay_max: 144 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4323" port: "I[2]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4409" port: "I[3]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_97/i1" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4294" port: "I[2]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4329" port: "I[1]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4408" port: "I[0]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4301" port: "I[2]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4304" port: "I[2]" } delay_max: 346 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4339" port: "I[2]" } delay_max: 218 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4432" port: "I[0]" } delay_max: 230 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4310" port: "I[1]" } delay_max: 229 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4311" port: "I[2]" } delay_max: 286 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4312" port: "I[3]" } delay_max: 292 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4332" port: "I[2]" } delay_max: 363 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4421" port: "I[1]" } delay_max: 326 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4297" port: "I[3]" } delay_max: 218 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4420" port: "I[0]" } delay_max: 326 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4302" port: "I[0]" } delay_max: 289 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4304" port: "I[3]" } delay_max: 377 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4333" port: "I[3]" } delay_max: 172 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4433" port: "I[0]" } delay_max: 230 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4306" port: "I[3]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4330" port: "I[3]" } delay_max: 342 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4422" port: "I[0]" } delay_max: 279 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4300" port: "I[2]" } delay_max: 187 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4327" port: "I[2]" } delay_max: 319 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4426" port: "I[3]" } delay_max: 314 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4288" port: "I[3]" } delay_max: 267 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4289" port: "I[1]" } delay_max: 415 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4334" port: "I[3]" } delay_max: 422 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4425" port: "I[0]" } delay_max: 314 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4288" port: "I[2]" } delay_max: 285 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4289" port: "I[0]" } delay_max: 420 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4332" port: "I[3]" } delay_max: 408 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4412" port: "I[2]" } delay_max: 292 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[12]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4317" port: "I[3]" } delay_max: 333 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4325" port: "I[2]" } delay_max: 294 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4436" port: "I[1]" } delay_max: 200 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[12]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[13]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[13]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4317" port: "I[2]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4327" port: "I[3]" } delay_max: 358 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4435" port: "I[0]" } delay_max: 329 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[13]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[14]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[14]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4321" port: "I[3]" } delay_max: 318 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4324" port: "I[2]" } delay_max: 289 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4437" port: "I[3]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[14]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[15]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[15]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4320" port: "I[3]" } delay_max: 319 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4321" port: "I[1]" } delay_max: 310 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4333" port: "I[2]" } delay_max: 321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4427" port: "I[0]" } delay_max: 261 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4429" port: "I[1]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[15]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[16]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[16]~FF" port: "I[0]" } delay_max: 125 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4320" port: "I[2]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4336" port: "I[1]" } delay_max: 369 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3665" port: "I[0]" } delay_max: 454 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3667" port: "I[0]" } delay_max: 520 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3671" port: "I[0]" } delay_max: 518 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3674" port: "I[1]" } delay_max: 449 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3675" port: "I[1]" } delay_max: 499 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3678" port: "I[1]" } delay_max: 376 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3804" port: "I[1]" } delay_max: 458 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3807" port: "I[1]" } delay_max: 418 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3815" port: "I[0]" } delay_max: 567 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3664" port: "I[0]" } delay_max: 496 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3667" port: "I[2]" } delay_max: 519 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3671" port: "I[3]" } delay_max: 527 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3673" port: "I[1]" } delay_max: 556 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3675" port: "I[0]" } delay_max: 513 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3804" port: "I[0]" } delay_max: 458 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3807" port: "I[2]" } delay_max: 417 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3815" port: "I[2]" } delay_max: 570 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4112" port: "I[1]" } delay_max: 384 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3664" port: "I[1]" } delay_max: 503 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3667" port: "I[3]" } delay_max: 544 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3670" port: "I[2]" } delay_max: 463 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3662" port: "I[0]" } delay_max: 230 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3662" port: "I[1]" } delay_max: 201 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3662" port: "I[2]" } delay_max: 416 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3661" port: "I[0]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3661" port: "I[1]" } delay_max: 200 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3661" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3661" port: "I[3]" } delay_max: 231 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3666" port: "I[0]" } delay_max: 495 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3668" port: "I[0]" } delay_max: 374 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3670" port: "I[0]" } delay_max: 526 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3679" port: "I[0]" } delay_max: 374 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "I[1]" } delay_max: 462 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "I[1]" } delay_max: 169 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3562" port: "I[3]" } delay_max: 281 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3580" port: "I[2]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3666" port: "I[1]" } delay_max: 546 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3668" port: "I[1]" } delay_max: 406 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3670" port: "I[1]" } delay_max: 547 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3679" port: "I[1]" } delay_max: 551 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3939" port: "I[1]" } delay_max: 527 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4346" port: "I[2]" } delay_max: 270 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4393" port: "I[1]" } delay_max: 417 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4407" port: "I[1]" } delay_max: 333 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4423" port: "I[2]" } delay_max: 311 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3944" port: "I[1]" } delay_max: 405 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4352" port: "I[2]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4393" port: "I[2]" } delay_max: 215 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4409" port: "I[2]" } delay_max: 218 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3946" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4358" port: "I[1]" } delay_max: 309 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4393" port: "I[3]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4408" port: "I[1]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4413" port: "I[1]" } delay_max: 310 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3954" port: "I[3]" } delay_max: 201 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4351" port: "I[3]" } delay_max: 175 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4394" port: "I[0]" } delay_max: 224 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4419" port: "I[0]" } delay_max: 291 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4431" port: "I[0]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4432" port: "I[1]" } delay_max: 294 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3959" port: "I[3]" } delay_max: 319 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4355" port: "I[2]" } delay_max: 218 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4394" port: "I[1]" } delay_max: 322 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4421" port: "I[3]" } delay_max: 204 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4431" port: "I[1]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3964" port: "I[3]" } delay_max: 305 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4357" port: "I[3]" } delay_max: 316 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4394" port: "I[2]" } delay_max: 220 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4420" port: "I[1]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4431" port: "I[2]" } delay_max: 321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3968" port: "I[1]" } delay_max: 198 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4348" port: "I[1]" } delay_max: 144 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4394" port: "I[3]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4433" port: "I[1]" } delay_max: 218 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3973" port: "I[3]" } delay_max: 159 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4347" port: "I[3]" } delay_max: 172 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4396" port: "I[0]" } delay_max: 315 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4410" port: "I[0]" } delay_max: 321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4422" port: "I[1]" } delay_max: 270 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3976" port: "I[1]" } delay_max: 170 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4353" port: "I[1]" } delay_max: 208 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4396" port: "I[1]" } delay_max: 320 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4411" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4426" port: "I[2]" } delay_max: 321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3984" port: "I[3]" } delay_max: 419 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4350" port: "I[2]" } delay_max: 208 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4396" port: "I[2]" } delay_max: 411 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4411" port: "I[1]" } delay_max: 316 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4425" port: "I[1]" } delay_max: 375 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3988" port: "I[1]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4350" port: "I[1]" } delay_max: 452 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4396" port: "I[3]" } delay_max: 476 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4412" port: "I[3]" } delay_max: 500 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3993" port: "I[1]" } delay_max: 355 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4345" port: "I[3]" } delay_max: 196 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4395" port: "I[0]" } delay_max: 217 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4436" port: "I[2]" } delay_max: 329 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3996" port: "I[3]" } delay_max: 415 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4355" port: "I[3]" } delay_max: 304 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4395" port: "I[1]" } delay_max: 422 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4435" port: "I[1]" } delay_max: 316 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4001" port: "I[1]" } delay_max: 215 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4341" port: "I[2]" } delay_max: 223 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4343" port: "I[2]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4398" port: "I[0]" } delay_max: 273 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4429" port: "I[0]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4437" port: "I[1]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4009" port: "I[3]" } delay_max: 460 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4345" port: "I[2]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4398" port: "I[1]" } delay_max: 387 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4427" port: "I[1]" } delay_max: 392 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4014" port: "I[3]" } delay_max: 422 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4342" port: "I[1]" } delay_max: 309 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4343" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4398" port: "I[2]" } delay_max: 414 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4429" port: "I[2]" } delay_max: 351 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4430" port: "I[2]" } delay_max: 308 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4703" port: "O" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "CE" } delay_max: 317 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4703" port: "O" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "CE" } delay_max: 350 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4703" port: "O" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "CE" } delay_max: 388 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4703" port: "O" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "CE" } delay_max: 317 delay_min: 0  }
route { driver { cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3577" port: "I[3]" } delay_max: 144 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "CE" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "CE" } delay_max: 770 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "CE" } delay_max: 928 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "CE" } delay_max: 998 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "CE" } delay_max: 884 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "CE" } delay_max: 891 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "CE" } delay_max: 991 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "CE" } delay_max: 836 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "CE" } delay_max: 880 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "CE" } delay_max: 884 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "CE" } delay_max: 931 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "CE" } delay_max: 930 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "CE" } delay_max: 939 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "CE" } delay_max: 937 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "CE" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "CE" } delay_max: 1062 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "CE" } delay_max: 945 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "CE" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "CE" } delay_max: 969 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "CE" } delay_max: 976 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "CE" } delay_max: 939 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "CE" } delay_max: 934 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "CE" } delay_max: 1045 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "CE" } delay_max: 972 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "CE" } delay_max: 924 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "CE" } delay_max: 915 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "CE" } delay_max: 817 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "CE" } delay_max: 744 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "CE" } delay_max: 792 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "CE" } delay_max: 895 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "CE" } delay_max: 859 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "CE" } delay_max: 899 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "CE" } delay_max: 872 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "CE" } delay_max: 986 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "CE" } delay_max: 873 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "CE" } delay_max: 854 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "CE" } delay_max: 1000 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "CE" } delay_max: 960 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "CE" } delay_max: 942 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "CE" } delay_max: 950 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "CE" } delay_max: 873 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "CE" } delay_max: 762 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "CE" } delay_max: 818 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "CE" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "CE" } delay_max: 827 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "CE" } delay_max: 659 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "CE" } delay_max: 685 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "CE" } delay_max: 734 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "CE" } delay_max: 618 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "CE" } delay_max: 785 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "CE" } delay_max: 666 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "CE" } delay_max: 684 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "CE" } delay_max: 644 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "CE" } delay_max: 713 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "CE" } delay_max: 629 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "CE" } delay_max: 715 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "CE" } delay_max: 703 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "CE" } delay_max: 840 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "CE" } delay_max: 636 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "CE" } delay_max: 588 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "CE" } delay_max: 629 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "CE" } delay_max: 768 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "CE" } delay_max: 780 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "CE" } delay_max: 830 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "CE" } delay_max: 757 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "CE" } delay_max: 653 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "CE" } delay_max: 790 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "CE" } delay_max: 726 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "CE" } delay_max: 725 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "CE" } delay_max: 640 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "CE" } delay_max: 810 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "CE" } delay_max: 681 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "CE" } delay_max: 686 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "CE" } delay_max: 737 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "CE" } delay_max: 647 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "CE" } delay_max: 717 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "CE" } delay_max: 700 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "CE" } delay_max: 700 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "CE" } delay_max: 852 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "CE" } delay_max: 669 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4704" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "CE" } delay_max: 671 delay_min: 0  }
route { driver { cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3577" port: "I[0]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3577" port: "I[1]" } delay_max: 193 delay_min: 0  }
route { driver { cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3577" port: "I[2]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "I[1]" } delay_max: 176 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3559" port: "I[3]" } delay_max: 324 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3582" port: "I[0]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3643" port: "I[3]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4703" port: "I[3]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "jtag_inst1_TDI" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "I[1]" } delay_max: 537 delay_min: 0  }
route { driver { cell: "jtag_inst1_TDI" port: "inpad" } sink { cell: "edb_top_inst/LUT__4128" port: "I[0]" } delay_max: 391 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[4]~FF_frt_15" port: "O_seq" } sink { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[4]~FF_frt_15_rtinv" port: "I[0]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[8]~FF_frt_13" port: "O_seq" } sink { cell: "w_data_tmp_dec[8]~FF_frt_13_rtinv" port: "I[0]" } delay_max: 170 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[1]~FF_frt_12" port: "O_seq" } sink { cell: "LUT__10629" port: "I[1]" } delay_max: 318 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF_frt_11" port: "O_seq" } sink { cell: "udp_tx/r_cnt_wfifo[1]~FF_frt_11_rtinv" port: "I[0]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[2]~FF_frt_10" port: "O_seq" } sink { cell: "LUT__10408" port: "I[3]" } delay_max: 325 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[2]~FF_frt_10" port: "O_seq" } sink { cell: "LUT__10414" port: "I[1]" } delay_max: 315 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[2]~FF_frt_10" port: "O_seq" } sink { cell: "LUT__10420" port: "I[0]" } delay_max: 313 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[2]~FF_frt_10" port: "O_seq" } sink { cell: "LUT__10445" port: "I[1]" } delay_max: 256 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[0]~FF_frt_9" port: "O_seq" } sink { cell: "LUT__10406" port: "I[3]" } delay_max: 265 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[0]~FF_frt_9" port: "O_seq" } sink { cell: "LUT__10414" port: "I[2]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[3]~FF_frt_8" port: "O_seq" } sink { cell: "LUT__10411" port: "I[0]" } delay_max: 169 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[3]~FF_frt_8" port: "O_seq" } sink { cell: "LUT__10421" port: "I[0]" } delay_max: 229 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[3]~FF_frt_8" port: "O_seq" } sink { cell: "LUT__10446" port: "I[0]" } delay_max: 210 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[1]~FF_frt_7" port: "O_seq" } sink { cell: "udp_tx/r_ident[1]~FF_frt_7_rtinv" port: "I[0]" } delay_max: 207 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[4]~FF_frt_6" port: "O_seq" } sink { cell: "LUT__10402" port: "I[2]" } delay_max: 325 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[4]~FF_frt_6" port: "O_seq" } sink { cell: "LUT__10415" port: "I[2]" } delay_max: 317 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[8]~FF_frt_5" port: "O_seq" } sink { cell: "udp_tx/r_ident[8]~FF_frt_5_rtinv" port: "I[0]" } delay_max: 288 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[9]~FF_frt_4" port: "O_seq" } sink { cell: "udp_tx/r_ident[9]~FF_frt_4_rtinv" port: "I[0]" } delay_max: 361 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[11]~FF_frt_3" port: "O_seq" } sink { cell: "LUT__10406" port: "I[1]" } delay_max: 330 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[11]~FF_frt_3" port: "O_seq" } sink { cell: "LUT__10412" port: "I[0]" } delay_max: 223 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[11]~FF_frt_3" port: "O_seq" } sink { cell: "LUT__10418" port: "I[0]" } delay_max: 297 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[11]~FF_frt_3" port: "O_seq" } sink { cell: "LUT__10431" port: "I[2]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[11]~FF_frt_3" port: "O_seq" } sink { cell: "LUT__10432" port: "I[1]" } delay_max: 345 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[11]~FF_frt_3" port: "O_seq" } sink { cell: "LUT__10433" port: "I[2]" } delay_max: 425 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[11]~FF_frt_3" port: "O_seq" } sink { cell: "LUT__10436" port: "I[1]" } delay_max: 200 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[11]~FF_frt_3" port: "O_seq" } sink { cell: "LUT__10458" port: "I[1]" } delay_max: 396 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[0]~FF_frt_2" port: "O_seq" } sink { cell: "LUT__10458" port: "I[3]" } delay_max: 378 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[2]~FF_frt_1" port: "O_seq" } sink { cell: "udp_tx/r_ident[2]~FF_frt_1_rtinv" port: "I[0]" } delay_max: 207 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[6]~FF_frt_0" port: "O_seq" } sink { cell: "LUT__10414" port: "I[0]" } delay_max: 321 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[6]~FF_frt_0" port: "O_seq" } sink { cell: "LUT__10463" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "PHYRSTN" port: "inpad" } sink { cell: "LUT__10842" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "LUT__10842" port: "O" } sink { cell: "LED[7]" port: "outpad" } delay_max: 497 delay_min: 0  }
route { driver { cell: "LUT__10842" port: "O" } sink { cell: "RSTN_0" port: "outpad" } delay_max: 283 delay_min: 0  }
route { driver { cell: "LUT__10843" port: "O" } sink { cell: "MST_SCL_OE" port: "outpad" } delay_max: 253 delay_min: 0  }
route { driver { cell: "LUT__10844" port: "O" } sink { cell: "MST_SDA_OE" port: "outpad" } delay_max: 286 delay_min: 0  }
route { driver { cell: "jtag_inst1_CAPTURE" port: "inpad" } sink { cell: "edb_top_inst/LUT__3609" port: "I[1]" } delay_max: 483 delay_min: 0  }
route { driver { cell: "jtag_inst1_CAPTURE" port: "inpad" } sink { cell: "edb_top_inst/LUT__3652" port: "I[1]" } delay_max: 563 delay_min: 0  }
route { driver { cell: "jtag_inst1_CAPTURE" port: "inpad" } sink { cell: "edb_top_inst/LUT__3658" port: "I[2]" } delay_max: 758 delay_min: 0  }
route { driver { cell: "jtag_inst1_CAPTURE" port: "inpad" } sink { cell: "edb_top_inst/LUT__3684" port: "I[1]" } delay_max: 462 delay_min: 0  }
route { driver { cell: "jtag_inst1_CAPTURE" port: "inpad" } sink { cell: "edb_top_inst/LUT__3689" port: "I[1]" } delay_max: 714 delay_min: 0  }
route { driver { cell: "jtag_inst1_SEL" port: "inpad" } sink { cell: "edb_top_inst/LUT__4703" port: "I[1]" } delay_max: 536 delay_min: 0  }
route { driver { cell: "jtag_inst1_SEL" port: "inpad" } sink { cell: "edb_top_inst/LUT__4704" port: "I[0]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "jtag_inst1_SHIFT" port: "inpad" } sink { cell: "edb_top_inst/LUT__3684" port: "I[0]" } delay_max: 462 delay_min: 0  }
route { driver { cell: "jtag_inst1_SHIFT" port: "inpad" } sink { cell: "edb_top_inst/LUT__4704" port: "I[1]" } delay_max: 251 delay_min: 0  }
route { driver { cell: "jtag_inst1_TCK" port: "inpad" } sink { cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "I" } delay_max: 2497 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3578" port: "O" } sink { cell: "jtag_inst1_TDO" port: "outpad" } delay_max: 571 delay_min: 0  }
route { driver { cell: "LUT__10024" port: "O" } sink { cell: "LUT__10025" port: "I[0]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "add_64/i1" port: "cout" } sink { cell: "add_64/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_tx/add_3138/i1" port: "cout" } sink { cell: "udp_tx/add_3138/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i6" port: "cout" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i7" port: "cout" } sink { cell: "AUX_ADD_CO__udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i7" port: "O" } sink { cell: "LUT__10504" port: "I[0]" } delay_max: 128 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i5" port: "cout" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i6" port: "O" } sink { cell: "LUT__10504" port: "I[1]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i4" port: "cout" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i5" port: "O" } sink { cell: "LUT__10504" port: "I[2]" } delay_max: 165 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i3" port: "cout" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i4" port: "O" } sink { cell: "LUT__10503" port: "I[0]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i2" port: "cout" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i3" port: "O" } sink { cell: "LUT__10503" port: "I[1]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i1" port: "cout" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i2" port: "O" } sink { cell: "LUT__10503" port: "I[2]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "udp_tx/add_3138/i5" port: "cout" } sink { cell: "udp_tx/add_3138/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_tx/add_3138/i4" port: "cout" } sink { cell: "udp_tx/add_3138/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_tx/add_3138/i3" port: "cout" } sink { cell: "udp_tx/add_3138/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_tx/add_3138/i2" port: "cout" } sink { cell: "udp_tx/add_3138/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "AUX_ADD_CI__udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i1" port: "cout" } sink { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i1" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i1" port: "O" } sink { cell: "LUT__10503" port: "I[3]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "add_64/i17" port: "cout" } sink { cell: "add_64/i18" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_64/i16" port: "cout" } sink { cell: "add_64/i17" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_64/i15" port: "cout" } sink { cell: "add_64/i16" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_64/i14" port: "cout" } sink { cell: "add_64/i15" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_64/i13" port: "cout" } sink { cell: "add_64/i14" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_64/i12" port: "cout" } sink { cell: "add_64/i13" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_64/i11" port: "cout" } sink { cell: "add_64/i12" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_64/i10" port: "cout" } sink { cell: "add_64/i11" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_64/i9" port: "cout" } sink { cell: "add_64/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_64/i8" port: "cout" } sink { cell: "add_64/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_64/i7" port: "cout" } sink { cell: "add_64/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_64/i6" port: "cout" } sink { cell: "add_64/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_64/i5" port: "cout" } sink { cell: "add_64/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_64/i4" port: "cout" } sink { cell: "add_64/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_64/i3" port: "cout" } sink { cell: "add_64/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "add_64/i2" port: "cout" } sink { cell: "add_64/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3546" port: "O" } sink { cell: "edb_top_inst/LUT__3547" port: "I[2]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3546" port: "O" } sink { cell: "edb_top_inst/LUT__3570" port: "I[2]" } delay_max: 231 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3547" port: "O" } sink { cell: "edb_top_inst/LUT__3548" port: "I[2]" } delay_max: 298 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4711" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c02" port: "WDATA[10]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4711" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b032" port: "WDATA[10]" } delay_max: 704 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4711" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0302" port: "WDATA[10]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4711" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b32" port: "WDATA[10]" } delay_max: 738 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4711" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b02" port: "WDATA[10]" } delay_max: 547 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4711" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3032" port: "WDATA[10]" } delay_max: 551 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4711" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b302" port: "WDATA[10]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4711" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c32" port: "WDATA[10]" } delay_max: 536 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4586" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c02" port: "WEB" } delay_max: 587 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4586" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0b12" port: "WEB" } delay_max: 500 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4586" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c012" port: "WEB" } delay_max: 285 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4586" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0c12" port: "WEB" } delay_max: 600 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4586" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0d12" port: "WEB" } delay_max: 564 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4586" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0e12" port: "WEB" } delay_max: 809 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4586" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0f12" port: "WEB" } delay_max: 703 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4586" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0g12" port: "WEB" } delay_max: 733 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4586" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0h12" port: "WEB" } delay_max: 646 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4586" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0i12" port: "WEB" } delay_max: 297 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4586" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0j12" port: "WEB" } delay_max: 686 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4586" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0k12" port: "WEB" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4586" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0l1" port: "WEB" } delay_max: 632 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c02" port: "RADDR[10]" } delay_max: 750 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b032" port: "RADDR[10]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0302" port: "RADDR[10]" } delay_max: 649 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03b12" port: "RADDR[10]" } delay_max: 695 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0b12" port: "RADDR[10]" } delay_max: 542 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c012" port: "RADDR[10]" } delay_max: 566 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0c12" port: "RADDR[10]" } delay_max: 496 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0d12" port: "RADDR[10]" } delay_max: 668 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0e12" port: "RADDR[10]" } delay_max: 969 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0f12" port: "RADDR[10]" } delay_max: 897 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0g12" port: "RADDR[10]" } delay_max: 893 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0h12" port: "RADDR[10]" } delay_max: 750 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0i12" port: "RADDR[10]" } delay_max: 532 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0j12" port: "RADDR[10]" } delay_max: 806 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0k12" port: "RADDR[10]" } delay_max: 873 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0l1" port: "RADDR[10]" } delay_max: 671 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0312" port: "RADDR[10]" } delay_max: 579 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03c12" port: "RADDR[10]" } delay_max: 579 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03d12" port: "RADDR[10]" } delay_max: 653 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03e12" port: "RADDR[10]" } delay_max: 804 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03f12" port: "RADDR[10]" } delay_max: 1099 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03g12" port: "RADDR[10]" } delay_max: 729 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03h12" port: "RADDR[10]" } delay_max: 730 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03i12" port: "RADDR[10]" } delay_max: 698 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03j12" port: "RADDR[10]" } delay_max: 838 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03k12" port: "RADDR[10]" } delay_max: 818 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03l1" port: "RADDR[10]" } delay_max: 670 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b32" port: "RADDR[10]" } delay_max: 773 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b02" port: "RADDR[10]" } delay_max: 855 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3b12" port: "RADDR[10]" } delay_max: 613 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030b12" port: "RADDR[10]" } delay_max: 588 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03012" port: "RADDR[10]" } delay_max: 628 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030c12" port: "RADDR[10]" } delay_max: 561 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030d12" port: "RADDR[10]" } delay_max: 643 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030e12" port: "RADDR[10]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030f12" port: "RADDR[10]" } delay_max: 677 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030g12" port: "RADDR[10]" } delay_max: 670 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030h12" port: "RADDR[10]" } delay_max: 637 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030i12" port: "RADDR[10]" } delay_max: 623 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030j12" port: "RADDR[10]" } delay_max: 859 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030k12" port: "RADDR[10]" } delay_max: 783 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030l1" port: "RADDR[10]" } delay_max: 506 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b312" port: "RADDR[10]" } delay_max: 643 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3c12" port: "RADDR[10]" } delay_max: 523 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3d12" port: "RADDR[10]" } delay_max: 659 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3e12" port: "RADDR[10]" } delay_max: 489 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3f12" port: "RADDR[10]" } delay_max: 622 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3g12" port: "RADDR[10]" } delay_max: 672 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3h12" port: "RADDR[10]" } delay_max: 687 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3i12" port: "RADDR[10]" } delay_max: 660 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3j12" port: "RADDR[10]" } delay_max: 751 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3k12" port: "RADDR[10]" } delay_max: 728 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3l1" port: "RADDR[10]" } delay_max: 623 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3032" port: "RADDR[10]" } delay_max: 783 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b302" port: "RADDR[10]" } delay_max: 708 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303b12" port: "RADDR[10]" } delay_max: 541 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0b12" port: "RADDR[10]" } delay_max: 531 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b012" port: "RADDR[10]" } delay_max: 653 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0c12" port: "RADDR[10]" } delay_max: 458 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0d12" port: "RADDR[10]" } delay_max: 863 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0e12" port: "RADDR[10]" } delay_max: 786 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0f12" port: "RADDR[10]" } delay_max: 1154 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0g12" port: "RADDR[10]" } delay_max: 646 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0h12" port: "RADDR[10]" } delay_max: 484 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0i12" port: "RADDR[10]" } delay_max: 838 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0j12" port: "RADDR[10]" } delay_max: 674 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0k12" port: "RADDR[10]" } delay_max: 564 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0l1" port: "RADDR[10]" } delay_max: 699 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30312" port: "RADDR[10]" } delay_max: 676 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303c12" port: "RADDR[10]" } delay_max: 488 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303d12" port: "RADDR[10]" } delay_max: 808 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303e12" port: "RADDR[10]" } delay_max: 761 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303f12" port: "RADDR[10]" } delay_max: 903 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303g12" port: "RADDR[10]" } delay_max: 690 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303h12" port: "RADDR[10]" } delay_max: 495 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303i12" port: "RADDR[10]" } delay_max: 731 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303j12" port: "RADDR[10]" } delay_max: 706 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303k12" port: "RADDR[10]" } delay_max: 800 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303l1" port: "RADDR[10]" } delay_max: 610 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c32" port: "RADDR[10]" } delay_max: 714 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3b12" port: "RADDR[10]" } delay_max: 753 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30b12" port: "RADDR[10]" } delay_max: 619 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3012" port: "RADDR[10]" } delay_max: 682 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30c12" port: "RADDR[10]" } delay_max: 571 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30d12" port: "RADDR[10]" } delay_max: 778 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30e12" port: "RADDR[10]" } delay_max: 893 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30f12" port: "RADDR[10]" } delay_max: 848 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30g12" port: "RADDR[10]" } delay_max: 603 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30h12" port: "RADDR[10]" } delay_max: 477 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30i12" port: "RADDR[10]" } delay_max: 728 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30j12" port: "RADDR[10]" } delay_max: 914 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30k12" port: "RADDR[10]" } delay_max: 598 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30l1" port: "RADDR[10]" } delay_max: 634 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c312" port: "RADDR[10]" } delay_max: 672 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3c12" port: "RADDR[10]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3d12" port: "RADDR[10]" } delay_max: 842 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3e12" port: "RADDR[10]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3f12" port: "RADDR[10]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3g12" port: "RADDR[10]" } delay_max: 728 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3h12" port: "RADDR[10]" } delay_max: 454 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3i12" port: "RADDR[10]" } delay_max: 815 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3j12" port: "RADDR[10]" } delay_max: 723 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3k12" port: "RADDR[10]" } delay_max: 559 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4573" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3l1" port: "RADDR[10]" } delay_max: 568 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c02" port: "RADDR[11]" } delay_max: 636 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b032" port: "RADDR[11]" } delay_max: 745 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0302" port: "RADDR[11]" } delay_max: 596 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03b12" port: "RADDR[11]" } delay_max: 616 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0b12" port: "RADDR[11]" } delay_max: 666 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c012" port: "RADDR[11]" } delay_max: 551 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0c12" port: "RADDR[11]" } delay_max: 610 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0d12" port: "RADDR[11]" } delay_max: 716 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0e12" port: "RADDR[11]" } delay_max: 857 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0f12" port: "RADDR[11]" } delay_max: 882 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0g12" port: "RADDR[11]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0h12" port: "RADDR[11]" } delay_max: 667 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0i12" port: "RADDR[11]" } delay_max: 443 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0j12" port: "RADDR[11]" } delay_max: 727 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0k12" port: "RADDR[11]" } delay_max: 997 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0l1" port: "RADDR[11]" } delay_max: 570 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0312" port: "RADDR[11]" } delay_max: 550 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03c12" port: "RADDR[11]" } delay_max: 596 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03d12" port: "RADDR[11]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03e12" port: "RADDR[11]" } delay_max: 692 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03f12" port: "RADDR[11]" } delay_max: 1053 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03g12" port: "RADDR[11]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03h12" port: "RADDR[11]" } delay_max: 741 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03i12" port: "RADDR[11]" } delay_max: 613 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03j12" port: "RADDR[11]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03k12" port: "RADDR[11]" } delay_max: 942 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03l1" port: "RADDR[11]" } delay_max: 651 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b32" port: "RADDR[11]" } delay_max: 629 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b02" port: "RADDR[11]" } delay_max: 758 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3b12" port: "RADDR[11]" } delay_max: 661 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030b12" port: "RADDR[11]" } delay_max: 503 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03012" port: "RADDR[11]" } delay_max: 587 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030c12" port: "RADDR[11]" } delay_max: 542 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030d12" port: "RADDR[11]" } delay_max: 558 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030e12" port: "RADDR[11]" } delay_max: 508 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030f12" port: "RADDR[11]" } delay_max: 662 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030g12" port: "RADDR[11]" } delay_max: 639 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030h12" port: "RADDR[11]" } delay_max: 550 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030i12" port: "RADDR[11]" } delay_max: 601 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030j12" port: "RADDR[11]" } delay_max: 747 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030k12" port: "RADDR[11]" } delay_max: 743 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030l1" port: "RADDR[11]" } delay_max: 668 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b312" port: "RADDR[11]" } delay_max: 695 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3c12" port: "RADDR[11]" } delay_max: 588 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3d12" port: "RADDR[11]" } delay_max: 613 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3e12" port: "RADDR[11]" } delay_max: 468 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3f12" port: "RADDR[11]" } delay_max: 607 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3g12" port: "RADDR[11]" } delay_max: 635 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3h12" port: "RADDR[11]" } delay_max: 579 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3i12" port: "RADDR[11]" } delay_max: 668 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3j12" port: "RADDR[11]" } delay_max: 672 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3k12" port: "RADDR[11]" } delay_max: 688 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3l1" port: "RADDR[11]" } delay_max: 674 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3032" port: "RADDR[11]" } delay_max: 623 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b302" port: "RADDR[11]" } delay_max: 707 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303b12" port: "RADDR[11]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0b12" port: "RADDR[11]" } delay_max: 616 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b012" port: "RADDR[11]" } delay_max: 652 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0c12" port: "RADDR[11]" } delay_max: 389 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0d12" port: "RADDR[11]" } delay_max: 778 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0e12" port: "RADDR[11]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0f12" port: "RADDR[11]" } delay_max: 1108 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0g12" port: "RADDR[11]" } delay_max: 672 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0h12" port: "RADDR[11]" } delay_max: 585 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0i12" port: "RADDR[11]" } delay_max: 678 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0j12" port: "RADDR[11]" } delay_max: 767 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0k12" port: "RADDR[11]" } delay_max: 657 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0l1" port: "RADDR[11]" } delay_max: 598 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30312" port: "RADDR[11]" } delay_max: 722 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303c12" port: "RADDR[11]" } delay_max: 475 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303d12" port: "RADDR[11]" } delay_max: 723 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303e12" port: "RADDR[11]" } delay_max: 806 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303f12" port: "RADDR[11]" } delay_max: 911 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303g12" port: "RADDR[11]" } delay_max: 557 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303h12" port: "RADDR[11]" } delay_max: 523 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303i12" port: "RADDR[11]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303j12" port: "RADDR[11]" } delay_max: 751 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303k12" port: "RADDR[11]" } delay_max: 703 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303l1" port: "RADDR[11]" } delay_max: 610 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c32" port: "RADDR[11]" } delay_max: 668 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3b12" port: "RADDR[11]" } delay_max: 668 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30b12" port: "RADDR[11]" } delay_max: 712 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3012" port: "RADDR[11]" } delay_max: 691 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30c12" port: "RADDR[11]" } delay_max: 561 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30d12" port: "RADDR[11]" } delay_max: 826 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30e12" port: "RADDR[11]" } delay_max: 733 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30f12" port: "RADDR[11]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30g12" port: "RADDR[11]" } delay_max: 634 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30h12" port: "RADDR[11]" } delay_max: 606 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30i12" port: "RADDR[11]" } delay_max: 568 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30j12" port: "RADDR[11]" } delay_max: 802 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30k12" port: "RADDR[11]" } delay_max: 722 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30l1" port: "RADDR[11]" } delay_max: 602 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c312" port: "RADDR[11]" } delay_max: 618 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3c12" port: "RADDR[11]" } delay_max: 610 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3d12" port: "RADDR[11]" } delay_max: 827 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3e12" port: "RADDR[11]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3f12" port: "RADDR[11]" } delay_max: 863 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3g12" port: "RADDR[11]" } delay_max: 575 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3h12" port: "RADDR[11]" } delay_max: 503 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3i12" port: "RADDR[11]" } delay_max: 808 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3j12" port: "RADDR[11]" } delay_max: 771 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3k12" port: "RADDR[11]" } delay_max: 605 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4574" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3l1" port: "RADDR[11]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c02" port: "RADDR[12]" } delay_max: 610 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b032" port: "RADDR[12]" } delay_max: 591 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0302" port: "RADDR[12]" } delay_max: 626 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03b12" port: "RADDR[12]" } delay_max: 583 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0b12" port: "RADDR[12]" } delay_max: 550 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c012" port: "RADDR[12]" } delay_max: 480 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0c12" port: "RADDR[12]" } delay_max: 440 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0d12" port: "RADDR[12]" } delay_max: 585 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0e12" port: "RADDR[12]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0f12" port: "RADDR[12]" } delay_max: 800 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0g12" port: "RADDR[12]" } delay_max: 772 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0h12" port: "RADDR[12]" } delay_max: 573 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0i12" port: "RADDR[12]" } delay_max: 418 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0j12" port: "RADDR[12]" } delay_max: 694 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0k12" port: "RADDR[12]" } delay_max: 882 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0l1" port: "RADDR[12]" } delay_max: 538 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0312" port: "RADDR[12]" } delay_max: 395 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03c12" port: "RADDR[12]" } delay_max: 447 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03d12" port: "RADDR[12]" } delay_max: 662 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03e12" port: "RADDR[12]" } delay_max: 666 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03f12" port: "RADDR[12]" } delay_max: 978 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03g12" port: "RADDR[12]" } delay_max: 715 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03h12" port: "RADDR[12]" } delay_max: 533 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03i12" port: "RADDR[12]" } delay_max: 579 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03j12" port: "RADDR[12]" } delay_max: 717 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03k12" port: "RADDR[12]" } delay_max: 827 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03l1" port: "RADDR[12]" } delay_max: 511 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b32" port: "RADDR[12]" } delay_max: 658 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b02" port: "RADDR[12]" } delay_max: 706 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3b12" port: "RADDR[12]" } delay_max: 529 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030b12" port: "RADDR[12]" } delay_max: 469 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03012" port: "RADDR[12]" } delay_max: 594 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030c12" port: "RADDR[12]" } delay_max: 532 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030d12" port: "RADDR[12]" } delay_max: 524 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030e12" port: "RADDR[12]" } delay_max: 527 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030f12" port: "RADDR[12]" } delay_max: 580 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030g12" port: "RADDR[12]" } delay_max: 596 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030h12" port: "RADDR[12]" } delay_max: 586 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030i12" port: "RADDR[12]" } delay_max: 523 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030j12" port: "RADDR[12]" } delay_max: 722 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030k12" port: "RADDR[12]" } delay_max: 662 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030l1" port: "RADDR[12]" } delay_max: 614 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b312" port: "RADDR[12]" } delay_max: 622 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3c12" port: "RADDR[12]" } delay_max: 529 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3d12" port: "RADDR[12]" } delay_max: 587 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3e12" port: "RADDR[12]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3f12" port: "RADDR[12]" } delay_max: 524 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3g12" port: "RADDR[12]" } delay_max: 594 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3h12" port: "RADDR[12]" } delay_max: 646 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3i12" port: "RADDR[12]" } delay_max: 528 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3j12" port: "RADDR[12]" } delay_max: 639 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3k12" port: "RADDR[12]" } delay_max: 619 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3l1" port: "RADDR[12]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3032" port: "RADDR[12]" } delay_max: 667 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b302" port: "RADDR[12]" } delay_max: 596 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303b12" port: "RADDR[12]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0b12" port: "RADDR[12]" } delay_max: 522 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b012" port: "RADDR[12]" } delay_max: 570 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0c12" port: "RADDR[12]" } delay_max: 246 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0d12" port: "RADDR[12]" } delay_max: 744 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0e12" port: "RADDR[12]" } delay_max: 695 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0f12" port: "RADDR[12]" } delay_max: 1033 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0g12" port: "RADDR[12]" } delay_max: 509 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0h12" port: "RADDR[12]" } delay_max: 395 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0i12" port: "RADDR[12]" } delay_max: 722 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0j12" port: "RADDR[12]" } delay_max: 660 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0k12" port: "RADDR[12]" } delay_max: 582 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0l1" port: "RADDR[12]" } delay_max: 512 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30312" port: "RADDR[12]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303c12" port: "RADDR[12]" } delay_max: 279 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303d12" port: "RADDR[12]" } delay_max: 689 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303e12" port: "RADDR[12]" } delay_max: 712 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303f12" port: "RADDR[12]" } delay_max: 761 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303g12" port: "RADDR[12]" } delay_max: 596 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303h12" port: "RADDR[12]" } delay_max: 318 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303i12" port: "RADDR[12]" } delay_max: 640 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303j12" port: "RADDR[12]" } delay_max: 657 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303k12" port: "RADDR[12]" } delay_max: 650 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303l1" port: "RADDR[12]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c32" port: "RADDR[12]" } delay_max: 593 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3b12" port: "RADDR[12]" } delay_max: 634 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30b12" port: "RADDR[12]" } delay_max: 605 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3012" port: "RADDR[12]" } delay_max: 539 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30c12" port: "RADDR[12]" } delay_max: 578 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30d12" port: "RADDR[12]" } delay_max: 695 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30e12" port: "RADDR[12]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30f12" port: "RADDR[12]" } delay_max: 706 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30g12" port: "RADDR[12]" } delay_max: 563 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30h12" port: "RADDR[12]" } delay_max: 554 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30i12" port: "RADDR[12]" } delay_max: 619 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30j12" port: "RADDR[12]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30k12" port: "RADDR[12]" } delay_max: 606 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30l1" port: "RADDR[12]" } delay_max: 627 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c312" port: "RADDR[12]" } delay_max: 593 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3c12" port: "RADDR[12]" } delay_max: 531 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3d12" port: "RADDR[12]" } delay_max: 745 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3e12" port: "RADDR[12]" } delay_max: 750 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3f12" port: "RADDR[12]" } delay_max: 740 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3g12" port: "RADDR[12]" } delay_max: 598 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3h12" port: "RADDR[12]" } delay_max: 482 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3i12" port: "RADDR[12]" } delay_max: 684 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3j12" port: "RADDR[12]" } delay_max: 640 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3k12" port: "RADDR[12]" } delay_max: 473 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4575" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3l1" port: "RADDR[12]" } delay_max: 551 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c02" port: "RADDR[8]" } delay_max: 634 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b032" port: "RADDR[8]" } delay_max: 661 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0302" port: "RADDR[8]" } delay_max: 586 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03b12" port: "RADDR[8]" } delay_max: 604 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0b12" port: "RADDR[8]" } delay_max: 590 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c012" port: "RADDR[8]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0c12" port: "RADDR[8]" } delay_max: 496 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0d12" port: "RADDR[8]" } delay_max: 650 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0e12" port: "RADDR[8]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0f12" port: "RADDR[8]" } delay_max: 697 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0g12" port: "RADDR[8]" } delay_max: 763 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0h12" port: "RADDR[8]" } delay_max: 582 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0i12" port: "RADDR[8]" } delay_max: 406 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0j12" port: "RADDR[8]" } delay_max: 699 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0k12" port: "RADDR[8]" } delay_max: 849 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0l1" port: "RADDR[8]" } delay_max: 548 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0312" port: "RADDR[8]" } delay_max: 369 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03c12" port: "RADDR[8]" } delay_max: 444 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03d12" port: "RADDR[8]" } delay_max: 629 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03e12" port: "RADDR[8]" } delay_max: 690 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03f12" port: "RADDR[8]" } delay_max: 972 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03g12" port: "RADDR[8]" } delay_max: 657 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03h12" port: "RADDR[8]" } delay_max: 606 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03i12" port: "RADDR[8]" } delay_max: 532 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03j12" port: "RADDR[8]" } delay_max: 708 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03k12" port: "RADDR[8]" } delay_max: 794 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03l1" port: "RADDR[8]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b32" port: "RADDR[8]" } delay_max: 591 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b02" port: "RADDR[8]" } delay_max: 660 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3b12" port: "RADDR[8]" } delay_max: 595 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030b12" port: "RADDR[8]" } delay_max: 421 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03012" port: "RADDR[8]" } delay_max: 587 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030c12" port: "RADDR[8]" } delay_max: 523 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030d12" port: "RADDR[8]" } delay_max: 477 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030e12" port: "RADDR[8]" } delay_max: 528 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030f12" port: "RADDR[8]" } delay_max: 477 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030g12" port: "RADDR[8]" } delay_max: 526 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030h12" port: "RADDR[8]" } delay_max: 604 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030i12" port: "RADDR[8]" } delay_max: 464 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030j12" port: "RADDR[8]" } delay_max: 746 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030k12" port: "RADDR[8]" } delay_max: 653 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030l1" port: "RADDR[8]" } delay_max: 624 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b312" port: "RADDR[8]" } delay_max: 568 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3c12" port: "RADDR[8]" } delay_max: 589 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3d12" port: "RADDR[8]" } delay_max: 531 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3e12" port: "RADDR[8]" } delay_max: 463 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3f12" port: "RADDR[8]" } delay_max: 421 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3g12" port: "RADDR[8]" } delay_max: 572 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3h12" port: "RADDR[8]" } delay_max: 664 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3i12" port: "RADDR[8]" } delay_max: 526 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3j12" port: "RADDR[8]" } delay_max: 660 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3k12" port: "RADDR[8]" } delay_max: 597 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3l1" port: "RADDR[8]" } delay_max: 529 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3032" port: "RADDR[8]" } delay_max: 653 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b302" port: "RADDR[8]" } delay_max: 545 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303b12" port: "RADDR[8]" } delay_max: 523 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0b12" port: "RADDR[8]" } delay_max: 543 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b012" port: "RADDR[8]" } delay_max: 556 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0c12" port: "RADDR[8]" } delay_max: 298 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0d12" port: "RADDR[8]" } delay_max: 697 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0e12" port: "RADDR[8]" } delay_max: 661 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0f12" port: "RADDR[8]" } delay_max: 1027 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0g12" port: "RADDR[8]" } delay_max: 540 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0h12" port: "RADDR[8]" } delay_max: 486 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0i12" port: "RADDR[8]" } delay_max: 708 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0j12" port: "RADDR[8]" } delay_max: 602 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0k12" port: "RADDR[8]" } delay_max: 515 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0l1" port: "RADDR[8]" } delay_max: 444 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30312" port: "RADDR[8]" } delay_max: 551 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303c12" port: "RADDR[8]" } delay_max: 293 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303d12" port: "RADDR[8]" } delay_max: 642 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303e12" port: "RADDR[8]" } delay_max: 668 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303f12" port: "RADDR[8]" } delay_max: 732 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303g12" port: "RADDR[8]" } delay_max: 513 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303h12" port: "RADDR[8]" } delay_max: 443 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303i12" port: "RADDR[8]" } delay_max: 606 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303j12" port: "RADDR[8]" } delay_max: 613 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303k12" port: "RADDR[8]" } delay_max: 602 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303l1" port: "RADDR[8]" } delay_max: 430 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c32" port: "RADDR[8]" } delay_max: 587 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3b12" port: "RADDR[8]" } delay_max: 587 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30b12" port: "RADDR[8]" } delay_max: 547 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3012" port: "RADDR[8]" } delay_max: 603 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30c12" port: "RADDR[8]" } delay_max: 592 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30d12" port: "RADDR[8]" } delay_max: 760 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30e12" port: "RADDR[8]" } delay_max: 763 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30f12" port: "RADDR[8]" } delay_max: 677 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30g12" port: "RADDR[8]" } delay_max: 508 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30h12" port: "RADDR[8]" } delay_max: 564 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30i12" port: "RADDR[8]" } delay_max: 597 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30j12" port: "RADDR[8]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30k12" port: "RADDR[8]" } delay_max: 624 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30l1" port: "RADDR[8]" } delay_max: 572 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c312" port: "RADDR[8]" } delay_max: 538 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3c12" port: "RADDR[8]" } delay_max: 534 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3d12" port: "RADDR[8]" } delay_max: 642 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3e12" port: "RADDR[8]" } delay_max: 716 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3f12" port: "RADDR[8]" } delay_max: 691 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3g12" port: "RADDR[8]" } delay_max: 530 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3h12" port: "RADDR[8]" } delay_max: 530 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3i12" port: "RADDR[8]" } delay_max: 666 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3j12" port: "RADDR[8]" } delay_max: 705 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3k12" port: "RADDR[8]" } delay_max: 538 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4576" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3l1" port: "RADDR[8]" } delay_max: 469 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c02" port: "RADDR[9]" } delay_max: 651 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b032" port: "RADDR[9]" } delay_max: 619 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0302" port: "RADDR[9]" } delay_max: 616 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03b12" port: "RADDR[9]" } delay_max: 550 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0b12" port: "RADDR[9]" } delay_max: 490 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c012" port: "RADDR[9]" } delay_max: 384 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0c12" port: "RADDR[9]" } delay_max: 472 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0d12" port: "RADDR[9]" } delay_max: 534 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0e12" port: "RADDR[9]" } delay_max: 793 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0f12" port: "RADDR[9]" } delay_max: 724 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0g12" port: "RADDR[9]" } delay_max: 716 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0h12" port: "RADDR[9]" } delay_max: 654 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0i12" port: "RADDR[9]" } delay_max: 326 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0j12" port: "RADDR[9]" } delay_max: 624 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0k12" port: "RADDR[9]" } delay_max: 818 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0l1" port: "RADDR[9]" } delay_max: 553 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0312" port: "RADDR[9]" } delay_max: 488 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03c12" port: "RADDR[9]" } delay_max: 503 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03d12" port: "RADDR[9]" } delay_max: 598 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03e12" port: "RADDR[9]" } delay_max: 626 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03f12" port: "RADDR[9]" } delay_max: 926 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03g12" port: "RADDR[9]" } delay_max: 640 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03h12" port: "RADDR[9]" } delay_max: 621 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03i12" port: "RADDR[9]" } delay_max: 536 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03j12" port: "RADDR[9]" } delay_max: 661 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03k12" port: "RADDR[9]" } delay_max: 763 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03l1" port: "RADDR[9]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b32" port: "RADDR[9]" } delay_max: 682 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b02" port: "RADDR[9]" } delay_max: 672 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3b12" port: "RADDR[9]" } delay_max: 478 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030b12" port: "RADDR[9]" } delay_max: 420 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03012" port: "RADDR[9]" } delay_max: 549 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030c12" port: "RADDR[9]" } delay_max: 512 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030d12" port: "RADDR[9]" } delay_max: 478 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030e12" port: "RADDR[9]" } delay_max: 520 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030f12" port: "RADDR[9]" } delay_max: 503 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030g12" port: "RADDR[9]" } delay_max: 556 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030h12" port: "RADDR[9]" } delay_max: 575 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030i12" port: "RADDR[9]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030j12" port: "RADDR[9]" } delay_max: 682 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030k12" port: "RADDR[9]" } delay_max: 606 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030l1" port: "RADDR[9]" } delay_max: 566 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b312" port: "RADDR[9]" } delay_max: 683 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3c12" port: "RADDR[9]" } delay_max: 507 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3d12" port: "RADDR[9]" } delay_max: 514 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3e12" port: "RADDR[9]" } delay_max: 452 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3f12" port: "RADDR[9]" } delay_max: 447 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3g12" port: "RADDR[9]" } delay_max: 574 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3h12" port: "RADDR[9]" } delay_max: 634 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3i12" port: "RADDR[9]" } delay_max: 539 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3j12" port: "RADDR[9]" } delay_max: 568 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3k12" port: "RADDR[9]" } delay_max: 550 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3l1" port: "RADDR[9]" } delay_max: 617 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3032" port: "RADDR[9]" } delay_max: 597 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b302" port: "RADDR[9]" } delay_max: 538 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303b12" port: "RADDR[9]" } delay_max: 383 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0b12" port: "RADDR[9]" } delay_max: 458 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b012" port: "RADDR[9]" } delay_max: 480 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0c12" port: "RADDR[9]" } delay_max: 329 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0d12" port: "RADDR[9]" } delay_max: 701 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0e12" port: "RADDR[9]" } delay_max: 664 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0f12" port: "RADDR[9]" } delay_max: 981 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0g12" port: "RADDR[9]" } delay_max: 564 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0h12" port: "RADDR[9]" } delay_max: 439 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0i12" port: "RADDR[9]" } delay_max: 653 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0j12" port: "RADDR[9]" } delay_max: 585 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0k12" port: "RADDR[9]" } delay_max: 507 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0l1" port: "RADDR[9]" } delay_max: 574 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30312" port: "RADDR[9]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303c12" port: "RADDR[9]" } delay_max: 386 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303d12" port: "RADDR[9]" } delay_max: 646 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303e12" port: "RADDR[9]" } delay_max: 609 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303f12" port: "RADDR[9]" } delay_max: 784 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303g12" port: "RADDR[9]" } delay_max: 547 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303h12" port: "RADDR[9]" } delay_max: 384 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303i12" port: "RADDR[9]" } delay_max: 608 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303j12" port: "RADDR[9]" } delay_max: 554 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303k12" port: "RADDR[9]" } delay_max: 657 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303l1" port: "RADDR[9]" } delay_max: 542 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c32" port: "RADDR[9]" } delay_max: 541 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3b12" port: "RADDR[9]" } delay_max: 591 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30b12" port: "RADDR[9]" } delay_max: 529 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3012" port: "RADDR[9]" } delay_max: 561 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30c12" port: "RADDR[9]" } delay_max: 548 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30d12" port: "RADDR[9]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30e12" port: "RADDR[9]" } delay_max: 708 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30f12" port: "RADDR[9]" } delay_max: 729 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30g12" port: "RADDR[9]" } delay_max: 623 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30h12" port: "RADDR[9]" } delay_max: 506 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30i12" port: "RADDR[9]" } delay_max: 541 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30j12" port: "RADDR[9]" } delay_max: 738 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30k12" port: "RADDR[9]" } delay_max: 542 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30l1" port: "RADDR[9]" } delay_max: 607 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c312" port: "RADDR[9]" } delay_max: 572 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3c12" port: "RADDR[9]" } delay_max: 486 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3d12" port: "RADDR[9]" } delay_max: 669 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3e12" port: "RADDR[9]" } delay_max: 719 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3f12" port: "RADDR[9]" } delay_max: 696 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3g12" port: "RADDR[9]" } delay_max: 664 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3h12" port: "RADDR[9]" } delay_max: 447 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3i12" port: "RADDR[9]" } delay_max: 641 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3j12" port: "RADDR[9]" } delay_max: 590 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3k12" port: "RADDR[9]" } delay_max: 501 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4577" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3l1" port: "RADDR[9]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c02" port: "RADDR[0]" } delay_max: 666 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b032" port: "RADDR[0]" } delay_max: 698 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0302" port: "RADDR[0]" } delay_max: 816 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03b12" port: "RADDR[0]" } delay_max: 652 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0b12" port: "RADDR[0]" } delay_max: 635 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c012" port: "RADDR[0]" } delay_max: 398 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0c12" port: "RADDR[0]" } delay_max: 636 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0d12" port: "RADDR[0]" } delay_max: 632 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0e12" port: "RADDR[0]" } delay_max: 889 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0f12" port: "RADDR[0]" } delay_max: 790 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0g12" port: "RADDR[0]" } delay_max: 864 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0h12" port: "RADDR[0]" } delay_max: 722 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0i12" port: "RADDR[0]" } delay_max: 433 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0j12" port: "RADDR[0]" } delay_max: 763 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0k12" port: "RADDR[0]" } delay_max: 906 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0l1" port: "RADDR[0]" } delay_max: 708 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0312" port: "RADDR[0]" } delay_max: 580 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03c12" port: "RADDR[0]" } delay_max: 551 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03d12" port: "RADDR[0]" } delay_max: 727 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03e12" port: "RADDR[0]" } delay_max: 722 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03f12" port: "RADDR[0]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03g12" port: "RADDR[0]" } delay_max: 748 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03h12" port: "RADDR[0]" } delay_max: 747 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03i12" port: "RADDR[0]" } delay_max: 682 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03j12" port: "RADDR[0]" } delay_max: 809 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03k12" port: "RADDR[0]" } delay_max: 851 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03l1" port: "RADDR[0]" } delay_max: 696 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b32" port: "RADDR[0]" } delay_max: 700 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b02" port: "RADDR[0]" } delay_max: 660 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3b12" port: "RADDR[0]" } delay_max: 574 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030b12" port: "RADDR[0]" } delay_max: 560 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03012" port: "RADDR[0]" } delay_max: 699 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030c12" port: "RADDR[0]" } delay_max: 667 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030d12" port: "RADDR[0]" } delay_max: 627 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030e12" port: "RADDR[0]" } delay_max: 639 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030f12" port: "RADDR[0]" } delay_max: 569 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030g12" port: "RADDR[0]" } delay_max: 756 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030h12" port: "RADDR[0]" } delay_max: 768 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030i12" port: "RADDR[0]" } delay_max: 428 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030j12" port: "RADDR[0]" } delay_max: 778 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030k12" port: "RADDR[0]" } delay_max: 753 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030l1" port: "RADDR[0]" } delay_max: 756 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b312" port: "RADDR[0]" } delay_max: 682 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3c12" port: "RADDR[0]" } delay_max: 608 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3d12" port: "RADDR[0]" } delay_max: 557 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3e12" port: "RADDR[0]" } delay_max: 608 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3f12" port: "RADDR[0]" } delay_max: 502 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3g12" port: "RADDR[0]" } delay_max: 641 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3h12" port: "RADDR[0]" } delay_max: 828 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3i12" port: "RADDR[0]" } delay_max: 503 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3j12" port: "RADDR[0]" } delay_max: 708 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3k12" port: "RADDR[0]" } delay_max: 697 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3l1" port: "RADDR[0]" } delay_max: 604 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3032" port: "RADDR[0]" } delay_max: 650 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b302" port: "RADDR[0]" } delay_max: 678 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303b12" port: "RADDR[0]" } delay_max: 447 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0b12" port: "RADDR[0]" } delay_max: 556 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b012" port: "RADDR[0]" } delay_max: 614 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0c12" port: "RADDR[0]" } delay_max: 586 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0d12" port: "RADDR[0]" } delay_max: 847 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0e12" port: "RADDR[0]" } delay_max: 585 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0f12" port: "RADDR[0]" } delay_max: 1062 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0g12" port: "RADDR[0]" } delay_max: 583 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0h12" port: "RADDR[0]" } delay_max: 561 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0i12" port: "RADDR[0]" } delay_max: 710 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0j12" port: "RADDR[0]" } delay_max: 693 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0k12" port: "RADDR[0]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0l1" port: "RADDR[0]" } delay_max: 559 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30312" port: "RADDR[0]" } delay_max: 486 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303c12" port: "RADDR[0]" } delay_max: 548 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303d12" port: "RADDR[0]" } delay_max: 792 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303e12" port: "RADDR[0]" } delay_max: 604 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303f12" port: "RADDR[0]" } delay_max: 678 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303g12" port: "RADDR[0]" } delay_max: 621 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303h12" port: "RADDR[0]" } delay_max: 530 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303i12" port: "RADDR[0]" } delay_max: 528 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303j12" port: "RADDR[0]" } delay_max: 549 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303k12" port: "RADDR[0]" } delay_max: 605 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303l1" port: "RADDR[0]" } delay_max: 490 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c32" port: "RADDR[0]" } delay_max: 621 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3b12" port: "RADDR[0]" } delay_max: 737 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30b12" port: "RADDR[0]" } delay_max: 635 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3012" port: "RADDR[0]" } delay_max: 522 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30c12" port: "RADDR[0]" } delay_max: 757 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30d12" port: "RADDR[0]" } delay_max: 721 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30e12" port: "RADDR[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30f12" port: "RADDR[0]" } delay_max: 623 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30g12" port: "RADDR[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30h12" port: "RADDR[0]" } delay_max: 696 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30i12" port: "RADDR[0]" } delay_max: 589 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30j12" port: "RADDR[0]" } delay_max: 834 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30k12" port: "RADDR[0]" } delay_max: 683 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30l1" port: "RADDR[0]" } delay_max: 682 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c312" port: "RADDR[0]" } delay_max: 504 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3c12" port: "RADDR[0]" } delay_max: 698 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3d12" port: "RADDR[0]" } delay_max: 735 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3e12" port: "RADDR[0]" } delay_max: 640 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3f12" port: "RADDR[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3g12" port: "RADDR[0]" } delay_max: 640 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3h12" port: "RADDR[0]" } delay_max: 592 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3i12" port: "RADDR[0]" } delay_max: 754 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3j12" port: "RADDR[0]" } delay_max: 666 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3k12" port: "RADDR[0]" } delay_max: 487 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4578" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3l1" port: "RADDR[0]" } delay_max: 544 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c02" port: "RADDR[1]" } delay_max: 634 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b032" port: "RADDR[1]" } delay_max: 654 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0302" port: "RADDR[1]" } delay_max: 698 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03b12" port: "RADDR[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0b12" port: "RADDR[1]" } delay_max: 658 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c012" port: "RADDR[1]" } delay_max: 484 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0c12" port: "RADDR[1]" } delay_max: 605 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0d12" port: "RADDR[1]" } delay_max: 721 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0e12" port: "RADDR[1]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0f12" port: "RADDR[1]" } delay_max: 816 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0g12" port: "RADDR[1]" } delay_max: 862 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0h12" port: "RADDR[1]" } delay_max: 612 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0i12" port: "RADDR[1]" } delay_max: 457 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0j12" port: "RADDR[1]" } delay_max: 727 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0k12" port: "RADDR[1]" } delay_max: 972 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0l1" port: "RADDR[1]" } delay_max: 563 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0312" port: "RADDR[1]" } delay_max: 447 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03c12" port: "RADDR[1]" } delay_max: 571 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03d12" port: "RADDR[1]" } delay_max: 752 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03e12" port: "RADDR[1]" } delay_max: 690 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03f12" port: "RADDR[1]" } delay_max: 1026 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03g12" port: "RADDR[1]" } delay_max: 776 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03h12" port: "RADDR[1]" } delay_max: 693 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03i12" port: "RADDR[1]" } delay_max: 624 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03j12" port: "RADDR[1]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03k12" port: "RADDR[1]" } delay_max: 917 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03l1" port: "RADDR[1]" } delay_max: 593 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b32" port: "RADDR[1]" } delay_max: 621 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b02" port: "RADDR[1]" } delay_max: 675 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3b12" port: "RADDR[1]" } delay_max: 666 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030b12" port: "RADDR[1]" } delay_max: 513 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03012" port: "RADDR[1]" } delay_max: 550 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030c12" port: "RADDR[1]" } delay_max: 534 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030d12" port: "RADDR[1]" } delay_max: 569 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030e12" port: "RADDR[1]" } delay_max: 502 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030f12" port: "RADDR[1]" } delay_max: 596 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030g12" port: "RADDR[1]" } delay_max: 648 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030h12" port: "RADDR[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030i12" port: "RADDR[1]" } delay_max: 530 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030j12" port: "RADDR[1]" } delay_max: 746 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030k12" port: "RADDR[1]" } delay_max: 752 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030l1" port: "RADDR[1]" } delay_max: 728 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b312" port: "RADDR[1]" } delay_max: 683 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3c12" port: "RADDR[1]" } delay_max: 651 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3d12" port: "RADDR[1]" } delay_max: 586 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3e12" port: "RADDR[1]" } delay_max: 478 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3f12" port: "RADDR[1]" } delay_max: 540 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3g12" port: "RADDR[1]" } delay_max: 640 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3h12" port: "RADDR[1]" } delay_max: 675 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3i12" port: "RADDR[1]" } delay_max: 582 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3j12" port: "RADDR[1]" } delay_max: 671 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3k12" port: "RADDR[1]" } delay_max: 696 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3l1" port: "RADDR[1]" } delay_max: 670 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3032" port: "RADDR[1]" } delay_max: 656 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b302" port: "RADDR[1]" } delay_max: 667 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303b12" port: "RADDR[1]" } delay_max: 582 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0b12" port: "RADDR[1]" } delay_max: 554 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b012" port: "RADDR[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0c12" port: "RADDR[1]" } delay_max: 385 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0d12" port: "RADDR[1]" } delay_max: 789 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0e12" port: "RADDR[1]" } delay_max: 749 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0f12" port: "RADDR[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0g12" port: "RADDR[1]" } delay_max: 649 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0h12" port: "RADDR[1]" } delay_max: 561 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0i12" port: "RADDR[1]" } delay_max: 711 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0j12" port: "RADDR[1]" } delay_max: 721 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0k12" port: "RADDR[1]" } delay_max: 610 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0l1" port: "RADDR[1]" } delay_max: 491 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30312" port: "RADDR[1]" } delay_max: 638 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303c12" port: "RADDR[1]" } delay_max: 409 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303d12" port: "RADDR[1]" } delay_max: 734 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303e12" port: "RADDR[1]" } delay_max: 785 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303f12" port: "RADDR[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303g12" port: "RADDR[1]" } delay_max: 545 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303h12" port: "RADDR[1]" } delay_max: 527 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303i12" port: "RADDR[1]" } delay_max: 694 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303j12" port: "RADDR[1]" } delay_max: 730 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303k12" port: "RADDR[1]" } delay_max: 620 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303l1" port: "RADDR[1]" } delay_max: 553 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c32" port: "RADDR[1]" } delay_max: 641 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3b12" port: "RADDR[1]" } delay_max: 679 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30b12" port: "RADDR[1]" } delay_max: 666 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3012" port: "RADDR[1]" } delay_max: 620 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30c12" port: "RADDR[1]" } delay_max: 659 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30d12" port: "RADDR[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30e12" port: "RADDR[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30f12" port: "RADDR[1]" } delay_max: 786 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30g12" port: "RADDR[1]" } delay_max: 675 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30h12" port: "RADDR[1]" } delay_max: 700 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30i12" port: "RADDR[1]" } delay_max: 600 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30j12" port: "RADDR[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30k12" port: "RADDR[1]" } delay_max: 696 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30l1" port: "RADDR[1]" } delay_max: 601 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c312" port: "RADDR[1]" } delay_max: 544 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3c12" port: "RADDR[1]" } delay_max: 625 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3d12" port: "RADDR[1]" } delay_max: 761 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3e12" port: "RADDR[1]" } delay_max: 804 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3f12" port: "RADDR[1]" } delay_max: 810 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3g12" port: "RADDR[1]" } delay_max: 575 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3h12" port: "RADDR[1]" } delay_max: 594 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3i12" port: "RADDR[1]" } delay_max: 754 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3j12" port: "RADDR[1]" } delay_max: 776 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3k12" port: "RADDR[1]" } delay_max: 610 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4579" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3l1" port: "RADDR[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c02" port: "RADDR[2]" } delay_max: 701 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b032" port: "RADDR[2]" } delay_max: 634 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0302" port: "RADDR[2]" } delay_max: 664 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03b12" port: "RADDR[2]" } delay_max: 664 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0b12" port: "RADDR[2]" } delay_max: 602 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c012" port: "RADDR[2]" } delay_max: 406 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0c12" port: "RADDR[2]" } delay_max: 538 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0d12" port: "RADDR[2]" } delay_max: 629 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0e12" port: "RADDR[2]" } delay_max: 883 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0f12" port: "RADDR[2]" } delay_max: 697 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0g12" port: "RADDR[2]" } delay_max: 809 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0h12" port: "RADDR[2]" } delay_max: 643 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0i12" port: "RADDR[2]" } delay_max: 450 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0j12" port: "RADDR[2]" } delay_max: 686 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0k12" port: "RADDR[2]" } delay_max: 835 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0l1" port: "RADDR[2]" } delay_max: 608 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0312" port: "RADDR[2]" } delay_max: 266 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03c12" port: "RADDR[2]" } delay_max: 496 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03d12" port: "RADDR[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03e12" port: "RADDR[2]" } delay_max: 752 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03f12" port: "RADDR[2]" } delay_max: 864 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03g12" port: "RADDR[2]" } delay_max: 710 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03h12" port: "RADDR[2]" } delay_max: 582 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03i12" port: "RADDR[2]" } delay_max: 628 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03j12" port: "RADDR[2]" } delay_max: 754 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03k12" port: "RADDR[2]" } delay_max: 780 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03l1" port: "RADDR[2]" } delay_max: 548 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b32" port: "RADDR[2]" } delay_max: 568 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b02" port: "RADDR[2]" } delay_max: 622 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3b12" port: "RADDR[2]" } delay_max: 624 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030b12" port: "RADDR[2]" } delay_max: 517 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03012" port: "RADDR[2]" } delay_max: 500 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030c12" port: "RADDR[2]" } delay_max: 521 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030d12" port: "RADDR[2]" } delay_max: 573 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030e12" port: "RADDR[2]" } delay_max: 436 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030f12" port: "RADDR[2]" } delay_max: 477 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030g12" port: "RADDR[2]" } delay_max: 604 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030h12" port: "RADDR[2]" } delay_max: 579 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030i12" port: "RADDR[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030j12" port: "RADDR[2]" } delay_max: 773 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030k12" port: "RADDR[2]" } delay_max: 699 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030l1" port: "RADDR[2]" } delay_max: 567 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b312" port: "RADDR[2]" } delay_max: 628 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3c12" port: "RADDR[2]" } delay_max: 495 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3d12" port: "RADDR[2]" } delay_max: 423 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3e12" port: "RADDR[2]" } delay_max: 472 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3f12" port: "RADDR[2]" } delay_max: 421 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3g12" port: "RADDR[2]" } delay_max: 604 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3h12" port: "RADDR[2]" } delay_max: 639 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3i12" port: "RADDR[2]" } delay_max: 548 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3j12" port: "RADDR[2]" } delay_max: 672 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3k12" port: "RADDR[2]" } delay_max: 660 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3l1" port: "RADDR[2]" } delay_max: 504 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3032" port: "RADDR[2]" } delay_max: 606 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b302" port: "RADDR[2]" } delay_max: 587 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303b12" port: "RADDR[2]" } delay_max: 543 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0b12" port: "RADDR[2]" } delay_max: 517 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b012" port: "RADDR[2]" } delay_max: 531 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0c12" port: "RADDR[2]" } delay_max: 335 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0d12" port: "RADDR[2]" } delay_max: 793 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0e12" port: "RADDR[2]" } delay_max: 603 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0f12" port: "RADDR[2]" } delay_max: 919 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0g12" port: "RADDR[2]" } delay_max: 499 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0h12" port: "RADDR[2]" } delay_max: 426 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0i12" port: "RADDR[2]" } delay_max: 661 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0j12" port: "RADDR[2]" } delay_max: 655 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0k12" port: "RADDR[2]" } delay_max: 542 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0l1" port: "RADDR[2]" } delay_max: 430 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30312" port: "RADDR[2]" } delay_max: 522 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303c12" port: "RADDR[2]" } delay_max: 298 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303d12" port: "RADDR[2]" } delay_max: 738 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303e12" port: "RADDR[2]" } delay_max: 657 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303f12" port: "RADDR[2]" } delay_max: 739 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303g12" port: "RADDR[2]" } delay_max: 469 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303h12" port: "RADDR[2]" } delay_max: 486 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303i12" port: "RADDR[2]" } delay_max: 548 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303j12" port: "RADDR[2]" } delay_max: 602 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303k12" port: "RADDR[2]" } delay_max: 591 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303l1" port: "RADDR[2]" } delay_max: 502 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c32" port: "RADDR[2]" } delay_max: 479 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3b12" port: "RADDR[2]" } delay_max: 683 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30b12" port: "RADDR[2]" } delay_max: 600 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3012" port: "RADDR[2]" } delay_max: 594 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30c12" port: "RADDR[2]" } delay_max: 587 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30d12" port: "RADDR[2]" } delay_max: 739 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30e12" port: "RADDR[2]" } delay_max: 716 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30f12" port: "RADDR[2]" } delay_max: 684 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30g12" port: "RADDR[2]" } delay_max: 568 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30h12" port: "RADDR[2]" } delay_max: 508 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30i12" port: "RADDR[2]" } delay_max: 551 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30j12" port: "RADDR[2]" } delay_max: 828 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30k12" port: "RADDR[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30l1" port: "RADDR[2]" } delay_max: 529 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c312" port: "RADDR[2]" } delay_max: 526 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3c12" port: "RADDR[2]" } delay_max: 528 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3d12" port: "RADDR[2]" } delay_max: 642 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3e12" port: "RADDR[2]" } delay_max: 658 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3f12" port: "RADDR[2]" } delay_max: 690 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3g12" port: "RADDR[2]" } delay_max: 508 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3h12" port: "RADDR[2]" } delay_max: 433 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3i12" port: "RADDR[2]" } delay_max: 686 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3j12" port: "RADDR[2]" } delay_max: 684 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3k12" port: "RADDR[2]" } delay_max: 590 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4580" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3l1" port: "RADDR[2]" } delay_max: 442 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c02" port: "RADDR[3]" } delay_max: 631 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b032" port: "RADDR[3]" } delay_max: 675 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0302" port: "RADDR[3]" } delay_max: 647 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03b12" port: "RADDR[3]" } delay_max: 564 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0b12" port: "RADDR[3]" } delay_max: 573 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c012" port: "RADDR[3]" } delay_max: 541 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0c12" port: "RADDR[3]" } delay_max: 515 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0d12" port: "RADDR[3]" } delay_max: 635 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0e12" port: "RADDR[3]" } delay_max: 851 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0f12" port: "RADDR[3]" } delay_max: 873 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0g12" port: "RADDR[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0h12" port: "RADDR[3]" } delay_max: 623 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0i12" port: "RADDR[3]" } delay_max: 475 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0j12" port: "RADDR[3]" } delay_max: 676 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0k12" port: "RADDR[3]" } delay_max: 905 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0l1" port: "RADDR[3]" } delay_max: 558 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0312" port: "RADDR[3]" } delay_max: 458 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03c12" port: "RADDR[3]" } delay_max: 503 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03d12" port: "RADDR[3]" } delay_max: 685 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03e12" port: "RADDR[3]" } delay_max: 685 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03f12" port: "RADDR[3]" } delay_max: 1034 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03g12" port: "RADDR[3]" } delay_max: 750 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03h12" port: "RADDR[3]" } delay_max: 641 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03i12" port: "RADDR[3]" } delay_max: 649 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03j12" port: "RADDR[3]" } delay_max: 709 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03k12" port: "RADDR[3]" } delay_max: 850 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03l1" port: "RADDR[3]" } delay_max: 592 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b32" port: "RADDR[3]" } delay_max: 677 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b02" port: "RADDR[3]" } delay_max: 725 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3b12" port: "RADDR[3]" } delay_max: 579 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030b12" port: "RADDR[3]" } delay_max: 538 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03012" port: "RADDR[3]" } delay_max: 636 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030c12" port: "RADDR[3]" } delay_max: 552 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030d12" port: "RADDR[3]" } delay_max: 594 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030e12" port: "RADDR[3]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030f12" port: "RADDR[3]" } delay_max: 653 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030g12" port: "RADDR[3]" } delay_max: 616 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030h12" port: "RADDR[3]" } delay_max: 606 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030i12" port: "RADDR[3]" } delay_max: 554 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030j12" port: "RADDR[3]" } delay_max: 741 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030k12" port: "RADDR[3]" } delay_max: 654 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030l1" port: "RADDR[3]" } delay_max: 673 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b312" port: "RADDR[3]" } delay_max: 681 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3c12" port: "RADDR[3]" } delay_max: 606 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3d12" port: "RADDR[3]" } delay_max: 591 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3e12" port: "RADDR[3]" } delay_max: 502 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3f12" port: "RADDR[3]" } delay_max: 597 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3g12" port: "RADDR[3]" } delay_max: 542 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3h12" port: "RADDR[3]" } delay_max: 659 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3i12" port: "RADDR[3]" } delay_max: 575 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3j12" port: "RADDR[3]" } delay_max: 620 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3k12" port: "RADDR[3]" } delay_max: 598 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3l1" port: "RADDR[3]" } delay_max: 677 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3032" port: "RADDR[3]" } delay_max: 658 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b302" port: "RADDR[3]" } delay_max: 619 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303b12" port: "RADDR[3]" } delay_max: 580 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0b12" port: "RADDR[3]" } delay_max: 543 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b012" port: "RADDR[3]" } delay_max: 561 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0c12" port: "RADDR[3]" } delay_max: 287 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0d12" port: "RADDR[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0e12" port: "RADDR[3]" } delay_max: 744 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0f12" port: "RADDR[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0g12" port: "RADDR[3]" } delay_max: 575 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0h12" port: "RADDR[3]" } delay_max: 509 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0i12" port: "RADDR[3]" } delay_max: 713 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0j12" port: "RADDR[3]" } delay_max: 695 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0k12" port: "RADDR[3]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0l1" port: "RADDR[3]" } delay_max: 524 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30312" port: "RADDR[3]" } delay_max: 633 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303c12" port: "RADDR[3]" } delay_max: 396 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303d12" port: "RADDR[3]" } delay_max: 759 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303e12" port: "RADDR[3]" } delay_max: 805 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303f12" port: "RADDR[3]" } delay_max: 817 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303g12" port: "RADDR[3]" } delay_max: 614 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303h12" port: "RADDR[3]" } delay_max: 445 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303i12" port: "RADDR[3]" } delay_max: 689 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303j12" port: "RADDR[3]" } delay_max: 750 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303k12" port: "RADDR[3]" } delay_max: 669 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303l1" port: "RADDR[3]" } delay_max: 516 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c32" port: "RADDR[3]" } delay_max: 649 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3b12" port: "RADDR[3]" } delay_max: 704 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30b12" port: "RADDR[3]" } delay_max: 640 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3012" port: "RADDR[3]" } delay_max: 596 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30c12" port: "RADDR[3]" } delay_max: 606 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30d12" port: "RADDR[3]" } delay_max: 745 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30e12" port: "RADDR[3]" } delay_max: 768 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30f12" port: "RADDR[3]" } delay_max: 762 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30g12" port: "RADDR[3]" } delay_max: 638 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30h12" port: "RADDR[3]" } delay_max: 614 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30i12" port: "RADDR[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30j12" port: "RADDR[3]" } delay_max: 796 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30k12" port: "RADDR[3]" } delay_max: 629 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30l1" port: "RADDR[3]" } delay_max: 658 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c312" port: "RADDR[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3c12" port: "RADDR[3]" } delay_max: 604 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3d12" port: "RADDR[3]" } delay_max: 818 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3e12" port: "RADDR[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3f12" port: "RADDR[3]" } delay_max: 769 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3g12" port: "RADDR[3]" } delay_max: 617 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3h12" port: "RADDR[3]" } delay_max: 548 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3i12" port: "RADDR[3]" } delay_max: 713 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3j12" port: "RADDR[3]" } delay_max: 690 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3k12" port: "RADDR[3]" } delay_max: 521 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4581" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3l1" port: "RADDR[3]" } delay_max: 616 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c02" port: "RADDR[4]" } delay_max: 617 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b032" port: "RADDR[4]" } delay_max: 651 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0302" port: "RADDR[4]" } delay_max: 634 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03b12" port: "RADDR[4]" } delay_max: 561 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0b12" port: "RADDR[4]" } delay_max: 542 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c012" port: "RADDR[4]" } delay_max: 326 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0c12" port: "RADDR[4]" } delay_max: 544 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0d12" port: "RADDR[4]" } delay_max: 598 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0e12" port: "RADDR[4]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0f12" port: "RADDR[4]" } delay_max: 701 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0g12" port: "RADDR[4]" } delay_max: 735 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0h12" port: "RADDR[4]" } delay_max: 619 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0i12" port: "RADDR[4]" } delay_max: 323 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0j12" port: "RADDR[4]" } delay_max: 673 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0k12" port: "RADDR[4]" } delay_max: 823 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0l1" port: "RADDR[4]" } delay_max: 564 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0312" port: "RADDR[4]" } delay_max: 436 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03c12" port: "RADDR[4]" } delay_max: 472 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03d12" port: "RADDR[4]" } delay_max: 603 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03e12" port: "RADDR[4]" } delay_max: 636 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03f12" port: "RADDR[4]" } delay_max: 934 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03g12" port: "RADDR[4]" } delay_max: 644 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03h12" port: "RADDR[4]" } delay_max: 654 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03i12" port: "RADDR[4]" } delay_max: 535 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03j12" port: "RADDR[4]" } delay_max: 680 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03k12" port: "RADDR[4]" } delay_max: 768 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03l1" port: "RADDR[4]" } delay_max: 553 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b32" port: "RADDR[4]" } delay_max: 683 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b02" port: "RADDR[4]" } delay_max: 673 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3b12" port: "RADDR[4]" } delay_max: 542 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030b12" port: "RADDR[4]" } delay_max: 419 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03012" port: "RADDR[4]" } delay_max: 556 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030c12" port: "RADDR[4]" } delay_max: 486 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030d12" port: "RADDR[4]" } delay_max: 477 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030e12" port: "RADDR[4]" } delay_max: 503 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030f12" port: "RADDR[4]" } delay_max: 478 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030g12" port: "RADDR[4]" } delay_max: 575 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030h12" port: "RADDR[4]" } delay_max: 624 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030i12" port: "RADDR[4]" } delay_max: 434 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030j12" port: "RADDR[4]" } delay_max: 692 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030k12" port: "RADDR[4]" } delay_max: 624 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030l1" port: "RADDR[4]" } delay_max: 612 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b312" port: "RADDR[4]" } delay_max: 607 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3c12" port: "RADDR[4]" } delay_max: 539 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3d12" port: "RADDR[4]" } delay_max: 498 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3e12" port: "RADDR[4]" } delay_max: 425 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3f12" port: "RADDR[4]" } delay_max: 420 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3g12" port: "RADDR[4]" } delay_max: 550 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3h12" port: "RADDR[4]" } delay_max: 683 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3i12" port: "RADDR[4]" } delay_max: 468 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3j12" port: "RADDR[4]" } delay_max: 617 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3k12" port: "RADDR[4]" } delay_max: 568 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3l1" port: "RADDR[4]" } delay_max: 565 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3032" port: "RADDR[4]" } delay_max: 608 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b302" port: "RADDR[4]" } delay_max: 541 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303b12" port: "RADDR[4]" } delay_max: 458 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0b12" port: "RADDR[4]" } delay_max: 495 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b012" port: "RADDR[4]" } delay_max: 514 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0c12" port: "RADDR[4]" } delay_max: 326 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0d12" port: "RADDR[4]" } delay_max: 700 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0e12" port: "RADDR[4]" } delay_max: 612 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0f12" port: "RADDR[4]" } delay_max: 989 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0g12" port: "RADDR[4]" } delay_max: 576 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0h12" port: "RADDR[4]" } delay_max: 498 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0i12" port: "RADDR[4]" } delay_max: 664 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0j12" port: "RADDR[4]" } delay_max: 589 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0k12" port: "RADDR[4]" } delay_max: 478 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0l1" port: "RADDR[4]" } delay_max: 542 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30312" port: "RADDR[4]" } delay_max: 501 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303c12" port: "RADDR[4]" } delay_max: 329 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303d12" port: "RADDR[4]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303e12" port: "RADDR[4]" } delay_max: 640 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303f12" port: "RADDR[4]" } delay_max: 700 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303g12" port: "RADDR[4]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303h12" port: "RADDR[4]" } delay_max: 439 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303i12" port: "RADDR[4]" } delay_max: 557 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303j12" port: "RADDR[4]" } delay_max: 585 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303k12" port: "RADDR[4]" } delay_max: 617 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303l1" port: "RADDR[4]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c32" port: "RADDR[4]" } delay_max: 548 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3b12" port: "RADDR[4]" } delay_max: 590 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30b12" port: "RADDR[4]" } delay_max: 533 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3012" port: "RADDR[4]" } delay_max: 574 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30c12" port: "RADDR[4]" } delay_max: 549 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30d12" port: "RADDR[4]" } delay_max: 708 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30e12" port: "RADDR[4]" } delay_max: 719 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30f12" port: "RADDR[4]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30g12" port: "RADDR[4]" } delay_max: 547 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30h12" port: "RADDR[4]" } delay_max: 582 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30i12" port: "RADDR[4]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30j12" port: "RADDR[4]" } delay_max: 748 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30k12" port: "RADDR[4]" } delay_max: 576 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30l1" port: "RADDR[4]" } delay_max: 617 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c312" port: "RADDR[4]" } delay_max: 539 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3c12" port: "RADDR[4]" } delay_max: 520 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3d12" port: "RADDR[4]" } delay_max: 646 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3e12" port: "RADDR[4]" } delay_max: 667 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3f12" port: "RADDR[4]" } delay_max: 688 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3g12" port: "RADDR[4]" } delay_max: 623 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3h12" port: "RADDR[4]" } delay_max: 497 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3i12" port: "RADDR[4]" } delay_max: 632 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3j12" port: "RADDR[4]" } delay_max: 653 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3k12" port: "RADDR[4]" } delay_max: 490 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4582" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3l1" port: "RADDR[4]" } delay_max: 505 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c02" port: "RADDR[5]" } delay_max: 650 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b032" port: "RADDR[5]" } delay_max: 676 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0302" port: "RADDR[5]" } delay_max: 660 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03b12" port: "RADDR[5]" } delay_max: 591 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0b12" port: "RADDR[5]" } delay_max: 496 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c012" port: "RADDR[5]" } delay_max: 550 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0c12" port: "RADDR[5]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0d12" port: "RADDR[5]" } delay_max: 583 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0e12" port: "RADDR[5]" } delay_max: 872 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0f12" port: "RADDR[5]" } delay_max: 882 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0g12" port: "RADDR[5]" } delay_max: 802 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0h12" port: "RADDR[5]" } delay_max: 674 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0i12" port: "RADDR[5]" } delay_max: 503 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0j12" port: "RADDR[5]" } delay_max: 703 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0k12" port: "RADDR[5]" } delay_max: 828 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0l1" port: "RADDR[5]" } delay_max: 579 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0312" port: "RADDR[5]" } delay_max: 507 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03c12" port: "RADDR[5]" } delay_max: 526 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03d12" port: "RADDR[5]" } delay_max: 608 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03e12" port: "RADDR[5]" } delay_max: 706 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03f12" port: "RADDR[5]" } delay_max: 1034 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03g12" port: "RADDR[5]" } delay_max: 720 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03h12" port: "RADDR[5]" } delay_max: 642 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03i12" port: "RADDR[5]" } delay_max: 670 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03j12" port: "RADDR[5]" } delay_max: 747 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03k12" port: "RADDR[5]" } delay_max: 773 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03l1" port: "RADDR[5]" } delay_max: 598 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b32" port: "RADDR[5]" } delay_max: 763 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b02" port: "RADDR[5]" } delay_max: 792 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3b12" port: "RADDR[5]" } delay_max: 527 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030b12" port: "RADDR[5]" } delay_max: 559 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03012" port: "RADDR[5]" } delay_max: 634 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030c12" port: "RADDR[5]" } delay_max: 559 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030d12" port: "RADDR[5]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030e12" port: "RADDR[5]" } delay_max: 598 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030f12" port: "RADDR[5]" } delay_max: 662 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030g12" port: "RADDR[5]" } delay_max: 654 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030h12" port: "RADDR[5]" } delay_max: 638 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030i12" port: "RADDR[5]" } delay_max: 544 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030j12" port: "RADDR[5]" } delay_max: 762 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030k12" port: "RADDR[5]" } delay_max: 692 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030l1" port: "RADDR[5]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b312" port: "RADDR[5]" } delay_max: 691 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3c12" port: "RADDR[5]" } delay_max: 560 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3d12" port: "RADDR[5]" } delay_max: 591 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3e12" port: "RADDR[5]" } delay_max: 507 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3f12" port: "RADDR[5]" } delay_max: 606 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3g12" port: "RADDR[5]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3h12" port: "RADDR[5]" } delay_max: 674 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3i12" port: "RADDR[5]" } delay_max: 595 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3j12" port: "RADDR[5]" } delay_max: 647 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3k12" port: "RADDR[5]" } delay_max: 636 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3l1" port: "RADDR[5]" } delay_max: 687 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3032" port: "RADDR[5]" } delay_max: 676 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b302" port: "RADDR[5]" } delay_max: 620 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303b12" port: "RADDR[5]" } delay_max: 542 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0b12" port: "RADDR[5]" } delay_max: 531 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b012" port: "RADDR[5]" } delay_max: 561 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0c12" port: "RADDR[5]" } delay_max: 334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0d12" port: "RADDR[5]" } delay_max: 835 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0e12" port: "RADDR[5]" } delay_max: 761 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0f12" port: "RADDR[5]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0g12" port: "RADDR[5]" } delay_max: 570 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0h12" port: "RADDR[5]" } delay_max: 398 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0i12" port: "RADDR[5]" } delay_max: 731 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0j12" port: "RADDR[5]" } delay_max: 665 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0k12" port: "RADDR[5]" } delay_max: 554 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0l1" port: "RADDR[5]" } delay_max: 595 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30312" port: "RADDR[5]" } delay_max: 650 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303c12" port: "RADDR[5]" } delay_max: 402 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303d12" port: "RADDR[5]" } delay_max: 780 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303e12" port: "RADDR[5]" } delay_max: 763 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303f12" port: "RADDR[5]" } delay_max: 838 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303g12" port: "RADDR[5]" } delay_max: 656 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303h12" port: "RADDR[5]" } delay_max: 381 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303i12" port: "RADDR[5]" } delay_max: 706 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303j12" port: "RADDR[5]" } delay_max: 708 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303k12" port: "RADDR[5]" } delay_max: 736 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303l1" port: "RADDR[5]" } delay_max: 521 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c32" port: "RADDR[5]" } delay_max: 649 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3b12" port: "RADDR[5]" } delay_max: 725 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30b12" port: "RADDR[5]" } delay_max: 610 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3012" port: "RADDR[5]" } delay_max: 616 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30c12" port: "RADDR[5]" } delay_max: 598 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30d12" port: "RADDR[5]" } delay_max: 693 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30e12" port: "RADDR[5]" } delay_max: 786 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30f12" port: "RADDR[5]" } delay_max: 783 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30g12" port: "RADDR[5]" } delay_max: 631 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30h12" port: "RADDR[5]" } delay_max: 530 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30i12" port: "RADDR[5]" } delay_max: 620 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30j12" port: "RADDR[5]" } delay_max: 817 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30k12" port: "RADDR[5]" } delay_max: 552 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30l1" port: "RADDR[5]" } delay_max: 666 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c312" port: "RADDR[5]" } delay_max: 564 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3c12" port: "RADDR[5]" } delay_max: 605 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3d12" port: "RADDR[5]" } delay_max: 827 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3e12" port: "RADDR[5]" } delay_max: 816 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3f12" port: "RADDR[5]" } delay_max: 776 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3g12" port: "RADDR[5]" } delay_max: 703 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3h12" port: "RADDR[5]" } delay_max: 507 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3i12" port: "RADDR[5]" } delay_max: 720 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3j12" port: "RADDR[5]" } delay_max: 638 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3k12" port: "RADDR[5]" } delay_max: 472 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4583" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3l1" port: "RADDR[5]" } delay_max: 639 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c02" port: "RADDR[6]" } delay_max: 701 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b032" port: "RADDR[6]" } delay_max: 707 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0302" port: "RADDR[6]" } delay_max: 699 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03b12" port: "RADDR[6]" } delay_max: 665 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0b12" port: "RADDR[6]" } delay_max: 597 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c012" port: "RADDR[6]" } delay_max: 426 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0c12" port: "RADDR[6]" } delay_max: 521 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0d12" port: "RADDR[6]" } delay_max: 726 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0e12" port: "RADDR[6]" } delay_max: 923 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0f12" port: "RADDR[6]" } delay_max: 763 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0g12" port: "RADDR[6]" } delay_max: 843 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0h12" port: "RADDR[6]" } delay_max: 653 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0i12" port: "RADDR[6]" } delay_max: 499 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0j12" port: "RADDR[6]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0k12" port: "RADDR[6]" } delay_max: 928 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0l1" port: "RADDR[6]" } delay_max: 609 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0312" port: "RADDR[6]" } delay_max: 457 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03c12" port: "RADDR[6]" } delay_max: 519 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03d12" port: "RADDR[6]" } delay_max: 708 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03e12" port: "RADDR[6]" } delay_max: 757 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03f12" port: "RADDR[6]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03g12" port: "RADDR[6]" } delay_max: 773 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03h12" port: "RADDR[6]" } delay_max: 677 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03i12" port: "RADDR[6]" } delay_max: 669 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03j12" port: "RADDR[6]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03k12" port: "RADDR[6]" } delay_max: 873 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03l1" port: "RADDR[6]" } delay_max: 583 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b32" port: "RADDR[6]" } delay_max: 733 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b02" port: "RADDR[6]" } delay_max: 782 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3b12" port: "RADDR[6]" } delay_max: 670 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030b12" port: "RADDR[6]" } delay_max: 559 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03012" port: "RADDR[6]" } delay_max: 702 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030c12" port: "RADDR[6]" } delay_max: 471 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030d12" port: "RADDR[6]" } delay_max: 614 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030e12" port: "RADDR[6]" } delay_max: 636 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030f12" port: "RADDR[6]" } delay_max: 543 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030g12" port: "RADDR[6]" } delay_max: 639 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030h12" port: "RADDR[6]" } delay_max: 669 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030i12" port: "RADDR[6]" } delay_max: 637 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030j12" port: "RADDR[6]" } delay_max: 813 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030k12" port: "RADDR[6]" } delay_max: 733 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030l1" port: "RADDR[6]" } delay_max: 706 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b312" port: "RADDR[6]" } delay_max: 720 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3c12" port: "RADDR[6]" } delay_max: 681 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3d12" port: "RADDR[6]" } delay_max: 694 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3e12" port: "RADDR[6]" } delay_max: 423 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3f12" port: "RADDR[6]" } delay_max: 487 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3g12" port: "RADDR[6]" } delay_max: 621 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3h12" port: "RADDR[6]" } delay_max: 728 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3i12" port: "RADDR[6]" } delay_max: 619 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3j12" port: "RADDR[6]" } delay_max: 721 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3k12" port: "RADDR[6]" } delay_max: 677 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3l1" port: "RADDR[6]" } delay_max: 724 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3032" port: "RADDR[6]" } delay_max: 790 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b302" port: "RADDR[6]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303b12" port: "RADDR[6]" } delay_max: 626 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0b12" port: "RADDR[6]" } delay_max: 569 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b012" port: "RADDR[6]" } delay_max: 574 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0c12" port: "RADDR[6]" } delay_max: 361 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0d12" port: "RADDR[6]" } delay_max: 834 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0e12" port: "RADDR[6]" } delay_max: 786 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0f12" port: "RADDR[6]" } delay_max: 1182 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0g12" port: "RADDR[6]" } delay_max: 597 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0h12" port: "RADDR[6]" } delay_max: 507 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0i12" port: "RADDR[6]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0j12" port: "RADDR[6]" } delay_max: 718 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0k12" port: "RADDR[6]" } delay_max: 612 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0l1" port: "RADDR[6]" } delay_max: 579 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30312" port: "RADDR[6]" } delay_max: 675 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303c12" port: "RADDR[6]" } delay_max: 309 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303d12" port: "RADDR[6]" } delay_max: 779 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303e12" port: "RADDR[6]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303f12" port: "RADDR[6]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303g12" port: "RADDR[6]" } delay_max: 711 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303h12" port: "RADDR[6]" } delay_max: 454 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303i12" port: "RADDR[6]" } delay_max: 731 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303j12" port: "RADDR[6]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303k12" port: "RADDR[6]" } delay_max: 725 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303l1" port: "RADDR[6]" } delay_max: 536 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c32" port: "RADDR[6]" } delay_max: 742 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3b12" port: "RADDR[6]" } delay_max: 724 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30b12" port: "RADDR[6]" } delay_max: 663 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3012" port: "RADDR[6]" } delay_max: 644 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30c12" port: "RADDR[6]" } delay_max: 578 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30d12" port: "RADDR[6]" } delay_max: 836 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30e12" port: "RADDR[6]" } delay_max: 900 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30f12" port: "RADDR[6]" } delay_max: 812 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30g12" port: "RADDR[6]" } delay_max: 658 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30h12" port: "RADDR[6]" } delay_max: 646 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30i12" port: "RADDR[6]" } delay_max: 734 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30j12" port: "RADDR[6]" } delay_max: 868 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30k12" port: "RADDR[6]" } delay_max: 653 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30l1" port: "RADDR[6]" } delay_max: 771 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c312" port: "RADDR[6]" } delay_max: 678 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3c12" port: "RADDR[6]" } delay_max: 530 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3d12" port: "RADDR[6]" } delay_max: 708 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3e12" port: "RADDR[6]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3f12" port: "RADDR[6]" } delay_max: 714 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3g12" port: "RADDR[6]" } delay_max: 671 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3h12" port: "RADDR[6]" } delay_max: 618 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3i12" port: "RADDR[6]" } delay_max: 658 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3j12" port: "RADDR[6]" } delay_max: 781 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3k12" port: "RADDR[6]" } delay_max: 614 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4584" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3l1" port: "RADDR[6]" } delay_max: 665 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c02" port: "RADDR[7]" } delay_max: 642 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b032" port: "RADDR[7]" } delay_max: 660 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0302" port: "RADDR[7]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03b12" port: "RADDR[7]" } delay_max: 623 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0b12" port: "RADDR[7]" } delay_max: 648 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c012" port: "RADDR[7]" } delay_max: 463 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0c12" port: "RADDR[7]" } delay_max: 614 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0d12" port: "RADDR[7]" } delay_max: 730 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0e12" port: "RADDR[7]" } delay_max: 864 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0f12" port: "RADDR[7]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0g12" port: "RADDR[7]" } delay_max: 862 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0h12" port: "RADDR[7]" } delay_max: 617 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0i12" port: "RADDR[7]" } delay_max: 448 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0j12" port: "RADDR[7]" } delay_max: 735 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0k12" port: "RADDR[7]" } delay_max: 951 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0l1" port: "RADDR[7]" } delay_max: 571 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0312" port: "RADDR[7]" } delay_max: 451 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03c12" port: "RADDR[7]" } delay_max: 561 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03d12" port: "RADDR[7]" } delay_max: 731 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03e12" port: "RADDR[7]" } delay_max: 698 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03f12" port: "RADDR[7]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03g12" port: "RADDR[7]" } delay_max: 750 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03h12" port: "RADDR[7]" } delay_max: 702 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03i12" port: "RADDR[7]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03j12" port: "RADDR[7]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03k12" port: "RADDR[7]" } delay_max: 896 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03l1" port: "RADDR[7]" } delay_max: 590 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b32" port: "RADDR[7]" } delay_max: 624 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b02" port: "RADDR[7]" } delay_max: 683 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3b12" port: "RADDR[7]" } delay_max: 674 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030b12" port: "RADDR[7]" } delay_max: 504 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03012" port: "RADDR[7]" } delay_max: 552 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030c12" port: "RADDR[7]" } delay_max: 471 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030d12" port: "RADDR[7]" } delay_max: 560 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030e12" port: "RADDR[7]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030f12" port: "RADDR[7]" } delay_max: 575 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030g12" port: "RADDR[7]" } delay_max: 617 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030h12" port: "RADDR[7]" } delay_max: 621 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030i12" port: "RADDR[7]" } delay_max: 518 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030j12" port: "RADDR[7]" } delay_max: 754 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030k12" port: "RADDR[7]" } delay_max: 752 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030l1" port: "RADDR[7]" } delay_max: 653 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b312" port: "RADDR[7]" } delay_max: 614 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3c12" port: "RADDR[7]" } delay_max: 589 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3d12" port: "RADDR[7]" } delay_max: 574 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3e12" port: "RADDR[7]" } delay_max: 389 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3f12" port: "RADDR[7]" } delay_max: 519 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3g12" port: "RADDR[7]" } delay_max: 640 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3h12" port: "RADDR[7]" } delay_max: 677 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3i12" port: "RADDR[7]" } delay_max: 574 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3j12" port: "RADDR[7]" } delay_max: 679 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3k12" port: "RADDR[7]" } delay_max: 696 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3l1" port: "RADDR[7]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3032" port: "RADDR[7]" } delay_max: 664 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b302" port: "RADDR[7]" } delay_max: 643 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303b12" port: "RADDR[7]" } delay_max: 576 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0b12" port: "RADDR[7]" } delay_max: 535 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b012" port: "RADDR[7]" } delay_max: 587 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0c12" port: "RADDR[7]" } delay_max: 371 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0d12" port: "RADDR[7]" } delay_max: 780 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0e12" port: "RADDR[7]" } delay_max: 741 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0f12" port: "RADDR[7]" } delay_max: 1070 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0g12" port: "RADDR[7]" } delay_max: 648 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0h12" port: "RADDR[7]" } delay_max: 568 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0i12" port: "RADDR[7]" } delay_max: 719 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0j12" port: "RADDR[7]" } delay_max: 695 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0k12" port: "RADDR[7]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0l1" port: "RADDR[7]" } delay_max: 498 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30312" port: "RADDR[7]" } delay_max: 630 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303c12" port: "RADDR[7]" } delay_max: 388 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303d12" port: "RADDR[7]" } delay_max: 725 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303e12" port: "RADDR[7]" } delay_max: 761 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303f12" port: "RADDR[7]" } delay_max: 826 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303g12" port: "RADDR[7]" } delay_max: 548 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303h12" port: "RADDR[7]" } delay_max: 547 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303i12" port: "RADDR[7]" } delay_max: 686 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303j12" port: "RADDR[7]" } delay_max: 706 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303k12" port: "RADDR[7]" } delay_max: 627 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303l1" port: "RADDR[7]" } delay_max: 539 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c32" port: "RADDR[7]" } delay_max: 630 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3b12" port: "RADDR[7]" } delay_max: 670 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30b12" port: "RADDR[7]" } delay_max: 640 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3012" port: "RADDR[7]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30c12" port: "RADDR[7]" } delay_max: 592 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30d12" port: "RADDR[7]" } delay_max: 840 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30e12" port: "RADDR[7]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30f12" port: "RADDR[7]" } delay_max: 771 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30g12" port: "RADDR[7]" } delay_max: 651 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30h12" port: "RADDR[7]" } delay_max: 616 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30i12" port: "RADDR[7]" } delay_max: 608 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30j12" port: "RADDR[7]" } delay_max: 809 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30k12" port: "RADDR[7]" } delay_max: 675 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30l1" port: "RADDR[7]" } delay_max: 604 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c312" port: "RADDR[7]" } delay_max: 552 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3c12" port: "RADDR[7]" } delay_max: 555 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3d12" port: "RADDR[7]" } delay_max: 740 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3e12" port: "RADDR[7]" } delay_max: 796 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3f12" port: "RADDR[7]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3g12" port: "RADDR[7]" } delay_max: 578 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3h12" port: "RADDR[7]" } delay_max: 553 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3i12" port: "RADDR[7]" } delay_max: 732 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3j12" port: "RADDR[7]" } delay_max: 785 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3k12" port: "RADDR[7]" } delay_max: 618 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4585" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3l1" port: "RADDR[7]" } delay_max: 539 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4572" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c02" port: "RCLKE" } delay_max: 681 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4572" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0b12" port: "RCLKE" } delay_max: 667 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4572" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c012" port: "RCLKE" } delay_max: 510 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4572" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0c12" port: "RCLKE" } delay_max: 594 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4572" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0d12" port: "RCLKE" } delay_max: 627 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4572" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0e12" port: "RCLKE" } delay_max: 903 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4572" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0f12" port: "RCLKE" } delay_max: 849 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4572" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0g12" port: "RCLKE" } delay_max: 855 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4572" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0h12" port: "RCLKE" } delay_max: 625 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4572" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0i12" port: "RCLKE" } delay_max: 511 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4572" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0j12" port: "RCLKE" } delay_max: 762 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4572" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0k12" port: "RCLKE" } delay_max: 988 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4572" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0l1" port: "RCLKE" } delay_max: 595 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c02" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4455" port: "I[0]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_2" port: "O" } sink { cell: "edb_top_inst/LUT__4722" port: "I[0]" } delay_max: 212 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_2" port: "O" } sink { cell: "edb_top_inst/LUT__4713" port: "I[0]" } delay_max: 133 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_2" port: "O" } sink { cell: "edb_top_inst/LUT__4712" port: "I[0]" } delay_max: 441 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_2" port: "O" } sink { cell: "edb_top_inst/LUT__4714" port: "I[0]" } delay_max: 237 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_2" port: "O" } sink { cell: "edb_top_inst/LUT__4715" port: "I[0]" } delay_max: 234 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_2" port: "O" } sink { cell: "edb_top_inst/LUT__4716" port: "I[0]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_2" port: "O" } sink { cell: "edb_top_inst/LUT__4717" port: "I[0]" } delay_max: 165 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_2" port: "O" } sink { cell: "edb_top_inst/LUT__4718" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_2" port: "O" } sink { cell: "edb_top_inst/LUT__4719" port: "I[0]" } delay_max: 403 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_2" port: "O" } sink { cell: "edb_top_inst/LUT__4711" port: "I[0]" } delay_max: 128 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_2" port: "O" } sink { cell: "edb_top_inst/LUT__4721" port: "I[0]" } delay_max: 391 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_2" port: "O" } sink { cell: "edb_top_inst/LUT__4720" port: "I[0]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4685" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b032" port: "WEB" } delay_max: 605 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4685" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03b12" port: "WEB" } delay_max: 557 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4685" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0312" port: "WEB" } delay_max: 468 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4685" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03c12" port: "WEB" } delay_max: 542 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4685" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03d12" port: "WEB" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4685" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03e12" port: "WEB" } delay_max: 632 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4685" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03f12" port: "WEB" } delay_max: 945 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4685" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03g12" port: "WEB" } delay_max: 599 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4685" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03h12" port: "WEB" } delay_max: 664 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4685" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03i12" port: "WEB" } delay_max: 557 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4685" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03j12" port: "WEB" } delay_max: 633 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4685" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03k12" port: "WEB" } delay_max: 781 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4685" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03l1" port: "WEB" } delay_max: 575 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4684" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b032" port: "RCLKE" } delay_max: 625 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4684" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03b12" port: "RCLKE" } delay_max: 732 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4684" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0312" port: "RCLKE" } delay_max: 338 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4684" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03c12" port: "RCLKE" } delay_max: 551 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4684" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03d12" port: "RCLKE" } delay_max: 772 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4684" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03e12" port: "RCLKE" } delay_max: 805 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4684" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03f12" port: "RCLKE" } delay_max: 964 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4684" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03g12" port: "RCLKE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4684" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03h12" port: "RCLKE" } delay_max: 646 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4684" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03i12" port: "RCLKE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4684" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03j12" port: "RCLKE" } delay_max: 757 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4684" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03k12" port: "RCLKE" } delay_max: 937 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4684" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03l1" port: "RCLKE" } delay_max: 539 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b032" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4455" port: "I[1]" } delay_max: 154 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4688" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0302" port: "WEB" } delay_max: 745 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4688" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030b12" port: "WEB" } delay_max: 499 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4688" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03012" port: "WEB" } delay_max: 659 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4688" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030c12" port: "WEB" } delay_max: 643 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4688" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030d12" port: "WEB" } delay_max: 560 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4688" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030e12" port: "WEB" } delay_max: 599 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4688" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030f12" port: "WEB" } delay_max: 601 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4688" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030g12" port: "WEB" } delay_max: 686 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4688" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030h12" port: "WEB" } delay_max: 669 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4688" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030i12" port: "WEB" } delay_max: 395 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4688" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030j12" port: "WEB" } delay_max: 678 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4688" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030k12" port: "WEB" } delay_max: 676 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4688" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030l1" port: "WEB" } delay_max: 783 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4687" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0302" port: "RCLKE" } delay_max: 639 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4687" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030b12" port: "RCLKE" } delay_max: 457 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4687" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03012" port: "RCLKE" } delay_max: 545 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4687" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030c12" port: "RCLKE" } delay_max: 503 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4687" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030d12" port: "RCLKE" } delay_max: 515 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4687" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030e12" port: "RCLKE" } delay_max: 481 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4687" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030f12" port: "RCLKE" } delay_max: 510 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4687" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030g12" port: "RCLKE" } delay_max: 579 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4687" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030h12" port: "RCLKE" } delay_max: 740 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4687" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030i12" port: "RCLKE" } delay_max: 432 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4687" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030j12" port: "RCLKE" } delay_max: 863 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4687" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030k12" port: "RCLKE" } delay_max: 679 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4687" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030l1" port: "RCLKE" } delay_max: 688 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0302" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4454" port: "I[0]" } delay_max: 171 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4712" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03b12" port: "WDATA[10]" } delay_max: 606 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4712" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0b12" port: "WDATA[10]" } delay_max: 614 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4712" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3b12" port: "WDATA[10]" } delay_max: 503 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4712" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030b12" port: "WDATA[10]" } delay_max: 287 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4712" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303b12" port: "WDATA[10]" } delay_max: 548 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4712" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0b12" port: "WDATA[10]" } delay_max: 598 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4712" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3b12" port: "WDATA[10]" } delay_max: 594 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4712" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30b12" port: "WDATA[10]" } delay_max: 543 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03b12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4494" port: "I[0]" } delay_max: 351 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0b12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4494" port: "I[1]" } delay_max: 136 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4713" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c012" port: "WDATA[10]" } delay_max: 530 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4713" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0312" port: "WDATA[10]" } delay_max: 602 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4713" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03012" port: "WDATA[10]" } delay_max: 723 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4713" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b312" port: "WDATA[10]" } delay_max: 722 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4713" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b012" port: "WDATA[10]" } delay_max: 317 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4713" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30312" port: "WDATA[10]" } delay_max: 469 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4713" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3012" port: "WDATA[10]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4713" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c312" port: "WDATA[10]" } delay_max: 570 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c012" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4488" port: "I[1]" } delay_max: 378 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4714" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0c12" port: "WDATA[10]" } delay_max: 715 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4714" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03c12" port: "WDATA[10]" } delay_max: 689 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4714" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030c12" port: "WDATA[10]" } delay_max: 595 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4714" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3c12" port: "WDATA[10]" } delay_max: 732 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4714" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0c12" port: "WDATA[10]" } delay_max: 462 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4714" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303c12" port: "WDATA[10]" } delay_max: 548 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4714" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30c12" port: "WDATA[10]" } delay_max: 602 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4714" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3c12" port: "WDATA[10]" } delay_max: 551 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0c12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4500" port: "I[1]" } delay_max: 171 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4715" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0d12" port: "WDATA[10]" } delay_max: 723 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4715" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03d12" port: "WDATA[10]" } delay_max: 778 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4715" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030d12" port: "WDATA[10]" } delay_max: 574 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4715" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3d12" port: "WDATA[10]" } delay_max: 465 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4715" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0d12" port: "WDATA[10]" } delay_max: 796 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4715" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303d12" port: "WDATA[10]" } delay_max: 741 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4715" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30d12" port: "WDATA[10]" } delay_max: 837 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4715" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3d12" port: "WDATA[10]" } delay_max: 789 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0d12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4506" port: "I[1]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4716" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0e12" port: "WDATA[10]" } delay_max: 937 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4716" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03e12" port: "WDATA[10]" } delay_max: 769 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4716" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030e12" port: "WDATA[10]" } delay_max: 738 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4716" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3e12" port: "WDATA[10]" } delay_max: 793 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4716" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0e12" port: "WDATA[10]" } delay_max: 518 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4716" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303e12" port: "WDATA[10]" } delay_max: 714 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4716" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30e12" port: "WDATA[10]" } delay_max: 588 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4716" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3e12" port: "WDATA[10]" } delay_max: 574 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0e12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4512" port: "I[1]" } delay_max: 488 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4717" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0f12" port: "WDATA[10]" } delay_max: 754 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4717" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03f12" port: "WDATA[10]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4717" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030f12" port: "WDATA[10]" } delay_max: 532 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4717" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3f12" port: "WDATA[10]" } delay_max: 560 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4717" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0f12" port: "WDATA[10]" } delay_max: 920 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4717" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303f12" port: "WDATA[10]" } delay_max: 693 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4717" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30f12" port: "WDATA[10]" } delay_max: 689 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4717" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3f12" port: "WDATA[10]" } delay_max: 636 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0f12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4518" port: "I[1]" } delay_max: 133 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4718" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0g12" port: "WDATA[10]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4718" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03g12" port: "WDATA[10]" } delay_max: 768 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4718" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030g12" port: "WDATA[10]" } delay_max: 784 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4718" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3g12" port: "WDATA[10]" } delay_max: 687 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4718" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0g12" port: "WDATA[10]" } delay_max: 674 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4718" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303g12" port: "WDATA[10]" } delay_max: 664 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4718" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30g12" port: "WDATA[10]" } delay_max: 674 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4718" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3g12" port: "WDATA[10]" } delay_max: 675 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0g12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4524" port: "I[1]" } delay_max: 417 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4719" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0h12" port: "WDATA[10]" } delay_max: 585 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4719" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03h12" port: "WDATA[10]" } delay_max: 575 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4719" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030h12" port: "WDATA[10]" } delay_max: 671 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4719" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3h12" port: "WDATA[10]" } delay_max: 708 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4719" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0h12" port: "WDATA[10]" } delay_max: 319 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4719" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303h12" port: "WDATA[10]" } delay_max: 287 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4719" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30h12" port: "WDATA[10]" } delay_max: 538 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4719" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3h12" port: "WDATA[10]" } delay_max: 428 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0h12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4530" port: "I[1]" } delay_max: 127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4720" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0i12" port: "WDATA[10]" } delay_max: 505 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4720" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03i12" port: "WDATA[10]" } delay_max: 572 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4720" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030i12" port: "WDATA[10]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4720" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3i12" port: "WDATA[10]" } delay_max: 418 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4720" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0i12" port: "WDATA[10]" } delay_max: 699 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4720" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303i12" port: "WDATA[10]" } delay_max: 626 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4720" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30i12" port: "WDATA[10]" } delay_max: 624 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4720" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3i12" port: "WDATA[10]" } delay_max: 656 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0i12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4536" port: "I[1]" } delay_max: 154 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4721" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0j12" port: "WDATA[10]" } delay_max: 673 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4721" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03j12" port: "WDATA[10]" } delay_max: 679 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4721" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030j12" port: "WDATA[10]" } delay_max: 666 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4721" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3j12" port: "WDATA[10]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4721" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0j12" port: "WDATA[10]" } delay_max: 493 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4721" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303j12" port: "WDATA[10]" } delay_max: 542 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4721" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30j12" port: "WDATA[10]" } delay_max: 722 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4721" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3j12" port: "WDATA[10]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0j12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4542" port: "I[1]" } delay_max: 225 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4722" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0k12" port: "WDATA[10]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4722" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03k12" port: "WDATA[10]" } delay_max: 963 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4722" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030k12" port: "WDATA[10]" } delay_max: 731 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4722" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3k12" port: "WDATA[10]" } delay_max: 675 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4722" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0k12" port: "WDATA[10]" } delay_max: 631 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4722" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303k12" port: "WDATA[10]" } delay_max: 570 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4722" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30k12" port: "WDATA[10]" } delay_max: 753 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4722" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3k12" port: "WDATA[10]" } delay_max: 678 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0k12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4548" port: "I[1]" } delay_max: 391 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c0l1" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4554" port: "I[1]" } delay_max: 217 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b0312" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4488" port: "I[0]" } delay_max: 230 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03c12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4500" port: "I[0]" } delay_max: 127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03d12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4506" port: "I[0]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03e12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4512" port: "I[0]" } delay_max: 291 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03f12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4518" port: "I[0]" } delay_max: 483 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03g12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4524" port: "I[0]" } delay_max: 351 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03h12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4530" port: "I[0]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03i12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4536" port: "I[0]" } delay_max: 435 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03j12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4542" port: "I[0]" } delay_max: 224 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03k12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4548" port: "I[0]" } delay_max: 225 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b03l1" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4554" port: "I[0]" } delay_max: 136 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4690" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b32" port: "WEB" } delay_max: 750 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4690" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3b12" port: "WEB" } delay_max: 496 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4690" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b312" port: "WEB" } delay_max: 656 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4690" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3c12" port: "WEB" } delay_max: 602 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4690" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3d12" port: "WEB" } delay_max: 579 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4690" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3e12" port: "WEB" } delay_max: 498 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4690" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3f12" port: "WEB" } delay_max: 503 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4690" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3g12" port: "WEB" } delay_max: 579 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4690" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3h12" port: "WEB" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4690" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3i12" port: "WEB" } delay_max: 459 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4690" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3j12" port: "WEB" } delay_max: 641 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4690" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3k12" port: "WEB" } delay_max: 591 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4690" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3l1" port: "WEB" } delay_max: 642 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4689" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b32" port: "RCLKE" } delay_max: 656 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4689" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3b12" port: "RCLKE" } delay_max: 665 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4689" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b312" port: "RCLKE" } delay_max: 604 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4689" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3c12" port: "RCLKE" } delay_max: 552 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4689" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3d12" port: "RCLKE" } delay_max: 548 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4689" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3e12" port: "RCLKE" } delay_max: 486 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4689" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3f12" port: "RCLKE" } delay_max: 493 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4689" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3g12" port: "RCLKE" } delay_max: 644 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4689" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3h12" port: "RCLKE" } delay_max: 739 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4689" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3i12" port: "RCLKE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4689" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3j12" port: "RCLKE" } delay_max: 750 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4689" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3k12" port: "RCLKE" } delay_max: 700 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4689" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3l1" port: "RCLKE" } delay_max: 579 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b32" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4454" port: "I[1]" } delay_max: 543 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4694" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b02" port: "WEB" } delay_max: 580 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4694" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0b12" port: "WEB" } delay_max: 453 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4694" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b012" port: "WEB" } delay_max: 532 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4694" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0c12" port: "WEB" } delay_max: 432 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4694" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0d12" port: "WEB" } delay_max: 778 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4694" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0e12" port: "WEB" } delay_max: 567 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4694" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0f12" port: "WEB" } delay_max: 994 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4694" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0g12" port: "WEB" } delay_max: 604 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4694" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0h12" port: "WEB" } delay_max: 493 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4694" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0i12" port: "WEB" } delay_max: 623 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4694" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0j12" port: "WEB" } delay_max: 553 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4694" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0k12" port: "WEB" } delay_max: 441 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4694" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0l1" port: "WEB" } delay_max: 540 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4693" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b02" port: "RCLKE" } delay_max: 662 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4693" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0b12" port: "RCLKE" } delay_max: 546 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4693" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b012" port: "RCLKE" } delay_max: 557 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4693" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0c12" port: "RCLKE" } delay_max: 288 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4693" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0d12" port: "RCLKE" } delay_max: 736 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4693" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0e12" port: "RCLKE" } delay_max: 655 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4693" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0f12" port: "RCLKE" } delay_max: 976 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4693" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0g12" port: "RCLKE" } delay_max: 535 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4693" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0h12" port: "RCLKE" } delay_max: 504 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4693" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0i12" port: "RCLKE" } delay_max: 712 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4693" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0j12" port: "RCLKE" } delay_max: 608 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4693" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0k12" port: "RCLKE" } delay_max: 518 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4693" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0l1" port: "RCLKE" } delay_max: 446 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b02" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4452" port: "I[0]" } delay_max: 289 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3b12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4493" port: "I[0]" } delay_max: 359 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030b12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4493" port: "I[1]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$03012" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4487" port: "I[1]" } delay_max: 270 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030c12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4499" port: "I[1]" } delay_max: 289 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030d12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4505" port: "I[1]" } delay_max: 382 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030e12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4511" port: "I[1]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030f12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4517" port: "I[1]" } delay_max: 331 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030g12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4523" port: "I[1]" } delay_max: 319 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030h12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4529" port: "I[1]" } delay_max: 287 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030i12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4535" port: "I[1]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030j12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4541" port: "I[1]" } delay_max: 326 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030k12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4547" port: "I[1]" } delay_max: 322 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$030l1" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4553" port: "I[1]" } delay_max: 282 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b312" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4487" port: "I[0]" } delay_max: 575 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3c12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4499" port: "I[0]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3d12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4505" port: "I[0]" } delay_max: 293 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3e12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4511" port: "I[0]" } delay_max: 127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3f12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4517" port: "I[0]" } delay_max: 219 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3g12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4523" port: "I[0]" } delay_max: 316 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3h12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4529" port: "I[0]" } delay_max: 412 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3i12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4535" port: "I[0]" } delay_max: 339 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3j12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4541" port: "I[0]" } delay_max: 235 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3k12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4547" port: "I[0]" } delay_max: 154 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$0b3l1" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4553" port: "I[0]" } delay_max: 572 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4696" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3032" port: "WEB" } delay_max: 707 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4696" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303b12" port: "WEB" } delay_max: 522 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4696" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30312" port: "WEB" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4696" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303c12" port: "WEB" } delay_max: 451 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4696" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303d12" port: "WEB" } delay_max: 669 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4696" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303e12" port: "WEB" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4696" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303f12" port: "WEB" } delay_max: 823 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4696" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303g12" port: "WEB" } delay_max: 713 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4696" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303h12" port: "WEB" } delay_max: 648 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4696" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303i12" port: "WEB" } delay_max: 667 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4696" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303j12" port: "WEB" } delay_max: 719 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4696" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303k12" port: "WEB" } delay_max: 631 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4696" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303l1" port: "WEB" } delay_max: 610 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4695" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3032" port: "RCLKE" } delay_max: 770 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4695" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303b12" port: "RCLKE" } delay_max: 632 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4695" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30312" port: "RCLKE" } delay_max: 661 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4695" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303c12" port: "RCLKE" } delay_max: 284 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4695" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303d12" port: "RCLKE" } delay_max: 686 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4695" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303e12" port: "RCLKE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4695" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303f12" port: "RCLKE" } delay_max: 886 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4695" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303g12" port: "RCLKE" } delay_max: 634 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4695" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303h12" port: "RCLKE" } delay_max: 531 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4695" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303i12" port: "RCLKE" } delay_max: 716 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4695" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303j12" port: "RCLKE" } delay_max: 759 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4695" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303k12" port: "RCLKE" } delay_max: 738 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4695" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303l1" port: "RCLKE" } delay_max: 555 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3032" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4452" port: "I[1]" } delay_max: 133 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4699" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b302" port: "WEB" } delay_max: 694 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4699" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30b12" port: "WEB" } delay_max: 516 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4699" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3012" port: "WEB" } delay_max: 573 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4699" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30c12" port: "WEB" } delay_max: 736 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4699" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30d12" port: "WEB" } delay_max: 763 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4699" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30e12" port: "WEB" } delay_max: 786 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4699" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30f12" port: "WEB" } delay_max: 733 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4699" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30g12" port: "WEB" } delay_max: 713 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4699" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30h12" port: "WEB" } delay_max: 653 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4699" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30i12" port: "WEB" } delay_max: 619 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4699" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30j12" port: "WEB" } delay_max: 850 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4699" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30k12" port: "WEB" } delay_max: 571 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4699" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30l1" port: "WEB" } delay_max: 784 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4698" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b302" port: "RCLKE" } delay_max: 588 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4698" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30b12" port: "RCLKE" } delay_max: 571 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4698" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3012" port: "RCLKE" } delay_max: 602 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4698" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30c12" port: "RCLKE" } delay_max: 596 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4698" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30d12" port: "RCLKE" } delay_max: 760 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4698" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30e12" port: "RCLKE" } delay_max: 762 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4698" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30f12" port: "RCLKE" } delay_max: 675 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4698" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30g12" port: "RCLKE" } delay_max: 534 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4698" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30h12" port: "RCLKE" } delay_max: 522 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4698" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30i12" port: "RCLKE" } delay_max: 594 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4698" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30j12" port: "RCLKE" } delay_max: 809 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4698" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30k12" port: "RCLKE" } delay_max: 586 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4698" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30l1" port: "RCLKE" } delay_max: 575 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b302" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4453" port: "I[0]" } delay_max: 171 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303b12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4491" port: "I[0]" } delay_max: 136 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0b12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4491" port: "I[1]" } delay_max: 217 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b012" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4485" port: "I[1]" } delay_max: 136 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0c12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4497" port: "I[1]" } delay_max: 146 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0d12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4503" port: "I[1]" } delay_max: 329 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0e12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4509" port: "I[1]" } delay_max: 456 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0f12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4515" port: "I[1]" } delay_max: 717 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0g12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4521" port: "I[1]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0h12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4527" port: "I[1]" } delay_max: 217 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0i12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4533" port: "I[1]" } delay_max: 343 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0j12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4539" port: "I[1]" } delay_max: 234 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0k12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4545" port: "I[1]" } delay_max: 374 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$3b0l1" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4551" port: "I[1]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$30312" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4485" port: "I[0]" } delay_max: 153 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303c12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4497" port: "I[0]" } delay_max: 148 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303d12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4503" port: "I[0]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303e12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4509" port: "I[0]" } delay_max: 477 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303f12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4515" port: "I[0]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303g12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4521" port: "I[0]" } delay_max: 333 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303h12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4527" port: "I[0]" } delay_max: 136 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303i12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4533" port: "I[0]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303j12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4539" port: "I[0]" } delay_max: 171 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303k12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4545" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$303l1" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4551" port: "I[0]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4701" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c32" port: "WEB" } delay_max: 637 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4701" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3b12" port: "WEB" } delay_max: 746 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4701" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c312" port: "WEB" } delay_max: 569 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4701" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3c12" port: "WEB" } delay_max: 689 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4701" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3d12" port: "WEB" } delay_max: 720 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4701" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3e12" port: "WEB" } delay_max: 672 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4701" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3f12" port: "WEB" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4701" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3g12" port: "WEB" } delay_max: 757 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4701" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3h12" port: "WEB" } delay_max: 640 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4701" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3i12" port: "WEB" } delay_max: 740 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4701" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3j12" port: "WEB" } delay_max: 713 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4701" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3k12" port: "WEB" } delay_max: 523 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4701" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3l1" port: "WEB" } delay_max: 593 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4700" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c32" port: "RCLKE" } delay_max: 633 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4700" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3b12" port: "RCLKE" } delay_max: 736 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4700" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c312" port: "RCLKE" } delay_max: 642 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4700" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3c12" port: "RCLKE" } delay_max: 589 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4700" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3d12" port: "RCLKE" } delay_max: 726 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4700" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3e12" port: "RCLKE" } delay_max: 728 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4700" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3f12" port: "RCLKE" } delay_max: 772 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4700" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3g12" port: "RCLKE" } delay_max: 673 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4700" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3h12" port: "RCLKE" } delay_max: 575 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4700" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3i12" port: "RCLKE" } delay_max: 786 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4700" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3j12" port: "RCLKE" } delay_max: 741 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4700" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3k12" port: "RCLKE" } delay_max: 624 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4700" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3l1" port: "RCLKE" } delay_max: 519 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c32" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4453" port: "I[1]" } delay_max: 234 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3b12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4492" port: "I[0]" } delay_max: 392 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30b12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4492" port: "I[1]" } delay_max: 340 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b3012" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4486" port: "I[1]" } delay_max: 218 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30c12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4498" port: "I[1]" } delay_max: 355 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30d12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4504" port: "I[1]" } delay_max: 338 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30e12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4510" port: "I[1]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30f12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4516" port: "I[1]" } delay_max: 255 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30g12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4522" port: "I[1]" } delay_max: 324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30h12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4528" port: "I[1]" } delay_max: 381 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30i12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4534" port: "I[1]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30j12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4540" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30k12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4546" port: "I[1]" } delay_max: 382 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b30l1" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4552" port: "I[1]" } delay_max: 408 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c312" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4486" port: "I[0]" } delay_max: 287 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3c12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4498" port: "I[0]" } delay_max: 218 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3d12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4504" port: "I[0]" } delay_max: 329 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3e12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4510" port: "I[0]" } delay_max: 154 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3f12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4516" port: "I[0]" } delay_max: 383 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3g12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4522" port: "I[0]" } delay_max: 390 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3h12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4528" port: "I[0]" } delay_max: 284 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3i12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4534" port: "I[0]" } delay_max: 359 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3j12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4540" port: "I[0]" } delay_max: 240 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3k12" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4546" port: "I[0]" } delay_max: 457 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c3l1" port: "RDATA[0]" } sink { cell: "edb_top_inst/LUT__4552" port: "I[0]" } delay_max: 270 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3548" port: "O" } sink { cell: "edb_top_inst/LUT__3578" port: "I[1]" } delay_max: 213 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3549" port: "O" } sink { cell: "edb_top_inst/LUT__3553" port: "I[0]" } delay_max: 206 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3550" port: "O" } sink { cell: "edb_top_inst/LUT__3553" port: "I[1]" } delay_max: 151 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3551" port: "O" } sink { cell: "edb_top_inst/LUT__3553" port: "I[2]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3552" port: "O" } sink { cell: "edb_top_inst/LUT__3553" port: "I[3]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3553" port: "O" } sink { cell: "edb_top_inst/LUT__3569" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3554" port: "O" } sink { cell: "edb_top_inst/LUT__3558" port: "I[0]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3555" port: "O" } sink { cell: "edb_top_inst/LUT__3558" port: "I[1]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3556" port: "O" } sink { cell: "edb_top_inst/LUT__3558" port: "I[2]" } delay_max: 216 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3557" port: "O" } sink { cell: "edb_top_inst/LUT__3558" port: "I[3]" } delay_max: 317 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3558" port: "O" } sink { cell: "edb_top_inst/LUT__3569" port: "I[1]" } delay_max: 187 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3559" port: "O" } sink { cell: "edb_top_inst/LUT__3563" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3560" port: "O" } sink { cell: "edb_top_inst/LUT__3563" port: "I[1]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3561" port: "O" } sink { cell: "edb_top_inst/LUT__3563" port: "I[2]" } delay_max: 202 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3562" port: "O" } sink { cell: "edb_top_inst/LUT__3563" port: "I[3]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3563" port: "O" } sink { cell: "edb_top_inst/LUT__3569" port: "I[2]" } delay_max: 261 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3564" port: "O" } sink { cell: "edb_top_inst/LUT__3568" port: "I[0]" } delay_max: 286 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3565" port: "O" } sink { cell: "edb_top_inst/LUT__3568" port: "I[1]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3566" port: "O" } sink { cell: "edb_top_inst/LUT__3568" port: "I[2]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3567" port: "O" } sink { cell: "edb_top_inst/LUT__3568" port: "I[3]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3568" port: "O" } sink { cell: "edb_top_inst/LUT__3569" port: "I[3]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3569" port: "O" } sink { cell: "edb_top_inst/LUT__3570" port: "I[0]" } delay_max: 278 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3570" port: "O" } sink { cell: "edb_top_inst/LUT__3578" port: "I[0]" } delay_max: 172 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3571" port: "O" } sink { cell: "edb_top_inst/LUT__3572" port: "I[2]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3572" port: "O" } sink { cell: "edb_top_inst/LUT__3573" port: "I[0]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3573" port: "O" } sink { cell: "edb_top_inst/LUT__3574" port: "I[0]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3574" port: "O" } sink { cell: "edb_top_inst/LUT__3576" port: "I[1]" } delay_max: 240 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3574" port: "O" } sink { cell: "edb_top_inst/LUT__3694" port: "I[2]" } delay_max: 234 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3576" port: "O" } sink { cell: "edb_top_inst/LUT__3578" port: "I[2]" } delay_max: 321 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3577" port: "O" } sink { cell: "edb_top_inst/LUT__3578" port: "I[3]" } delay_max: 133 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3577" port: "O" } sink { cell: "edb_top_inst/LUT__3582" port: "I[2]" } delay_max: 175 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3577" port: "O" } sink { cell: "edb_top_inst/LUT__3609" port: "I[2]" } delay_max: 424 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3577" port: "O" } sink { cell: "edb_top_inst/LUT__3643" port: "I[2]" } delay_max: 268 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3577" port: "O" } sink { cell: "edb_top_inst/LUT__3652" port: "I[0]" } delay_max: 297 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3577" port: "O" } sink { cell: "edb_top_inst/LUT__3658" port: "I[1]" } delay_max: 480 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3577" port: "O" } sink { cell: "edb_top_inst/LUT__3684" port: "I[2]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3577" port: "O" } sink { cell: "edb_top_inst/LUT__3689" port: "I[0]" } delay_max: 507 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3580" port: "O" } sink { cell: "edb_top_inst/LUT__3581" port: "I[2]" } delay_max: 234 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3581" port: "O" } sink { cell: "edb_top_inst/LUT__3586" port: "I[0]" } delay_max: 229 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3582" port: "O" } sink { cell: "edb_top_inst/LUT__3586" port: "I[1]" } delay_max: 237 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3582" port: "O" } sink { cell: "edb_top_inst/LUT__3613" port: "I[1]" } delay_max: 154 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3582" port: "O" } sink { cell: "edb_top_inst/LUT__3715" port: "I[0]" } delay_max: 284 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3583" port: "O" } sink { cell: "edb_top_inst/LUT__3584" port: "I[2]" } delay_max: 444 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3583" port: "O" } sink { cell: "edb_top_inst/LUT__3612" port: "I[1]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3583" port: "O" } sink { cell: "edb_top_inst/LUT__3657" port: "I[1]" } delay_max: 298 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3583" port: "O" } sink { cell: "edb_top_inst/LUT__3686" port: "I[1]" } delay_max: 300 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3583" port: "O" } sink { cell: "edb_top_inst/LUT__3694" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3583" port: "O" } sink { cell: "edb_top_inst/LUT__4117" port: "I[1]" } delay_max: 215 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3585" port: "O" } sink { cell: "edb_top_inst/LUT__3586" port: "I[3]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3585" port: "O" } sink { cell: "edb_top_inst/LUT__3715" port: "I[2]" } delay_max: 166 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3586" port: "O" } sink { cell: "edb_top_inst/LUT__3587" port: "I[1]" } delay_max: 410 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3586" port: "O" } sink { cell: "edb_top_inst/LUT__3696" port: "I[0]" } delay_max: 398 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3587" port: "O" } sink { cell: "edb_top_inst/LUT__3588" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3587" port: "O" } sink { cell: "edb_top_inst/LUT__3704" port: "I[0]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3589" port: "O" } sink { cell: "edb_top_inst/LUT__3590" port: "I[1]" } delay_max: 266 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3589" port: "O" } sink { cell: "edb_top_inst/LUT__3596" port: "I[2]" } delay_max: 233 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3589" port: "O" } sink { cell: "edb_top_inst/LUT__3598" port: "I[3]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3589" port: "O" } sink { cell: "edb_top_inst/LUT__3703" port: "I[1]" } delay_max: 351 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3589" port: "O" } sink { cell: "edb_top_inst/LUT__3710" port: "I[1]" } delay_max: 209 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/LUT__3592" port: "I[1]" } delay_max: 314 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/LUT__3698" port: "I[1]" } delay_max: 218 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/LUT__3705" port: "I[1]" } delay_max: 172 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/LUT__3712" port: "I[1]" } delay_max: 225 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3596" port: "O" } sink { cell: "edb_top_inst/LUT__3597" port: "I[1]" } delay_max: 128 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3596" port: "O" } sink { cell: "edb_top_inst/LUT__3699" port: "I[1]" } delay_max: 291 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3596" port: "O" } sink { cell: "edb_top_inst/LUT__3706" port: "I[1]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3598" port: "O" } sink { cell: "edb_top_inst/LUT__3599" port: "I[1]" } delay_max: 420 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3598" port: "O" } sink { cell: "edb_top_inst/LUT__3701" port: "I[1]" } delay_max: 234 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3598" port: "O" } sink { cell: "edb_top_inst/LUT__3708" port: "I[1]" } delay_max: 292 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3598" port: "O" } sink { cell: "edb_top_inst/LUT__3713" port: "I[1]" } delay_max: 225 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/LUT__3603" port: "I[3]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3603" port: "O" } sink { cell: "edb_top_inst/LUT__3606" port: "I[0]" } delay_max: 154 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3604" port: "O" } sink { cell: "edb_top_inst/LUT__3606" port: "I[1]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3605" port: "O" } sink { cell: "edb_top_inst/LUT__3606" port: "I[2]" } delay_max: 151 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3608" port: "O" } sink { cell: "edb_top_inst/LUT__3610" port: "I[0]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3608" port: "O" } sink { cell: "edb_top_inst/LUT__3616" port: "I[0]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3608" port: "O" } sink { cell: "edb_top_inst/LUT__3692" port: "I[0]" } delay_max: 248 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3609" port: "O" } sink { cell: "edb_top_inst/LUT__3610" port: "I[2]" } delay_max: 202 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3610" port: "O" } sink { cell: "edb_top_inst/LUT__3614" port: "I[1]" } delay_max: 148 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3611" port: "O" } sink { cell: "edb_top_inst/LUT__3613" port: "I[0]" } delay_max: 149 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3613" port: "O" } sink { cell: "edb_top_inst/LUT__3614" port: "I[3]" } delay_max: 154 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3616" port: "O" } sink { cell: "edb_top_inst/LUT__3623" port: "I[0]" } delay_max: 153 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3616" port: "O" } sink { cell: "edb_top_inst/LUT__3640" port: "I[0]" } delay_max: 136 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3616" port: "O" } sink { cell: "edb_top_inst/LUT__3685" port: "I[1]" } delay_max: 179 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3617" port: "O" } sink { cell: "edb_top_inst/LUT__3619" port: "I[1]" } delay_max: 280 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3618" port: "O" } sink { cell: "edb_top_inst/LUT__3619" port: "I[2]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3618" port: "O" } sink { cell: "edb_top_inst/LUT__3792" port: "I[1]" } delay_max: 133 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3619" port: "O" } sink { cell: "edb_top_inst/LUT__3622" port: "I[0]" } delay_max: 151 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3619" port: "O" } sink { cell: "edb_top_inst/LUT__3626" port: "I[1]" } delay_max: 128 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3620" port: "O" } sink { cell: "edb_top_inst/LUT__3622" port: "I[1]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3620" port: "O" } sink { cell: "edb_top_inst/LUT__3625" port: "I[1]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3621" port: "O" } sink { cell: "edb_top_inst/LUT__3622" port: "I[2]" } delay_max: 201 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3622" port: "O" } sink { cell: "edb_top_inst/LUT__3623" port: "I[2]" } delay_max: 752 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3623" port: "O" } sink { cell: "edb_top_inst/LUT__3638" port: "I[1]" } delay_max: 291 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3626" port: "O" } sink { cell: "edb_top_inst/LUT__3627" port: "I[0]" } delay_max: 700 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3626" port: "O" } sink { cell: "edb_top_inst/LUT__3653" port: "I[0]" } delay_max: 637 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3626" port: "O" } sink { cell: "edb_top_inst/LUT__3687" port: "I[0]" } delay_max: 681 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3626" port: "O" } sink { cell: "edb_top_inst/LUT__3689" port: "I[2]" } delay_max: 733 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3626" port: "O" } sink { cell: "edb_top_inst/LUT__3694" port: "I[1]" } delay_max: 673 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3626" port: "O" } sink { cell: "edb_top_inst/LUT__4117" port: "I[0]" } delay_max: 753 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3626" port: "O" } sink { cell: "edb_top_inst/LUT__4119" port: "I[0]" } delay_max: 694 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3627" port: "O" } sink { cell: "edb_top_inst/LUT__3638" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3628" port: "O" } sink { cell: "edb_top_inst/LUT__3637" port: "I[0]" } delay_max: 154 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3628" port: "O" } sink { cell: "edb_top_inst/LUT__4116" port: "I[1]" } delay_max: 164 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3629" port: "O" } sink { cell: "edb_top_inst/LUT__3631" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3629" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i3" port: "I[1]" } delay_max: 256 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3630" port: "O" } sink { cell: "edb_top_inst/LUT__3631" port: "I[1]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3630" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i4" port: "I[1]" } delay_max: 256 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3631" port: "O" } sink { cell: "edb_top_inst/LUT__3636" port: "I[0]" } delay_max: 189 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3632" port: "O" } sink { cell: "edb_top_inst/LUT__3633" port: "I[0]" } delay_max: 187 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3632" port: "O" } sink { cell: "edb_top_inst/LUT__3635" port: "I[0]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3633" port: "O" } sink { cell: "edb_top_inst/LUT__3636" port: "I[1]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3634" port: "O" } sink { cell: "edb_top_inst/LUT__3635" port: "I[1]" } delay_max: 154 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3634" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i1" port: "I[1]" } delay_max: 218 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3635" port: "O" } sink { cell: "edb_top_inst/LUT__3636" port: "I[2]" } delay_max: 187 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3636" port: "O" } sink { cell: "edb_top_inst/LUT__3637" port: "I[1]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3636" port: "O" } sink { cell: "edb_top_inst/LUT__3657" port: "I[0]" } delay_max: 217 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3636" port: "O" } sink { cell: "edb_top_inst/LUT__3687" port: "I[1]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3637" port: "O" } sink { cell: "edb_top_inst/LUT__3638" port: "I[3]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3637" port: "O" } sink { cell: "edb_top_inst/LUT__3641" port: "I[0]" } delay_max: 249 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3638" port: "O" } sink { cell: "edb_top_inst/LUT__3639" port: "I[1]" } delay_max: 342 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3638" port: "O" } sink { cell: "edb_top_inst/LUT__4450" port: "I[0]" } delay_max: 296 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3640" port: "O" } sink { cell: "edb_top_inst/LUT__3641" port: "I[1]" } delay_max: 299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3640" port: "O" } sink { cell: "edb_top_inst/LUT__3657" port: "I[3]" } delay_max: 319 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3640" port: "O" } sink { cell: "edb_top_inst/LUT__3802" port: "I[0]" } delay_max: 499 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3640" port: "O" } sink { cell: "edb_top_inst/LUT__4118" port: "I[2]" } delay_max: 302 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3643" port: "O" } sink { cell: "edb_top_inst/LUT__3644" port: "I[0]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3645" port: "O" } sink { cell: "edb_top_inst/LUT__3646" port: "I[2]" } delay_max: 179 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3645" port: "O" } sink { cell: "edb_top_inst/LUT__4123" port: "I[3]" } delay_max: 175 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3645" port: "O" } sink { cell: "edb_top_inst/LUT__4129" port: "I[1]" } delay_max: 378 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3646" port: "O" } sink { cell: "edb_top_inst/LUT__3647" port: "I[3]" } delay_max: 172 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3649" port: "O" } sink { cell: "edb_top_inst/LUT__3650" port: "I[0]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3649" port: "O" } sink { cell: "edb_top_inst/LUT__3652" port: "I[3]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3649" port: "O" } sink { cell: "edb_top_inst/LUT__4119" port: "I[2]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3649" port: "O" } sink { cell: "edb_top_inst/LUT__4123" port: "I[1]" } delay_max: 279 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3651" port: "O" } sink { cell: "edb_top_inst/LUT__3653" port: "I[2]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3652" port: "O" } sink { cell: "edb_top_inst/LUT__3653" port: "I[1]" } delay_max: 128 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3655" port: "O" } sink { cell: "edb_top_inst/LUT__3656" port: "I[3]" } delay_max: 320 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3661" port: "O" } sink { cell: "edb_top_inst/LUT__3663" port: "I[0]" } delay_max: 391 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3661" port: "O" } sink { cell: "edb_top_inst/LUT__3805" port: "I[3]" } delay_max: 496 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/LUT__3663" port: "I[1]" } delay_max: 362 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/LUT__3805" port: "I[1]" } delay_max: 349 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3663" port: "O" } sink { cell: "edb_top_inst/LUT__3666" port: "I[2]" } delay_max: 176 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3663" port: "O" } sink { cell: "edb_top_inst/LUT__3668" port: "I[2]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3663" port: "O" } sink { cell: "edb_top_inst/LUT__3672" port: "I[0]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3663" port: "O" } sink { cell: "edb_top_inst/LUT__3674" port: "I[3]" } delay_max: 273 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3663" port: "O" } sink { cell: "edb_top_inst/LUT__3676" port: "I[0]" } delay_max: 128 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3663" port: "O" } sink { cell: "edb_top_inst/LUT__3679" port: "I[2]" } delay_max: 215 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3663" port: "O" } sink { cell: "edb_top_inst/LUT__3816" port: "I[2]" } delay_max: 290 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3664" port: "O" } sink { cell: "edb_top_inst/LUT__3665" port: "I[2]" } delay_max: 339 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3664" port: "O" } sink { cell: "edb_top_inst/LUT__3678" port: "I[2]" } delay_max: 148 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3664" port: "O" } sink { cell: "edb_top_inst/LUT__3832" port: "I[2]" } delay_max: 582 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3664" port: "O" } sink { cell: "edb_top_inst/LUT__3867" port: "I[2]" } delay_max: 624 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3664" port: "O" } sink { cell: "edb_top_inst/LUT__3884" port: "I[2]" } delay_max: 621 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3664" port: "O" } sink { cell: "edb_top_inst/LUT__3899" port: "I[2]" } delay_max: 646 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3664" port: "O" } sink { cell: "edb_top_inst/LUT__3903" port: "I[2]" } delay_max: 619 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3664" port: "O" } sink { cell: "edb_top_inst/LUT__3912" port: "I[2]" } delay_max: 693 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3664" port: "O" } sink { cell: "edb_top_inst/LUT__3931" port: "I[2]" } delay_max: 540 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3664" port: "O" } sink { cell: "edb_top_inst/LUT__3937" port: "I[2]" } delay_max: 538 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3664" port: "O" } sink { cell: "edb_top_inst/LUT__3942" port: "I[2]" } delay_max: 563 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3664" port: "O" } sink { cell: "edb_top_inst/LUT__3967" port: "I[2]" } delay_max: 497 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3664" port: "O" } sink { cell: "edb_top_inst/LUT__3987" port: "I[2]" } delay_max: 555 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3664" port: "O" } sink { cell: "edb_top_inst/LUT__3991" port: "I[2]" } delay_max: 552 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3664" port: "O" } sink { cell: "edb_top_inst/LUT__4017" port: "I[2]" } delay_max: 559 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3664" port: "O" } sink { cell: "edb_top_inst/LUT__4026" port: "I[2]" } delay_max: 524 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3664" port: "O" } sink { cell: "edb_top_inst/LUT__4035" port: "I[2]" } delay_max: 374 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3664" port: "O" } sink { cell: "edb_top_inst/LUT__4049" port: "I[2]" } delay_max: 521 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3664" port: "O" } sink { cell: "edb_top_inst/LUT__4052" port: "I[2]" } delay_max: 391 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3664" port: "O" } sink { cell: "edb_top_inst/LUT__4057" port: "I[2]" } delay_max: 468 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3664" port: "O" } sink { cell: "edb_top_inst/LUT__4061" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3664" port: "O" } sink { cell: "edb_top_inst/LUT__4068" port: "I[2]" } delay_max: 318 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3664" port: "O" } sink { cell: "edb_top_inst/LUT__4109" port: "I[2]" } delay_max: 276 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3665" port: "O" } sink { cell: "edb_top_inst/LUT__3666" port: "I[3]" } delay_max: 231 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3667" port: "O" } sink { cell: "edb_top_inst/LUT__3668" port: "I[3]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/LUT__3669" port: "I[3]" } delay_max: 471 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/LUT__3826" port: "I[3]" } delay_max: 540 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/LUT__3833" port: "I[1]" } delay_max: 707 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/LUT__3855" port: "I[3]" } delay_max: 512 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/LUT__3867" port: "I[3]" } delay_max: 671 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/LUT__3884" port: "I[3]" } delay_max: 676 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/LUT__3899" port: "I[3]" } delay_max: 727 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/LUT__3903" port: "I[3]" } delay_max: 613 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/LUT__3912" port: "I[3]" } delay_max: 675 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/LUT__3932" port: "I[1]" } delay_max: 647 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/LUT__3938" port: "I[1]" } delay_max: 544 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/LUT__3943" port: "I[1]" } delay_max: 600 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/LUT__3967" port: "I[3]" } delay_max: 552 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/LUT__3987" port: "I[3]" } delay_max: 622 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/LUT__3991" port: "I[3]" } delay_max: 612 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/LUT__4017" port: "I[3]" } delay_max: 593 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/LUT__4026" port: "I[3]" } delay_max: 641 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/LUT__4035" port: "I[3]" } delay_max: 381 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/LUT__4049" port: "I[3]" } delay_max: 422 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/LUT__4052" port: "I[3]" } delay_max: 430 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/LUT__4057" port: "I[3]" } delay_max: 419 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/LUT__4061" port: "I[3]" } delay_max: 475 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/LUT__4068" port: "I[3]" } delay_max: 440 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/LUT__4109" port: "I[3]" } delay_max: 394 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3669" port: "O" } sink { cell: "edb_top_inst/LUT__3682" port: "I[1]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3670" port: "O" } sink { cell: "edb_top_inst/LUT__3671" port: "I[2]" } delay_max: 291 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3670" port: "O" } sink { cell: "edb_top_inst/LUT__3674" port: "I[2]" } delay_max: 248 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3670" port: "O" } sink { cell: "edb_top_inst/LUT__3676" port: "I[1]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3670" port: "O" } sink { cell: "edb_top_inst/LUT__3805" port: "I[2]" } delay_max: 229 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3670" port: "O" } sink { cell: "edb_top_inst/LUT__3816" port: "I[1]" } delay_max: 264 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3671" port: "O" } sink { cell: "edb_top_inst/LUT__3672" port: "I[1]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__3681" port: "I[1]" } delay_max: 570 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__3806" port: "I[0]" } delay_max: 651 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__3809" port: "I[0]" } delay_max: 715 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__3818" port: "I[1]" } delay_max: 528 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__3827" port: "I[0]" } delay_max: 512 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__3833" port: "I[2]" } delay_max: 663 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__3838" port: "I[1]" } delay_max: 514 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__3850" port: "I[2]" } delay_max: 640 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__3856" port: "I[0]" } delay_max: 464 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__3862" port: "I[2]" } delay_max: 521 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__3868" port: "I[0]" } delay_max: 708 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__3879" port: "I[0]" } delay_max: 660 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__3885" port: "I[0]" } delay_max: 720 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__3895" port: "I[1]" } delay_max: 657 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__3900" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__3904" port: "I[0]" } delay_max: 757 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__3913" port: "I[0]" } delay_max: 690 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__3917" port: "I[1]" } delay_max: 551 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__3927" port: "I[1]" } delay_max: 694 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__3933" port: "I[1]" } delay_max: 686 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__3936" port: "I[0]" } delay_max: 657 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__3941" port: "I[0]" } delay_max: 679 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__3948" port: "I[1]" } delay_max: 563 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__3953" port: "I[1]" } delay_max: 442 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__3963" port: "I[1]" } delay_max: 551 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__3969" port: "I[0]" } delay_max: 498 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__3978" port: "I[1]" } delay_max: 599 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__3989" port: "I[0]" } delay_max: 479 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__3992" port: "I[0]" } delay_max: 605 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__4003" port: "I[1]" } delay_max: 639 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__4008" port: "I[1]" } delay_max: 649 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__4013" port: "I[1]" } delay_max: 514 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__4018" port: "I[0]" } delay_max: 523 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__4027" port: "I[0]" } delay_max: 565 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__4032" port: "I[1]" } delay_max: 540 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__4036" port: "I[1]" } delay_max: 493 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__4040" port: "I[0]" } delay_max: 441 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__4048" port: "I[0]" } delay_max: 552 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__4053" port: "I[1]" } delay_max: 396 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__4056" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__4060" port: "I[0]" } delay_max: 398 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__4069" port: "I[1]" } delay_max: 361 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__4073" port: "I[0]" } delay_max: 502 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__4089" port: "I[0]" } delay_max: 474 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__4105" port: "I[0]" } delay_max: 332 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/LUT__4108" port: "I[0]" } delay_max: 382 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3673" port: "O" } sink { cell: "edb_top_inst/LUT__3674" port: "I[0]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3673" port: "O" } sink { cell: "edb_top_inst/LUT__3837" port: "I[3]" } delay_max: 706 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3673" port: "O" } sink { cell: "edb_top_inst/LUT__3878" port: "I[0]" } delay_max: 688 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3673" port: "O" } sink { cell: "edb_top_inst/LUT__3894" port: "I[3]" } delay_max: 628 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3673" port: "O" } sink { cell: "edb_top_inst/LUT__3947" port: "I[3]" } delay_max: 650 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3673" port: "O" } sink { cell: "edb_top_inst/LUT__3977" port: "I[3]" } delay_max: 672 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3673" port: "O" } sink { cell: "edb_top_inst/LUT__3997" port: "I[0]" } delay_max: 569 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3673" port: "O" } sink { cell: "edb_top_inst/LUT__4002" port: "I[3]" } delay_max: 643 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3673" port: "O" } sink { cell: "edb_top_inst/LUT__4031" port: "I[3]" } delay_max: 656 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3673" port: "O" } sink { cell: "edb_top_inst/LUT__4043" port: "I[1]" } delay_max: 500 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3674" port: "O" } sink { cell: "edb_top_inst/LUT__3681" port: "I[2]" } delay_max: 542 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3674" port: "O" } sink { cell: "edb_top_inst/LUT__3827" port: "I[2]" } delay_max: 570 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3674" port: "O" } sink { cell: "edb_top_inst/LUT__3856" port: "I[2]" } delay_max: 544 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3674" port: "O" } sink { cell: "edb_top_inst/LUT__3933" port: "I[2]" } delay_max: 542 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3674" port: "O" } sink { cell: "edb_top_inst/LUT__3936" port: "I[2]" } delay_max: 600 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3674" port: "O" } sink { cell: "edb_top_inst/LUT__3941" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3674" port: "O" } sink { cell: "edb_top_inst/LUT__4036" port: "I[2]" } delay_max: 499 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3674" port: "O" } sink { cell: "edb_top_inst/LUT__4053" port: "I[2]" } delay_max: 406 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3674" port: "O" } sink { cell: "edb_top_inst/LUT__4056" port: "I[2]" } delay_max: 431 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3674" port: "O" } sink { cell: "edb_top_inst/LUT__4060" port: "I[2]" } delay_max: 443 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3674" port: "O" } sink { cell: "edb_top_inst/LUT__4069" port: "I[2]" } delay_max: 371 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3675" port: "O" } sink { cell: "edb_top_inst/LUT__3676" port: "I[2]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__3680" port: "I[2]" } delay_max: 635 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__3809" port: "I[1]" } delay_max: 786 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__3817" port: "I[3]" } delay_max: 502 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__3828" port: "I[3]" } delay_max: 580 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__3834" port: "I[3]" } delay_max: 603 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__3837" port: "I[1]" } delay_max: 668 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__3844" port: "I[1]" } delay_max: 576 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__3849" port: "I[2]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__3857" port: "I[3]" } delay_max: 562 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__3861" port: "I[2]" } delay_max: 539 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__3868" port: "I[3]" } delay_max: 673 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__3873" port: "I[1]" } delay_max: 646 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__3880" port: "I[0]" } delay_max: 655 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__3885" port: "I[3]" } delay_max: 657 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__3894" port: "I[1]" } delay_max: 763 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__3900" port: "I[3]" } delay_max: 729 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__3904" port: "I[3]" } delay_max: 659 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__3913" port: "I[3]" } delay_max: 557 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__3932" port: "I[2]" } delay_max: 561 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__3938" port: "I[2]" } delay_max: 624 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__3943" port: "I[2]" } delay_max: 588 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__3947" port: "I[1]" } delay_max: 607 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__3968" port: "I[3]" } delay_max: 570 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__3977" port: "I[1]" } delay_max: 621 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__3988" port: "I[3]" } delay_max: 618 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__3992" port: "I[3]" } delay_max: 572 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__4002" port: "I[1]" } delay_max: 664 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__4018" port: "I[3]" } delay_max: 630 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__4027" port: "I[3]" } delay_max: 606 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__4031" port: "I[1]" } delay_max: 630 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__4037" port: "I[0]" } delay_max: 512 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__4043" port: "I[0]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__4045" port: "I[1]" } delay_max: 469 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__4048" port: "I[3]" } delay_max: 471 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__4054" port: "I[0]" } delay_max: 491 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__4058" port: "I[0]" } delay_max: 455 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__4062" port: "I[0]" } delay_max: 469 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__4070" port: "I[0]" } delay_max: 514 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__4077" port: "I[1]" } delay_max: 528 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__4081" port: "I[1]" } delay_max: 423 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__4085" port: "I[1]" } delay_max: 477 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__4093" port: "I[1]" } delay_max: 374 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__4108" port: "I[3]" } delay_max: 343 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/LUT__4114" port: "I[0]" } delay_max: 462 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3677" port: "O" } sink { cell: "edb_top_inst/LUT__3680" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3678" port: "O" } sink { cell: "edb_top_inst/LUT__3679" port: "I[3]" } delay_max: 285 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/LUT__3680" port: "I[1]" } delay_max: 471 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/LUT__3801" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/LUT__3811" port: "I[0]" } delay_max: 619 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/LUT__3828" port: "I[0]" } delay_max: 640 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/LUT__3834" port: "I[0]" } delay_max: 604 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/LUT__3840" port: "I[0]" } delay_max: 730 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/LUT__3857" port: "I[0]" } delay_max: 514 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/LUT__3869" port: "I[0]" } delay_max: 726 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/LUT__3886" port: "I[0]" } delay_max: 535 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/LUT__3890" port: "I[2]" } delay_max: 605 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/LUT__3893" port: "I[0]" } delay_max: 568 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/LUT__3901" port: "I[0]" } delay_max: 748 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/LUT__3905" port: "I[0]" } delay_max: 585 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/LUT__3909" port: "I[2]" } delay_max: 635 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/LUT__3914" port: "I[0]" } delay_max: 685 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/LUT__3918" port: "I[3]" } delay_max: 519 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/LUT__3923" port: "I[3]" } delay_max: 601 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/LUT__3928" port: "I[3]" } delay_max: 595 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/LUT__3934" port: "I[0]" } delay_max: 507 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/LUT__3939" port: "I[0]" } delay_max: 658 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/LUT__3944" port: "I[0]" } delay_max: 535 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/LUT__3946" port: "I[0]" } delay_max: 572 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/LUT__3954" port: "I[2]" } delay_max: 471 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/LUT__3959" port: "I[2]" } delay_max: 563 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/LUT__3964" port: "I[2]" } delay_max: 511 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/LUT__3968" port: "I[0]" } delay_max: 496 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/LUT__3973" port: "I[2]" } delay_max: 475 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/LUT__3976" port: "I[0]" } delay_max: 439 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/LUT__3984" port: "I[2]" } delay_max: 559 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/LUT__3988" port: "I[0]" } delay_max: 465 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/LUT__3993" port: "I[0]" } delay_max: 601 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/LUT__3996" port: "I[2]" } delay_max: 540 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/LUT__4001" port: "I[0]" } delay_max: 506 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/LUT__4009" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/LUT__4014" port: "I[2]" } delay_max: 585 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/LUT__4019" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/LUT__4023" port: "I[3]" } delay_max: 553 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/LUT__4028" port: "I[0]" } delay_max: 514 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/LUT__4030" port: "I[3]" } delay_max: 579 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3680" port: "O" } sink { cell: "edb_top_inst/LUT__3681" port: "I[3]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3681" port: "O" } sink { cell: "edb_top_inst/LUT__3682" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3684" port: "O" } sink { cell: "edb_top_inst/LUT__3686" port: "I[0]" } delay_max: 350 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3685" port: "O" } sink { cell: "edb_top_inst/LUT__3686" port: "I[2]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3687" port: "O" } sink { cell: "edb_top_inst/LUT__3688" port: "I[1]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3687" port: "O" } sink { cell: "edb_top_inst/LUT__3693" port: "I[1]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3688" port: "O" } sink { cell: "edb_top_inst/LUT__3691" port: "I[2]" } delay_max: 136 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3688" port: "O" } sink { cell: "edb_top_inst/LUT__4116" port: "I[3]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3689" port: "O" } sink { cell: "edb_top_inst/LUT__3690" port: "I[0]" } delay_max: 493 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3690" port: "O" } sink { cell: "edb_top_inst/LUT__3691" port: "I[3]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3692" port: "O" } sink { cell: "edb_top_inst/LUT__3693" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3696" port: "O" } sink { cell: "edb_top_inst/LUT__3697" port: "I[1]" } delay_max: 308 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3696" port: "O" } sink { cell: "edb_top_inst/LUT__3711" port: "I[0]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3697" port: "O" } sink { cell: "edb_top_inst/LUT__3698" port: "I[0]" } delay_max: 300 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3697" port: "O" } sink { cell: "edb_top_inst/LUT__3699" port: "I[0]" } delay_max: 253 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3697" port: "O" } sink { cell: "edb_top_inst/LUT__3700" port: "I[3]" } delay_max: 176 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3697" port: "O" } sink { cell: "edb_top_inst/LUT__3701" port: "I[0]" } delay_max: 211 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3697" port: "O" } sink { cell: "edb_top_inst/LUT__3702" port: "I[0]" } delay_max: 212 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3697" port: "O" } sink { cell: "edb_top_inst/LUT__3703" port: "I[0]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3704" port: "O" } sink { cell: "edb_top_inst/LUT__3705" port: "I[0]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3704" port: "O" } sink { cell: "edb_top_inst/LUT__3706" port: "I[0]" } delay_max: 207 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3704" port: "O" } sink { cell: "edb_top_inst/LUT__3707" port: "I[3]" } delay_max: 273 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3704" port: "O" } sink { cell: "edb_top_inst/LUT__3708" port: "I[0]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3704" port: "O" } sink { cell: "edb_top_inst/LUT__3709" port: "I[0]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3704" port: "O" } sink { cell: "edb_top_inst/LUT__3710" port: "I[0]" } delay_max: 151 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3711" port: "O" } sink { cell: "edb_top_inst/LUT__3712" port: "I[0]" } delay_max: 280 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3711" port: "O" } sink { cell: "edb_top_inst/LUT__3713" port: "I[0]" } delay_max: 235 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3716" port: "O" } sink { cell: "edb_top_inst/LUT__3717" port: "I[3]" } delay_max: 242 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3716" port: "O" } sink { cell: "edb_top_inst/LUT__3718" port: "I[2]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3716" port: "O" } sink { cell: "edb_top_inst/LUT__3719" port: "I[0]" } delay_max: 251 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i16" port: "O" } sink { cell: "edb_top_inst/LUT__3734" port: "I[1]" } delay_max: 256 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1009/i1" port: "O" } sink { cell: "edb_top_inst/LUT__3736" port: "I[0]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i17" port: "O" } sink { cell: "edb_top_inst/LUT__3736" port: "I[1]" } delay_max: 127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1009/i2" port: "O" } sink { cell: "edb_top_inst/LUT__3738" port: "I[0]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i18" port: "O" } sink { cell: "edb_top_inst/LUT__3738" port: "I[1]" } delay_max: 133 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1009/i3" port: "O" } sink { cell: "edb_top_inst/LUT__3740" port: "I[0]" } delay_max: 154 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i19" port: "O" } sink { cell: "edb_top_inst/LUT__3740" port: "I[1]" } delay_max: 171 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1009/i4" port: "O" } sink { cell: "edb_top_inst/LUT__3742" port: "I[0]" } delay_max: 171 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i20" port: "O" } sink { cell: "edb_top_inst/LUT__3742" port: "I[1]" } delay_max: 282 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1009/i5" port: "O" } sink { cell: "edb_top_inst/LUT__3744" port: "I[0]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i21" port: "O" } sink { cell: "edb_top_inst/LUT__3744" port: "I[1]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1009/i6" port: "O" } sink { cell: "edb_top_inst/LUT__3746" port: "I[0]" } delay_max: 154 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i22" port: "O" } sink { cell: "edb_top_inst/LUT__3746" port: "I[1]" } delay_max: 171 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1009/i7" port: "O" } sink { cell: "edb_top_inst/LUT__3748" port: "I[0]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i23" port: "O" } sink { cell: "edb_top_inst/LUT__3748" port: "I[1]" } delay_max: 136 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1009/i8" port: "O" } sink { cell: "edb_top_inst/LUT__3750" port: "I[0]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i24" port: "O" } sink { cell: "edb_top_inst/LUT__3750" port: "I[1]" } delay_max: 133 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1009/i9" port: "O" } sink { cell: "edb_top_inst/LUT__3752" port: "I[0]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i25" port: "O" } sink { cell: "edb_top_inst/LUT__3752" port: "I[1]" } delay_max: 136 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1009/i10" port: "O" } sink { cell: "edb_top_inst/LUT__3754" port: "I[0]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i26" port: "O" } sink { cell: "edb_top_inst/LUT__3754" port: "I[1]" } delay_max: 133 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1009/i11" port: "O" } sink { cell: "edb_top_inst/LUT__3756" port: "I[0]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i27" port: "O" } sink { cell: "edb_top_inst/LUT__3756" port: "I[1]" } delay_max: 127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1009/i12" port: "O" } sink { cell: "edb_top_inst/LUT__3758" port: "I[0]" } delay_max: 179 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i28" port: "O" } sink { cell: "edb_top_inst/LUT__3758" port: "I[1]" } delay_max: 219 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1009/i13" port: "O" } sink { cell: "edb_top_inst/LUT__3760" port: "I[0]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i29" port: "O" } sink { cell: "edb_top_inst/LUT__3760" port: "I[1]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1009/i14" port: "O" } sink { cell: "edb_top_inst/LUT__3762" port: "I[0]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i30" port: "O" } sink { cell: "edb_top_inst/LUT__3762" port: "I[1]" } delay_max: 313 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1009/i15" port: "O" } sink { cell: "edb_top_inst/LUT__3764" port: "I[0]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i31" port: "O" } sink { cell: "edb_top_inst/LUT__3764" port: "I[1]" } delay_max: 313 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3800" port: "O" } sink { cell: "edb_top_inst/LUT__3803" port: "I[0]" } delay_max: 234 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3801" port: "O" } sink { cell: "edb_top_inst/LUT__3803" port: "I[2]" } delay_max: 230 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3801" port: "O" } sink { cell: "edb_top_inst/LUT__3822" port: "I[2]" } delay_max: 376 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3801" port: "O" } sink { cell: "edb_top_inst/LUT__3847" port: "I[2]" } delay_max: 290 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3801" port: "O" } sink { cell: "edb_top_inst/LUT__3853" port: "I[2]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3801" port: "O" } sink { cell: "edb_top_inst/LUT__3865" port: "I[2]" } delay_max: 322 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3801" port: "O" } sink { cell: "edb_top_inst/LUT__3876" port: "I[2]" } delay_max: 347 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3801" port: "O" } sink { cell: "edb_top_inst/LUT__3882" port: "I[2]" } delay_max: 282 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3802" port: "O" } sink { cell: "edb_top_inst/LUT__3803" port: "I[3]" } delay_max: 320 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3802" port: "O" } sink { cell: "edb_top_inst/LUT__3812" port: "I[0]" } delay_max: 133 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3802" port: "O" } sink { cell: "edb_top_inst/LUT__3819" port: "I[2]" } delay_max: 248 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3802" port: "O" } sink { cell: "edb_top_inst/LUT__3822" port: "I[3]" } delay_max: 151 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3802" port: "O" } sink { cell: "edb_top_inst/LUT__3841" port: "I[2]" } delay_max: 365 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3802" port: "O" } sink { cell: "edb_top_inst/LUT__3846" port: "I[0]" } delay_max: 281 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3802" port: "O" } sink { cell: "edb_top_inst/LUT__3847" port: "I[3]" } delay_max: 366 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3802" port: "O" } sink { cell: "edb_top_inst/LUT__3852" port: "I[0]" } delay_max: 300 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3802" port: "O" } sink { cell: "edb_top_inst/LUT__3853" port: "I[3]" } delay_max: 391 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3802" port: "O" } sink { cell: "edb_top_inst/LUT__3864" port: "I[0]" } delay_max: 234 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3802" port: "O" } sink { cell: "edb_top_inst/LUT__3865" port: "I[3]" } delay_max: 393 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3802" port: "O" } sink { cell: "edb_top_inst/LUT__3875" port: "I[0]" } delay_max: 351 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3802" port: "O" } sink { cell: "edb_top_inst/LUT__3876" port: "I[3]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3802" port: "O" } sink { cell: "edb_top_inst/LUT__3881" port: "I[2]" } delay_max: 339 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3802" port: "O" } sink { cell: "edb_top_inst/LUT__3882" port: "I[3]" } delay_max: 341 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3804" port: "O" } sink { cell: "edb_top_inst/LUT__3805" port: "I[0]" } delay_max: 148 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3805" port: "O" } sink { cell: "edb_top_inst/LUT__3806" port: "I[2]" } delay_max: 527 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3805" port: "O" } sink { cell: "edb_top_inst/LUT__3844" port: "I[2]" } delay_max: 559 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3805" port: "O" } sink { cell: "edb_top_inst/LUT__3845" port: "I[1]" } delay_max: 589 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3805" port: "O" } sink { cell: "edb_top_inst/LUT__3850" port: "I[1]" } delay_max: 580 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3805" port: "O" } sink { cell: "edb_top_inst/LUT__3862" port: "I[1]" } delay_max: 522 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3805" port: "O" } sink { cell: "edb_top_inst/LUT__3873" port: "I[2]" } delay_max: 583 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3805" port: "O" } sink { cell: "edb_top_inst/LUT__3874" port: "I[1]" } delay_max: 631 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3805" port: "O" } sink { cell: "edb_top_inst/LUT__3878" port: "I[2]" } delay_max: 539 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3805" port: "O" } sink { cell: "edb_top_inst/LUT__3895" port: "I[2]" } delay_max: 651 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3805" port: "O" } sink { cell: "edb_top_inst/LUT__3917" port: "I[2]" } delay_max: 553 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3805" port: "O" } sink { cell: "edb_top_inst/LUT__3927" port: "I[2]" } delay_max: 641 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3805" port: "O" } sink { cell: "edb_top_inst/LUT__3948" port: "I[2]" } delay_max: 465 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3805" port: "O" } sink { cell: "edb_top_inst/LUT__3953" port: "I[2]" } delay_max: 537 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3805" port: "O" } sink { cell: "edb_top_inst/LUT__3963" port: "I[2]" } delay_max: 459 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3805" port: "O" } sink { cell: "edb_top_inst/LUT__3978" port: "I[2]" } delay_max: 526 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3805" port: "O" } sink { cell: "edb_top_inst/LUT__4003" port: "I[2]" } delay_max: 562 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3805" port: "O" } sink { cell: "edb_top_inst/LUT__4008" port: "I[2]" } delay_max: 556 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3805" port: "O" } sink { cell: "edb_top_inst/LUT__4013" port: "I[2]" } delay_max: 544 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3805" port: "O" } sink { cell: "edb_top_inst/LUT__4032" port: "I[2]" } delay_max: 638 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3805" port: "O" } sink { cell: "edb_top_inst/LUT__4040" port: "I[2]" } delay_max: 520 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3805" port: "O" } sink { cell: "edb_top_inst/LUT__4073" port: "I[2]" } delay_max: 489 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3805" port: "O" } sink { cell: "edb_top_inst/LUT__4089" port: "I[2]" } delay_max: 505 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3805" port: "O" } sink { cell: "edb_top_inst/LUT__4105" port: "I[2]" } delay_max: 374 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3805" port: "O" } sink { cell: "edb_top_inst/LUT__4112" port: "I[2]" } delay_max: 367 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3806" port: "O" } sink { cell: "edb_top_inst/LUT__3813" port: "I[1]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3807" port: "O" } sink { cell: "edb_top_inst/LUT__3810" port: "I[2]" } delay_max: 638 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3807" port: "O" } sink { cell: "edb_top_inst/LUT__3817" port: "I[2]" } delay_max: 648 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3807" port: "O" } sink { cell: "edb_top_inst/LUT__3843" port: "I[0]" } delay_max: 681 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3807" port: "O" } sink { cell: "edb_top_inst/LUT__3851" port: "I[1]" } delay_max: 602 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3807" port: "O" } sink { cell: "edb_top_inst/LUT__3863" port: "I[1]" } delay_max: 621 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3807" port: "O" } sink { cell: "edb_top_inst/LUT__3872" port: "I[0]" } delay_max: 630 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3807" port: "O" } sink { cell: "edb_top_inst/LUT__3888" port: "I[2]" } delay_max: 757 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3807" port: "O" } sink { cell: "edb_top_inst/LUT__3907" port: "I[2]" } delay_max: 740 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3807" port: "O" } sink { cell: "edb_top_inst/LUT__3916" port: "I[2]" } delay_max: 672 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3807" port: "O" } sink { cell: "edb_top_inst/LUT__3921" port: "I[2]" } delay_max: 742 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3807" port: "O" } sink { cell: "edb_top_inst/LUT__3926" port: "I[2]" } delay_max: 613 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3807" port: "O" } sink { cell: "edb_top_inst/LUT__3952" port: "I[2]" } delay_max: 564 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3807" port: "O" } sink { cell: "edb_top_inst/LUT__3957" port: "I[2]" } delay_max: 488 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3807" port: "O" } sink { cell: "edb_top_inst/LUT__3962" port: "I[2]" } delay_max: 541 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3807" port: "O" } sink { cell: "edb_top_inst/LUT__3971" port: "I[2]" } delay_max: 528 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3807" port: "O" } sink { cell: "edb_top_inst/LUT__3982" port: "I[2]" } delay_max: 667 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3807" port: "O" } sink { cell: "edb_top_inst/LUT__4007" port: "I[2]" } delay_max: 617 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3807" port: "O" } sink { cell: "edb_top_inst/LUT__4012" port: "I[2]" } delay_max: 600 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3807" port: "O" } sink { cell: "edb_top_inst/LUT__4021" port: "I[2]" } delay_max: 646 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3807" port: "O" } sink { cell: "edb_top_inst/LUT__4039" port: "I[2]" } delay_max: 515 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3807" port: "O" } sink { cell: "edb_top_inst/LUT__4064" port: "I[2]" } delay_max: 443 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3807" port: "O" } sink { cell: "edb_top_inst/LUT__4072" port: "I[2]" } delay_max: 479 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3807" port: "O" } sink { cell: "edb_top_inst/LUT__4088" port: "I[2]" } delay_max: 515 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3807" port: "O" } sink { cell: "edb_top_inst/LUT__4096" port: "I[2]" } delay_max: 540 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3807" port: "O" } sink { cell: "edb_top_inst/LUT__4100" port: "I[2]" } delay_max: 466 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__3810" port: "I[3]" } delay_max: 996 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__3845" port: "I[2]" } delay_max: 855 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__3874" port: "I[2]" } delay_max: 890 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__3888" port: "I[3]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__3889" port: "I[0]" } delay_max: 644 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__3907" port: "I[3]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__3908" port: "I[0]" } delay_max: 838 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__3916" port: "I[3]" } delay_max: 787 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__3921" port: "I[3]" } delay_max: 675 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__3922" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__3926" port: "I[3]" } delay_max: 711 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__3952" port: "I[3]" } delay_max: 692 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__3957" port: "I[3]" } delay_max: 609 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__3958" port: "I[0]" } delay_max: 583 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__3962" port: "I[3]" } delay_max: 550 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__3971" port: "I[3]" } delay_max: 607 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__3972" port: "I[0]" } delay_max: 539 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__3982" port: "I[3]" } delay_max: 698 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__3983" port: "I[0]" } delay_max: 721 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__3998" port: "I[2]" } delay_max: 748 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__4007" port: "I[3]" } delay_max: 715 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__4012" port: "I[3]" } delay_max: 737 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__4021" port: "I[3]" } delay_max: 840 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__4022" port: "I[0]" } delay_max: 874 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__4039" port: "I[3]" } delay_max: 661 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__4044" port: "I[3]" } delay_max: 702 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__4064" port: "I[3]" } delay_max: 669 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__4065" port: "I[0]" } delay_max: 750 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__4072" port: "I[3]" } delay_max: 647 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__4076" port: "I[3]" } delay_max: 673 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__4080" port: "I[3]" } delay_max: 612 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__4084" port: "I[3]" } delay_max: 686 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__4088" port: "I[3]" } delay_max: 727 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__4092" port: "I[3]" } delay_max: 624 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__4096" port: "I[3]" } delay_max: 638 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__4097" port: "I[0]" } delay_max: 646 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__4100" port: "I[3]" } delay_max: 739 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__4101" port: "I[0]" } delay_max: 627 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__4104" port: "I[3]" } delay_max: 713 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/LUT__4113" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3810" port: "O" } sink { cell: "edb_top_inst/LUT__3813" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3812" port: "O" } sink { cell: "edb_top_inst/LUT__3813" port: "I[2]" } delay_max: 171 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3815" port: "O" } sink { cell: "edb_top_inst/LUT__3816" port: "I[0]" } delay_max: 128 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3816" port: "O" } sink { cell: "edb_top_inst/LUT__3818" port: "I[2]" } delay_max: 495 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3816" port: "O" } sink { cell: "edb_top_inst/LUT__3838" port: "I[2]" } delay_max: 601 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3816" port: "O" } sink { cell: "edb_top_inst/LUT__3889" port: "I[2]" } delay_max: 646 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3816" port: "O" } sink { cell: "edb_top_inst/LUT__3908" port: "I[2]" } delay_max: 649 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3816" port: "O" } sink { cell: "edb_top_inst/LUT__3922" port: "I[2]" } delay_max: 643 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3816" port: "O" } sink { cell: "edb_top_inst/LUT__3958" port: "I[2]" } delay_max: 487 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3816" port: "O" } sink { cell: "edb_top_inst/LUT__3972" port: "I[2]" } delay_max: 568 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3816" port: "O" } sink { cell: "edb_top_inst/LUT__3983" port: "I[2]" } delay_max: 641 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3816" port: "O" } sink { cell: "edb_top_inst/LUT__3997" port: "I[2]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3816" port: "O" } sink { cell: "edb_top_inst/LUT__4022" port: "I[2]" } delay_max: 635 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3816" port: "O" } sink { cell: "edb_top_inst/LUT__4044" port: "I[2]" } delay_max: 371 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3816" port: "O" } sink { cell: "edb_top_inst/LUT__4045" port: "I[2]" } delay_max: 516 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3816" port: "O" } sink { cell: "edb_top_inst/LUT__4065" port: "I[2]" } delay_max: 488 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3816" port: "O" } sink { cell: "edb_top_inst/LUT__4076" port: "I[2]" } delay_max: 466 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3816" port: "O" } sink { cell: "edb_top_inst/LUT__4077" port: "I[2]" } delay_max: 412 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3816" port: "O" } sink { cell: "edb_top_inst/LUT__4080" port: "I[2]" } delay_max: 446 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3816" port: "O" } sink { cell: "edb_top_inst/LUT__4081" port: "I[2]" } delay_max: 486 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3816" port: "O" } sink { cell: "edb_top_inst/LUT__4084" port: "I[2]" } delay_max: 397 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3816" port: "O" } sink { cell: "edb_top_inst/LUT__4085" port: "I[2]" } delay_max: 359 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3816" port: "O" } sink { cell: "edb_top_inst/LUT__4092" port: "I[2]" } delay_max: 447 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3816" port: "O" } sink { cell: "edb_top_inst/LUT__4093" port: "I[2]" } delay_max: 421 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3816" port: "O" } sink { cell: "edb_top_inst/LUT__4097" port: "I[2]" } delay_max: 523 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3816" port: "O" } sink { cell: "edb_top_inst/LUT__4101" port: "I[2]" } delay_max: 397 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3817" port: "O" } sink { cell: "edb_top_inst/LUT__3818" port: "I[3]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3818" port: "O" } sink { cell: "edb_top_inst/LUT__3819" port: "I[0]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3820" port: "O" } sink { cell: "edb_top_inst/LUT__3821" port: "I[2]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3820" port: "O" } sink { cell: "edb_top_inst/LUT__4443" port: "I[2]" } delay_max: 209 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3820" port: "O" } sink { cell: "edb_top_inst/LUT__4446" port: "I[2]" } delay_max: 210 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3820" port: "O" } sink { cell: "edb_top_inst/LUT__4462" port: "I[1]" } delay_max: 219 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3820" port: "O" } sink { cell: "edb_top_inst/LUT__4470" port: "I[3]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3828" port: "O" } sink { cell: "edb_top_inst/LUT__3829" port: "I[0]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3832" port: "O" } sink { cell: "edb_top_inst/LUT__3833" port: "I[0]" } delay_max: 151 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3833" port: "O" } sink { cell: "edb_top_inst/LUT__3835" port: "I[1]" } delay_max: 215 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3834" port: "O" } sink { cell: "edb_top_inst/LUT__3835" port: "I[0]" } delay_max: 136 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3837" port: "O" } sink { cell: "edb_top_inst/LUT__3838" port: "I[3]" } delay_max: 189 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3838" port: "O" } sink { cell: "edb_top_inst/LUT__3839" port: "I[2]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3843" port: "O" } sink { cell: "edb_top_inst/LUT__3845" port: "I[0]" } delay_max: 151 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3844" port: "O" } sink { cell: "edb_top_inst/LUT__3845" port: "I[3]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3845" port: "O" } sink { cell: "edb_top_inst/LUT__3846" port: "I[2]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3849" port: "O" } sink { cell: "edb_top_inst/LUT__3851" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3850" port: "O" } sink { cell: "edb_top_inst/LUT__3851" port: "I[2]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3851" port: "O" } sink { cell: "edb_top_inst/LUT__3852" port: "I[2]" } delay_max: 151 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3857" port: "O" } sink { cell: "edb_top_inst/LUT__3858" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3861" port: "O" } sink { cell: "edb_top_inst/LUT__3863" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3862" port: "O" } sink { cell: "edb_top_inst/LUT__3863" port: "I[2]" } delay_max: 165 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3863" port: "O" } sink { cell: "edb_top_inst/LUT__3864" port: "I[2]" } delay_max: 225 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3867" port: "O" } sink { cell: "edb_top_inst/LUT__3869" port: "I[2]" } delay_max: 308 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3868" port: "O" } sink { cell: "edb_top_inst/LUT__3869" port: "I[3]" } delay_max: 340 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3869" port: "O" } sink { cell: "edb_top_inst/LUT__3870" port: "I[0]" } delay_max: 165 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3872" port: "O" } sink { cell: "edb_top_inst/LUT__3874" port: "I[0]" } delay_max: 165 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3873" port: "O" } sink { cell: "edb_top_inst/LUT__3874" port: "I[3]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3874" port: "O" } sink { cell: "edb_top_inst/LUT__3875" port: "I[2]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3878" port: "O" } sink { cell: "edb_top_inst/LUT__3879" port: "I[2]" } delay_max: 307 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3879" port: "O" } sink { cell: "edb_top_inst/LUT__3880" port: "I[2]" } delay_max: 209 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3880" port: "O" } sink { cell: "edb_top_inst/LUT__3881" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3884" port: "O" } sink { cell: "edb_top_inst/LUT__3886" port: "I[2]" } delay_max: 165 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3885" port: "O" } sink { cell: "edb_top_inst/LUT__3886" port: "I[3]" } delay_max: 128 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3888" port: "O" } sink { cell: "edb_top_inst/LUT__3889" port: "I[3]" } delay_max: 153 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3894" port: "O" } sink { cell: "edb_top_inst/LUT__3895" port: "I[3]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3895" port: "O" } sink { cell: "edb_top_inst/LUT__3896" port: "I[2]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3899" port: "O" } sink { cell: "edb_top_inst/LUT__3901" port: "I[2]" } delay_max: 151 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3900" port: "O" } sink { cell: "edb_top_inst/LUT__3901" port: "I[3]" } delay_max: 154 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3903" port: "O" } sink { cell: "edb_top_inst/LUT__3905" port: "I[2]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3904" port: "O" } sink { cell: "edb_top_inst/LUT__3905" port: "I[3]" } delay_max: 227 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3907" port: "O" } sink { cell: "edb_top_inst/LUT__3908" port: "I[3]" } delay_max: 153 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3912" port: "O" } sink { cell: "edb_top_inst/LUT__3914" port: "I[2]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3913" port: "O" } sink { cell: "edb_top_inst/LUT__3914" port: "I[3]" } delay_max: 165 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3916" port: "O" } sink { cell: "edb_top_inst/LUT__3917" port: "I[3]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3921" port: "O" } sink { cell: "edb_top_inst/LUT__3922" port: "I[3]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3926" port: "O" } sink { cell: "edb_top_inst/LUT__3927" port: "I[3]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3931" port: "O" } sink { cell: "edb_top_inst/LUT__3932" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3932" port: "O" } sink { cell: "edb_top_inst/LUT__3933" port: "I[3]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3933" port: "O" } sink { cell: "edb_top_inst/LUT__3934" port: "I[2]" } delay_max: 278 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3936" port: "O" } sink { cell: "edb_top_inst/LUT__3939" port: "I[2]" } delay_max: 268 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3937" port: "O" } sink { cell: "edb_top_inst/LUT__3938" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3938" port: "O" } sink { cell: "edb_top_inst/LUT__3939" port: "I[3]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3941" port: "O" } sink { cell: "edb_top_inst/LUT__3944" port: "I[2]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3942" port: "O" } sink { cell: "edb_top_inst/LUT__3943" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3943" port: "O" } sink { cell: "edb_top_inst/LUT__3944" port: "I[3]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3947" port: "O" } sink { cell: "edb_top_inst/LUT__3948" port: "I[3]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3948" port: "O" } sink { cell: "edb_top_inst/LUT__3949" port: "I[2]" } delay_max: 146 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3952" port: "O" } sink { cell: "edb_top_inst/LUT__3953" port: "I[3]" } delay_max: 264 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3957" port: "O" } sink { cell: "edb_top_inst/LUT__3958" port: "I[3]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3962" port: "O" } sink { cell: "edb_top_inst/LUT__3963" port: "I[3]" } delay_max: 128 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3967" port: "O" } sink { cell: "edb_top_inst/LUT__3969" port: "I[2]" } delay_max: 335 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3968" port: "O" } sink { cell: "edb_top_inst/LUT__3969" port: "I[3]" } delay_max: 431 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3971" port: "O" } sink { cell: "edb_top_inst/LUT__3972" port: "I[3]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3977" port: "O" } sink { cell: "edb_top_inst/LUT__3978" port: "I[3]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3978" port: "O" } sink { cell: "edb_top_inst/LUT__3979" port: "I[2]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3982" port: "O" } sink { cell: "edb_top_inst/LUT__3983" port: "I[3]" } delay_max: 256 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3987" port: "O" } sink { cell: "edb_top_inst/LUT__3989" port: "I[2]" } delay_max: 189 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3988" port: "O" } sink { cell: "edb_top_inst/LUT__3989" port: "I[3]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3991" port: "O" } sink { cell: "edb_top_inst/LUT__3993" port: "I[2]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3992" port: "O" } sink { cell: "edb_top_inst/LUT__3993" port: "I[3]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3996" port: "O" } sink { cell: "edb_top_inst/LUT__3999" port: "I[1]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3997" port: "O" } sink { cell: "edb_top_inst/LUT__3998" port: "I[3]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3998" port: "O" } sink { cell: "edb_top_inst/LUT__3999" port: "I[0]" } delay_max: 154 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4002" port: "O" } sink { cell: "edb_top_inst/LUT__4003" port: "I[3]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4003" port: "O" } sink { cell: "edb_top_inst/LUT__4004" port: "I[2]" } delay_max: 133 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4007" port: "O" } sink { cell: "edb_top_inst/LUT__4008" port: "I[3]" } delay_max: 166 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4012" port: "O" } sink { cell: "edb_top_inst/LUT__4013" port: "I[3]" } delay_max: 179 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4017" port: "O" } sink { cell: "edb_top_inst/LUT__4019" port: "I[2]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4018" port: "O" } sink { cell: "edb_top_inst/LUT__4019" port: "I[3]" } delay_max: 279 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4021" port: "O" } sink { cell: "edb_top_inst/LUT__4022" port: "I[3]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4026" port: "O" } sink { cell: "edb_top_inst/LUT__4028" port: "I[2]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4027" port: "O" } sink { cell: "edb_top_inst/LUT__4028" port: "I[3]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4030" port: "O" } sink { cell: "edb_top_inst/LUT__4033" port: "I[1]" } delay_max: 176 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4031" port: "O" } sink { cell: "edb_top_inst/LUT__4032" port: "I[3]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4032" port: "O" } sink { cell: "edb_top_inst/LUT__4033" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4035" port: "O" } sink { cell: "edb_top_inst/LUT__4036" port: "I[3]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4036" port: "O" } sink { cell: "edb_top_inst/LUT__4037" port: "I[2]" } delay_max: 232 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4039" port: "O" } sink { cell: "edb_top_inst/LUT__4041" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4040" port: "O" } sink { cell: "edb_top_inst/LUT__4041" port: "I[1]" } delay_max: 136 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4043" port: "O" } sink { cell: "edb_top_inst/LUT__4044" port: "I[1]" } delay_max: 176 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4043" port: "O" } sink { cell: "edb_top_inst/LUT__4076" port: "I[1]" } delay_max: 208 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4043" port: "O" } sink { cell: "edb_top_inst/LUT__4080" port: "I[1]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4043" port: "O" } sink { cell: "edb_top_inst/LUT__4084" port: "I[1]" } delay_max: 291 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4043" port: "O" } sink { cell: "edb_top_inst/LUT__4092" port: "I[1]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4043" port: "O" } sink { cell: "edb_top_inst/LUT__4104" port: "I[2]" } delay_max: 347 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4044" port: "O" } sink { cell: "edb_top_inst/LUT__4046" port: "I[0]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4045" port: "O" } sink { cell: "edb_top_inst/LUT__4046" port: "I[1]" } delay_max: 153 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4048" port: "O" } sink { cell: "edb_top_inst/LUT__4050" port: "I[1]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4049" port: "O" } sink { cell: "edb_top_inst/LUT__4050" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4052" port: "O" } sink { cell: "edb_top_inst/LUT__4053" port: "I[3]" } delay_max: 319 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4053" port: "O" } sink { cell: "edb_top_inst/LUT__4054" port: "I[2]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4056" port: "O" } sink { cell: "edb_top_inst/LUT__4058" port: "I[2]" } delay_max: 171 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4057" port: "O" } sink { cell: "edb_top_inst/LUT__4058" port: "I[3]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4060" port: "O" } sink { cell: "edb_top_inst/LUT__4062" port: "I[2]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4061" port: "O" } sink { cell: "edb_top_inst/LUT__4062" port: "I[3]" } delay_max: 166 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4064" port: "O" } sink { cell: "edb_top_inst/LUT__4066" port: "I[0]" } delay_max: 240 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4065" port: "O" } sink { cell: "edb_top_inst/LUT__4066" port: "I[1]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4068" port: "O" } sink { cell: "edb_top_inst/LUT__4069" port: "I[3]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4069" port: "O" } sink { cell: "edb_top_inst/LUT__4070" port: "I[2]" } delay_max: 302 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4072" port: "O" } sink { cell: "edb_top_inst/LUT__4074" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4073" port: "O" } sink { cell: "edb_top_inst/LUT__4074" port: "I[1]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4076" port: "O" } sink { cell: "edb_top_inst/LUT__4078" port: "I[0]" } delay_max: 146 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4077" port: "O" } sink { cell: "edb_top_inst/LUT__4078" port: "I[1]" } delay_max: 254 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4080" port: "O" } sink { cell: "edb_top_inst/LUT__4082" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4081" port: "O" } sink { cell: "edb_top_inst/LUT__4082" port: "I[1]" } delay_max: 315 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4084" port: "O" } sink { cell: "edb_top_inst/LUT__4086" port: "I[0]" } delay_max: 179 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4085" port: "O" } sink { cell: "edb_top_inst/LUT__4086" port: "I[1]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4088" port: "O" } sink { cell: "edb_top_inst/LUT__4090" port: "I[0]" } delay_max: 153 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4089" port: "O" } sink { cell: "edb_top_inst/LUT__4090" port: "I[1]" } delay_max: 171 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4092" port: "O" } sink { cell: "edb_top_inst/LUT__4094" port: "I[0]" } delay_max: 291 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4093" port: "O" } sink { cell: "edb_top_inst/LUT__4094" port: "I[1]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4096" port: "O" } sink { cell: "edb_top_inst/LUT__4098" port: "I[0]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4097" port: "O" } sink { cell: "edb_top_inst/LUT__4098" port: "I[1]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4100" port: "O" } sink { cell: "edb_top_inst/LUT__4102" port: "I[0]" } delay_max: 273 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4101" port: "O" } sink { cell: "edb_top_inst/LUT__4102" port: "I[1]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4104" port: "O" } sink { cell: "edb_top_inst/LUT__4106" port: "I[0]" } delay_max: 136 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4105" port: "O" } sink { cell: "edb_top_inst/LUT__4106" port: "I[1]" } delay_max: 165 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4108" port: "O" } sink { cell: "edb_top_inst/LUT__4110" port: "I[1]" } delay_max: 165 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4109" port: "O" } sink { cell: "edb_top_inst/LUT__4110" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4112" port: "O" } sink { cell: "edb_top_inst/LUT__4113" port: "I[2]" } delay_max: 128 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4113" port: "O" } sink { cell: "edb_top_inst/LUT__4114" port: "I[2]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4128" port: "O" } sink { cell: "edb_top_inst/LUT__4129" port: "I[0]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4159" port: "O" } sink { cell: "edb_top_inst/LUT__4160" port: "I[0]" } delay_max: 300 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4160" port: "O" } sink { cell: "edb_top_inst/LUT__4161" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4161" port: "O" } sink { cell: "edb_top_inst/LUT__4162" port: "I[2]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4162" port: "O" } sink { cell: "edb_top_inst/LUT__4163" port: "I[2]" } delay_max: 148 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4163" port: "O" } sink { cell: "edb_top_inst/LUT__4164" port: "I[2]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4172" port: "O" } sink { cell: "edb_top_inst/LUT__4176" port: "I[0]" } delay_max: 136 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4173" port: "O" } sink { cell: "edb_top_inst/LUT__4176" port: "I[1]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4174" port: "O" } sink { cell: "edb_top_inst/LUT__4176" port: "I[2]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4175" port: "O" } sink { cell: "edb_top_inst/LUT__4176" port: "I[3]" } delay_max: 208 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4176" port: "O" } sink { cell: "edb_top_inst/LUT__4177" port: "I[2]" } delay_max: 187 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4196" port: "O" } sink { cell: "edb_top_inst/LUT__4197" port: "I[0]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4197" port: "O" } sink { cell: "edb_top_inst/LUT__4198" port: "I[0]" } delay_max: 300 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4198" port: "O" } sink { cell: "edb_top_inst/LUT__4199" port: "I[2]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4199" port: "O" } sink { cell: "edb_top_inst/LUT__4200" port: "I[2]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4200" port: "O" } sink { cell: "edb_top_inst/LUT__4201" port: "I[2]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4209" port: "O" } sink { cell: "edb_top_inst/LUT__4213" port: "I[0]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4210" port: "O" } sink { cell: "edb_top_inst/LUT__4213" port: "I[1]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4211" port: "O" } sink { cell: "edb_top_inst/LUT__4213" port: "I[2]" } delay_max: 220 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4212" port: "O" } sink { cell: "edb_top_inst/LUT__4213" port: "I[3]" } delay_max: 414 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4213" port: "O" } sink { cell: "edb_top_inst/LUT__4214" port: "I[2]" } delay_max: 244 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4238" port: "O" } sink { cell: "edb_top_inst/LUT__4239" port: "I[2]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4239" port: "O" } sink { cell: "edb_top_inst/LUT__4240" port: "I[2]" } delay_max: 281 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4254" port: "O" } sink { cell: "edb_top_inst/LUT__4255" port: "I[2]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4255" port: "O" } sink { cell: "edb_top_inst/LUT__4256" port: "I[2]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4275" port: "O" } sink { cell: "edb_top_inst/LUT__4276" port: "I[0]" } delay_max: 148 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4276" port: "O" } sink { cell: "edb_top_inst/LUT__4278" port: "I[3]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4277" port: "O" } sink { cell: "edb_top_inst/LUT__4278" port: "I[0]" } delay_max: 148 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4280" port: "O" } sink { cell: "edb_top_inst/LUT__4281" port: "I[0]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4281" port: "O" } sink { cell: "edb_top_inst/LUT__4283" port: "I[3]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4282" port: "O" } sink { cell: "edb_top_inst/LUT__4283" port: "I[0]" } delay_max: 151 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4285" port: "O" } sink { cell: "edb_top_inst/LUT__4289" port: "I[3]" } delay_max: 242 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4285" port: "O" } sink { cell: "edb_top_inst/LUT__4332" port: "I[0]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4285" port: "O" } sink { cell: "edb_top_inst/LUT__4334" port: "I[1]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4285" port: "O" } sink { cell: "edb_top_inst/LUT__4350" port: "I[3]" } delay_max: 273 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4286" port: "O" } sink { cell: "edb_top_inst/LUT__4288" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4286" port: "O" } sink { cell: "edb_top_inst/LUT__4334" port: "I[0]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4286" port: "O" } sink { cell: "edb_top_inst/LUT__4350" port: "I[0]" } delay_max: 251 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4288" port: "O" } sink { cell: "edb_top_inst/LUT__4289" port: "I[2]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4289" port: "O" } sink { cell: "edb_top_inst/LUT__4322" port: "I[0]" } delay_max: 252 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4290" port: "O" } sink { cell: "edb_top_inst/LUT__4292" port: "I[0]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4290" port: "O" } sink { cell: "edb_top_inst/LUT__4297" port: "I[0]" } delay_max: 287 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4290" port: "O" } sink { cell: "edb_top_inst/LUT__4323" port: "I[0]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4290" port: "O" } sink { cell: "edb_top_inst/LUT__4352" port: "I[0]" } delay_max: 298 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4290" port: "O" } sink { cell: "edb_top_inst/LUT__4357" port: "I[0]" } delay_max: 213 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4290" port: "O" } sink { cell: "edb_top_inst/LUT__4592" port: "I[0]" } delay_max: 321 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4290" port: "O" } sink { cell: "edb_top_inst/LUT__4635" port: "I[0]" } delay_max: 413 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4292" port: "O" } sink { cell: "edb_top_inst/LUT__4294" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4293" port: "O" } sink { cell: "edb_top_inst/LUT__4294" port: "I[1]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4294" port: "O" } sink { cell: "edb_top_inst/LUT__4307" port: "I[0]" } delay_max: 209 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4295" port: "O" } sink { cell: "edb_top_inst/LUT__4298" port: "I[0]" } delay_max: 148 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4295" port: "O" } sink { cell: "edb_top_inst/LUT__4359" port: "I[1]" } delay_max: 256 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4297" port: "O" } sink { cell: "edb_top_inst/LUT__4298" port: "I[2]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4297" port: "O" } sink { cell: "edb_top_inst/LUT__4339" port: "I[3]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4298" port: "O" } sink { cell: "edb_top_inst/LUT__4307" port: "I[1]" } delay_max: 291 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4299" port: "O" } sink { cell: "edb_top_inst/LUT__4300" port: "I[1]" } delay_max: 151 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4299" port: "O" } sink { cell: "edb_top_inst/LUT__4327" port: "I[1]" } delay_max: 296 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4299" port: "O" } sink { cell: "edb_top_inst/LUT__4353" port: "I[0]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4300" port: "O" } sink { cell: "edb_top_inst/LUT__4307" port: "I[2]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4301" port: "O" } sink { cell: "edb_top_inst/LUT__4302" port: "I[1]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4302" port: "O" } sink { cell: "edb_top_inst/LUT__4306" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4303" port: "O" } sink { cell: "edb_top_inst/LUT__4304" port: "I[1]" } delay_max: 476 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4303" port: "O" } sink { cell: "edb_top_inst/LUT__4305" port: "I[2]" } delay_max: 532 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4303" port: "O" } sink { cell: "edb_top_inst/LUT__4330" port: "I[0]" } delay_max: 553 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4303" port: "O" } sink { cell: "edb_top_inst/LUT__4347" port: "I[0]" } delay_max: 569 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4303" port: "O" } sink { cell: "edb_top_inst/LUT__4621" port: "I[0]" } delay_max: 539 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4303" port: "O" } sink { cell: "edb_top_inst/LUT__4625" port: "I[1]" } delay_max: 550 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4304" port: "O" } sink { cell: "edb_top_inst/LUT__4306" port: "I[1]" } delay_max: 133 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4305" port: "O" } sink { cell: "edb_top_inst/LUT__4306" port: "I[2]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4306" port: "O" } sink { cell: "edb_top_inst/LUT__4307" port: "I[3]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4307" port: "O" } sink { cell: "edb_top_inst/LUT__4322" port: "I[1]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4308" port: "O" } sink { cell: "edb_top_inst/LUT__4309" port: "I[0]" } delay_max: 280 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4308" port: "O" } sink { cell: "edb_top_inst/LUT__4342" port: "I[2]" } delay_max: 292 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4308" port: "O" } sink { cell: "edb_top_inst/LUT__4346" port: "I[1]" } delay_max: 275 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4308" port: "O" } sink { cell: "edb_top_inst/LUT__4590" port: "I[1]" } delay_max: 192 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4310" port: "O" } sink { cell: "edb_top_inst/LUT__4318" port: "I[0]" } delay_max: 189 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4311" port: "O" } sink { cell: "edb_top_inst/LUT__4313" port: "I[1]" } delay_max: 136 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4312" port: "O" } sink { cell: "edb_top_inst/LUT__4313" port: "I[2]" } delay_max: 154 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4313" port: "O" } sink { cell: "edb_top_inst/LUT__4318" port: "I[2]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4314" port: "O" } sink { cell: "edb_top_inst/LUT__4317" port: "I[0]" } delay_max: 154 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4315" port: "O" } sink { cell: "edb_top_inst/LUT__4316" port: "I[1]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4315" port: "O" } sink { cell: "edb_top_inst/LUT__4325" port: "I[0]" } delay_max: 176 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4315" port: "O" } sink { cell: "edb_top_inst/LUT__4345" port: "I[0]" } delay_max: 212 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4316" port: "O" } sink { cell: "edb_top_inst/LUT__4317" port: "I[1]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4317" port: "O" } sink { cell: "edb_top_inst/LUT__4318" port: "I[3]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4318" port: "O" } sink { cell: "edb_top_inst/LUT__4322" port: "I[2]" } delay_max: 133 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4319" port: "O" } sink { cell: "edb_top_inst/LUT__4321" port: "I[0]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4319" port: "O" } sink { cell: "edb_top_inst/LUT__4324" port: "I[0]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4319" port: "O" } sink { cell: "edb_top_inst/LUT__4343" port: "I[3]" } delay_max: 128 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4320" port: "O" } sink { cell: "edb_top_inst/LUT__4321" port: "I[2]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4321" port: "O" } sink { cell: "edb_top_inst/LUT__4322" port: "I[3]" } delay_max: 396 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4322" port: "O" } sink { cell: "edb_top_inst/LUT__4401" port: "I[1]" } delay_max: 327 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4322" port: "O" } sink { cell: "edb_top_inst/LUT__4465" port: "I[1]" } delay_max: 172 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4322" port: "O" } sink { cell: "edb_top_inst/LUT__4476" port: "I[1]" } delay_max: 232 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4323" port: "O" } sink { cell: "edb_top_inst/LUT__4328" port: "I[0]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4324" port: "O" } sink { cell: "edb_top_inst/LUT__4328" port: "I[1]" } delay_max: 252 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4325" port: "O" } sink { cell: "edb_top_inst/LUT__4328" port: "I[2]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4326" port: "O" } sink { cell: "edb_top_inst/LUT__4327" port: "I[0]" } delay_max: 290 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4326" port: "O" } sink { cell: "edb_top_inst/LUT__4355" port: "I[0]" } delay_max: 273 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4327" port: "O" } sink { cell: "edb_top_inst/LUT__4328" port: "I[3]" } delay_max: 179 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4328" port: "O" } sink { cell: "edb_top_inst/LUT__4340" port: "I[0]" } delay_max: 329 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4328" port: "O" } sink { cell: "edb_top_inst/LUT__4444" port: "I[1]" } delay_max: 354 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4329" port: "O" } sink { cell: "edb_top_inst/LUT__4335" port: "I[0]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4330" port: "O" } sink { cell: "edb_top_inst/LUT__4335" port: "I[1]" } delay_max: 171 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4332" port: "O" } sink { cell: "edb_top_inst/LUT__4335" port: "I[2]" } delay_max: 154 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4333" port: "O" } sink { cell: "edb_top_inst/LUT__4334" port: "I[2]" } delay_max: 219 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4334" port: "O" } sink { cell: "edb_top_inst/LUT__4335" port: "I[3]" } delay_max: 146 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4335" port: "O" } sink { cell: "edb_top_inst/LUT__4340" port: "I[1]" } delay_max: 179 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4335" port: "O" } sink { cell: "edb_top_inst/LUT__4444" port: "I[2]" } delay_max: 220 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4336" port: "O" } sink { cell: "edb_top_inst/LUT__4339" port: "I[0]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4337" port: "O" } sink { cell: "edb_top_inst/LUT__4338" port: "I[0]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4337" port: "O" } sink { cell: "edb_top_inst/LUT__4351" port: "I[0]" } delay_max: 322 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4337" port: "O" } sink { cell: "edb_top_inst/LUT__4413" port: "I[0]" } delay_max: 426 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4337" port: "O" } sink { cell: "edb_top_inst/LUT__4603" port: "I[1]" } delay_max: 237 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4337" port: "O" } sink { cell: "edb_top_inst/LUT__4634" port: "I[0]" } delay_max: 234 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4338" port: "O" } sink { cell: "edb_top_inst/LUT__4339" port: "I[1]" } delay_max: 322 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4338" port: "O" } sink { cell: "edb_top_inst/LUT__4600" port: "I[1]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4339" port: "O" } sink { cell: "edb_top_inst/LUT__4340" port: "I[2]" } delay_max: 208 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4339" port: "O" } sink { cell: "edb_top_inst/LUT__4444" port: "I[0]" } delay_max: 197 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4341" port: "O" } sink { cell: "edb_top_inst/LUT__4342" port: "I[3]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4342" port: "O" } sink { cell: "edb_top_inst/LUT__4344" port: "I[0]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4342" port: "O" } sink { cell: "edb_top_inst/LUT__4415" port: "I[0]" } delay_max: 209 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4343" port: "O" } sink { cell: "edb_top_inst/LUT__4344" port: "I[1]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4343" port: "O" } sink { cell: "edb_top_inst/LUT__4415" port: "I[1]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4344" port: "O" } sink { cell: "edb_top_inst/LUT__4349" port: "I[0]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4345" port: "O" } sink { cell: "edb_top_inst/LUT__4349" port: "I[1]" } delay_max: 374 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4345" port: "O" } sink { cell: "edb_top_inst/LUT__4416" port: "I[0]" } delay_max: 356 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4346" port: "O" } sink { cell: "edb_top_inst/LUT__4348" port: "I[2]" } delay_max: 133 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4347" port: "O" } sink { cell: "edb_top_inst/LUT__4348" port: "I[3]" } delay_max: 268 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4348" port: "O" } sink { cell: "edb_top_inst/LUT__4349" port: "I[2]" } delay_max: 400 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4348" port: "O" } sink { cell: "edb_top_inst/LUT__4417" port: "I[0]" } delay_max: 390 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4349" port: "O" } sink { cell: "edb_top_inst/LUT__4360" port: "I[1]" } delay_max: 146 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4350" port: "O" } sink { cell: "edb_top_inst/LUT__4356" port: "I[0]" } delay_max: 307 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4350" port: "O" } sink { cell: "edb_top_inst/LUT__4414" port: "I[1]" } delay_max: 234 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4351" port: "O" } sink { cell: "edb_top_inst/LUT__4356" port: "I[1]" } delay_max: 241 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4351" port: "O" } sink { cell: "edb_top_inst/LUT__4415" port: "I[2]" } delay_max: 175 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4352" port: "O" } sink { cell: "edb_top_inst/LUT__4354" port: "I[0]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4352" port: "O" } sink { cell: "edb_top_inst/LUT__4414" port: "I[2]" } delay_max: 146 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4353" port: "O" } sink { cell: "edb_top_inst/LUT__4354" port: "I[1]" } delay_max: 221 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4353" port: "O" } sink { cell: "edb_top_inst/LUT__4414" port: "I[3]" } delay_max: 264 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4354" port: "O" } sink { cell: "edb_top_inst/LUT__4356" port: "I[2]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4355" port: "O" } sink { cell: "edb_top_inst/LUT__4356" port: "I[3]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4355" port: "O" } sink { cell: "edb_top_inst/LUT__4416" port: "I[2]" } delay_max: 231 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4356" port: "O" } sink { cell: "edb_top_inst/LUT__4360" port: "I[2]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4357" port: "O" } sink { cell: "edb_top_inst/LUT__4359" port: "I[2]" } delay_max: 172 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4357" port: "O" } sink { cell: "edb_top_inst/LUT__4415" port: "I[3]" } delay_max: 136 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4358" port: "O" } sink { cell: "edb_top_inst/LUT__4359" port: "I[3]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4359" port: "O" } sink { cell: "edb_top_inst/LUT__4360" port: "I[3]" } delay_max: 149 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4360" port: "O" } sink { cell: "edb_top_inst/LUT__4401" port: "I[0]" } delay_max: 229 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4360" port: "O" } sink { cell: "edb_top_inst/LUT__4465" port: "I[0]" } delay_max: 268 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4360" port: "O" } sink { cell: "edb_top_inst/LUT__4476" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4361" port: "O" } sink { cell: "edb_top_inst/LUT__4363" port: "I[1]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4361" port: "O" } sink { cell: "edb_top_inst/LUT__4366" port: "I[1]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4361" port: "O" } sink { cell: "edb_top_inst/LUT__4383" port: "I[1]" } delay_max: 248 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4361" port: "O" } sink { cell: "edb_top_inst/LUT__4388" port: "I[1]" } delay_max: 255 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4362" port: "O" } sink { cell: "edb_top_inst/LUT__4363" port: "I[2]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4362" port: "O" } sink { cell: "edb_top_inst/LUT__4366" port: "I[0]" } delay_max: 252 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4362" port: "O" } sink { cell: "edb_top_inst/LUT__4368" port: "I[1]" } delay_max: 154 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4362" port: "O" } sink { cell: "edb_top_inst/LUT__4371" port: "I[1]" } delay_max: 266 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4362" port: "O" } sink { cell: "edb_top_inst/LUT__4373" port: "I[0]" } delay_max: 171 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4362" port: "O" } sink { cell: "edb_top_inst/LUT__4374" port: "I[2]" } delay_max: 136 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4362" port: "O" } sink { cell: "edb_top_inst/LUT__4383" port: "I[0]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4362" port: "O" } sink { cell: "edb_top_inst/LUT__4388" port: "I[0]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4363" port: "O" } sink { cell: "edb_top_inst/LUT__4365" port: "I[1]" } delay_max: 171 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4363" port: "O" } sink { cell: "edb_top_inst/LUT__4391" port: "I[2]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4364" port: "O" } sink { cell: "edb_top_inst/LUT__4365" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4365" port: "O" } sink { cell: "edb_top_inst/LUT__4380" port: "I[0]" } delay_max: 254 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4365" port: "O" } sink { cell: "edb_top_inst/LUT__4468" port: "I[1]" } delay_max: 234 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4366" port: "O" } sink { cell: "edb_top_inst/LUT__4372" port: "I[3]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4367" port: "O" } sink { cell: "edb_top_inst/LUT__4372" port: "I[0]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4368" port: "O" } sink { cell: "edb_top_inst/LUT__4372" port: "I[1]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4369" port: "O" } sink { cell: "edb_top_inst/LUT__4371" port: "I[2]" } delay_max: 146 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4369" port: "O" } sink { cell: "edb_top_inst/LUT__4373" port: "I[1]" } delay_max: 154 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4370" port: "O" } sink { cell: "edb_top_inst/LUT__4371" port: "I[3]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4371" port: "O" } sink { cell: "edb_top_inst/LUT__4372" port: "I[2]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4372" port: "O" } sink { cell: "edb_top_inst/LUT__4380" port: "I[1]" } delay_max: 320 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4372" port: "O" } sink { cell: "edb_top_inst/LUT__4469" port: "I[2]" } delay_max: 280 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4373" port: "O" } sink { cell: "edb_top_inst/LUT__4379" port: "I[1]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4374" port: "O" } sink { cell: "edb_top_inst/LUT__4379" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4375" port: "O" } sink { cell: "edb_top_inst/LUT__4377" port: "I[1]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4376" port: "O" } sink { cell: "edb_top_inst/LUT__4377" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4377" port: "O" } sink { cell: "edb_top_inst/LUT__4379" port: "I[2]" } delay_max: 251 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4378" port: "O" } sink { cell: "edb_top_inst/LUT__4379" port: "I[3]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4379" port: "O" } sink { cell: "edb_top_inst/LUT__4380" port: "I[2]" } delay_max: 286 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4379" port: "O" } sink { cell: "edb_top_inst/LUT__4469" port: "I[3]" } delay_max: 216 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4380" port: "O" } sink { cell: "edb_top_inst/LUT__4400" port: "I[1]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4380" port: "O" } sink { cell: "edb_top_inst/LUT__4461" port: "I[1]" } delay_max: 234 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4380" port: "O" } sink { cell: "edb_top_inst/LUT__4475" port: "I[1]" } delay_max: 270 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4381" port: "O" } sink { cell: "edb_top_inst/LUT__4384" port: "I[1]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4382" port: "O" } sink { cell: "edb_top_inst/LUT__4383" port: "I[2]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4382" port: "O" } sink { cell: "edb_top_inst/LUT__4388" port: "I[2]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4383" port: "O" } sink { cell: "edb_top_inst/LUT__4384" port: "I[2]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4383" port: "O" } sink { cell: "edb_top_inst/LUT__4386" port: "I[2]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4384" port: "O" } sink { cell: "edb_top_inst/LUT__4392" port: "I[0]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4384" port: "O" } sink { cell: "edb_top_inst/LUT__4468" port: "I[0]" } delay_max: 225 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4385" port: "O" } sink { cell: "edb_top_inst/LUT__4386" port: "I[3]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4386" port: "O" } sink { cell: "edb_top_inst/LUT__4392" port: "I[3]" } delay_max: 136 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4386" port: "O" } sink { cell: "edb_top_inst/LUT__4469" port: "I[1]" } delay_max: 154 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4387" port: "O" } sink { cell: "edb_top_inst/LUT__4388" port: "I[3]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4388" port: "O" } sink { cell: "edb_top_inst/LUT__4389" port: "I[1]" } delay_max: 320 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4389" port: "O" } sink { cell: "edb_top_inst/LUT__4392" port: "I[1]" } delay_max: 243 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4389" port: "O" } sink { cell: "edb_top_inst/LUT__4468" port: "I[2]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4390" port: "O" } sink { cell: "edb_top_inst/LUT__4391" port: "I[3]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4391" port: "O" } sink { cell: "edb_top_inst/LUT__4392" port: "I[2]" } delay_max: 153 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4391" port: "O" } sink { cell: "edb_top_inst/LUT__4469" port: "I[0]" } delay_max: 136 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4392" port: "O" } sink { cell: "edb_top_inst/LUT__4400" port: "I[0]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4392" port: "O" } sink { cell: "edb_top_inst/LUT__4461" port: "I[0]" } delay_max: 233 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4392" port: "O" } sink { cell: "edb_top_inst/LUT__4475" port: "I[0]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4393" port: "O" } sink { cell: "edb_top_inst/LUT__4397" port: "I[0]" } delay_max: 222 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4393" port: "O" } sink { cell: "edb_top_inst/LUT__4410" port: "I[2]" } delay_max: 282 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4393" port: "O" } sink { cell: "edb_top_inst/LUT__4419" port: "I[1]" } delay_max: 213 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4393" port: "O" } sink { cell: "edb_top_inst/LUT__4424" port: "I[0]" } delay_max: 166 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4393" port: "O" } sink { cell: "edb_top_inst/LUT__4428" port: "I[0]" } delay_max: 235 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4393" port: "O" } sink { cell: "edb_top_inst/LUT__4434" port: "I[3]" } delay_max: 223 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4394" port: "O" } sink { cell: "edb_top_inst/LUT__4397" port: "I[1]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4394" port: "O" } sink { cell: "edb_top_inst/LUT__4410" port: "I[1]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4394" port: "O" } sink { cell: "edb_top_inst/LUT__4424" port: "I[1]" } delay_max: 136 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4394" port: "O" } sink { cell: "edb_top_inst/LUT__4428" port: "I[1]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4395" port: "O" } sink { cell: "edb_top_inst/LUT__4397" port: "I[2]" } delay_max: 158 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4395" port: "O" } sink { cell: "edb_top_inst/LUT__4429" port: "I[3]" } delay_max: 189 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4396" port: "O" } sink { cell: "edb_top_inst/LUT__4397" port: "I[3]" } delay_max: 146 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4396" port: "O" } sink { cell: "edb_top_inst/LUT__4428" port: "I[2]" } delay_max: 154 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4397" port: "O" } sink { cell: "edb_top_inst/LUT__4398" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4397" port: "O" } sink { cell: "edb_top_inst/LUT__4437" port: "I[2]" } delay_max: 241 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4398" port: "O" } sink { cell: "edb_top_inst/LUT__4400" port: "I[2]" } delay_max: 286 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4398" port: "O" } sink { cell: "edb_top_inst/LUT__4405" port: "I[1]" } delay_max: 393 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4398" port: "O" } sink { cell: "edb_top_inst/LUT__4474" port: "I[0]" } delay_max: 308 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4398" port: "O" } sink { cell: "edb_top_inst/LUT__4479" port: "I[0]" } delay_max: 393 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4402" port: "O" } sink { cell: "edb_top_inst/LUT__4405" port: "I[0]" } delay_max: 209 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4402" port: "O" } sink { cell: "edb_top_inst/LUT__4479" port: "I[1]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4403" port: "O" } sink { cell: "edb_top_inst/LUT__4404" port: "I[1]" } delay_max: 128 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4403" port: "O" } sink { cell: "edb_top_inst/LUT__4416" port: "I[1]" } delay_max: 171 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4403" port: "O" } sink { cell: "edb_top_inst/LUT__4445" port: "I[0]" } delay_max: 242 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4403" port: "O" } sink { cell: "edb_top_inst/LUT__4461" port: "I[2]" } delay_max: 314 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4403" port: "O" } sink { cell: "edb_top_inst/LUT__4467" port: "I[0]" } delay_max: 203 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4403" port: "O" } sink { cell: "edb_top_inst/LUT__4482" port: "I[0]" } delay_max: 291 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4403" port: "O" } sink { cell: "edb_top_inst/LUT__4558" port: "I[1]" } delay_max: 345 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4404" port: "O" } sink { cell: "edb_top_inst/LUT__4405" port: "I[2]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4404" port: "O" } sink { cell: "edb_top_inst/LUT__4466" port: "I[1]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4404" port: "O" } sink { cell: "edb_top_inst/LUT__4477" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4405" port: "O" } sink { cell: "edb_top_inst/LUT__4406" port: "I[0]" } delay_max: 175 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4406" port: "O" } sink { cell: "edb_top_inst/LUT__4440" port: "I[3]" } delay_max: 153 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4407" port: "O" } sink { cell: "edb_top_inst/LUT__4409" port: "I[1]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4408" port: "O" } sink { cell: "edb_top_inst/LUT__4409" port: "I[0]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4409" port: "O" } sink { cell: "edb_top_inst/LUT__4412" port: "I[0]" } delay_max: 216 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4410" port: "O" } sink { cell: "edb_top_inst/LUT__4411" port: "I[2]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4410" port: "O" } sink { cell: "edb_top_inst/LUT__4426" port: "I[1]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/LUT__4412" port: "I[1]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4412" port: "O" } sink { cell: "edb_top_inst/LUT__4418" port: "I[1]" } delay_max: 279 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4412" port: "O" } sink { cell: "edb_top_inst/LUT__4442" port: "I[1]" } delay_max: 281 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4412" port: "O" } sink { cell: "edb_top_inst/LUT__4481" port: "I[1]" } delay_max: 375 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4413" port: "O" } sink { cell: "edb_top_inst/LUT__4414" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4414" port: "O" } sink { cell: "edb_top_inst/LUT__4417" port: "I[1]" } delay_max: 179 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4415" port: "O" } sink { cell: "edb_top_inst/LUT__4417" port: "I[2]" } delay_max: 189 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4416" port: "O" } sink { cell: "edb_top_inst/LUT__4417" port: "I[3]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4418" port: "O" } sink { cell: "edb_top_inst/LUT__4440" port: "I[2]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/LUT__4421" port: "I[2]" } delay_max: 149 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4420" port: "O" } sink { cell: "edb_top_inst/LUT__4421" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4421" port: "O" } sink { cell: "edb_top_inst/LUT__4439" port: "I[0]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4422" port: "O" } sink { cell: "edb_top_inst/LUT__4424" port: "I[3]" } delay_max: 153 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4423" port: "O" } sink { cell: "edb_top_inst/LUT__4424" port: "I[2]" } delay_max: 321 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/LUT__4439" port: "I[2]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4425" port: "O" } sink { cell: "edb_top_inst/LUT__4426" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4426" port: "O" } sink { cell: "edb_top_inst/LUT__4439" port: "I[1]" } delay_max: 146 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4427" port: "O" } sink { cell: "edb_top_inst/LUT__4430" port: "I[3]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4427" port: "O" } sink { cell: "edb_top_inst/LUT__4437" port: "I[0]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4428" port: "O" } sink { cell: "edb_top_inst/LUT__4430" port: "I[0]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4428" port: "O" } sink { cell: "edb_top_inst/LUT__4436" port: "I[3]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4429" port: "O" } sink { cell: "edb_top_inst/LUT__4430" port: "I[1]" } delay_max: 148 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4430" port: "O" } sink { cell: "edb_top_inst/LUT__4438" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4431" port: "O" } sink { cell: "edb_top_inst/LUT__4434" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4432" port: "O" } sink { cell: "edb_top_inst/LUT__4434" port: "I[2]" } delay_max: 151 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4433" port: "O" } sink { cell: "edb_top_inst/LUT__4434" port: "I[1]" } delay_max: 128 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4434" port: "O" } sink { cell: "edb_top_inst/LUT__4438" port: "I[1]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4435" port: "O" } sink { cell: "edb_top_inst/LUT__4436" port: "I[0]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4436" port: "O" } sink { cell: "edb_top_inst/LUT__4438" port: "I[2]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4437" port: "O" } sink { cell: "edb_top_inst/LUT__4438" port: "I[3]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4438" port: "O" } sink { cell: "edb_top_inst/LUT__4439" port: "I[3]" } delay_max: 268 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4439" port: "O" } sink { cell: "edb_top_inst/LUT__4440" port: "I[0]" } delay_max: 419 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4439" port: "O" } sink { cell: "edb_top_inst/LUT__4443" port: "I[0]" } delay_max: 330 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4439" port: "O" } sink { cell: "edb_top_inst/LUT__4481" port: "I[0]" } delay_max: 264 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4441" port: "O" } sink { cell: "edb_top_inst/LUT__4443" port: "I[3]" } delay_max: 171 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4441" port: "O" } sink { cell: "edb_top_inst/LUT__4478" port: "I[0]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4442" port: "O" } sink { cell: "edb_top_inst/LUT__4443" port: "I[1]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4444" port: "O" } sink { cell: "edb_top_inst/LUT__4445" port: "I[2]" } delay_max: 179 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4444" port: "O" } sink { cell: "edb_top_inst/LUT__4462" port: "I[0]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4444" port: "O" } sink { cell: "edb_top_inst/LUT__4470" port: "I[2]" } delay_max: 299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4445" port: "O" } sink { cell: "edb_top_inst/LUT__4446" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4454" port: "O" } sink { cell: "edb_top_inst/LUT__4456" port: "I[1]" } delay_max: 405 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4455" port: "O" } sink { cell: "edb_top_inst/LUT__4456" port: "I[0]" } delay_max: 288 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4461" port: "O" } sink { cell: "edb_top_inst/LUT__4463" port: "I[0]" } delay_max: 136 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4461" port: "O" } sink { cell: "edb_top_inst/LUT__4472" port: "I[0]" } delay_max: 165 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4461" port: "O" } sink { cell: "edb_top_inst/LUT__4477" port: "I[2]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4463" port: "I[2]" } delay_max: 266 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/LUT__4482" port: "I[2]" } delay_max: 127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4466" port: "O" } sink { cell: "edb_top_inst/LUT__4472" port: "I[1]" } delay_max: 166 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4467" port: "O" } sink { cell: "edb_top_inst/LUT__4468" port: "I[3]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4468" port: "O" } sink { cell: "edb_top_inst/LUT__4470" port: "I[1]" } delay_max: 154 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4469" port: "O" } sink { cell: "edb_top_inst/LUT__4470" port: "I[0]" } delay_max: 318 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/LUT__4472" port: "I[2]" } delay_max: 151 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4471" port: "O" } sink { cell: "edb_top_inst/LUT__4472" port: "I[3]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/LUT__4475" port: "I[2]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4475" port: "O" } sink { cell: "edb_top_inst/LUT__4476" port: "I[3]" } delay_max: 133 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4478" port: "O" } sink { cell: "edb_top_inst/LUT__4481" port: "I[2]" } delay_max: 165 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4479" port: "O" } sink { cell: "edb_top_inst/LUT__4480" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4480" port: "O" } sink { cell: "edb_top_inst/LUT__4481" port: "I[3]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4487" port: "O" } sink { cell: "edb_top_inst/LUT__4489" port: "I[1]" } delay_max: 301 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4488" port: "O" } sink { cell: "edb_top_inst/LUT__4489" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4493" port: "O" } sink { cell: "edb_top_inst/LUT__4495" port: "I[1]" } delay_max: 248 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4494" port: "O" } sink { cell: "edb_top_inst/LUT__4495" port: "I[0]" } delay_max: 388 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4499" port: "O" } sink { cell: "edb_top_inst/LUT__4501" port: "I[1]" } delay_max: 305 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4500" port: "O" } sink { cell: "edb_top_inst/LUT__4501" port: "I[0]" } delay_max: 352 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4505" port: "O" } sink { cell: "edb_top_inst/LUT__4507" port: "I[1]" } delay_max: 274 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4506" port: "O" } sink { cell: "edb_top_inst/LUT__4507" port: "I[0]" } delay_max: 357 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4511" port: "O" } sink { cell: "edb_top_inst/LUT__4513" port: "I[1]" } delay_max: 302 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4512" port: "O" } sink { cell: "edb_top_inst/LUT__4513" port: "I[0]" } delay_max: 538 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4517" port: "O" } sink { cell: "edb_top_inst/LUT__4519" port: "I[1]" } delay_max: 458 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4518" port: "O" } sink { cell: "edb_top_inst/LUT__4519" port: "I[0]" } delay_max: 377 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4523" port: "O" } sink { cell: "edb_top_inst/LUT__4525" port: "I[1]" } delay_max: 421 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4524" port: "O" } sink { cell: "edb_top_inst/LUT__4525" port: "I[0]" } delay_max: 509 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4529" port: "O" } sink { cell: "edb_top_inst/LUT__4531" port: "I[1]" } delay_max: 247 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4530" port: "O" } sink { cell: "edb_top_inst/LUT__4531" port: "I[0]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4535" port: "O" } sink { cell: "edb_top_inst/LUT__4537" port: "I[1]" } delay_max: 128 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4536" port: "O" } sink { cell: "edb_top_inst/LUT__4537" port: "I[0]" } delay_max: 300 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4541" port: "O" } sink { cell: "edb_top_inst/LUT__4543" port: "I[1]" } delay_max: 474 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4542" port: "O" } sink { cell: "edb_top_inst/LUT__4543" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4547" port: "O" } sink { cell: "edb_top_inst/LUT__4549" port: "I[1]" } delay_max: 154 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4548" port: "O" } sink { cell: "edb_top_inst/LUT__4549" port: "I[0]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4553" port: "O" } sink { cell: "edb_top_inst/LUT__4555" port: "I[1]" } delay_max: 253 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4554" port: "O" } sink { cell: "edb_top_inst/LUT__4555" port: "I[0]" } delay_max: 254 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4561" port: "O" } sink { cell: "edb_top_inst/LUT__4562" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4593" port: "O" } sink { cell: "edb_top_inst/LUT__4594" port: "I[2]" } delay_max: 127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4593" port: "O" } sink { cell: "edb_top_inst/LUT__4598" port: "I[0]" } delay_max: 153 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4594" port: "O" } sink { cell: "edb_top_inst/LUT__4595" port: "I[0]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4594" port: "O" } sink { cell: "edb_top_inst/LUT__4615" port: "I[0]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4594" port: "O" } sink { cell: "edb_top_inst/LUT__4639" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4597" port: "O" } sink { cell: "edb_top_inst/LUT__4598" port: "I[1]" } delay_max: 280 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4597" port: "O" } sink { cell: "edb_top_inst/LUT__4602" port: "I[0]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4601" port: "O" } sink { cell: "edb_top_inst/LUT__4602" port: "I[1]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4601" port: "O" } sink { cell: "edb_top_inst/LUT__4606" port: "I[0]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4602" port: "O" } sink { cell: "edb_top_inst/LUT__4603" port: "I[2]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4602" port: "O" } sink { cell: "edb_top_inst/LUT__4624" port: "I[0]" } delay_max: 268 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4605" port: "O" } sink { cell: "edb_top_inst/LUT__4606" port: "I[1]" } delay_max: 268 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4605" port: "O" } sink { cell: "edb_top_inst/LUT__4614" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4606" port: "O" } sink { cell: "edb_top_inst/LUT__4608" port: "I[1]" } delay_max: 166 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4606" port: "O" } sink { cell: "edb_top_inst/LUT__4631" port: "I[0]" } delay_max: 158 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4607" port: "O" } sink { cell: "edb_top_inst/LUT__4608" port: "I[0]" } delay_max: 210 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4607" port: "O" } sink { cell: "edb_top_inst/LUT__4632" port: "I[1]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4608" port: "O" } sink { cell: "edb_top_inst/LUT__4609" port: "I[0]" } delay_max: 287 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4608" port: "O" } sink { cell: "edb_top_inst/LUT__4656" port: "I[0]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4613" port: "O" } sink { cell: "edb_top_inst/LUT__4614" port: "I[1]" } delay_max: 216 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4613" port: "O" } sink { cell: "edb_top_inst/LUT__4618" port: "I[0]" } delay_max: 192 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4614" port: "O" } sink { cell: "edb_top_inst/LUT__4615" port: "I[1]" } delay_max: 298 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4614" port: "O" } sink { cell: "edb_top_inst/LUT__4638" port: "I[0]" } delay_max: 192 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4617" port: "O" } sink { cell: "edb_top_inst/LUT__4618" port: "I[1]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4617" port: "O" } sink { cell: "edb_top_inst/LUT__4623" port: "I[0]" } delay_max: 261 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4618" port: "O" } sink { cell: "edb_top_inst/LUT__4619" port: "I[1]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4618" port: "O" } sink { cell: "edb_top_inst/LUT__4643" port: "I[1]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4622" port: "O" } sink { cell: "edb_top_inst/LUT__4623" port: "I[1]" } delay_max: 164 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4622" port: "O" } sink { cell: "edb_top_inst/LUT__4630" port: "I[0]" } delay_max: 242 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4623" port: "O" } sink { cell: "edb_top_inst/LUT__4624" port: "I[1]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4623" port: "O" } sink { cell: "edb_top_inst/LUT__4649" port: "I[0]" } delay_max: 187 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4624" port: "O" } sink { cell: "edb_top_inst/LUT__4625" port: "I[2]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4625" port: "O" } sink { cell: "edb_top_inst/LUT__4626" port: "I[0]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4628" port: "O" } sink { cell: "edb_top_inst/LUT__4632" port: "I[0]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4628" port: "O" } sink { cell: "edb_top_inst/LUT__4639" port: "I[1]" } delay_max: 251 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4629" port: "O" } sink { cell: "edb_top_inst/LUT__4630" port: "I[1]" } delay_max: 314 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4629" port: "O" } sink { cell: "edb_top_inst/LUT__4637" port: "I[0]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4630" port: "O" } sink { cell: "edb_top_inst/LUT__4631" port: "I[1]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4630" port: "O" } sink { cell: "edb_top_inst/LUT__4655" port: "I[0]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4631" port: "O" } sink { cell: "edb_top_inst/LUT__4632" port: "I[2]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4636" port: "O" } sink { cell: "edb_top_inst/LUT__4637" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4636" port: "O" } sink { cell: "edb_top_inst/LUT__4642" port: "I[0]" } delay_max: 218 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4637" port: "O" } sink { cell: "edb_top_inst/LUT__4638" port: "I[1]" } delay_max: 224 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4637" port: "O" } sink { cell: "edb_top_inst/LUT__4660" port: "I[0]" } delay_max: 324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4638" port: "O" } sink { cell: "edb_top_inst/LUT__4639" port: "I[2]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4641" port: "O" } sink { cell: "edb_top_inst/LUT__4642" port: "I[1]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4641" port: "O" } sink { cell: "edb_top_inst/LUT__4648" port: "I[0]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4642" port: "O" } sink { cell: "edb_top_inst/LUT__4644" port: "I[2]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4642" port: "O" } sink { cell: "edb_top_inst/LUT__4665" port: "I[0]" } delay_max: 175 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4643" port: "O" } sink { cell: "edb_top_inst/LUT__4644" port: "I[0]" } delay_max: 176 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4647" port: "O" } sink { cell: "edb_top_inst/LUT__4648" port: "I[1]" } delay_max: 232 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4647" port: "O" } sink { cell: "edb_top_inst/LUT__4654" port: "I[0]" } delay_max: 242 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4648" port: "O" } sink { cell: "edb_top_inst/LUT__4649" port: "I[1]" } delay_max: 230 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4649" port: "O" } sink { cell: "edb_top_inst/LUT__4650" port: "I[1]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4653" port: "O" } sink { cell: "edb_top_inst/LUT__4654" port: "I[1]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4653" port: "O" } sink { cell: "edb_top_inst/LUT__4659" port: "I[0]" } delay_max: 187 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4654" port: "O" } sink { cell: "edb_top_inst/LUT__4655" port: "I[1]" } delay_max: 378 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4655" port: "O" } sink { cell: "edb_top_inst/LUT__4656" port: "I[1]" } delay_max: 187 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4658" port: "O" } sink { cell: "edb_top_inst/LUT__4659" port: "I[1]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4658" port: "O" } sink { cell: "edb_top_inst/LUT__4664" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4659" port: "O" } sink { cell: "edb_top_inst/LUT__4660" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4660" port: "O" } sink { cell: "edb_top_inst/LUT__4661" port: "I[1]" } delay_max: 187 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4663" port: "O" } sink { cell: "edb_top_inst/LUT__4664" port: "I[1]" } delay_max: 149 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4664" port: "O" } sink { cell: "edb_top_inst/LUT__4665" port: "I[1]" } delay_max: 149 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4665" port: "O" } sink { cell: "edb_top_inst/LUT__4666" port: "I[1]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4702" port: "O" } sink { cell: "edb_top_inst/LUT__4703" port: "I[0]" } delay_max: 210 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4705" port: "O" } sink { cell: "edb_top_inst/la0/add_355/i2" port: "I[1]" } delay_max: 232 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i1" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1011/i1" port: "cout" } sink { cell: "edb_top_inst/la0/add_1011/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1009/i1" port: "cout" } sink { cell: "edb_top_inst/la0/add_1009/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1011/i4" port: "cout" } sink { cell: "edb_top_inst/la0/add_1011/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1011/i3" port: "cout" } sink { cell: "edb_top_inst/la0/add_1011/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1011/i2" port: "cout" } sink { cell: "edb_top_inst/la0/add_1011/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i30" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i31" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i29" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i30" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i28" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i29" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i27" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i28" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i26" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i27" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i25" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i26" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i24" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i25" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i23" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i24" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i22" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i23" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i21" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i22" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i20" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i21" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i19" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i20" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i18" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i19" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i17" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i18" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i16" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i17" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i15" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i16" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i14" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i15" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i13" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i14" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i12" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i13" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i11" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i12" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i10" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i11" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i9" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i8" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i7" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i6" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i5" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i4" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i3" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_355/i2" port: "cout" } sink { cell: "edb_top_inst/la0/add_355/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1009/i14" port: "cout" } sink { cell: "edb_top_inst/la0/add_1009/i15" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1009/i13" port: "cout" } sink { cell: "edb_top_inst/la0/add_1009/i14" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1009/i12" port: "cout" } sink { cell: "edb_top_inst/la0/add_1009/i13" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1009/i11" port: "cout" } sink { cell: "edb_top_inst/la0/add_1009/i12" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1009/i10" port: "cout" } sink { cell: "edb_top_inst/la0/add_1009/i11" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1009/i9" port: "cout" } sink { cell: "edb_top_inst/la0/add_1009/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1009/i8" port: "cout" } sink { cell: "edb_top_inst/la0/add_1009/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1009/i7" port: "cout" } sink { cell: "edb_top_inst/la0/add_1009/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1009/i6" port: "cout" } sink { cell: "edb_top_inst/la0/add_1009/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1009/i5" port: "cout" } sink { cell: "edb_top_inst/la0/add_1009/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1009/i4" port: "cout" } sink { cell: "edb_top_inst/la0/add_1009/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1009/i3" port: "cout" } sink { cell: "edb_top_inst/la0/add_1009/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_1009/i2" port: "cout" } sink { cell: "edb_top_inst/la0/add_1009/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__10025" port: "O" } sink { cell: "LUT__10026" port: "I[0]" } delay_max: 128 delay_min: 0  }
route { driver { cell: "LUT__10026" port: "O" } sink { cell: "LUT__10028" port: "I[0]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "LUT__10027" port: "O" } sink { cell: "LUT__10028" port: "I[2]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "LUT__10055" port: "O" } sink { cell: "LUT__10057" port: "I[0]" } delay_max: 171 delay_min: 0  }
route { driver { cell: "LUT__10056" port: "O" } sink { cell: "LUT__10057" port: "I[1]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "LUT__10059" port: "O" } sink { cell: "LUT__10061" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "LUT__10060" port: "O" } sink { cell: "LUT__10061" port: "I[1]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "LUT__10061" port: "O" } sink { cell: "LUT__10064" port: "I[1]" } delay_max: 212 delay_min: 0  }
route { driver { cell: "LUT__10062" port: "O" } sink { cell: "LUT__10064" port: "I[2]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "LUT__10063" port: "O" } sink { cell: "LUT__10064" port: "I[3]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "LUT__10064" port: "O" } sink { cell: "LUT__10065" port: "I[2]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "LUT__10067" port: "O" } sink { cell: "LUT__10070" port: "I[1]" } delay_max: 165 delay_min: 0  }
route { driver { cell: "LUT__10068" port: "O" } sink { cell: "LUT__10069" port: "I[0]" } delay_max: 366 delay_min: 0  }
route { driver { cell: "LUT__10069" port: "O" } sink { cell: "LUT__10070" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "LUT__10120" port: "O" } sink { cell: "LUT__10121" port: "I[0]" } delay_max: 251 delay_min: 0  }
route { driver { cell: "LUT__10120" port: "O" } sink { cell: "LUT__10140" port: "I[1]" } delay_max: 231 delay_min: 0  }
route { driver { cell: "LUT__10120" port: "O" } sink { cell: "LUT__10141" port: "I[1]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "LUT__10120" port: "O" } sink { cell: "LUT__10150" port: "I[3]" } delay_max: 243 delay_min: 0  }
route { driver { cell: "LUT__10123" port: "O" } sink { cell: "LUT__10124" port: "I[1]" } delay_max: 153 delay_min: 0  }
route { driver { cell: "LUT__10124" port: "O" } sink { cell: "LUT__10125" port: "I[2]" } delay_max: 165 delay_min: 0  }
route { driver { cell: "LUT__10125" port: "O" } sink { cell: "LUT__10126" port: "I[2]" } delay_max: 277 delay_min: 0  }
route { driver { cell: "LUT__10125" port: "O" } sink { cell: "LUT__10128" port: "I[0]" } delay_max: 386 delay_min: 0  }
route { driver { cell: "LUT__10125" port: "O" } sink { cell: "LUT__10129" port: "I[0]" } delay_max: 317 delay_min: 0  }
route { driver { cell: "LUT__10132" port: "O" } sink { cell: "LUT__10138" port: "I[1]" } delay_max: 176 delay_min: 0  }
route { driver { cell: "udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/byte_cnt[4]~FF_frt_15_rtinv" port: "O" } sink { cell: "LUT__10134" port: "I[2]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "LUT__10134" port: "O" } sink { cell: "LUT__10135" port: "I[0]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "LUT__10134" port: "O" } sink { cell: "LUT__10159" port: "I[2]" } delay_max: 176 delay_min: 0  }
route { driver { cell: "LUT__10134" port: "O" } sink { cell: "LUT__10175" port: "I[0]" } delay_max: 209 delay_min: 0  }
route { driver { cell: "LUT__10136" port: "O" } sink { cell: "LUT__10137" port: "I[0]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "LUT__10137" port: "O" } sink { cell: "LUT__10138" port: "I[0]" } delay_max: 165 delay_min: 0  }
route { driver { cell: "LUT__10137" port: "O" } sink { cell: "LUT__10146" port: "I[0]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "LUT__10137" port: "O" } sink { cell: "LUT__10160" port: "I[0]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "LUT__10141" port: "O" } sink { cell: "LUT__10145" port: "I[0]" } delay_max: 270 delay_min: 0  }
route { driver { cell: "LUT__10141" port: "O" } sink { cell: "LUT__10164" port: "I[3]" } delay_max: 289 delay_min: 0  }
route { driver { cell: "LUT__10141" port: "O" } sink { cell: "LUT__10168" port: "I[1]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "LUT__10141" port: "O" } sink { cell: "LUT__10170" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "LUT__10143" port: "O" } sink { cell: "LUT__10145" port: "I[1]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "LUT__10143" port: "O" } sink { cell: "LUT__10165" port: "I[1]" } delay_max: 250 delay_min: 0  }
route { driver { cell: "LUT__10152" port: "O" } sink { cell: "LUT__10155" port: "I[0]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "LUT__10152" port: "O" } sink { cell: "LUT__10352" port: "I[0]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "LUT__10153" port: "O" } sink { cell: "LUT__10154" port: "I[1]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "LUT__10154" port: "O" } sink { cell: "LUT__10155" port: "I[1]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "LUT__10154" port: "O" } sink { cell: "LUT__10349" port: "I[0]" } delay_max: 166 delay_min: 0  }
route { driver { cell: "LUT__10161" port: "O" } sink { cell: "LUT__10162" port: "I[2]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "LUT__10170" port: "O" } sink { cell: "LUT__10171" port: "I[1]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "LUT__10173" port: "O" } sink { cell: "LUT__10174" port: "I[1]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "LUT__10174" port: "O" } sink { cell: "LUT__10175" port: "I[2]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "LUT__10182" port: "O" } sink { cell: "LUT__10188" port: "I[1]" } delay_max: 326 delay_min: 0  }
route { driver { cell: "LUT__10182" port: "O" } sink { cell: "LUT__10311" port: "I[0]" } delay_max: 347 delay_min: 0  }
route { driver { cell: "LUT__10183" port: "O" } sink { cell: "LUT__10184" port: "I[2]" } delay_max: 166 delay_min: 0  }
route { driver { cell: "LUT__10183" port: "O" } sink { cell: "LUT__10212" port: "I[2]" } delay_max: 285 delay_min: 0  }
route { driver { cell: "LUT__10183" port: "O" } sink { cell: "LUT__10234" port: "I[3]" } delay_max: 133 delay_min: 0  }
route { driver { cell: "LUT__10183" port: "O" } sink { cell: "LUT__10309" port: "I[3]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "LUT__10184" port: "O" } sink { cell: "LUT__10185" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "LUT__10184" port: "O" } sink { cell: "LUT__10186" port: "I[2]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "LUT__10184" port: "O" } sink { cell: "LUT__10211" port: "I[1]" } delay_max: 187 delay_min: 0  }
route { driver { cell: "LUT__10186" port: "O" } sink { cell: "LUT__10187" port: "I[1]" } delay_max: 243 delay_min: 0  }
route { driver { cell: "LUT__10186" port: "O" } sink { cell: "LUT__10210" port: "I[3]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "LUT__10186" port: "O" } sink { cell: "LUT__10233" port: "I[0]" } delay_max: 241 delay_min: 0  }
route { driver { cell: "LUT__10189" port: "O" } sink { cell: "LUT__10192" port: "I[1]" } delay_max: 149 delay_min: 0  }
route { driver { cell: "LUT__10190" port: "O" } sink { cell: "LUT__10191" port: "I[0]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "LUT__10190" port: "O" } sink { cell: "LUT__10202" port: "I[3]" } delay_max: 179 delay_min: 0  }
route { driver { cell: "LUT__10191" port: "O" } sink { cell: "LUT__10192" port: "I[2]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "LUT__10191" port: "O" } sink { cell: "LUT__10206" port: "I[2]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "LUT__10201" port: "O" } sink { cell: "LUT__10203" port: "I[0]" } delay_max: 282 delay_min: 0  }
route { driver { cell: "LUT__10201" port: "O" } sink { cell: "LUT__10206" port: "I[3]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "LUT__10202" port: "O" } sink { cell: "LUT__10203" port: "I[2]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "LUT__10202" port: "O" } sink { cell: "LUT__10237" port: "I[3]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "LUT__10203" port: "O" } sink { cell: "LUT__10204" port: "I[0]" } delay_max: 351 delay_min: 0  }
route { driver { cell: "LUT__10209" port: "O" } sink { cell: "LUT__10210" port: "I[0]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "LUT__10210" port: "O" } sink { cell: "LUT__10214" port: "I[0]" } delay_max: 281 delay_min: 0  }
route { driver { cell: "LUT__10215" port: "O" } sink { cell: "LUT__10216" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "LUT__10216" port: "O" } sink { cell: "LUT__10217" port: "I[3]" } delay_max: 192 delay_min: 0  }
route { driver { cell: "LUT__10217" port: "O" } sink { cell: "LUT__10218" port: "I[0]" } delay_max: 287 delay_min: 0  }
route { driver { cell: "LUT__10217" port: "O" } sink { cell: "LUT__10256" port: "I[0]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "LUT__10217" port: "O" } sink { cell: "LUT__10263" port: "I[0]" } delay_max: 285 delay_min: 0  }
route { driver { cell: "LUT__10217" port: "O" } sink { cell: "LUT__10325" port: "I[1]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "LUT__10217" port: "O" } sink { cell: "LUT__10329" port: "I[0]" } delay_max: 179 delay_min: 0  }
route { driver { cell: "LUT__10218" port: "O" } sink { cell: "LUT__10219" port: "I[2]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "LUT__10218" port: "O" } sink { cell: "LUT__10243" port: "I[2]" } delay_max: 202 delay_min: 0  }
route { driver { cell: "LUT__10219" port: "O" } sink { cell: "LUT__10222" port: "I[0]" } delay_max: 302 delay_min: 0  }
route { driver { cell: "LUT__10219" port: "O" } sink { cell: "LUT__10246" port: "I[1]" } delay_max: 380 delay_min: 0  }
route { driver { cell: "LUT__10221" port: "O" } sink { cell: "LUT__10222" port: "I[1]" } delay_max: 284 delay_min: 0  }
route { driver { cell: "LUT__10221" port: "O" } sink { cell: "LUT__10263" port: "I[1]" } delay_max: 234 delay_min: 0  }
route { driver { cell: "LUT__10221" port: "O" } sink { cell: "LUT__10264" port: "I[0]" } delay_max: 136 delay_min: 0  }
route { driver { cell: "LUT__10223" port: "O" } sink { cell: "LUT__10224" port: "I[3]" } delay_max: 208 delay_min: 0  }
route { driver { cell: "LUT__10224" port: "O" } sink { cell: "LUT__10226" port: "I[0]" } delay_max: 286 delay_min: 0  }
route { driver { cell: "LUT__10224" port: "O" } sink { cell: "LUT__10243" port: "I[0]" } delay_max: 316 delay_min: 0  }
route { driver { cell: "LUT__10225" port: "O" } sink { cell: "LUT__10226" port: "I[1]" } delay_max: 219 delay_min: 0  }
route { driver { cell: "LUT__10225" port: "O" } sink { cell: "LUT__10243" port: "I[1]" } delay_max: 303 delay_min: 0  }
route { driver { cell: "LUT__10227" port: "O" } sink { cell: "LUT__10228" port: "I[3]" } delay_max: 164 delay_min: 0  }
route { driver { cell: "LUT__10227" port: "O" } sink { cell: "LUT__10246" port: "I[2]" } delay_max: 332 delay_min: 0  }
route { driver { cell: "LUT__10234" port: "O" } sink { cell: "LUT__10235" port: "I[3]" } delay_max: 149 delay_min: 0  }
route { driver { cell: "LUT__10236" port: "O" } sink { cell: "LUT__10238" port: "I[1]" } delay_max: 290 delay_min: 0  }
route { driver { cell: "LUT__10237" port: "O" } sink { cell: "LUT__10238" port: "I[2]" } delay_max: 426 delay_min: 0  }
route { driver { cell: "LUT__10238" port: "O" } sink { cell: "LUT__10239" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "LUT__10245" port: "O" } sink { cell: "LUT__10246" port: "I[0]" } delay_max: 483 delay_min: 0  }
route { driver { cell: "LUT__10253" port: "O" } sink { cell: "LUT__10254" port: "I[0]" } delay_max: 252 delay_min: 0  }
route { driver { cell: "LUT__10253" port: "O" } sink { cell: "LUT__10260" port: "I[1]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "LUT__10253" port: "O" } sink { cell: "LUT__10265" port: "I[2]" } delay_max: 287 delay_min: 0  }
route { driver { cell: "LUT__10253" port: "O" } sink { cell: "LUT__10289" port: "I[2]" } delay_max: 175 delay_min: 0  }
route { driver { cell: "LUT__10253" port: "O" } sink { cell: "LUT__10323" port: "I[2]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "LUT__10257" port: "O" } sink { cell: "LUT__10260" port: "I[2]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "LUT__10257" port: "O" } sink { cell: "LUT__10269" port: "I[1]" } delay_max: 279 delay_min: 0  }
route { driver { cell: "LUT__10257" port: "O" } sink { cell: "LUT__10273" port: "I[1]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "LUT__10258" port: "O" } sink { cell: "LUT__10259" port: "I[2]" } delay_max: 128 delay_min: 0  }
route { driver { cell: "LUT__10258" port: "O" } sink { cell: "LUT__10273" port: "I[0]" } delay_max: 212 delay_min: 0  }
route { driver { cell: "LUT__10258" port: "O" } sink { cell: "LUT__10334" port: "I[1]" } delay_max: 176 delay_min: 0  }
route { driver { cell: "LUT__10259" port: "O" } sink { cell: "LUT__10260" port: "I[3]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "LUT__10259" port: "O" } sink { cell: "LUT__10323" port: "I[0]" } delay_max: 282 delay_min: 0  }
route { driver { cell: "LUT__10259" port: "O" } sink { cell: "LUT__10331" port: "I[0]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "LUT__10260" port: "O" } sink { cell: "LUT__10261" port: "I[3]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "LUT__10264" port: "O" } sink { cell: "LUT__10270" port: "I[2]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "LUT__10265" port: "O" } sink { cell: "LUT__10266" port: "I[2]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "LUT__10265" port: "O" } sink { cell: "LUT__10268" port: "I[0]" } delay_max: 151 delay_min: 0  }
route { driver { cell: "LUT__10265" port: "O" } sink { cell: "LUT__10330" port: "I[2]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "LUT__10268" port: "O" } sink { cell: "LUT__10269" port: "I[3]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "LUT__10268" port: "O" } sink { cell: "LUT__10324" port: "I[0]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "LUT__10268" port: "O" } sink { cell: "LUT__10327" port: "I[1]" } delay_max: 166 delay_min: 0  }
route { driver { cell: "LUT__10269" port: "O" } sink { cell: "LUT__10270" port: "I[0]" } delay_max: 164 delay_min: 0  }
route { driver { cell: "LUT__10273" port: "O" } sink { cell: "LUT__10274" port: "I[1]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "LUT__10279" port: "O" } sink { cell: "LUT__10280" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "LUT__10280" port: "O" } sink { cell: "LUT__10281" port: "I[0]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "LUT__10288" port: "O" } sink { cell: "LUT__10289" port: "I[3]" } delay_max: 300 delay_min: 0  }
route { driver { cell: "LUT__10297" port: "O" } sink { cell: "LUT__10298" port: "I[1]" } delay_max: 179 delay_min: 0  }
route { driver { cell: "LUT__10298" port: "O" } sink { cell: "LUT__10299" port: "I[0]" } delay_max: 176 delay_min: 0  }
route { driver { cell: "LUT__10331" port: "O" } sink { cell: "LUT__10332" port: "I[3]" } delay_max: 189 delay_min: 0  }
route { driver { cell: "LUT__10369" port: "O" } sink { cell: "LUT__10372" port: "I[2]" } delay_max: 128 delay_min: 0  }
route { driver { cell: "LUT__10369" port: "O" } sink { cell: "LUT__10373" port: "I[1]" } delay_max: 151 delay_min: 0  }
route { driver { cell: "LUT__10369" port: "O" } sink { cell: "LUT__10374" port: "I[3]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "LUT__10369" port: "O" } sink { cell: "LUT__10375" port: "I[1]" } delay_max: 202 delay_min: 0  }
route { driver { cell: "LUT__10369" port: "O" } sink { cell: "LUT__10382" port: "I[3]" } delay_max: 210 delay_min: 0  }
route { driver { cell: "LUT__10370" port: "O" } sink { cell: "LUT__10372" port: "I[1]" } delay_max: 172 delay_min: 0  }
route { driver { cell: "LUT__10370" port: "O" } sink { cell: "LUT__10373" port: "I[2]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "LUT__10371" port: "O" } sink { cell: "LUT__10372" port: "I[3]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "LUT__10371" port: "O" } sink { cell: "LUT__10373" port: "I[3]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "LUT__10372" port: "O" } sink { cell: "LUT__10375" port: "I[0]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "LUT__10372" port: "O" } sink { cell: "LUT__10376" port: "I[1]" } delay_max: 209 delay_min: 0  }
route { driver { cell: "LUT__10374" port: "O" } sink { cell: "LUT__10375" port: "I[2]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "LUT__10374" port: "O" } sink { cell: "LUT__10376" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "LUT__10375" port: "O" } sink { cell: "LUT__10379" port: "I[1]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "LUT__10377" port: "O" } sink { cell: "LUT__10379" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "LUT__10378" port: "O" } sink { cell: "LUT__10379" port: "I[2]" } delay_max: 280 delay_min: 0  }
route { driver { cell: "LUT__10378" port: "O" } sink { cell: "LUT__10382" port: "I[1]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "LUT__10378" port: "O" } sink { cell: "LUT__10383" port: "I[0]" } delay_max: 279 delay_min: 0  }
route { driver { cell: "LUT__10381" port: "O" } sink { cell: "LUT__10384" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "LUT__10382" port: "O" } sink { cell: "LUT__10383" port: "I[1]" } delay_max: 154 delay_min: 0  }
route { driver { cell: "LUT__10382" port: "O" } sink { cell: "LUT__10384" port: "I[1]" } delay_max: 146 delay_min: 0  }
route { driver { cell: "LUT__10390" port: "O" } sink { cell: "LUT__10393" port: "I[2]" } delay_max: 286 delay_min: 0  }
route { driver { cell: "LUT__10390" port: "O" } sink { cell: "LUT__10394" port: "I[2]" } delay_max: 231 delay_min: 0  }
route { driver { cell: "LUT__10390" port: "O" } sink { cell: "LUT__10540" port: "I[1]" } delay_max: 292 delay_min: 0  }
route { driver { cell: "LUT__10390" port: "O" } sink { cell: "LUT__10612" port: "I[1]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "LUT__10390" port: "O" } sink { cell: "LUT__10650" port: "I[2]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "LUT__10390" port: "O" } sink { cell: "LUT__10651" port: "I[2]" } delay_max: 302 delay_min: 0  }
route { driver { cell: "LUT__10390" port: "O" } sink { cell: "LUT__10674" port: "I[3]" } delay_max: 318 delay_min: 0  }
route { driver { cell: "LUT__10391" port: "O" } sink { cell: "LUT__10392" port: "I[2]" } delay_max: 189 delay_min: 0  }
route { driver { cell: "LUT__10391" port: "O" } sink { cell: "LUT__10394" port: "I[0]" } delay_max: 231 delay_min: 0  }
route { driver { cell: "LUT__10391" port: "O" } sink { cell: "LUT__10539" port: "I[0]" } delay_max: 348 delay_min: 0  }
route { driver { cell: "LUT__10391" port: "O" } sink { cell: "LUT__10589" port: "I[0]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "LUT__10391" port: "O" } sink { cell: "LUT__10633" port: "I[0]" } delay_max: 276 delay_min: 0  }
route { driver { cell: "LUT__10392" port: "O" } sink { cell: "LUT__10393" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[2]~FF_frt_1_rtinv" port: "O" } sink { cell: "LUT__10402" port: "I[0]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[2]~FF_frt_1_rtinv" port: "O" } sink { cell: "LUT__10415" port: "I[0]" } delay_max: 127 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[2]~FF_frt_1_rtinv" port: "O" } sink { cell: "LUT__10459" port: "I[2]" } delay_max: 298 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[1]~FF_frt_7_rtinv" port: "O" } sink { cell: "LUT__10402" port: "I[1]" } delay_max: 197 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[1]~FF_frt_7_rtinv" port: "O" } sink { cell: "LUT__10415" port: "I[1]" } delay_max: 166 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[1]~FF_frt_7_rtinv" port: "O" } sink { cell: "LUT__10445" port: "I[0]" } delay_max: 174 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[8]~FF_frt_5_rtinv" port: "O" } sink { cell: "LUT__10402" port: "I[3]" } delay_max: 223 delay_min: 0  }
route { driver { cell: "LUT__10402" port: "O" } sink { cell: "LUT__10408" port: "I[0]" } delay_max: 128 delay_min: 0  }
route { driver { cell: "LUT__10402" port: "O" } sink { cell: "LUT__10419" port: "I[0]" } delay_max: 166 delay_min: 0  }
route { driver { cell: "LUT__10402" port: "O" } sink { cell: "LUT__10422" port: "I[0]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "LUT__10402" port: "O" } sink { cell: "LUT__10427" port: "I[0]" } delay_max: 252 delay_min: 0  }
route { driver { cell: "LUT__10402" port: "O" } sink { cell: "LUT__10447" port: "I[0]" } delay_max: 248 delay_min: 0  }
route { driver { cell: "LUT__10402" port: "O" } sink { cell: "LUT__10455" port: "I[0]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "LUT__10402" port: "O" } sink { cell: "LUT__10459" port: "I[0]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "LUT__10402" port: "O" } sink { cell: "LUT__10475" port: "I[0]" } delay_max: 201 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[9]~FF_frt_4_rtinv" port: "O" } sink { cell: "LUT__10406" port: "I[0]" } delay_max: 430 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[9]~FF_frt_4_rtinv" port: "O" } sink { cell: "LUT__10418" port: "I[1]" } delay_max: 426 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[9]~FF_frt_4_rtinv" port: "O" } sink { cell: "LUT__10440" port: "I[2]" } delay_max: 519 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[9]~FF_frt_4_rtinv" port: "O" } sink { cell: "LUT__10458" port: "I[0]" } delay_max: 381 delay_min: 0  }
route { driver { cell: "udp_tx/r_ident[9]~FF_frt_4_rtinv" port: "O" } sink { cell: "LUT__10594" port: "I[2]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "LUT__10406" port: "O" } sink { cell: "LUT__10408" port: "I[1]" } delay_max: 164 delay_min: 0  }
route { driver { cell: "LUT__10406" port: "O" } sink { cell: "LUT__10422" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "LUT__10406" port: "O" } sink { cell: "LUT__10447" port: "I[2]" } delay_max: 149 delay_min: 0  }
route { driver { cell: "LUT__10406" port: "O" } sink { cell: "LUT__10455" port: "I[1]" } delay_max: 234 delay_min: 0  }
route { driver { cell: "LUT__10408" port: "O" } sink { cell: "LUT__10417" port: "I[0]" } delay_max: 287 delay_min: 0  }
route { driver { cell: "LUT__10408" port: "O" } sink { cell: "LUT__10430" port: "I[0]" } delay_max: 466 delay_min: 0  }
route { driver { cell: "LUT__10408" port: "O" } sink { cell: "LUT__10437" port: "I[0]" } delay_max: 413 delay_min: 0  }
route { driver { cell: "LUT__10408" port: "O" } sink { cell: "LUT__10441" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__10408" port: "O" } sink { cell: "LUT__10448" port: "I[0]" } delay_max: 133 delay_min: 0  }
route { driver { cell: "LUT__10408" port: "O" } sink { cell: "LUT__10574" port: "I[0]" } delay_max: 400 delay_min: 0  }
route { driver { cell: "LUT__10410" port: "O" } sink { cell: "LUT__10411" port: "I[3]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "LUT__10411" port: "O" } sink { cell: "LUT__10417" port: "I[1]" } delay_max: 264 delay_min: 0  }
route { driver { cell: "LUT__10411" port: "O" } sink { cell: "LUT__10423" port: "I[2]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "LUT__10411" port: "O" } sink { cell: "LUT__10430" port: "I[1]" } delay_max: 430 delay_min: 0  }
route { driver { cell: "LUT__10411" port: "O" } sink { cell: "LUT__10431" port: "I[1]" } delay_max: 235 delay_min: 0  }
route { driver { cell: "LUT__10411" port: "O" } sink { cell: "LUT__10437" port: "I[1]" } delay_max: 384 delay_min: 0  }
route { driver { cell: "LUT__10411" port: "O" } sink { cell: "LUT__10441" port: "I[1]" } delay_max: 276 delay_min: 0  }
route { driver { cell: "LUT__10411" port: "O" } sink { cell: "LUT__10574" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__10412" port: "O" } sink { cell: "LUT__10416" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "LUT__10414" port: "O" } sink { cell: "LUT__10416" port: "I[1]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "LUT__10414" port: "O" } sink { cell: "LUT__10429" port: "I[0]" } delay_max: 322 delay_min: 0  }
route { driver { cell: "LUT__10414" port: "O" } sink { cell: "LUT__10440" port: "I[0]" } delay_max: 348 delay_min: 0  }
route { driver { cell: "LUT__10415" port: "O" } sink { cell: "LUT__10416" port: "I[2]" } delay_max: 339 delay_min: 0  }
route { driver { cell: "LUT__10415" port: "O" } sink { cell: "LUT__10429" port: "I[1]" } delay_max: 384 delay_min: 0  }
route { driver { cell: "LUT__10415" port: "O" } sink { cell: "LUT__10434" port: "I[0]" } delay_max: 331 delay_min: 0  }
route { driver { cell: "LUT__10415" port: "O" } sink { cell: "LUT__10440" port: "I[1]" } delay_max: 371 delay_min: 0  }
route { driver { cell: "LUT__10416" port: "O" } sink { cell: "LUT__10417" port: "I[2]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "LUT__10416" port: "O" } sink { cell: "LUT__10430" port: "I[2]" } delay_max: 181 delay_min: 0  }
route { driver { cell: "LUT__10416" port: "O" } sink { cell: "LUT__10437" port: "I[2]" } delay_max: 268 delay_min: 0  }
route { driver { cell: "LUT__10416" port: "O" } sink { cell: "LUT__10574" port: "I[2]" } delay_max: 175 delay_min: 0  }
route { driver { cell: "LUT__10416" port: "O" } sink { cell: "LUT__10575" port: "I[0]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "LUT__10417" port: "O" } sink { cell: "LUT__10426" port: "I[0]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "LUT__10417" port: "O" } sink { cell: "LUT__10524" port: "I[2]" } delay_max: 179 delay_min: 0  }
route { driver { cell: "LUT__10417" port: "O" } sink { cell: "LUT__10569" port: "I[0]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "LUT__10417" port: "O" } sink { cell: "LUT__10613" port: "I[0]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "LUT__10418" port: "O" } sink { cell: "LUT__10419" port: "I[1]" } delay_max: 206 delay_min: 0  }
route { driver { cell: "LUT__10418" port: "O" } sink { cell: "LUT__10427" port: "I[1]" } delay_max: 214 delay_min: 0  }
route { driver { cell: "LUT__10419" port: "O" } sink { cell: "LUT__10423" port: "I[1]" } delay_max: 272 delay_min: 0  }
route { driver { cell: "LUT__10419" port: "O" } sink { cell: "LUT__10431" port: "I[0]" } delay_max: 256 delay_min: 0  }
route { driver { cell: "LUT__10419" port: "O" } sink { cell: "LUT__10452" port: "I[1]" } delay_max: 311 delay_min: 0  }
route { driver { cell: "LUT__10419" port: "O" } sink { cell: "LUT__10460" port: "I[0]" } delay_max: 351 delay_min: 0  }
route { driver { cell: "LUT__10419" port: "O" } sink { cell: "LUT__10473" port: "I[1]" } delay_max: 470 delay_min: 0  }
route { driver { cell: "LUT__10419" port: "O" } sink { cell: "LUT__10476" port: "I[1]" } delay_max: 417 delay_min: 0  }
route { driver { cell: "LUT__10419" port: "O" } sink { cell: "LUT__10527" port: "I[1]" } delay_max: 335 delay_min: 0  }
route { driver { cell: "LUT__10419" port: "O" } sink { cell: "LUT__10547" port: "I[1]" } delay_max: 455 delay_min: 0  }
route { driver { cell: "LUT__10419" port: "O" } sink { cell: "LUT__10622" port: "I[1]" } delay_max: 305 delay_min: 0  }
route { driver { cell: "LUT__10420" port: "O" } sink { cell: "LUT__10422" port: "I[2]" } delay_max: 154 delay_min: 0  }
route { driver { cell: "LUT__10420" port: "O" } sink { cell: "LUT__10451" port: "I[1]" } delay_max: 133 delay_min: 0  }
route { driver { cell: "LUT__10421" port: "O" } sink { cell: "LUT__10422" port: "I[3]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "LUT__10421" port: "O" } sink { cell: "LUT__10448" port: "I[1]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "LUT__10421" port: "O" } sink { cell: "LUT__10451" port: "I[0]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "LUT__10422" port: "O" } sink { cell: "LUT__10423" port: "I[0]" } delay_max: 219 delay_min: 0  }
route { driver { cell: "LUT__10422" port: "O" } sink { cell: "LUT__10449" port: "I[1]" } delay_max: 312 delay_min: 0  }
route { driver { cell: "LUT__10422" port: "O" } sink { cell: "LUT__10464" port: "I[0]" } delay_max: 396 delay_min: 0  }
route { driver { cell: "LUT__10422" port: "O" } sink { cell: "LUT__10570" port: "I[1]" } delay_max: 410 delay_min: 0  }
route { driver { cell: "LUT__10422" port: "O" } sink { cell: "LUT__10644" port: "I[1]" } delay_max: 457 delay_min: 0  }
route { driver { cell: "LUT__10423" port: "O" } sink { cell: "LUT__10426" port: "I[1]" } delay_max: 354 delay_min: 0  }
route { driver { cell: "LUT__10423" port: "O" } sink { cell: "LUT__10524" port: "I[0]" } delay_max: 281 delay_min: 0  }
route { driver { cell: "LUT__10423" port: "O" } sink { cell: "LUT__10576" port: "I[0]" } delay_max: 289 delay_min: 0  }
route { driver { cell: "LUT__10423" port: "O" } sink { cell: "LUT__10594" port: "I[1]" } delay_max: 333 delay_min: 0  }
route { driver { cell: "LUT__10424" port: "O" } sink { cell: "LUT__10425" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "LUT__10425" port: "O" } sink { cell: "LUT__10426" port: "I[2]" } delay_max: 171 delay_min: 0  }
route { driver { cell: "LUT__10425" port: "O" } sink { cell: "LUT__10478" port: "I[2]" } delay_max: 359 delay_min: 0  }
route { driver { cell: "LUT__10425" port: "O" } sink { cell: "LUT__10667" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__10425" port: "O" } sink { cell: "LUT__10695" port: "I[1]" } delay_max: 421 delay_min: 0  }
route { driver { cell: "LUT__10426" port: "O" } sink { cell: "LUT__10439" port: "I[0]" } delay_max: 283 delay_min: 0  }
route { driver { cell: "LUT__10426" port: "O" } sink { cell: "LUT__10643" port: "I[0]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "LUT__10426" port: "O" } sink { cell: "LUT__10664" port: "I[3]" } delay_max: 368 delay_min: 0  }
route { driver { cell: "LUT__10427" port: "O" } sink { cell: "LUT__10428" port: "I[0]" } delay_max: 281 delay_min: 0  }
route { driver { cell: "LUT__10427" port: "O" } sink { cell: "LUT__10442" port: "I[0]" } delay_max: 349 delay_min: 0  }
route { driver { cell: "LUT__10428" port: "O" } sink { cell: "LUT__10439" port: "I[1]" } delay_max: 216 delay_min: 0  }
route { driver { cell: "LUT__10428" port: "O" } sink { cell: "LUT__10444" port: "I[0]" } delay_max: 220 delay_min: 0  }
route { driver { cell: "LUT__10428" port: "O" } sink { cell: "LUT__10470" port: "I[0]" } delay_max: 216 delay_min: 0  }
route { driver { cell: "LUT__10428" port: "O" } sink { cell: "LUT__10568" port: "I[2]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "LUT__10428" port: "O" } sink { cell: "LUT__10643" port: "I[2]" } delay_max: 362 delay_min: 0  }
route { driver { cell: "LUT__10428" port: "O" } sink { cell: "LUT__10694" port: "I[2]" } delay_max: 304 delay_min: 0  }
route { driver { cell: "LUT__10429" port: "O" } sink { cell: "LUT__10430" port: "I[3]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "LUT__10429" port: "O" } sink { cell: "LUT__10435" port: "I[2]" } delay_max: 279 delay_min: 0  }
route { driver { cell: "LUT__10429" port: "O" } sink { cell: "LUT__10617" port: "I[1]" } delay_max: 341 delay_min: 0  }
route { driver { cell: "LUT__10430" port: "O" } sink { cell: "LUT__10438" port: "I[0]" } delay_max: 229 delay_min: 0  }
route { driver { cell: "LUT__10430" port: "O" } sink { cell: "LUT__10593" port: "I[0]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "LUT__10431" port: "O" } sink { cell: "LUT__10438" port: "I[1]" } delay_max: 332 delay_min: 0  }
route { driver { cell: "LUT__10432" port: "O" } sink { cell: "LUT__10434" port: "I[2]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "LUT__10433" port: "O" } sink { cell: "LUT__10434" port: "I[3]" } delay_max: 237 delay_min: 0  }
route { driver { cell: "LUT__10434" port: "O" } sink { cell: "LUT__10435" port: "I[1]" } delay_max: 347 delay_min: 0  }
route { driver { cell: "LUT__10434" port: "O" } sink { cell: "LUT__10441" port: "I[3]" } delay_max: 291 delay_min: 0  }
route { driver { cell: "LUT__10434" port: "O" } sink { cell: "LUT__10452" port: "I[2]" } delay_max: 284 delay_min: 0  }
route { driver { cell: "LUT__10434" port: "O" } sink { cell: "LUT__10523" port: "I[1]" } delay_max: 345 delay_min: 0  }
route { driver { cell: "LUT__10435" port: "O" } sink { cell: "LUT__10438" port: "I[2]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "LUT__10435" port: "O" } sink { cell: "LUT__10568" port: "I[0]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "LUT__10436" port: "O" } sink { cell: "LUT__10437" port: "I[3]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "LUT__10437" port: "O" } sink { cell: "LUT__10438" port: "I[3]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "LUT__10437" port: "O" } sink { cell: "LUT__10568" port: "I[1]" } delay_max: 187 delay_min: 0  }
route { driver { cell: "LUT__10438" port: "O" } sink { cell: "LUT__10439" port: "I[2]" } delay_max: 354 delay_min: 0  }
route { driver { cell: "LUT__10438" port: "O" } sink { cell: "LUT__10643" port: "I[1]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "LUT__10438" port: "O" } sink { cell: "LUT__10665" port: "I[1]" } delay_max: 206 delay_min: 0  }
route { driver { cell: "LUT__10438" port: "O" } sink { cell: "LUT__10694" port: "I[1]" } delay_max: 218 delay_min: 0  }
route { driver { cell: "LUT__10439" port: "O" } sink { cell: "LUT__10454" port: "I[0]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "LUT__10439" port: "O" } sink { cell: "LUT__10480" port: "I[1]" } delay_max: 233 delay_min: 0  }
route { driver { cell: "LUT__10439" port: "O" } sink { cell: "LUT__10528" port: "I[0]" } delay_max: 291 delay_min: 0  }
route { driver { cell: "LUT__10439" port: "O" } sink { cell: "LUT__10551" port: "I[3]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "LUT__10439" port: "O" } sink { cell: "LUT__10585" port: "I[0]" } delay_max: 282 delay_min: 0  }
route { driver { cell: "LUT__10439" port: "O" } sink { cell: "LUT__10590" port: "I[0]" } delay_max: 338 delay_min: 0  }
route { driver { cell: "LUT__10439" port: "O" } sink { cell: "LUT__10623" port: "I[0]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "LUT__10439" port: "O" } sink { cell: "LUT__10691" port: "I[0]" } delay_max: 244 delay_min: 0  }
route { driver { cell: "LUT__10440" port: "O" } sink { cell: "LUT__10441" port: "I[2]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "LUT__10440" port: "O" } sink { cell: "LUT__10452" port: "I[0]" } delay_max: 255 delay_min: 0  }
route { driver { cell: "LUT__10440" port: "O" } sink { cell: "LUT__10523" port: "I[0]" } delay_max: 312 delay_min: 0  }
route { driver { cell: "LUT__10441" port: "O" } sink { cell: "LUT__10444" port: "I[1]" } delay_max: 297 delay_min: 0  }
route { driver { cell: "LUT__10441" port: "O" } sink { cell: "LUT__10460" port: "I[1]" } delay_max: 429 delay_min: 0  }
route { driver { cell: "LUT__10441" port: "O" } sink { cell: "LUT__10470" port: "I[1]" } delay_max: 358 delay_min: 0  }
route { driver { cell: "LUT__10441" port: "O" } sink { cell: "LUT__10473" port: "I[0]" } delay_max: 384 delay_min: 0  }
route { driver { cell: "LUT__10441" port: "O" } sink { cell: "LUT__10476" port: "I[0]" } delay_max: 397 delay_min: 0  }
route { driver { cell: "LUT__10441" port: "O" } sink { cell: "LUT__10527" port: "I[0]" } delay_max: 517 delay_min: 0  }
route { driver { cell: "LUT__10441" port: "O" } sink { cell: "LUT__10622" port: "I[0]" } delay_max: 504 delay_min: 0  }
route { driver { cell: "LUT__10441" port: "O" } sink { cell: "LUT__10694" port: "I[3]" } delay_max: 286 delay_min: 0  }
route { driver { cell: "LUT__10442" port: "O" } sink { cell: "LUT__10444" port: "I[2]" } delay_max: 302 delay_min: 0  }
route { driver { cell: "LUT__10442" port: "O" } sink { cell: "LUT__10470" port: "I[2]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "LUT__10443" port: "O" } sink { cell: "LUT__10444" port: "I[3]" } delay_max: 323 delay_min: 0  }
route { driver { cell: "LUT__10443" port: "O" } sink { cell: "LUT__10570" port: "I[2]" } delay_max: 146 delay_min: 0  }
route { driver { cell: "LUT__10444" port: "O" } sink { cell: "LUT__10450" port: "I[0]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "LUT__10444" port: "O" } sink { cell: "LUT__10614" port: "I[2]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "LUT__10444" port: "O" } sink { cell: "LUT__10643" port: "I[3]" } delay_max: 210 delay_min: 0  }
route { driver { cell: "LUT__10445" port: "O" } sink { cell: "LUT__10447" port: "I[1]" } delay_max: 133 delay_min: 0  }
route { driver { cell: "LUT__10446" port: "O" } sink { cell: "LUT__10447" port: "I[3]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "LUT__10446" port: "O" } sink { cell: "LUT__10461" port: "I[0]" } delay_max: 291 delay_min: 0  }
route { driver { cell: "LUT__10447" port: "O" } sink { cell: "LUT__10448" port: "I[2]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "LUT__10448" port: "O" } sink { cell: "LUT__10449" port: "I[0]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "LUT__10448" port: "O" } sink { cell: "LUT__10453" port: "I[1]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "LUT__10448" port: "O" } sink { cell: "LUT__10570" port: "I[0]" } delay_max: 269 delay_min: 0  }
route { driver { cell: "LUT__10448" port: "O" } sink { cell: "LUT__10669" port: "I[1]" } delay_max: 318 delay_min: 0  }
route { driver { cell: "LUT__10448" port: "O" } sink { cell: "LUT__10689" port: "I[0]" } delay_max: 391 delay_min: 0  }
route { driver { cell: "LUT__10449" port: "O" } sink { cell: "LUT__10450" port: "I[1]" } delay_max: 289 delay_min: 0  }
route { driver { cell: "LUT__10449" port: "O" } sink { cell: "LUT__10614" port: "I[1]" } delay_max: 292 delay_min: 0  }
route { driver { cell: "LUT__10450" port: "O" } sink { cell: "LUT__10454" port: "I[2]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "LUT__10450" port: "O" } sink { cell: "LUT__10691" port: "I[1]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "LUT__10451" port: "O" } sink { cell: "LUT__10452" port: "I[3]" } delay_max: 213 delay_min: 0  }
route { driver { cell: "LUT__10452" port: "O" } sink { cell: "LUT__10453" port: "I[2]" } delay_max: 335 delay_min: 0  }
route { driver { cell: "LUT__10452" port: "O" } sink { cell: "LUT__10669" port: "I[2]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "LUT__10453" port: "O" } sink { cell: "LUT__10454" port: "I[1]" } delay_max: 332 delay_min: 0  }
route { driver { cell: "LUT__10453" port: "O" } sink { cell: "LUT__10571" port: "I[1]" } delay_max: 408 delay_min: 0  }
route { driver { cell: "LUT__10453" port: "O" } sink { cell: "LUT__10615" port: "I[0]" } delay_max: 414 delay_min: 0  }
route { driver { cell: "LUT__10453" port: "O" } sink { cell: "LUT__10653" port: "I[0]" } delay_max: 413 delay_min: 0  }
route { driver { cell: "LUT__10453" port: "O" } sink { cell: "LUT__10690" port: "I[3]" } delay_max: 362 delay_min: 0  }
route { driver { cell: "LUT__10454" port: "O" } sink { cell: "LUT__10467" port: "I[0]" } delay_max: 166 delay_min: 0  }
route { driver { cell: "LUT__10454" port: "O" } sink { cell: "LUT__10526" port: "I[1]" } delay_max: 148 delay_min: 0  }
route { driver { cell: "LUT__10455" port: "O" } sink { cell: "LUT__10456" port: "I[2]" } delay_max: 423 delay_min: 0  }
route { driver { cell: "LUT__10455" port: "O" } sink { cell: "LUT__10471" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__10455" port: "O" } sink { cell: "LUT__10472" port: "I[0]" } delay_max: 286 delay_min: 0  }
route { driver { cell: "LUT__10456" port: "O" } sink { cell: "LUT__10460" port: "I[2]" } delay_max: 166 delay_min: 0  }
route { driver { cell: "LUT__10456" port: "O" } sink { cell: "LUT__10622" port: "I[2]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "LUT__10458" port: "O" } sink { cell: "LUT__10459" port: "I[1]" } delay_max: 297 delay_min: 0  }
route { driver { cell: "LUT__10458" port: "O" } sink { cell: "LUT__10475" port: "I[1]" } delay_max: 407 delay_min: 0  }
route { driver { cell: "LUT__10459" port: "O" } sink { cell: "LUT__10460" port: "I[3]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "LUT__10459" port: "O" } sink { cell: "LUT__10463" port: "I[0]" } delay_max: 175 delay_min: 0  }
route { driver { cell: "LUT__10459" port: "O" } sink { cell: "LUT__10477" port: "I[0]" } delay_max: 286 delay_min: 0  }
route { driver { cell: "LUT__10459" port: "O" } sink { cell: "LUT__10622" port: "I[3]" } delay_max: 258 delay_min: 0  }
route { driver { cell: "LUT__10460" port: "O" } sink { cell: "LUT__10464" port: "I[1]" } delay_max: 215 delay_min: 0  }
route { driver { cell: "LUT__10460" port: "O" } sink { cell: "LUT__10644" port: "I[0]" } delay_max: 232 delay_min: 0  }
route { driver { cell: "LUT__10461" port: "O" } sink { cell: "LUT__10464" port: "I[2]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "LUT__10461" port: "O" } sink { cell: "LUT__10478" port: "I[1]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "LUT__10461" port: "O" } sink { cell: "LUT__10522" port: "I[1]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "LUT__10462" port: "O" } sink { cell: "LUT__10463" port: "I[1]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "LUT__10463" port: "O" } sink { cell: "LUT__10464" port: "I[3]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "LUT__10463" port: "O" } sink { cell: "LUT__10569" port: "I[1]" } delay_max: 414 delay_min: 0  }
route { driver { cell: "LUT__10463" port: "O" } sink { cell: "LUT__10613" port: "I[1]" } delay_max: 405 delay_min: 0  }
route { driver { cell: "LUT__10464" port: "O" } sink { cell: "LUT__10467" port: "I[1]" } delay_max: 367 delay_min: 0  }
route { driver { cell: "LUT__10464" port: "O" } sink { cell: "LUT__10526" port: "I[0]" } delay_max: 464 delay_min: 0  }
route { driver { cell: "LUT__10465" port: "O" } sink { cell: "LUT__10466" port: "I[1]" } delay_max: 202 delay_min: 0  }
route { driver { cell: "LUT__10465" port: "O" } sink { cell: "LUT__10609" port: "I[0]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "LUT__10465" port: "O" } sink { cell: "LUT__10678" port: "I[0]" } delay_max: 179 delay_min: 0  }
route { driver { cell: "LUT__10468" port: "O" } sink { cell: "LUT__10469" port: "I[1]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "LUT__10468" port: "O" } sink { cell: "LUT__10548" port: "I[3]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "LUT__10468" port: "O" } sink { cell: "LUT__10549" port: "I[2]" } delay_max: 179 delay_min: 0  }
route { driver { cell: "LUT__10468" port: "O" } sink { cell: "LUT__10550" port: "I[3]" } delay_max: 191 delay_min: 0  }
route { driver { cell: "LUT__10468" port: "O" } sink { cell: "LUT__10584" port: "I[2]" } delay_max: 202 delay_min: 0  }
route { driver { cell: "LUT__10468" port: "O" } sink { cell: "LUT__10590" port: "I[1]" } delay_max: 172 delay_min: 0  }
route { driver { cell: "LUT__10468" port: "O" } sink { cell: "LUT__10624" port: "I[0]" } delay_max: 252 delay_min: 0  }
route { driver { cell: "LUT__10468" port: "O" } sink { cell: "LUT__10693" port: "I[1]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "LUT__10469" port: "O" } sink { cell: "LUT__10483" port: "I[0]" } delay_max: 133 delay_min: 0  }
route { driver { cell: "LUT__10469" port: "O" } sink { cell: "LUT__10660" port: "I[0]" } delay_max: 279 delay_min: 0  }
route { driver { cell: "LUT__10470" port: "O" } sink { cell: "LUT__10483" port: "I[1]" } delay_max: 277 delay_min: 0  }
route { driver { cell: "LUT__10470" port: "O" } sink { cell: "LUT__10528" port: "I[1]" } delay_max: 338 delay_min: 0  }
route { driver { cell: "LUT__10470" port: "O" } sink { cell: "LUT__10531" port: "I[2]" } delay_max: 387 delay_min: 0  }
route { driver { cell: "LUT__10470" port: "O" } sink { cell: "LUT__10546" port: "I[1]" } delay_max: 382 delay_min: 0  }
route { driver { cell: "LUT__10470" port: "O" } sink { cell: "LUT__10550" port: "I[0]" } delay_max: 285 delay_min: 0  }
route { driver { cell: "LUT__10470" port: "O" } sink { cell: "LUT__10571" port: "I[0]" } delay_max: 289 delay_min: 0  }
route { driver { cell: "LUT__10470" port: "O" } sink { cell: "LUT__10586" port: "I[2]" } delay_max: 317 delay_min: 0  }
route { driver { cell: "LUT__10471" port: "O" } sink { cell: "LUT__10473" port: "I[3]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "LUT__10471" port: "O" } sink { cell: "LUT__10527" port: "I[2]" } delay_max: 166 delay_min: 0  }
route { driver { cell: "LUT__10471" port: "O" } sink { cell: "LUT__10547" port: "I[0]" } delay_max: 153 delay_min: 0  }
route { driver { cell: "LUT__10472" port: "O" } sink { cell: "LUT__10473" port: "I[2]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "LUT__10472" port: "O" } sink { cell: "LUT__10548" port: "I[2]" } delay_max: 383 delay_min: 0  }
route { driver { cell: "LUT__10472" port: "O" } sink { cell: "LUT__10549" port: "I[1]" } delay_max: 395 delay_min: 0  }
route { driver { cell: "LUT__10472" port: "O" } sink { cell: "LUT__10550" port: "I[1]" } delay_max: 287 delay_min: 0  }
route { driver { cell: "LUT__10473" port: "O" } sink { cell: "LUT__10479" port: "I[1]" } delay_max: 257 delay_min: 0  }
route { driver { cell: "LUT__10473" port: "O" } sink { cell: "LUT__10525" port: "I[1]" } delay_max: 376 delay_min: 0  }
route { driver { cell: "LUT__10473" port: "O" } sink { cell: "LUT__10573" port: "I[1]" } delay_max: 405 delay_min: 0  }
route { driver { cell: "LUT__10473" port: "O" } sink { cell: "LUT__10584" port: "I[1]" } delay_max: 224 delay_min: 0  }
route { driver { cell: "LUT__10473" port: "O" } sink { cell: "LUT__10664" port: "I[1]" } delay_max: 278 delay_min: 0  }
route { driver { cell: "LUT__10473" port: "O" } sink { cell: "LUT__10668" port: "I[1]" } delay_max: 176 delay_min: 0  }
route { driver { cell: "LUT__10473" port: "O" } sink { cell: "LUT__10690" port: "I[1]" } delay_max: 347 delay_min: 0  }
route { driver { cell: "LUT__10474" port: "O" } sink { cell: "LUT__10476" port: "I[2]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "LUT__10475" port: "O" } sink { cell: "LUT__10476" port: "I[3]" } delay_max: 377 delay_min: 0  }
route { driver { cell: "LUT__10476" port: "O" } sink { cell: "LUT__10479" port: "I[0]" } delay_max: 526 delay_min: 0  }
route { driver { cell: "LUT__10476" port: "O" } sink { cell: "LUT__10525" port: "I[0]" } delay_max: 449 delay_min: 0  }
route { driver { cell: "LUT__10476" port: "O" } sink { cell: "LUT__10573" port: "I[0]" } delay_max: 476 delay_min: 0  }
route { driver { cell: "LUT__10476" port: "O" } sink { cell: "LUT__10584" port: "I[0]" } delay_max: 420 delay_min: 0  }
route { driver { cell: "LUT__10476" port: "O" } sink { cell: "LUT__10664" port: "I[0]" } delay_max: 487 delay_min: 0  }
route { driver { cell: "LUT__10476" port: "O" } sink { cell: "LUT__10668" port: "I[0]" } delay_max: 331 delay_min: 0  }
route { driver { cell: "LUT__10476" port: "O" } sink { cell: "LUT__10690" port: "I[0]" } delay_max: 409 delay_min: 0  }
route { driver { cell: "LUT__10477" port: "O" } sink { cell: "LUT__10478" port: "I[3]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "LUT__10477" port: "O" } sink { cell: "LUT__10522" port: "I[2]" } delay_max: 253 delay_min: 0  }
route { driver { cell: "LUT__10477" port: "O" } sink { cell: "LUT__10668" port: "I[2]" } delay_max: 231 delay_min: 0  }
route { driver { cell: "LUT__10477" port: "O" } sink { cell: "LUT__10689" port: "I[1]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "LUT__10478" port: "O" } sink { cell: "LUT__10479" port: "I[2]" } delay_max: 334 delay_min: 0  }
route { driver { cell: "LUT__10478" port: "O" } sink { cell: "LUT__10664" port: "I[2]" } delay_max: 222 delay_min: 0  }
route { driver { cell: "LUT__10479" port: "O" } sink { cell: "LUT__10480" port: "I[0]" } delay_max: 302 delay_min: 0  }
route { driver { cell: "LUT__10479" port: "O" } sink { cell: "LUT__10528" port: "I[2]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "LUT__10479" port: "O" } sink { cell: "LUT__10551" port: "I[2]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "LUT__10479" port: "O" } sink { cell: "LUT__10585" port: "I[1]" } delay_max: 216 delay_min: 0  }
route { driver { cell: "LUT__10480" port: "O" } sink { cell: "LUT__10483" port: "I[2]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "LUT__10481" port: "O" } sink { cell: "LUT__10482" port: "I[0]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "LUT__10482" port: "O" } sink { cell: "LUT__10483" port: "I[3]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "LUT__10484" port: "O" } sink { cell: "LUT__10487" port: "I[1]" } delay_max: 386 delay_min: 0  }
route { driver { cell: "LUT__10485" port: "O" } sink { cell: "LUT__10486" port: "I[0]" } delay_max: 333 delay_min: 0  }
route { driver { cell: "LUT__10486" port: "O" } sink { cell: "LUT__10487" port: "I[0]" } delay_max: 306 delay_min: 0  }
route { driver { cell: "LUT__10487" port: "O" } sink { cell: "LUT__10498" port: "I[1]" } delay_max: 590 delay_min: 0  }
route { driver { cell: "LUT__10488" port: "O" } sink { cell: "LUT__10491" port: "I[1]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "LUT__10489" port: "O" } sink { cell: "LUT__10491" port: "I[2]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "LUT__10490" port: "O" } sink { cell: "LUT__10491" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "LUT__10491" port: "O" } sink { cell: "LUT__10497" port: "I[1]" } delay_max: 151 delay_min: 0  }
route { driver { cell: "LUT__10492" port: "O" } sink { cell: "LUT__10495" port: "I[1]" } delay_max: 270 delay_min: 0  }
route { driver { cell: "LUT__10493" port: "O" } sink { cell: "LUT__10495" port: "I[0]" } delay_max: 153 delay_min: 0  }
route { driver { cell: "LUT__10494" port: "O" } sink { cell: "LUT__10495" port: "I[2]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "LUT__10495" port: "O" } sink { cell: "LUT__10496" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "LUT__10496" port: "O" } sink { cell: "LUT__10497" port: "I[0]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "LUT__10497" port: "O" } sink { cell: "LUT__10498" port: "I[0]" } delay_max: 453 delay_min: 0  }
route { driver { cell: "LUT__10503" port: "O" } sink { cell: "LUT__10505" port: "I[0]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "AUX_ADD_CO__udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_49/add_2/i7" port: "O" } sink { cell: "LUT__10504" port: "I[3]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "LUT__10504" port: "O" } sink { cell: "LUT__10505" port: "I[1]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "LUT__10505" port: "O" } sink { cell: "LUT__10506" port: "I[2]" } delay_max: 223 delay_min: 0  }
route { driver { cell: "LUT__10507" port: "O" } sink { cell: "LUT__10511" port: "I[2]" } delay_max: 253 delay_min: 0  }
route { driver { cell: "LUT__10508" port: "O" } sink { cell: "LUT__10511" port: "I[0]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "LUT__10509" port: "O" } sink { cell: "LUT__10510" port: "I[2]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "LUT__10510" port: "O" } sink { cell: "LUT__10511" port: "I[1]" } delay_max: 286 delay_min: 0  }
route { driver { cell: "LUT__10518" port: "O" } sink { cell: "LUT__10520" port: "I[1]" } delay_max: 458 delay_min: 0  }
route { driver { cell: "LUT__10519" port: "O" } sink { cell: "LUT__10520" port: "I[0]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "LUT__10519" port: "O" } sink { cell: "LUT__10580" port: "I[0]" } delay_max: 252 delay_min: 0  }
route { driver { cell: "LUT__10519" port: "O" } sink { cell: "LUT__10588" port: "I[0]" } delay_max: 218 delay_min: 0  }
route { driver { cell: "LUT__10520" port: "O" } sink { cell: "LUT__10521" port: "I[1]" } delay_max: 268 delay_min: 0  }
route { driver { cell: "LUT__10520" port: "O" } sink { cell: "LUT__10543" port: "I[1]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "LUT__10520" port: "O" } sink { cell: "LUT__10544" port: "I[2]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "LUT__10522" port: "O" } sink { cell: "LUT__10525" port: "I[2]" } delay_max: 360 delay_min: 0  }
route { driver { cell: "LUT__10522" port: "O" } sink { cell: "LUT__10573" port: "I[2]" } delay_max: 349 delay_min: 0  }
route { driver { cell: "LUT__10523" port: "O" } sink { cell: "LUT__10524" port: "I[1]" } delay_max: 248 delay_min: 0  }
route { driver { cell: "LUT__10523" port: "O" } sink { cell: "LUT__10576" port: "I[1]" } delay_max: 293 delay_min: 0  }
route { driver { cell: "LUT__10524" port: "O" } sink { cell: "LUT__10525" port: "I[3]" } delay_max: 278 delay_min: 0  }
route { driver { cell: "LUT__10524" port: "O" } sink { cell: "LUT__10573" port: "I[3]" } delay_max: 286 delay_min: 0  }
route { driver { cell: "LUT__10525" port: "O" } sink { cell: "LUT__10526" port: "I[2]" } delay_max: 166 delay_min: 0  }
route { driver { cell: "LUT__10527" port: "O" } sink { cell: "LUT__10528" port: "I[3]" } delay_max: 276 delay_min: 0  }
route { driver { cell: "LUT__10527" port: "O" } sink { cell: "LUT__10531" port: "I[0]" } delay_max: 324 delay_min: 0  }
route { driver { cell: "LUT__10527" port: "O" } sink { cell: "LUT__10550" port: "I[2]" } delay_max: 216 delay_min: 0  }
route { driver { cell: "LUT__10528" port: "O" } sink { cell: "LUT__10544" port: "I[0]" } delay_max: 166 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF_frt_11_rtinv" port: "O" } sink { cell: "LUT__10530" port: "I[0]" } delay_max: 255 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF_frt_11_rtinv" port: "O" } sink { cell: "LUT__10561" port: "I[2]" } delay_max: 357 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF_frt_11_rtinv" port: "O" } sink { cell: "LUT__10604" port: "I[3]" } delay_max: 248 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF_frt_11_rtinv" port: "O" } sink { cell: "LUT__10645" port: "I[0]" } delay_max: 136 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF_frt_11_rtinv" port: "O" } sink { cell: "LUT__10646" port: "I[3]" } delay_max: 331 delay_min: 0  }
route { driver { cell: "udp_tx/r_cnt_wfifo[1]~FF_frt_11_rtinv" port: "O" } sink { cell: "LUT__10685" port: "I[2]" } delay_max: 272 delay_min: 0  }
route { driver { cell: "LUT__10530" port: "O" } sink { cell: "LUT__10531" port: "I[3]" } delay_max: 350 delay_min: 0  }
route { driver { cell: "LUT__10530" port: "O" } sink { cell: "LUT__10536" port: "I[3]" } delay_max: 236 delay_min: 0  }
route { driver { cell: "LUT__10530" port: "O" } sink { cell: "LUT__10600" port: "I[0]" } delay_max: 279 delay_min: 0  }
route { driver { cell: "LUT__10530" port: "O" } sink { cell: "LUT__10676" port: "I[0]" } delay_max: 319 delay_min: 0  }
route { driver { cell: "LUT__10530" port: "O" } sink { cell: "LUT__10697" port: "I[1]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "LUT__10531" port: "O" } sink { cell: "LUT__10543" port: "I[0]" } delay_max: 277 delay_min: 0  }
route { driver { cell: "LUT__10532" port: "O" } sink { cell: "LUT__10535" port: "I[1]" } delay_max: 153 delay_min: 0  }
route { driver { cell: "LUT__10533" port: "O" } sink { cell: "LUT__10535" port: "I[0]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "LUT__10534" port: "O" } sink { cell: "LUT__10535" port: "I[2]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "LUT__10535" port: "O" } sink { cell: "LUT__10540" port: "I[0]" } delay_max: 176 delay_min: 0  }
route { driver { cell: "LUT__10536" port: "O" } sink { cell: "LUT__10537" port: "I[3]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "LUT__10537" port: "O" } sink { cell: "LUT__10539" port: "I[1]" } delay_max: 295 delay_min: 0  }
route { driver { cell: "LUT__10538" port: "O" } sink { cell: "LUT__10539" port: "I[2]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "LUT__10539" port: "O" } sink { cell: "LUT__10540" port: "I[2]" } delay_max: 136 delay_min: 0  }
route { driver { cell: "LUT__10540" port: "O" } sink { cell: "LUT__10543" port: "I[2]" } delay_max: 296 delay_min: 0  }
route { driver { cell: "LUT__10541" port: "O" } sink { cell: "LUT__10542" port: "I[1]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "LUT__10542" port: "O" } sink { cell: "LUT__10543" port: "I[3]" } delay_max: 217 delay_min: 0  }
route { driver { cell: "LUT__10543" port: "O" } sink { cell: "LUT__10544" port: "I[3]" } delay_max: 136 delay_min: 0  }
route { driver { cell: "LUT__10546" port: "O" } sink { cell: "LUT__10548" port: "I[0]" } delay_max: 261 delay_min: 0  }
route { driver { cell: "LUT__10546" port: "O" } sink { cell: "LUT__10585" port: "I[2]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__10547" port: "O" } sink { cell: "LUT__10548" port: "I[1]" } delay_max: 289 delay_min: 0  }
route { driver { cell: "LUT__10547" port: "O" } sink { cell: "LUT__10549" port: "I[0]" } delay_max: 289 delay_min: 0  }
route { driver { cell: "LUT__10548" port: "O" } sink { cell: "LUT__10567" port: "I[0]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "LUT__10548" port: "O" } sink { cell: "LUT__10582" port: "I[1]" } delay_max: 213 delay_min: 0  }
route { driver { cell: "LUT__10549" port: "O" } sink { cell: "LUT__10551" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "LUT__10550" port: "O" } sink { cell: "LUT__10551" port: "I[1]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "LUT__10551" port: "O" } sink { cell: "LUT__10567" port: "I[1]" } delay_max: 202 delay_min: 0  }
route { driver { cell: "LUT__10551" port: "O" } sink { cell: "LUT__10582" port: "I[0]" } delay_max: 236 delay_min: 0  }
route { driver { cell: "LUT__10552" port: "O" } sink { cell: "LUT__10554" port: "I[1]" } delay_max: 282 delay_min: 0  }
route { driver { cell: "LUT__10553" port: "O" } sink { cell: "LUT__10554" port: "I[2]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "LUT__10554" port: "O" } sink { cell: "LUT__10556" port: "I[0]" } delay_max: 146 delay_min: 0  }
route { driver { cell: "LUT__10555" port: "O" } sink { cell: "LUT__10556" port: "I[2]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "LUT__10556" port: "O" } sink { cell: "LUT__10562" port: "I[1]" } delay_max: 151 delay_min: 0  }
route { driver { cell: "LUT__10557" port: "O" } sink { cell: "LUT__10559" port: "I[1]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "LUT__10558" port: "O" } sink { cell: "LUT__10559" port: "I[0]" } delay_max: 165 delay_min: 0  }
route { driver { cell: "LUT__10559" port: "O" } sink { cell: "LUT__10561" port: "I[0]" } delay_max: 276 delay_min: 0  }
route { driver { cell: "LUT__10560" port: "O" } sink { cell: "LUT__10561" port: "I[3]" } delay_max: 151 delay_min: 0  }
route { driver { cell: "LUT__10561" port: "O" } sink { cell: "LUT__10562" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "LUT__10562" port: "O" } sink { cell: "LUT__10565" port: "I[0]" } delay_max: 264 delay_min: 0  }
route { driver { cell: "LUT__10563" port: "O" } sink { cell: "LUT__10564" port: "I[1]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "LUT__10564" port: "O" } sink { cell: "LUT__10565" port: "I[2]" } delay_max: 172 delay_min: 0  }
route { driver { cell: "LUT__10565" port: "O" } sink { cell: "LUT__10567" port: "I[2]" } delay_max: 219 delay_min: 0  }
route { driver { cell: "LUT__10565" port: "O" } sink { cell: "LUT__10578" port: "I[0]" } delay_max: 218 delay_min: 0  }
route { driver { cell: "LUT__10565" port: "O" } sink { cell: "LUT__10581" port: "I[1]" } delay_max: 153 delay_min: 0  }
route { driver { cell: "LUT__10566" port: "O" } sink { cell: "LUT__10567" port: "I[3]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "LUT__10566" port: "O" } sink { cell: "LUT__10578" port: "I[1]" } delay_max: 227 delay_min: 0  }
route { driver { cell: "LUT__10566" port: "O" } sink { cell: "LUT__10624" port: "I[1]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "LUT__10568" port: "O" } sink { cell: "LUT__10572" port: "I[0]" } delay_max: 295 delay_min: 0  }
route { driver { cell: "LUT__10568" port: "O" } sink { cell: "LUT__10592" port: "I[0]" } delay_max: 312 delay_min: 0  }
route { driver { cell: "LUT__10568" port: "O" } sink { cell: "LUT__10614" port: "I[0]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "LUT__10569" port: "O" } sink { cell: "LUT__10571" port: "I[2]" } delay_max: 216 delay_min: 0  }
route { driver { cell: "LUT__10570" port: "O" } sink { cell: "LUT__10571" port: "I[3]" } delay_max: 361 delay_min: 0  }
route { driver { cell: "LUT__10571" port: "O" } sink { cell: "LUT__10572" port: "I[1]" } delay_max: 330 delay_min: 0  }
route { driver { cell: "LUT__10571" port: "O" } sink { cell: "LUT__10592" port: "I[1]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "LUT__10571" port: "O" } sink { cell: "LUT__10695" port: "I[2]" } delay_max: 276 delay_min: 0  }
route { driver { cell: "LUT__10572" port: "O" } sink { cell: "LUT__10577" port: "I[1]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "LUT__10572" port: "O" } sink { cell: "LUT__10667" port: "I[0]" } delay_max: 149 delay_min: 0  }
route { driver { cell: "LUT__10573" port: "O" } sink { cell: "LUT__10577" port: "I[2]" } delay_max: 386 delay_min: 0  }
route { driver { cell: "LUT__10573" port: "O" } sink { cell: "LUT__10592" port: "I[2]" } delay_max: 279 delay_min: 0  }
route { driver { cell: "LUT__10573" port: "O" } sink { cell: "LUT__10618" port: "I[0]" } delay_max: 380 delay_min: 0  }
route { driver { cell: "LUT__10573" port: "O" } sink { cell: "LUT__10652" port: "I[0]" } delay_max: 389 delay_min: 0  }
route { driver { cell: "LUT__10574" port: "O" } sink { cell: "LUT__10576" port: "I[2]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "LUT__10575" port: "O" } sink { cell: "LUT__10576" port: "I[3]" } delay_max: 175 delay_min: 0  }
route { driver { cell: "LUT__10575" port: "O" } sink { cell: "LUT__10613" port: "I[2]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "LUT__10576" port: "O" } sink { cell: "LUT__10577" port: "I[3]" } delay_max: 358 delay_min: 0  }
route { driver { cell: "LUT__10576" port: "O" } sink { cell: "LUT__10592" port: "I[3]" } delay_max: 345 delay_min: 0  }
route { driver { cell: "LUT__10576" port: "O" } sink { cell: "LUT__10616" port: "I[0]" } delay_max: 201 delay_min: 0  }
route { driver { cell: "LUT__10576" port: "O" } sink { cell: "LUT__10617" port: "I[0]" } delay_max: 149 delay_min: 0  }
route { driver { cell: "LUT__10578" port: "O" } sink { cell: "LUT__10582" port: "I[2]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "LUT__10579" port: "O" } sink { cell: "LUT__10580" port: "I[1]" } delay_max: 332 delay_min: 0  }
route { driver { cell: "LUT__10580" port: "O" } sink { cell: "LUT__10581" port: "I[0]" } delay_max: 187 delay_min: 0  }
route { driver { cell: "LUT__10581" port: "O" } sink { cell: "LUT__10582" port: "I[3]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "LUT__10584" port: "O" } sink { cell: "LUT__10591" port: "I[1]" } delay_max: 166 delay_min: 0  }
route { driver { cell: "LUT__10585" port: "O" } sink { cell: "LUT__10591" port: "I[0]" } delay_max: 128 delay_min: 0  }
route { driver { cell: "LUT__10586" port: "O" } sink { cell: "LUT__10590" port: "I[2]" } delay_max: 153 delay_min: 0  }
route { driver { cell: "LUT__10586" port: "O" } sink { cell: "LUT__10623" port: "I[1]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "LUT__10587" port: "O" } sink { cell: "LUT__10588" port: "I[1]" } delay_max: 451 delay_min: 0  }
route { driver { cell: "LUT__10588" port: "O" } sink { cell: "LUT__10589" port: "I[1]" } delay_max: 182 delay_min: 0  }
route { driver { cell: "LUT__10588" port: "O" } sink { cell: "LUT__10610" port: "I[0]" } delay_max: 183 delay_min: 0  }
route { driver { cell: "LUT__10589" port: "O" } sink { cell: "LUT__10590" port: "I[3]" } delay_max: 276 delay_min: 0  }
route { driver { cell: "LUT__10590" port: "O" } sink { cell: "LUT__10591" port: "I[2]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "LUT__10592" port: "O" } sink { cell: "LUT__10595" port: "I[0]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "LUT__10593" port: "O" } sink { cell: "LUT__10594" port: "I[3]" } delay_max: 330 delay_min: 0  }
route { driver { cell: "LUT__10593" port: "O" } sink { cell: "LUT__10616" port: "I[1]" } delay_max: 253 delay_min: 0  }
route { driver { cell: "LUT__10594" port: "O" } sink { cell: "LUT__10595" port: "I[1]" } delay_max: 335 delay_min: 0  }
route { driver { cell: "LUT__10594" port: "O" } sink { cell: "LUT__10615" port: "I[2]" } delay_max: 263 delay_min: 0  }
route { driver { cell: "LUT__10594" port: "O" } sink { cell: "LUT__10653" port: "I[3]" } delay_max: 272 delay_min: 0  }
route { driver { cell: "LUT__10596" port: "O" } sink { cell: "LUT__10598" port: "I[1]" } delay_max: 151 delay_min: 0  }
route { driver { cell: "LUT__10597" port: "O" } sink { cell: "LUT__10598" port: "I[0]" } delay_max: 228 delay_min: 0  }
route { driver { cell: "LUT__10598" port: "O" } sink { cell: "LUT__10600" port: "I[1]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "LUT__10599" port: "O" } sink { cell: "LUT__10600" port: "I[2]" } delay_max: 146 delay_min: 0  }
route { driver { cell: "LUT__10600" port: "O" } sink { cell: "LUT__10607" port: "I[1]" } delay_max: 291 delay_min: 0  }
route { driver { cell: "LUT__10601" port: "O" } sink { cell: "LUT__10603" port: "I[1]" } delay_max: 151 delay_min: 0  }
route { driver { cell: "LUT__10602" port: "O" } sink { cell: "LUT__10603" port: "I[0]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "LUT__10603" port: "O" } sink { cell: "LUT__10606" port: "I[0]" } delay_max: 230 delay_min: 0  }
route { driver { cell: "LUT__10604" port: "O" } sink { cell: "LUT__10606" port: "I[1]" } delay_max: 226 delay_min: 0  }
route { driver { cell: "LUT__10605" port: "O" } sink { cell: "LUT__10606" port: "I[2]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "LUT__10606" port: "O" } sink { cell: "LUT__10607" port: "I[0]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "LUT__10607" port: "O" } sink { cell: "LUT__10610" port: "I[2]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "LUT__10608" port: "O" } sink { cell: "LUT__10609" port: "I[1]" } delay_max: 210 delay_min: 0  }
route { driver { cell: "LUT__10608" port: "O" } sink { cell: "LUT__10697" port: "I[2]" } delay_max: 280 delay_min: 0  }
route { driver { cell: "LUT__10609" port: "O" } sink { cell: "LUT__10610" port: "I[3]" } delay_max: 240 delay_min: 0  }
route { driver { cell: "LUT__10612" port: "O" } sink { cell: "LUT__10621" port: "I[0]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "LUT__10613" port: "O" } sink { cell: "LUT__10614" port: "I[3]" } delay_max: 149 delay_min: 0  }
route { driver { cell: "LUT__10614" port: "O" } sink { cell: "LUT__10615" port: "I[1]" } delay_max: 153 delay_min: 0  }
route { driver { cell: "LUT__10614" port: "O" } sink { cell: "LUT__10653" port: "I[2]" } delay_max: 166 delay_min: 0  }
route { driver { cell: "LUT__10615" port: "O" } sink { cell: "LUT__10621" port: "I[1]" } delay_max: 302 delay_min: 0  }
route { driver { cell: "LUT__10616" port: "O" } sink { cell: "LUT__10618" port: "I[1]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "LUT__10616" port: "O" } sink { cell: "LUT__10652" port: "I[1]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "LUT__10617" port: "O" } sink { cell: "LUT__10618" port: "I[2]" } delay_max: 202 delay_min: 0  }
route { driver { cell: "LUT__10617" port: "O" } sink { cell: "LUT__10652" port: "I[3]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "LUT__10617" port: "O" } sink { cell: "LUT__10653" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "LUT__10618" port: "O" } sink { cell: "LUT__10621" port: "I[2]" } delay_max: 361 delay_min: 0  }
route { driver { cell: "LUT__10619" port: "O" } sink { cell: "LUT__10620" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "LUT__10620" port: "O" } sink { cell: "LUT__10621" port: "I[3]" } delay_max: 231 delay_min: 0  }
route { driver { cell: "LUT__10622" port: "O" } sink { cell: "LUT__10623" port: "I[2]" } delay_max: 465 delay_min: 0  }
route { driver { cell: "LUT__10623" port: "O" } sink { cell: "LUT__10627" port: "I[0]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "LUT__10624" port: "O" } sink { cell: "LUT__10627" port: "I[1]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "LUT__10625" port: "O" } sink { cell: "LUT__10626" port: "I[1]" } delay_max: 329 delay_min: 0  }
route { driver { cell: "LUT__10626" port: "O" } sink { cell: "LUT__10627" port: "I[2]" } delay_max: 216 delay_min: 0  }
route { driver { cell: "LUT__10629" port: "O" } sink { cell: "LUT__10632" port: "I[1]" } delay_max: 252 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[8]~FF_frt_13_rtinv" port: "O" } sink { cell: "LUT__10631" port: "I[2]" } delay_max: 282 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[8]~FF_frt_13_rtinv" port: "O" } sink { cell: "LUT__10658" port: "I[0]" } delay_max: 177 delay_min: 0  }
route { driver { cell: "w_data_tmp_dec[8]~FF_frt_13_rtinv" port: "O" } sink { cell: "LUT__10683" port: "I[0]" } delay_max: 206 delay_min: 0  }
route { driver { cell: "LUT__10631" port: "O" } sink { cell: "LUT__10632" port: "I[0]" } delay_max: 128 delay_min: 0  }
route { driver { cell: "LUT__10632" port: "O" } sink { cell: "LUT__10633" port: "I[2]" } delay_max: 186 delay_min: 0  }
route { driver { cell: "LUT__10633" port: "O" } sink { cell: "LUT__10634" port: "I[3]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "LUT__10633" port: "O" } sink { cell: "LUT__10636" port: "I[3]" } delay_max: 165 delay_min: 0  }
route { driver { cell: "LUT__10634" port: "O" } sink { cell: "LUT__10636" port: "I[1]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "LUT__10635" port: "O" } sink { cell: "LUT__10636" port: "I[0]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "LUT__10636" port: "O" } sink { cell: "LUT__10640" port: "I[3]" } delay_max: 354 delay_min: 0  }
route { driver { cell: "LUT__10637" port: "O" } sink { cell: "LUT__10639" port: "I[1]" } delay_max: 185 delay_min: 0  }
route { driver { cell: "LUT__10638" port: "O" } sink { cell: "LUT__10639" port: "I[0]" } delay_max: 151 delay_min: 0  }
route { driver { cell: "LUT__10639" port: "O" } sink { cell: "LUT__10640" port: "I[0]" } delay_max: 374 delay_min: 0  }
route { driver { cell: "LUT__10640" port: "O" } sink { cell: "LUT__10641" port: "I[0]" } delay_max: 128 delay_min: 0  }
route { driver { cell: "LUT__10643" port: "O" } sink { cell: "LUT__10645" port: "I[1]" } delay_max: 401 delay_min: 0  }
route { driver { cell: "LUT__10643" port: "O" } sink { cell: "LUT__10670" port: "I[1]" } delay_max: 286 delay_min: 0  }
route { driver { cell: "LUT__10644" port: "O" } sink { cell: "LUT__10645" port: "I[2]" } delay_max: 352 delay_min: 0  }
route { driver { cell: "LUT__10644" port: "O" } sink { cell: "LUT__10670" port: "I[0]" } delay_max: 324 delay_min: 0  }
route { driver { cell: "LUT__10645" port: "O" } sink { cell: "LUT__10651" port: "I[0]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "LUT__10646" port: "O" } sink { cell: "LUT__10650" port: "I[1]" } delay_max: 253 delay_min: 0  }
route { driver { cell: "LUT__10647" port: "O" } sink { cell: "LUT__10649" port: "I[1]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "LUT__10648" port: "O" } sink { cell: "LUT__10649" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "LUT__10649" port: "O" } sink { cell: "LUT__10650" port: "I[0]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "LUT__10650" port: "O" } sink { cell: "LUT__10651" port: "I[1]" } delay_max: 260 delay_min: 0  }
route { driver { cell: "LUT__10650" port: "O" } sink { cell: "LUT__10661" port: "I[2]" } delay_max: 341 delay_min: 0  }
route { driver { cell: "LUT__10652" port: "O" } sink { cell: "LUT__10654" port: "I[0]" } delay_max: 131 delay_min: 0  }
route { driver { cell: "LUT__10653" port: "O" } sink { cell: "LUT__10654" port: "I[1]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "LUT__10655" port: "O" } sink { cell: "LUT__10657" port: "I[2]" } delay_max: 407 delay_min: 0  }
route { driver { cell: "LUT__10656" port: "O" } sink { cell: "LUT__10657" port: "I[0]" } delay_max: 619 delay_min: 0  }
route { driver { cell: "LUT__10657" port: "O" } sink { cell: "LUT__10662" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__10658" port: "O" } sink { cell: "LUT__10660" port: "I[2]" } delay_max: 493 delay_min: 0  }
route { driver { cell: "LUT__10659" port: "O" } sink { cell: "LUT__10660" port: "I[3]" } delay_max: 149 delay_min: 0  }
route { driver { cell: "LUT__10659" port: "O" } sink { cell: "LUT__10695" port: "I[3]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "LUT__10660" port: "O" } sink { cell: "LUT__10661" port: "I[0]" } delay_max: 166 delay_min: 0  }
route { driver { cell: "LUT__10661" port: "O" } sink { cell: "LUT__10662" port: "I[2]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "LUT__10664" port: "O" } sink { cell: "LUT__10665" port: "I[0]" } delay_max: 151 delay_min: 0  }
route { driver { cell: "LUT__10664" port: "O" } sink { cell: "LUT__10694" port: "I[0]" } delay_max: 178 delay_min: 0  }
route { driver { cell: "LUT__10665" port: "O" } sink { cell: "LUT__10667" port: "I[2]" } delay_max: 234 delay_min: 0  }
route { driver { cell: "LUT__10666" port: "O" } sink { cell: "LUT__10667" port: "I[3]" } delay_max: 151 delay_min: 0  }
route { driver { cell: "LUT__10668" port: "O" } sink { cell: "LUT__10669" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "LUT__10669" port: "O" } sink { cell: "LUT__10676" port: "I[1]" } delay_max: 426 delay_min: 0  }
route { driver { cell: "LUT__10670" port: "O" } sink { cell: "LUT__10676" port: "I[2]" } delay_max: 340 delay_min: 0  }
route { driver { cell: "LUT__10671" port: "O" } sink { cell: "LUT__10672" port: "I[1]" } delay_max: 305 delay_min: 0  }
route { driver { cell: "LUT__10672" port: "O" } sink { cell: "LUT__10674" port: "I[0]" } delay_max: 271 delay_min: 0  }
route { driver { cell: "LUT__10673" port: "O" } sink { cell: "LUT__10674" port: "I[1]" } delay_max: 133 delay_min: 0  }
route { driver { cell: "LUT__10673" port: "O" } sink { cell: "LUT__10677" port: "I[0]" } delay_max: 162 delay_min: 0  }
route { driver { cell: "LUT__10674" port: "O" } sink { cell: "LUT__10675" port: "I[1]" } delay_max: 146 delay_min: 0  }
route { driver { cell: "LUT__10675" port: "O" } sink { cell: "LUT__10676" port: "I[3]" } delay_max: 246 delay_min: 0  }
route { driver { cell: "LUT__10677" port: "O" } sink { cell: "LUT__10687" port: "I[0]" } delay_max: 149 delay_min: 0  }
route { driver { cell: "LUT__10678" port: "O" } sink { cell: "LUT__10682" port: "I[2]" } delay_max: 146 delay_min: 0  }
route { driver { cell: "LUT__10679" port: "O" } sink { cell: "LUT__10681" port: "I[1]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "LUT__10680" port: "O" } sink { cell: "LUT__10681" port: "I[0]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "LUT__10681" port: "O" } sink { cell: "LUT__10682" port: "I[3]" } delay_max: 488 delay_min: 0  }
route { driver { cell: "LUT__10682" port: "O" } sink { cell: "LUT__10686" port: "I[1]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "LUT__10683" port: "O" } sink { cell: "LUT__10684" port: "I[1]" } delay_max: 199 delay_min: 0  }
route { driver { cell: "LUT__10683" port: "O" } sink { cell: "LUT__10698" port: "I[0]" } delay_max: 234 delay_min: 0  }
route { driver { cell: "LUT__10684" port: "O" } sink { cell: "LUT__10685" port: "I[1]" } delay_max: 165 delay_min: 0  }
route { driver { cell: "LUT__10685" port: "O" } sink { cell: "LUT__10686" port: "I[0]" } delay_max: 146 delay_min: 0  }
route { driver { cell: "LUT__10686" port: "O" } sink { cell: "LUT__10687" port: "I[2]" } delay_max: 291 delay_min: 0  }
route { driver { cell: "LUT__10689" port: "O" } sink { cell: "LUT__10690" port: "I[2]" } delay_max: 173 delay_min: 0  }
route { driver { cell: "LUT__10690" port: "O" } sink { cell: "LUT__10691" port: "I[2]" } delay_max: 153 delay_min: 0  }
route { driver { cell: "LUT__10691" port: "O" } sink { cell: "LUT__10693" port: "I[0]" } delay_max: 354 delay_min: 0  }
route { driver { cell: "LUT__10692" port: "O" } sink { cell: "LUT__10693" port: "I[2]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "LUT__10694" port: "O" } sink { cell: "LUT__10696" port: "I[0]" } delay_max: 302 delay_min: 0  }
route { driver { cell: "LUT__10695" port: "O" } sink { cell: "LUT__10696" port: "I[1]" } delay_max: 262 delay_min: 0  }
route { driver { cell: "LUT__10697" port: "O" } sink { cell: "LUT__10707" port: "I[0]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "LUT__10698" port: "O" } sink { cell: "LUT__10707" port: "I[1]" } delay_max: 139 delay_min: 0  }
route { driver { cell: "LUT__10699" port: "O" } sink { cell: "LUT__10703" port: "I[3]" } delay_max: 146 delay_min: 0  }
route { driver { cell: "LUT__10700" port: "O" } sink { cell: "LUT__10702" port: "I[1]" } delay_max: 130 delay_min: 0  }
route { driver { cell: "LUT__10701" port: "O" } sink { cell: "LUT__10702" port: "I[0]" } delay_max: 151 delay_min: 0  }
route { driver { cell: "LUT__10702" port: "O" } sink { cell: "LUT__10703" port: "I[0]" } delay_max: 285 delay_min: 0  }
route { driver { cell: "LUT__10703" port: "O" } sink { cell: "LUT__10707" port: "I[2]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "LUT__10704" port: "O" } sink { cell: "LUT__10706" port: "I[1]" } delay_max: 471 delay_min: 0  }
route { driver { cell: "LUT__10705" port: "O" } sink { cell: "LUT__10706" port: "I[2]" } delay_max: 68 delay_min: 0  }
route { driver { cell: "LUT__10706" port: "O" } sink { cell: "LUT__10707" port: "I[3]" } delay_max: 402 delay_min: 0  }
route { driver { cell: "LUT__10715" port: "O" } sink { cell: "LUT__10716" port: "I[1]" } delay_max: 180 delay_min: 0  }
route { driver { cell: "LUT__10715" port: "O" } sink { cell: "LUT__10721" port: "I[0]" } delay_max: 138 delay_min: 0  }
route { driver { cell: "LUT__10715" port: "O" } sink { cell: "LUT__10729" port: "I[0]" } delay_max: 292 delay_min: 0  }
route { driver { cell: "LUT__10715" port: "O" } sink { cell: "LUT__10749" port: "I[1]" } delay_max: 197 delay_min: 0  }
route { driver { cell: "LUT__10804" port: "O" } sink { cell: "LUT__10805" port: "I[0]" } delay_max: 136 delay_min: 0  }
route { driver { cell: "LUT__10804" port: "O" } sink { cell: "LUT__10808" port: "I[1]" } delay_max: 190 delay_min: 0  }
route { driver { cell: "LUT__10809" port: "O" } sink { cell: "LUT__10810" port: "I[1]" } delay_max: 189 delay_min: 0  }
route { driver { cell: "PLL_RCLK_0~CLKOUT~333~304" port: "OUT" } sink { cell: "pt_output_flop_10" port: "CLK" } delay_max: -263 delay_min: 140  }
route { driver { cell: "PLL_RCLK_0~CLKOUT~333~304" port: "OUT" } sink { cell: "pt_output_flop_11" port: "CLK" } delay_max: -263 delay_min: 140  }
route { driver { cell: "PLL_RCLK_0~CLKOUT~202~642" port: "OUT" } sink { cell: "pt_output_flop_5" port: "CLK" } delay_max: -263 delay_min: 140  }
route { driver { cell: "PLL_RCLK_0~CLKOUT~202~642" port: "OUT" } sink { cell: "pt_output_flop_9" port: "CLK" } delay_max: -263 delay_min: 140  }
route { driver { cell: "PLL_RCLK_0~CLKOUT~201~642" port: "OUT" } sink { cell: "pt_output_flop_4" port: "CLK" } delay_max: -263 delay_min: 140  }
route { driver { cell: "PLL_RCLK_0~CLKOUT~201~642" port: "OUT" } sink { cell: "pt_output_flop_8" port: "CLK" } delay_max: -263 delay_min: 140  }
route { driver { cell: "PLL_RCLK_0~CLKOUT~333~294" port: "OUT" } sink { cell: "pt_output_flop_3" port: "CLK" } delay_max: -263 delay_min: 140  }
route { driver { cell: "PLL_RCLK_0~CLKOUT~333~294" port: "OUT" } sink { cell: "pt_output_flop_7" port: "CLK" } delay_max: -263 delay_min: 140  }
route { driver { cell: "PLL_RCLK_0~CLKOUT~333~293" port: "OUT" } sink { cell: "pt_output_flop_2" port: "CLK" } delay_max: -263 delay_min: 140  }
route { driver { cell: "PLL_RCLK_0~CLKOUT~333~293" port: "OUT" } sink { cell: "pt_output_flop_6" port: "CLK" } delay_max: -263 delay_min: 140  }
route { driver { cell: "PLL_RCLK_0_90~CLKOUT~333~336" port: "OUT" } sink { cell: "pt_output_flop_0" port: "CLK" } delay_max: -263 delay_min: 140  }
route { driver { cell: "PLL_RCLK_0_90~CLKOUT~333~336" port: "OUT" } sink { cell: "pt_output_flop_1" port: "CLK" } delay_max: -263 delay_min: 140  }
route { driver { cell: "TXER_0" port: "OUT" } sink { cell: "pt_output_flop_11" port: "D" } delay_max: 0 delay_min: 0  }
route { driver { cell: "TXEN_0" port: "OUT" } sink { cell: "pt_output_flop_10" port: "D" } delay_max: 0 delay_min: 0  }
route { driver { cell: "TXD_0[1]" port: "OUT" } sink { cell: "pt_output_flop_8" port: "D" } delay_max: 0 delay_min: 0  }
route { driver { cell: "TXD_0[0]" port: "OUT" } sink { cell: "pt_output_flop_9" port: "D" } delay_max: 0 delay_min: 0  }
route { driver { cell: "TXD_0[2]" port: "OUT" } sink { cell: "pt_output_flop_7" port: "D" } delay_max: 0 delay_min: 0  }
route { driver { cell: "TXD_0[3]" port: "OUT" } sink { cell: "pt_output_flop_6" port: "D" } delay_max: 0 delay_min: 0  }
route { driver { cell: "TXD_0[4]" port: "OUT" } sink { cell: "pt_output_flop_5" port: "D" } delay_max: 0 delay_min: 0  }
route { driver { cell: "TXD_0[5]" port: "OUT" } sink { cell: "pt_output_flop_4" port: "D" } delay_max: 0 delay_min: 0  }
route { driver { cell: "TXD_0[6]" port: "OUT" } sink { cell: "pt_output_flop_3" port: "D" } delay_max: 0 delay_min: 0  }
route { driver { cell: "TXD_0[7]" port: "OUT" } sink { cell: "pt_output_flop_2" port: "D" } delay_max: 0 delay_min: 0  }
route { driver { cell: "TCLK_1_0" port: "OUT" } sink { cell: "pt_output_flop_1" port: "D" } delay_max: 0 delay_min: 0  }
route { driver { cell: "TCLK_0_0" port: "OUT" } sink { cell: "pt_output_flop_0" port: "D" } delay_max: 0 delay_min: 0  }
