///////////////////////////////////////////////////////////////////////////////
//                                                                            /
// IAR C/C++ Compiler V7.60.1.40026 for 8051            30/May/2013  21:07:56 /
// Copyright (C) 2004-2010 IAR Systems AB.                                    /
//                                                                            /
//    Core               =  plain                                             /
//    Code model         =  banked                                            /
//    Data model         =  large                                             /
//    Calling convention =  xdata reentrant                                   /
//    Constant location  =  data_rom                                          /
//    Dptr setup         =  1,16                                              /
//    Source file        =  E:\workplace\NewStep\Rf\Can_Rf\CanMstOsal\Compone /
//                          nts\hal\target\CC2530EB\_hal_uart_isr.c           /
//    Command line       =  -f "E:\workplace\NewStep\Rf\Can_Rf\CanMstOsal\Pro /
//                          jects\zstack\Samples\SampleApp                    /
//                          com\CC2530DB\..\..\..\Tools\CC2530DB\f8wConfig.cf /
//                          g" (-DSECURE=0 -DZG_SECURE_DYNAMIC=0 -DREFLECTOR  /
//                          -DDEFAULT_CHANLIST=0x00000800                     /
//                          -DZDAPP_CONFIG_PAN_ID=0xFFF0                      /
//                          -DNWK_START_DELAY=100 -DEXTENDED_JOINING_RANDOM_M /
//                          ASK=0x007F -DBEACON_REQUEST_DELAY=100             /
//                          -DBEACON_REQ_DELAY_MASK=0x00FF                    /
//                          -DROUTE_EXPIRY_TIME=30 -DAPSC_ACK_WAIT_DURATION_P /
//                          OLLED=3000 -DNWK_INDIRECT_MSG_TIMEOUT=7           /
//                          -DMAX_RREQ_ENTRIES=8 -DAPSC_MAX_FRAME_RETRIES=3   /
//                          -DNWK_MAX_DATA_RETRIES=2                          /
//                          -DMAX_POLL_FAILURE_RETRIES=2 -DMAX_BCAST=9        /
//                          -DAPS_MAX_GROUPS=16 -DMAX_RTG_ENTRIES=40          /
//                          -DNWK_MAX_BINDING_ENTRIES=4                       /
//                          -DMAX_BINDING_CLUSTER_IDS=4                       /
//                          "-DDEFAULT_KEY={0x01, 0x03, 0x05, 0x07, 0x09,     /
//                          0x0B, 0x0D, 0x0F, 0x00, 0x02, 0x04, 0x06, 0x08,   /
//                          0x0A, 0x0C, 0x0D}" -DMAC_MAX_FRAME_SIZE=116       /
//                          "-DCONST=const __code" -DGENERIC=__generic        /
//                          -DRFD_RCVC_ALWAYS_ON=FALSE -DPOLL_RATE=1000       /
//                          -DQUEUED_POLL_RATE=100 -DRESPONSE_POLL_RATE=100   /
//                          -DREJOIN_POLL_RATE=440)                           /
//                          E:\workplace\NewStep\Rf\Can_Rf\CanMstOsal\Compone /
//                          nts\hal\target\CC2530EB\_hal_uart_isr.c -D        /
//                          ZIGBEEPRO -D ZTOOL_P1 -D NONWK -lC                /
//                          "E:\workplace\NewStep\Rf\Can_Rf\CanMstOsal\Projec /
//                          ts\zstack\Samples\SampleApp                       /
//                          com\CC2530DB\CoordinatorEB-Pro\List\" -lA         /
//                          "E:\workplace\NewStep\Rf\Can_Rf\CanMstOsal\Projec /
//                          ts\zstack\Samples\SampleApp                       /
//                          com\CC2530DB\CoordinatorEB-Pro\List\"             /
//                          --diag_suppress Pe001,Pa010 -o                    /
//                          "E:\workplace\NewStep\Rf\Can_Rf\CanMstOsal\Projec /
//                          ts\zstack\Samples\SampleApp                       /
//                          com\CC2530DB\CoordinatorEB-Pro\Obj\" -e           /
//                          --require_prototypes --debug --core=plain         /
//                          --dptr=16,1 --data_model=large                    /
//                          --code_model=banked --calling_convention=xdata_re /
//                          entrant --place_constants=data_rom                /
//                          --nr_virtual_regs 16 -I                           /
//                          "E:\workplace\NewStep\Rf\Can_Rf\CanMstOsal\Projec /
//                          ts\zstack\Samples\SampleApp com\CC2530DB\" -I     /
//                          "E:\workplace\NewStep\Rf\Can_Rf\CanMstOsal\Projec /
//                          ts\zstack\Samples\SampleApp                       /
//                          com\CC2530DB\..\SOURCE\" -I                       /
//                          "E:\workplace\NewStep\Rf\Can_Rf\CanMstOsal\Projec /
//                          ts\zstack\Samples\SampleApp                       /
//                          com\CC2530DB\..\..\..\ZMAIN\TI2530DB\" -I         /
//                          "E:\workplace\NewStep\Rf\Can_Rf\CanMstOsal\Projec /
//                          ts\zstack\Samples\SampleApp                       /
//                          com\CC2530DB\..\..\..\..\..\COMPONENTS\MT\" -I    /
//                          "E:\workplace\NewStep\Rf\Can_Rf\CanMstOsal\Projec /
//                          ts\zstack\Samples\SampleApp                       /
//                          com\CC2530DB\..\..\..\..\..\COMPONENTS\HAL\INCLUD /
//                          E\" -I "E:\workplace\NewStep\Rf\Can_Rf\CanMstOsal /
//                          \Projects\zstack\Samples\SampleApp                /
//                          com\CC2530DB\..\..\..\..\..\COMPONENTS\HAL\TARGET /
//                          \CC2530EB\" -I "E:\workplace\NewStep\Rf\Can_Rf\Ca /
//                          nMstOsal\Projects\zstack\Samples\SampleApp        /
//                          com\CC2530DB\..\..\..\..\..\COMPONENTS\OSAL\MCU\C /
//                          CSOC\" -I "E:\workplace\NewStep\Rf\Can_Rf\CanMstO /
//                          sal\Projects\zstack\Samples\SampleApp             /
//                          com\CC2530DB\..\..\..\..\..\COMPONENTS\OSAL\INCLU /
//                          DE\" -I "E:\workplace\NewStep\Rf\Can_Rf\CanMstOsa /
//                          l\Projects\zstack\Samples\SampleApp               /
//                          com\CC2530DB\..\..\..\..\..\COMPONENTS\STACK\AF\" /
//                           -I "E:\workplace\NewStep\Rf\Can_Rf\CanMstOsal\Pr /
//                          ojects\zstack\Samples\SampleApp                   /
//                          com\CC2530DB\..\..\..\..\..\COMPONENTS\STACK\NWK\ /
//                          " -I "E:\workplace\NewStep\Rf\Can_Rf\CanMstOsal\P /
//                          rojects\zstack\Samples\SampleApp                  /
//                          com\CC2530DB\..\..\..\..\..\COMPONENTS\STACK\SEC\ /
//                          " -I "E:\workplace\NewStep\Rf\Can_Rf\CanMstOsal\P /
//                          rojects\zstack\Samples\SampleApp                  /
//                          com\CC2530DB\..\..\..\..\..\COMPONENTS\STACK\SAPI /
//                          \" -I "E:\workplace\NewStep\Rf\Can_Rf\CanMstOsal\ /
//                          Projects\zstack\Samples\SampleApp                 /
//                          com\CC2530DB\..\..\..\..\..\COMPONENTS\STACK\SYS\ /
//                          " -I "E:\workplace\NewStep\Rf\Can_Rf\CanMstOsal\P /
//                          rojects\zstack\Samples\SampleApp                  /
//                          com\CC2530DB\..\..\..\..\..\COMPONENTS\STACK\ZDO\ /
//                          " -I "E:\workplace\NewStep\Rf\Can_Rf\CanMstOsal\P /
//                          rojects\zstack\Samples\SampleApp                  /
//                          com\CC2530DB\..\..\..\..\..\COMPONENTS\ZMAC\F8W\" /
//                           -I "E:\workplace\NewStep\Rf\Can_Rf\CanMstOsal\Pr /
//                          ojects\zstack\Samples\SampleApp                   /
//                          com\CC2530DB\..\..\..\..\..\COMPONENTS\ZMAC\" -I  /
//                          "E:\workplace\NewStep\Rf\Can_Rf\CanMstOsal\Projec /
//                          ts\zstack\Samples\SampleApp                       /
//                          com\CC2530DB\..\..\..\..\..\COMPONENTS\SERVICES\S /
//                          ADDR\" -I "E:\workplace\NewStep\Rf\Can_Rf\CanMstO /
//                          sal\Projects\zstack\Samples\SampleApp             /
//                          com\CC2530DB\..\..\..\..\..\COMPONENTS\SERVICES\S /
//                          DATA\" -I "E:\workplace\NewStep\Rf\Can_Rf\CanMstO /
//                          sal\Projects\zstack\Samples\SampleApp             /
//                          com\CC2530DB\..\..\..\..\..\COMPONENTS\MAC\INCLUD /
//                          E\" -I "E:\workplace\NewStep\Rf\Can_Rf\CanMstOsal /
//                          \Projects\zstack\Samples\SampleApp                /
//                          com\CC2530DB\..\..\..\..\..\COMPONENTS\MAC\HIGH_L /
//                          EVEL\" -I "E:\workplace\NewStep\Rf\Can_Rf\CanMstO /
//                          sal\Projects\zstack\Samples\SampleApp             /
//                          com\CC2530DB\..\..\..\..\..\COMPONENTS\MAC\LOW_LE /
//                          VEL\srf04\" -I "E:\workplace\NewStep\Rf\Can_Rf\Ca /
//                          nMstOsal\Projects\zstack\Samples\SampleApp        /
//                          com\CC2530DB\..\..\..\..\..\COMPONENTS\MAC\LOW_LE /
//                          VEL\srf04\SINGLE_CHIP\" -I "D:\Program Files\IAR  /
//                          Systems\Embedded Workbench 5.4\8051\INC\" -I      /
//                          "D:\Program Files\IAR Systems\Embedded Workbench  /
//                          5.4\8051\INC\CLIB\" -Ohz                          /
//    List file          =  E:\workplace\NewStep\Rf\Can_Rf\CanMstOsal\Project /
//                          s\zstack\Samples\SampleApp                        /
//                          com\CC2530DB\CoordinatorEB-Pro\List\_hal_uart_isr /
//                          .s51                                              /
//                                                                            /
//                                                                            /
///////////////////////////////////////////////////////////////////////////////

        NAME _hal_uart_isr

        RTMODEL "__calling_convention", "xdata_reentrant"
        RTMODEL "__code_model", "banked"
        RTMODEL "__core", "plain"
        RTMODEL "__data_model", "large"
        RTMODEL "__dptr_size", "16"
        RTMODEL "__extended_stack", "disabled"
        RTMODEL "__location_for_constants", "data"
        RTMODEL "__number_of_dptrs", "1"
        RTMODEL "__rt_version", "1"

        RSEG DOVERLAY:DATA:NOROOT(0)
        RSEG IOVERLAY:IDATA:NOROOT(0)
        RSEG ISTACK:IDATA:NOROOT(0)
        RSEG PSTACK:XDATA:NOROOT(0)
        RSEG XSTACK:XDATA:NOROOT(0)

        EXTERN ?V0
        EXTERN __INIT_XDATA_Z

        PUBWEAK `??halUart0RxIsr??INTVEC 19`
        PUBWEAK `??halUart0TxIsr??INTVEC 59`
        PUBWEAK IEN2
        PUBWEAK ST0
        PUBWEAK U0DBUF
        PUBWEAK _A_IRCON2
        PUBLIC halUart0RxIsr
        FUNCTION halUart0RxIsr,0233H
        ARGFRAME XSTACK, 0, STACK
        LOCFRAME ISTACK, 8, STACK
        PUBLIC halUart0TxIsr
        FUNCTION halUart0TxIsr,0233H
        ARGFRAME XSTACK, 0, STACK
        LOCFRAME ISTACK, 7, STACK
        
        CFI Names cfiNames0
        CFI StackFrame CFA_SP SP IDATA
        CFI StackFrame CFA_PSP16 PSP16 XDATA
        CFI StackFrame CFA_XSP16 XSP16 XDATA
        CFI StaticOverlayFrame CFA_IOVERLAY IOVERLAY
        CFI StaticOverlayFrame CFA_DOVERLAY DOVERLAY
        CFI Resource `PSW.CY`:1, `B.BR0`:1, `B.BR1`:1, `B.BR2`:1, `B.BR3`:1
        CFI Resource `B.BR4`:1, `B.BR5`:1, `B.BR6`:1, `B.BR7`:1, `VB.BR8`:1
        CFI Resource `VB.BR9`:1, `VB.BR10`:1, `VB.BR11`:1, `VB.BR12`:1
        CFI Resource `VB.BR13`:1, `VB.BR14`:1, `VB.BR15`:1, VB:8, B:8, A:8
        CFI Resource PSW:8, DPL0:8, DPH0:8, R0:8, R1:8, R2:8, R3:8, R4:8, R5:8
        CFI Resource R6:8, R7:8, V0:8, V1:8, V2:8, V3:8, V4:8, V5:8, V6:8, V7:8
        CFI Resource V8:8, V9:8, V10:8, V11:8, V12:8, V13:8, V14:8, V15:8, SP:8
        CFI Resource PSPH:8, PSPL:8, PSP16:16, XSPH:8, XSPL:8, XSP16:16
        CFI VirtualResource ?RET:24
        CFI Resource ?BRET_EXT:8
        CFI VirtualResource ?RET_HIGH:8, ?RET_LOW:8
        CFI ResourceParts PSP16 PSPH, PSPL
        CFI ResourceParts XSP16 XSPH, XSPL
        CFI ResourceParts ?RET ?BRET_EXT, ?RET_HIGH, ?RET_LOW
        CFI EndNames cfiNames0
        
        CFI Common cfiCommon0 Using cfiNames0
        CFI CodeAlign 1
        CFI DataAlign -1
        CFI ReturnAddress ?RET CODE
        CFI CFA_DOVERLAY Used
        CFI CFA_IOVERLAY Used
        CFI CFA_SP SP+-2
        CFI CFA_PSP16 PSP16+0
        CFI CFA_XSP16 XSP16+0
        CFI `PSW.CY` SameValue
        CFI `B.BR0` SameValue
        CFI `B.BR1` SameValue
        CFI `B.BR2` SameValue
        CFI `B.BR3` SameValue
        CFI `B.BR4` SameValue
        CFI `B.BR5` SameValue
        CFI `B.BR6` SameValue
        CFI `B.BR7` SameValue
        CFI `VB.BR8` SameValue
        CFI `VB.BR9` SameValue
        CFI `VB.BR10` SameValue
        CFI `VB.BR11` SameValue
        CFI `VB.BR12` SameValue
        CFI `VB.BR13` SameValue
        CFI `VB.BR14` SameValue
        CFI `VB.BR15` SameValue
        CFI VB SameValue
        CFI B SameValue
        CFI A SameValue
        CFI PSW SameValue
        CFI DPL0 SameValue
        CFI DPH0 SameValue
        CFI R0 SameValue
        CFI R1 SameValue
        CFI R2 SameValue
        CFI R3 SameValue
        CFI R4 SameValue
        CFI R5 SameValue
        CFI R6 SameValue
        CFI R7 SameValue
        CFI V0 SameValue
        CFI V1 SameValue
        CFI V2 SameValue
        CFI V3 SameValue
        CFI V4 SameValue
        CFI V5 SameValue
        CFI V6 SameValue
        CFI V7 SameValue
        CFI V8 SameValue
        CFI V9 SameValue
        CFI V10 SameValue
        CFI V11 SameValue
        CFI V12 SameValue
        CFI V13 SameValue
        CFI V14 SameValue
        CFI V15 SameValue
        CFI PSPH Undefined
        CFI PSPL Undefined
        CFI XSPH Undefined
        CFI XSPL Undefined
        CFI ?RET Concat
        CFI ?BRET_EXT SameValue
        CFI ?RET_HIGH Frame(CFA_SP, 2)
        CFI ?RET_LOW Frame(CFA_SP, 1)
        CFI EndCommon cfiCommon0
        
halUart0RxIsr       SYMBOL "halUart0RxIsr"
`??halUart0RxIsr??INTVEC 19` SYMBOL "??INTVEC 19", halUart0RxIsr
halUart0TxIsr       SYMBOL "halUart0TxIsr"
`??halUart0TxIsr??INTVEC 59` SYMBOL "??INTVEC 59", halUart0TxIsr

// E:\workplace\NewStep\Rf\Can_Rf\CanMstOsal\Components\hal\target\CC2530EB\_hal_uart_isr.c
//    1 /**************************************************************************************************
//    2   Filename:       _hal_uart_isr.c
//    3   Revised:        $Date: 2009-12-10 14:22:39 -0800 (Thu, 10 Dec 2009) $
//    4   Revision:       $Revision: 21313 $
//    5 
//    6   Description: This file contains the interface to the H/W UART driver by ISR.
//    7 
//    8 
//    9   Copyright 2006-2009 Texas Instruments Incorporated. All rights reserved.
//   10 
//   11   IMPORTANT: Your use of this Software is limited to those specific rights
//   12   granted under the terms of a software license agreement between the user
//   13   who downloaded the software, his/her employer (which must be your employer)
//   14   and Texas Instruments Incorporated (the "License").  You may not use this
//   15   Software unless you agree to abide by the terms of the License. The License
//   16   limits your use, and you acknowledge, that the Software may not be modified,
//   17   copied or distributed unless embedded on a Texas Instruments microcontroller
//   18   or used solely and exclusively in conjunction with a Texas Instruments radio
//   19   frequency transceiver, which is integrated into your product.  Other than for
//   20   the foregoing purpose, you may not use, reproduce, copy, prepare derivative
//   21   works of, modify, distribute, perform, display or sell this Software and/or
//   22   its documentation for any purpose.
//   23 
//   24   YOU FURTHER ACKNOWLEDGE AND AGREE THAT THE SOFTWARE AND DOCUMENTATION ARE
//   25   PROVIDED “AS IS” WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED,
//   26   INCLUDING WITHOUT LIMITATION, ANY WARRANTY OF MERCHANTABILITY, TITLE,
//   27   NON-INFRINGEMENT AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL
//   28   TEXAS INSTRUMENTS OR ITS LICENSORS BE LIABLE OR OBLIGATED UNDER CONTRACT,
//   29   NEGLIGENCE, STRICT LIABILITY, CONTRIBUTION, BREACH OF WARRANTY, OR OTHER
//   30   LEGAL EQUITABLE THEORY ANY DIRECT OR INDIRECT DAMAGES OR EXPENSES
//   31   INCLUDING BUT NOT LIMITED TO ANY INCIDENTAL, SPECIAL, INDIRECT, PUNITIVE
//   32   OR CONSEQUENTIAL DAMAGES, LOST PROFITS OR LOST DATA, COST OF PROCUREMENT
//   33   OF SUBSTITUTE GOODS, TECHNOLOGY, SERVICES, OR ANY CLAIMS BY THIRD PARTIES
//   34   (INCLUDING BUT NOT LIMITED TO ANY DEFENSE THEREOF), OR OTHER SIMILAR COSTS.
//   35 
//   36   Should you have any questions regarding your right to use this Software,
//   37   contact Texas Instruments Incorporated at www.TI.com.
//   38 **************************************************************************************************/
//   39 
//   40 /*********************************************************************
//   41  * INCLUDES
//   42  */
//   43 
//   44 #include "hal_types.h"
//   45 #include "hal_assert.h"
//   46 #include "hal_board.h"

        ASEGN SFR_AN:DATA:NOROOT,095H
// unsigned char volatile __sfr ST0
ST0:
        DS 1

        ASEGN SFR_AN:DATA:NOROOT,09aH
// unsigned char volatile __sfr IEN2
IEN2:
        DS 1

        ASEGN SFR_AN:DATA:NOROOT,0c1H
// unsigned char volatile __sfr U0DBUF
U0DBUF:
        DS 1

        ASEGN SFR_AN:DATA:NOROOT,0e8H
// union <unnamed> volatile __sfr _A_IRCON2
_A_IRCON2:
        DS 1
//   47 #include "hal_defs.h"
//   48 #include "hal_mcu.h"
//   49 #include "hal_uart.h"
//   50 #if defined MT_TASK
//   51 #include "mt_uart.h"
//   52 #endif
//   53 #include "osal.h"
//   54 
//   55 /*********************************************************************
//   56  * MACROS
//   57  */
//   58 
//   59 //#define HAL_UART_ASSERT(expr)        HAL_ASSERT((expr))
//   60 #define HAL_UART_ASSERT(expr)
//   61 
//   62 #define HAL_UART_ISR_RX_AVAIL() \ 
//   63   (isrCfg.rxTail >= isrCfg.rxHead) ? \ 
//   64   (isrCfg.rxTail - isrCfg.rxHead) : \ 
//   65   (HAL_UART_ISR_RX_MAX - isrCfg.rxHead + isrCfg.rxTail)
//   66 
//   67 #define HAL_UART_ISR_TX_AVAIL() \ 
//   68   (isrCfg.txHead > isrCfg.txTail) ? \ 
//   69   (isrCfg.txHead - isrCfg.txTail - 1) : \ 
//   70   (HAL_UART_ISR_TX_MAX - isrCfg.txTail + isrCfg.txHead - 1)
//   71 
//   72 /*********************************************************************
//   73  * CONSTANTS
//   74  */
//   75 
//   76 // UxCSR - USART Control and Status Register.
//   77 #define CSR_MODE                   0x80
//   78 #define CSR_RE                     0x40
//   79 #define CSR_SLAVE                  0x20
//   80 #define CSR_FE                     0x10
//   81 #define CSR_ERR                    0x08
//   82 #define CSR_RX_BYTE                0x04
//   83 #define CSR_TX_BYTE                0x02
//   84 #define CSR_ACTIVE                 0x01
//   85 
//   86 // UxUCR - USART UART Control Register.
//   87 #define UCR_FLUSH                  0x80
//   88 #define UCR_FLOW                   0x40
//   89 #define UCR_D9                     0x20
//   90 #define UCR_BIT9                   0x10
//   91 #define UCR_PARITY                 0x08
//   92 #define UCR_SPB                    0x04
//   93 #define UCR_STOP                   0x02
//   94 #define UCR_START                  0x01
//   95 
//   96 #define UTX0IE                     0x04
//   97 #define UTX1IE                     0x08
//   98 
//   99 #define P2DIR_PRIPO                0xC0
//  100 
//  101 // Incompatible redefinitions between the 2 UART driver sub-modules:
//  102 #undef PxSEL
//  103 #undef UxCSR
//  104 #undef UxUCR
//  105 #undef UxDBUF
//  106 #undef UxBAUD
//  107 #undef UxGCR
//  108 #undef URXxIE
//  109 #undef UTXxIE
//  110 #undef UTXxIF
//  111 #if (HAL_UART_ISR == 1)
//  112 #define PxOUT                      P0
//  113 #define PxDIR                      P0DIR
//  114 #define PxSEL                      P0SEL
//  115 #define UxCSR                      U0CSR
//  116 #define UxUCR                      U0UCR
//  117 #define UxDBUF                     U0DBUF
//  118 #define UxBAUD                     U0BAUD
//  119 #define UxGCR                      U0GCR
//  120 #define URXxIE                     URX0IE
//  121 #define UTXxIE                     UTX0IE
//  122 #define UTXxIF                     UTX0IF
//  123 #else
//  124 #define PxOUT                      P1
//  125 #define PxDIR                      P1DIR
//  126 #define PxSEL                      P1SEL
//  127 #define UxCSR                      U1CSR
//  128 #define UxUCR                      U1UCR
//  129 #define UxDBUF                     U1DBUF
//  130 #define UxBAUD                     U1BAUD
//  131 #define UxGCR                      U1GCR
//  132 #define URXxIE                     URX1IE
//  133 #define UTXxIE                     UTX1IE
//  134 #define UTXxIF                     UTX1IF
//  135 #endif
//  136 
//  137 #if (HAL_UART_ISR == 1)
//  138 #define HAL_UART_PERCFG_BIT        0x01         // USART0 on P0, Alt-1; so clear this bit.
//  139 #define HAL_UART_Px_RX_TX          0x0C         // Peripheral I/O Select for Rx/Tx.
//  140 #define HAL_UART_Px_RTS            0x20         // Peripheral I/O Select for RTS.
//  141 #define HAL_UART_Px_CTS            0x10         // Peripheral I/O Select for CTS.
//  142 #else
//  143 #define HAL_UART_PERCFG_BIT        0x02         // USART1 on P1, Alt-2; so set this bit.
//  144 #define HAL_UART_Px_RTS            0x20         // Peripheral I/O Select for RTS.
//  145 #define HAL_UART_Px_CTS            0x10         // Peripheral I/O Select for CTS.
//  146 #define HAL_UART_Px_RX_TX          0xC0         // Peripheral I/O Select for Rx/Tx.
//  147 #endif
//  148 
//  149 // The timeout tick is at 32-kHz, so multiply msecs by 33.
//  150 #define HAL_UART_MSECS_TO_TICKS    33
//  151 
//  152 #if defined MT_TASK
//  153 #define HAL_UART_ISR_TX_MAX        MT_UART_DEFAULT_MAX_TX_BUFF
//  154 #define HAL_UART_ISR_RX_MAX        MT_UART_DEFAULT_MAX_RX_BUFF
//  155 #define HAL_UART_ISR_HIGH          MT_UART_DEFAULT_THRESHOLD
//  156 #define HAL_UART_ISR_IDLE         (MT_UART_DEFAULT_IDLE_TIMEOUT * HAL_UART_MSECS_TO_TICKS)
//  157 #else
//  158 #if !defined HAL_UART_ISR_RX_MAX
//  159 #define HAL_UART_ISR_RX_MAX        128
//  160 #endif
//  161 #if !defined HAL_UART_ISR_TX_MAX
//  162 #define HAL_UART_ISR_TX_MAX        HAL_UART_ISR_RX_MAX
//  163 #endif
//  164 #if !defined HAL_UART_ISR_HIGH
//  165 #define HAL_UART_ISR_HIGH         (HAL_UART_ISR_RX_MAX / 2 - 16)
//  166 #endif
//  167 #if !defined HAL_UART_ISR_IDLE
//  168 #define HAL_UART_ISR_IDLE         (6 * HAL_UART_MSECS_TO_TICKS)
//  169 #endif
//  170 #endif
//  171 
//  172 /*********************************************************************
//  173  * TYPEDEFS
//  174  */
//  175 
//  176 typedef struct
//  177 {
//  178   uint8 rxBuf[HAL_UART_ISR_RX_MAX];
//  179 #if HAL_UART_ISR_RX_MAX < 256
//  180   uint8 rxHead;
//  181   volatile uint8 rxTail;
//  182 #else
//  183   uint16 rxHead;
//  184   volatile uint16 rxTail;
//  185 #endif
//  186   uint8 rxTick;
//  187   uint8 rxShdw;
//  188 
//  189   uint8 txBuf[HAL_UART_ISR_TX_MAX];
//  190 #if HAL_UART_ISR_TX_MAX < 256
//  191   volatile uint8 txHead;
//  192   uint8 txTail;
//  193 #else
//  194   volatile uint16 txHead;
//  195   uint16 txTail;
//  196 #endif
//  197   uint8 txMT;
//  198 
//  199   halUARTCBack_t uartCB;
//  200 } uartISRCfg_t;
//  201 
//  202 /*********************************************************************
//  203  * GLOBAL VARIABLES
//  204  */
//  205 
//  206 /*********************************************************************
//  207  * GLOBAL FUNCTIONS
//  208  */
//  209 
//  210 /*********************************************************************
//  211  * LOCAL VARIABLES
//  212  */
//  213 

        RSEG XDATA_Z:XDATA:NOROOT(0)
//  214 static uartISRCfg_t isrCfg;
isrCfg:
        DS 265
        REQUIRE __INIT_XDATA_Z
//  215 
//  216 /*********************************************************************
//  217  * LOCAL FUNCTIONS
//  218  */
//  219 
//  220 static void HalUARTInitISR(void);
//  221 static void HalUARTOpenISR(halUARTCfg_t *config);
//  222 static uint16 HalUARTReadISR(uint8 *buf, uint16 len);
//  223 static uint16 HalUARTWriteISR(uint8 *buf, uint16 len);
//  224 static void HalUARTPollISR(void);
//  225 static uint16 HalUARTRxAvailISR(void);
//  226 static void HalUARTSuspendISR(void);
//  227 static void HalUARTResumeISR(void);
//  228 
//  229 /******************************************************************************
//  230  * @fn      HalUARTInitISR
//  231  *
//  232  * @brief   Initialize the UART
//  233  *
//  234  * @param   none
//  235  *
//  236  * @return  none
//  237  *****************************************************************************/
//  238 static void HalUARTInitISR(void)
//  239 {
//  240   // Set P2 priority - USART0 over USART1 if both are defined.
//  241   P2DIR &= ~P2DIR_PRIPO;
//  242   P2DIR |= HAL_UART_PRIPO;
//  243 
//  244 #if (HAL_UART_ISR == 1)
//  245   PERCFG &= ~HAL_UART_PERCFG_BIT;    // Set UART0 I/O location to P0.
//  246 #else
//  247   PERCFG |= HAL_UART_PERCFG_BIT;     // Set UART1 I/O location to P1.
//  248 #endif
//  249   PxSEL  |= HAL_UART_Px_RX_TX;       // Enable Tx and Rx on P1.
//  250   ADCCFG &= ~HAL_UART_Px_RX_TX;      // Make sure ADC doesnt use this.
//  251   UxCSR = CSR_MODE;                  // Mode is UART Mode.
//  252   UxUCR = UCR_FLUSH;                 // Flush it.
//  253 }
//  254 
//  255 /******************************************************************************
//  256  * @fn      HalUARTOpenISR
//  257  *
//  258  * @brief   Open a port according tp the configuration specified by parameter.
//  259  *
//  260  * @param   config - contains configuration information
//  261  *
//  262  * @return  none
//  263  *****************************************************************************/
//  264 static void HalUARTOpenISR(halUARTCfg_t *config)
//  265 {
//  266   isrCfg.uartCB = config->callBackFunc;
//  267   // Only supporting subset of baudrate for code size - other is possible.
//  268   HAL_UART_ASSERT((config->baudRate == HAL_UART_BR_9600) ||
//  269                   (config->baudRate == HAL_UART_BR_19200) ||
//  270                   (config->baudRate == HAL_UART_BR_38400) ||
//  271                   (config->baudRate == HAL_UART_BR_57600) ||
//  272                   (config->baudRate == HAL_UART_BR_115200));
//  273   
//  274   if (config->baudRate == HAL_UART_BR_57600 ||
//  275       config->baudRate == HAL_UART_BR_115200)
//  276   {
//  277     UxBAUD = 216;
//  278   }
//  279   else
//  280   {
//  281     UxBAUD = 59;
//  282   }
//  283   
//  284   switch (config->baudRate)
//  285   {
//  286     case HAL_UART_BR_9600:
//  287       UxGCR = 8;
//  288       break;
//  289     case HAL_UART_BR_19200:
//  290       UxGCR = 9;
//  291       break;
//  292     case HAL_UART_BR_38400:
//  293     case HAL_UART_BR_57600:
//  294       UxGCR = 10;
//  295       break;
//  296     default:
//  297       UxGCR = 11;
//  298       break;
//  299   }
//  300 
//  301   // 8 bits/char; no parity; 1 stop bit; stop bit hi.
//  302   if (config->flowControl)
//  303   {
//  304     UxUCR = UCR_FLOW | UCR_STOP;
//  305     PxSEL |= HAL_UART_Px_RTS | HAL_UART_Px_CTS;
//  306   }
//  307   else
//  308   {
//  309     UxUCR = UCR_STOP;
//  310   }
//  311 
//  312   UxCSR |= CSR_RE;
//  313   URXxIE = 1;
//  314   UTXxIF = 1;  // Prime the ISR pump.
//  315 }
//  316 
//  317 /*****************************************************************************
//  318  * @fn      HalUARTReadISR
//  319  *
//  320  * @brief   Read a buffer from the UART
//  321  *
//  322  * @param   buf  - valid data buffer at least 'len' bytes in size
//  323  *          len  - max length number of bytes to copy to 'buf'
//  324  *
//  325  * @return  length of buffer that was read
//  326  *****************************************************************************/
//  327 static uint16 HalUARTReadISR(uint8 *buf, uint16 len)
//  328 {
//  329   uint16 cnt = 0;
//  330 
//  331   while ((isrCfg.rxHead != isrCfg.rxTail) && (cnt < len))
//  332   {
//  333     *buf++ = isrCfg.rxBuf[isrCfg.rxHead++];
//  334     if (isrCfg.rxHead >= HAL_UART_ISR_RX_MAX)
//  335     {
//  336       isrCfg.rxHead = 0;
//  337     }
//  338     cnt++;
//  339   }
//  340 
//  341   return cnt;
//  342 }
//  343 
//  344 /******************************************************************************
//  345  * @fn      HalUARTWriteISR
//  346  *
//  347  * @brief   Write a buffer to the UART.
//  348  *
//  349  * @param   buf - pointer to the buffer that will be written, not freed
//  350  *          len - length of
//  351  *
//  352  * @return  length of the buffer that was sent
//  353  *****************************************************************************/
//  354 static uint16 HalUARTWriteISR(uint8 *buf, uint16 len)
//  355 {
//  356   uint16 cnt;
//  357 
//  358   // Enforce all or none.
//  359   if (HAL_UART_ISR_TX_AVAIL() < len)
//  360   {
//  361     return 0;
//  362   }
//  363 
//  364   for (cnt = 0; cnt < len; cnt++)
//  365   {
//  366     isrCfg.txBuf[isrCfg.txTail] = *buf++;
//  367     isrCfg.txMT = 0;
//  368 
//  369     if (isrCfg.txTail >= HAL_UART_ISR_TX_MAX-1)
//  370     {
//  371       isrCfg.txTail = 0;
//  372     }
//  373     else
//  374     {
//  375       isrCfg.txTail++;
//  376     }
//  377 
//  378     // Keep re-enabling ISR as it might be keeping up with this loop due to other ints.
//  379     IEN2 |= UTXxIE;  
//  380   }
//  381 
//  382   return cnt;
//  383 }
//  384 
//  385 /******************************************************************************
//  386  * @fn      HalUARTPollISR
//  387  *
//  388  * @brief   Poll a USART module implemented by ISR.
//  389  *
//  390  * @param   none
//  391  *
//  392  * @return  none
//  393  *****************************************************************************/
//  394 static void HalUARTPollISR(void)
//  395 {
//  396   if (isrCfg.uartCB != NULL)
//  397   {
//  398     uint16 cnt = HAL_UART_ISR_RX_AVAIL();
//  399     uint8 evt = 0;
//  400 
//  401     if (isrCfg.rxTick)
//  402     {
//  403       // Use the LSB of the sleep timer (ST0 must be read first anyway).
//  404       uint8 decr = ST0 - isrCfg.rxShdw;
//  405 
//  406       if (isrCfg.rxTick > decr)
//  407       {
//  408         isrCfg.rxTick -= decr;
//  409       }
//  410       else
//  411       {
//  412         isrCfg.rxTick = 0;
//  413       }
//  414     }
//  415     isrCfg.rxShdw = ST0;
//  416 
//  417     if (cnt >= HAL_UART_ISR_RX_MAX-1)
//  418     {
//  419       evt = HAL_UART_RX_FULL;
//  420     }
//  421     else if (cnt >= HAL_UART_ISR_HIGH)
//  422     {
//  423       evt = HAL_UART_RX_ABOUT_FULL;
//  424     }
//  425     else if (cnt && !isrCfg.rxTick)
//  426     {
//  427       evt = HAL_UART_RX_TIMEOUT;
//  428     }
//  429 
//  430     if (isrCfg.txMT)
//  431     {
//  432       isrCfg.txMT = 0;
//  433       evt |= HAL_UART_TX_EMPTY;
//  434     }
//  435 
//  436     if (evt)
//  437     {
//  438       isrCfg.uartCB(HAL_UART_ISR-1, evt);
//  439     }
//  440   }
//  441 }
//  442 
//  443 /**************************************************************************************************
//  444  * @fn      HalUARTRxAvailISR()
//  445  *
//  446  * @brief   Calculate Rx Buffer length - the number of bytes in the buffer.
//  447  *
//  448  * @param   none
//  449  *
//  450  * @return  length of current Rx Buffer
//  451  **************************************************************************************************/
//  452 static uint16 HalUARTRxAvailISR(void)
//  453 {
//  454   return HAL_UART_ISR_RX_AVAIL();
//  455 }
//  456 
//  457 /******************************************************************************
//  458  * @fn      HalUARTSuspendISR
//  459  *
//  460  * @brief   Suspend UART hardware before entering PM mode 1, 2 or 3.
//  461  *
//  462  * @param   None
//  463  *
//  464  * @return  None
//  465  *****************************************************************************/
//  466 static void HalUARTSuspendISR( void )
//  467 {
//  468   UxCSR &= ~CSR_RE;
//  469 }
//  470 
//  471 /******************************************************************************
//  472  * @fn      HalUARTResumeISR
//  473  *
//  474  * @brief   Resume UART hardware after exiting PM mode 1, 2 or 3.
//  475  *
//  476  * @param   None
//  477  *
//  478  * @return  None
//  479  *****************************************************************************/
//  480 static void HalUARTResumeISR( void )
//  481 {
//  482   UxUCR |= UCR_FLUSH;
//  483   UxCSR |= CSR_RE;
//  484 }
//  485 
//  486 /***************************************************************************************************
//  487  * @fn      halUartRxIsr
//  488  *
//  489  * @brief   UART Receive Interrupt
//  490  *
//  491  * @param   None
//  492  *
//  493  * @return  None
//  494  ***************************************************************************************************/
//  495 #if (HAL_UART_ISR == 1)

        RSEG NEAR_CODE:CODE:NOROOT(0)
//  496 HAL_ISR_FUNCTION( halUart0RxIsr, URX0_VECTOR )
halUart0RxIsr:
        CFI Block cfiBlock0 Using cfiCommon0
        CFI Function halUart0RxIsr
//  497 #else
//  498 HAL_ISR_FUNCTION( halUart1RxIsr, URX1_VECTOR )
//  499 #endif
//  500 {
        PUSH    A
        CFI A Frame(CFA_SP, 3)
        CFI CFA_SP SP+-3
        PUSH    PSW
        CFI PSW Frame(CFA_SP, 4)
        CFI CFA_SP SP+-4
        MOV     A,R0
        CFI R0 A
        PUSH    A
        CFI R0 Frame(CFA_SP, 5)
        CFI CFA_SP SP+-5
        MOV     A,R1
        CFI R1 A
        PUSH    A
        CFI R1 Frame(CFA_SP, 6)
        CFI CFA_SP SP+-6
        MOV     A,R2
        CFI R2 A
        PUSH    A
        CFI R2 Frame(CFA_SP, 7)
        CFI CFA_SP SP+-7
        PUSH    DPL
        CFI DPL0 Frame(CFA_SP, 8)
        CFI CFA_SP SP+-8
        PUSH    DPH
        CFI DPH0 Frame(CFA_SP, 9)
        CFI CFA_SP SP+-9
        ; Saved register size: 7
        ; Auto size: 0
//  501   uint8 tmp = UxDBUF;
        MOV     A,0xc1
//  502   isrCfg.rxBuf[isrCfg.rxTail] = tmp;
        PUSH    A
        CFI CFA_SP SP+-10
        MOV     DPTR,#(isrCfg + 129)
        MOVX    A,@DPTR
        ADD     A,#(isrCfg & 0xff)
        MOV     DPL,A
        CLR     A
        ADDC    A,#((isrCfg >> 8) & 0xff)
        MOV     DPH,A
        POP     A
        CFI CFA_SP SP+-9
        MOVX    @DPTR,A
//  503 
//  504   // Re-sync the shadow on any 1st byte received.
//  505   if (isrCfg.rxHead == isrCfg.rxTail)
        MOV     DPTR,#(isrCfg + 128)
        MOVX    A,@DPTR
        MOV     R2,A
        MOV     DPTR,#(isrCfg + 129)
        MOVX    A,@DPTR
        XRL     A,R2
        JNZ     ??halUart0RxIsr_0
//  506   {
//  507     isrCfg.rxShdw = ST0;
        MOV     A,0x95
        MOV     DPTR,#(isrCfg + 131)
        MOVX    @DPTR,A
//  508   }
//  509 
//  510   if (++isrCfg.rxTail >= HAL_UART_ISR_RX_MAX)
??halUart0RxIsr_0:
        MOV     DPTR,#(isrCfg + 129)
        MOVX    A,@DPTR
        INC     A
        MOVX    @DPTR,A
        CLR     C
        SUBB    A,#-0x80
        JC      ??halUart0RxIsr_1
//  511   {
//  512     isrCfg.rxTail = 0;
        CLR     A
        MOVX    @DPTR,A
//  513   }
//  514 
//  515   isrCfg.rxTick = HAL_UART_ISR_IDLE;
??halUart0RxIsr_1:
        MOV     A,#-0x3a
        MOV     DPTR,#(isrCfg + 130)
        MOVX    @DPTR,A
//  516 }
        POP     DPH
        CFI DPH0 SameValue
        CFI CFA_SP SP+-8
        POP     DPL
        CFI DPL0 SameValue
        CFI CFA_SP SP+-7
        POP     A
        CFI R2 A
        CFI CFA_SP SP+-6
        MOV     R2,A
        CFI R2 SameValue
        POP     A
        CFI R1 A
        CFI CFA_SP SP+-5
        MOV     R1,A
        CFI R1 SameValue
        POP     A
        CFI R0 A
        CFI CFA_SP SP+-4
        MOV     R0,A
        CFI EndBlock cfiBlock0
        REQUIRE ?Subroutine0
        REQUIRE U0DBUF
        REQUIRE ST0
        ; // Fall through to label ?Subroutine0

        RSEG NEAR_CODE:CODE:NOROOT(0)
?Subroutine0:
        CFI Block cfiBlock1 Using cfiCommon0
        CFI NoFunction
        CFI CFA_SP SP+-4
        CFI A Frame(CFA_SP, 3)
        CFI PSW Frame(CFA_SP, 4)
        POP     PSW
        CFI CFA_SP SP+-3
        CFI PSW SameValue
        POP     A
        CFI CFA_SP SP+-2
        CFI A SameValue
        RETI
        CFI EndBlock cfiBlock1
//  517 
//  518 /***************************************************************************************************
//  519  * @fn      halUartTxIsr
//  520  *
//  521  * @brief   UART Transmit Interrupt
//  522  *
//  523  * @param   None
//  524  *
//  525  * @return  None
//  526  ***************************************************************************************************/
//  527 #if (HAL_UART_ISR == 1)

        RSEG NEAR_CODE:CODE:NOROOT(0)
//  528 HAL_ISR_FUNCTION( halUart0TxIsr, UTX0_VECTOR )
halUart0TxIsr:
        CFI Block cfiBlock2 Using cfiCommon0
        CFI Function halUart0TxIsr
//  529 #else
//  530 HAL_ISR_FUNCTION( halUart1TxIsr, UTX1_VECTOR )
//  531 #endif
//  532 {
        PUSH    A
        CFI A Frame(CFA_SP, 3)
        CFI CFA_SP SP+-3
        PUSH    PSW
        CFI PSW Frame(CFA_SP, 4)
        CFI CFA_SP SP+-4
        MOV     A,R2
        CFI R2 A
        PUSH    A
        CFI R2 Frame(CFA_SP, 5)
        CFI CFA_SP SP+-5
        PUSH    ?V0 + 0
        CFI V0 Frame(CFA_SP, 6)
        CFI CFA_SP SP+-6
        PUSH    ?V0 + 1
        CFI V1 Frame(CFA_SP, 7)
        CFI CFA_SP SP+-7
        PUSH    DPL
        CFI DPL0 Frame(CFA_SP, 8)
        CFI CFA_SP SP+-8
        PUSH    DPH
        CFI DPH0 Frame(CFA_SP, 9)
        CFI CFA_SP SP+-9
        ; Saved register size: 7
        ; Auto size: 0
//  533   if (isrCfg.txHead == isrCfg.txTail)
        MOV     DPTR,#(isrCfg + 260)
        MOVX    A,@DPTR
        MOV     R2,A
        MOV     DPTR,#(isrCfg + 261)
        MOVX    A,@DPTR
        XRL     A,R2
        JNZ     ??halUart0TxIsr_0
//  534   {
//  535     IEN2 &= ~UTXxIE;
        ANL     0x9a,#0xfb
//  536     isrCfg.txMT = 1;
        MOV     A,#0x1
        MOV     DPTR,#(isrCfg + 262)
        SJMP    ??halUart0TxIsr_1
//  537   }
//  538   else
//  539   {
//  540     UTXxIF = 0;
??halUart0TxIsr_0:
        CLR     0xe8.1
//  541     UxDBUF = isrCfg.txBuf[isrCfg.txHead++];
        MOV     DPTR,#(isrCfg + 260)
        MOVX    A,@DPTR
        MOV     ?V0 + 0,A
        MOV     A,#0x1
        ADD     A,?V0 + 0
        MOVX    @DPTR,A
        MOV     A,?V0 + 0
        ADD     A,#((isrCfg + 132) & 0xff)
        MOV     DPL,A
        CLR     A
        ADDC    A,#(((isrCfg + 132) >> 8) & 0xff)
        MOV     DPH,A
        MOVX    A,@DPTR
        MOV     0xc1,A
//  542 
//  543     if (isrCfg.txHead >= HAL_UART_ISR_TX_MAX)
        MOV     DPTR,#(isrCfg + 260)
        MOVX    A,@DPTR
        CLR     C
        SUBB    A,#-0x80
        JC      ??halUart0TxIsr_2
//  544     {
//  545       isrCfg.txHead = 0;
        CLR     A
??halUart0TxIsr_1:
        MOVX    @DPTR,A
//  546     }
//  547   }
//  548 }
??halUart0TxIsr_2:
        POP     DPH
        CFI DPH0 SameValue
        CFI CFA_SP SP+-8
        POP     DPL
        CFI DPL0 SameValue
        CFI CFA_SP SP+-7
        POP     ?V0 + 1
        CFI V1 SameValue
        CFI CFA_SP SP+-6
        POP     ?V0 + 0
        CFI V0 SameValue
        CFI CFA_SP SP+-5
        POP     A
        CFI R2 A
        CFI CFA_SP SP+-4
        MOV     R2,A
        CFI R2 SameValue
        SJMP    ?Subroutine0
        CFI EndBlock cfiBlock2
        REQUIRE U0DBUF
        REQUIRE IEN2
        REQUIRE _A_IRCON2

        COMMON INTVEC:CODE:ROOT(0)
        ORG 19
`??halUart0RxIsr??INTVEC 19`:
        LJMP       (halUart0RxIsr)

        COMMON INTVEC:CODE:ROOT(0)
        ORG 59
`??halUart0TxIsr??INTVEC 59`:
        LJMP       (halUart0TxIsr)

        END
//  549 
//  550 /******************************************************************************
//  551 ******************************************************************************/
// 
//   6 bytes in segment INTVEC
// 180 bytes in segment NEAR_CODE
//   4 bytes in segment SFR_AN
// 265 bytes in segment XDATA_Z
// 
// 180 bytes of CODE  memory (+ 6 bytes shared)
//   0 bytes of DATA  memory (+ 4 bytes shared)
// 265 bytes of XDATA memory
//
//Errors: none
//Warnings: 8
