// Seed: 1951696690
module module_0;
  always_ff $display(id_1);
  assign id_2 = id_2;
  assign id_1 = 1;
  assign id_1 = -1 == id_1;
  wire id_3, id_4;
endmodule
program module_1 (
    input tri0 id_0,
    input tri id_1,
    input tri id_2,
    input tri void id_3,
    input uwire id_4,
    input wor id_5,
    output tri0 id_6,
    input supply0 id_7,
    input wor id_8,
    input supply1 id_9,
    output uwire id_10,
    input tri1 id_11,
    output wire id_12,
    output logic id_13,
    input supply1 id_14,
    input tri id_15,
    output supply1 id_16,
    input wand id_17,
    input tri id_18,
    output supply0 id_19,
    input wire id_20,
    input tri1 id_21,
    output tri0 id_22,
    input wor id_23,
    output logic id_24,
    output tri id_25,
    input wand id_26
);
  reg id_28 = id_28, id_29;
  id_30(
      1
  );
  assign id_22 = -1;
  final begin : LABEL_0
    #1
    casez (-1)
      1: id_19 = -1;
      1 == id_4: id_13 <= -1;
    endcase
    id_24 <= id_29;
    id_22 = -1;
  end
  assign (pull1, strong0) id_16 = id_23 - -1'b0;
  assign id_24 = -1;
  module_0 modCall_1 ();
  parameter id_31 = 1;
endmodule
