<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
  "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
<meta name="generator" content="jemdoc, see http://jemdoc.jaboc.net/" />
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<link rel="stylesheet" href="jemdoc.css" type="text/css" />
<link rel="shortcut icon" href="favicon.ico" />
<link rel="bookmark" href="favicon.ico" type="image/x-icon"　/>
<title>Ren, Xuanle  (任轩乐)</title>
</head>
<body>
<table summary="Table for page layout." id="tlayout">
<tr valign="top">
<td id="layout-menu">
<div class="menu-category">Menu</div>
<div class="menu-item"><a href="index.html" class="current">Home</a></div>
<div class="menu-item"><a href="https://scholar.google.com/citations?user=DlpoK-sAAAAJ&hl=en">Google Scholar</a></div>
</td>
<td id="layout-content">
<div id="toptitle">
<h1>Xuanle Ren (任轩乐) </h1>
</div>
<table class="imgtable"><tr><td>
<a href="https://renxuanle.github.io/"><img src="photos/bio.jpg" alt="alt text" width="153px" height="160px" /></a>&nbsp;</td>

<td align="left"><p class="big">
  My research is focused on hardware acceleration, algorithm design, and application for <b>privacy-preserving computing</b>, including homomorphic encryption, trusted execution environment, and zero-knowledge proof. I am also interested in <b>improving EDA frameworks/algorithms</b> for advanced ULSI design, especially using AI-based approaches. I have published more than 10 papers as the first author in top conferences and transactions, such as TCAD/DAC/VLDB/DATE. About the education background, I received the B.S. degree from Peking University in 2012 (Advisor: Prof. Zhongjian Chen <a href="https://ic.pku.edu.cn/szdw/zzjs/jcdlsjx1/czj/index.htm">陈中建教授</a>), and the Ph.D. degree from Carnegie Mellon University, in 2018.(Advisor: <a href="https://engineering.cmu.edu/directory/bios/blanton-shawn.html">Prof. Shawn Blanton</a>). Check my <a href="cv/cv.pdf">CV</a>.<br /><br />
  E-mail: <a href="mailto:renxuanle@126.com">renxuanle@126.com</a>
</p>

</td>
</tr>
</table>

<h3>Education</h3>
<ul>
  <li><p>Ph.D., Electrical and Computer Engineering, Carnegie Mellon University, 2018</p></li>
  <li><p>B.S., Microelectronics, Peking University, 2012</p></li>
</ul>

<h3>Work Experience</h3>
<ol>
  <li><p>Research Scientist, Hash Innovation, Bitmain Inc., 2022.10-present</p></li>
  <ul>
    <li><p>Work on novel architecture design for zero-knowledge proof (ZKP). Also work on design and optimization for ULSI circuit, through developing novel EDA algorithms/tools for front-end netlist design, back-end placement/routing, and system-technology co-optimization (STCO).</p></li>
  </ul>
  <li><p>Research Scientist, Computing Technology Lab, <a href="https://damo.alibaba.com/">DAMO Academy (达摩院)</a>, Alibaba Group, 2018.11-2022.10</p></li>
  <ul>
    <li><p>Lead research on privacy-preserving computing and IC security in Computation Technology Lab. Selected projects include hardware acceleration for fast homomorphic encryption, hardware-algorithm co-design for homomorphic database, TEE design for AI application, and RISC-V TEE design.</p></li>
  </ul>
  <li><p>Research Assistant, <a href="https://www.actl.ece.cmu.edu/">Advanced Chip Test Lab (ACTL)</a>, Carnegie Mellon University, 2012.9-2018.9</p></li>
  <ul>
    <li><p>Research focused on developing data-mining techniques for preserving IC security. Advised by Prof. Shawn Blanton and Prof. Vitor Tavares (University of Porto).</p></li>
  </ul>
</ol>

<h3>Publications </h3>
<ol>
<li><p><b>X. Ren</b>, Z. Chen, Z. Gu, Y. Lu, R. Zhong, W. Lu, J. Zhang, Y. Zhang, H. Wu, X. Zheng, H. Liu, T. Chu, C. Hong, C. Wei, D. Niu, Y. Xie, "CHAM: A customized homomorphic encryption accelerator for fast matrix-vector product". <i>Design Automation Conference (DAC)</i>, 2023. [<a href="https://ieeexplore.ieee.org/document/10247696/">link</a>][<a href="pub/cham2023.pdf">pdf</a>][<a href="pub/cham2023-chinese.pdf">中文</a>] </p>
</li>
<li><p><b>X. Ren</b>, L. Su, S. Bian, S. Wang, F. Li, C. Li, F. Zhang, Y. Xie, "HEDA: Multi-attribute unbounded aggregation over homomorphically encrypted database", <i>International Conference on Very Large Data Bases (VLDB)</i>, 2022. [<a href="https://dl.acm.org/doi/10.14778/3574245.3574248">link</a>][<a href="pub/heda2022.pdf">pdf</a>]</p>
</li>
<li><p>F. Zhang, B. Yang, B. Yang, Y. Zhang, <b>X. Ren</b>, S. Bhasin, K. Ren, "Design and evaluation of fluctuating power logic to mitigate power analysis at the cell level", <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)</i>, 2021. [<a href="https://ieeexplore.ieee.org/document/9195461">link</a>][<a href="pub/tcad2021.pdf">pdf</a>]</p>
</li>
<li><p>P. Xie, <b>X. Ren</b>, G. Sun, “Customizing trusted AI accelerators for efficient privacy-preserving machine learning”, <i>arXiv:2011.06376</i>, 2020. [<a href="https://arxiv.org/abs/2011.06376">link</a>][<a href="pub/tee2020.pdf">pdf</a>][<a href="pub/tee2020-chinese.pdf">中文</a>]</p>
</li>
<li><p><b>X. Ren</b>, X. Cui, "An enclave-based TEE for SE-in-SoC in RISC-V industry", <i>Embedded World Exhibition</i>, 2020. [<a href="https://arxiv.org/abs/2208.03631">link</a>][<a href="pub/ew2020.pdf">pdf</a>]</p>
</li>
<li><p><b>X. Ren</b>, F. Torres, S. Blanton, V. Tavares, "IC protection against JTAG-based attacks", <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)</i>, 2019. [<a href="https://ieeexplore.ieee.org/document/8281506/">link</a>][<a href="pub/tcad2019.pdf">pdf</a>]</p>
</li>
<li><p><b>X. Ren</b>, S. Blanton, V. Tavares, "Detection of IJTAG attacks using LDPC-based feature reduction and machine learning", <i>IEEE European Test Symposium (ETS)</i>, 2018. [<a href="https://ieeexplore.ieee.org/document/8400684">link</a>][<a href="pub/ets2018.pdf">pdf</a>]</p>
</li>
<li><p><b>X. Ren</b>, S. Blanton, V. Tavares, "A learning-based approach to secure JTAG against unseen scan-based attacks", <i>IEEE Computer Society Annual Symposium on VLSI (ISVLSI)</i>, 2016. [<a href="https://ieeexplore.ieee.org/document/7560255">link</a>][<a href="pub/isvlsi2016.pdf">pdf</a>]</p>
</li>
<li><p><b>X. Ren</b>, V. Tavares, S. Blanton, "Detection of illegitimate access to JTAG via statistical learning in chip", <i>Design, Automation & Test in Europe Conference & Exhibition (DATE)</i>, 2015. [<a href="https://ieeexplore.ieee.org/document/7092367">link</a>][<a href="pub/jtag2015.pdf">pdf</a>]</p>
</li>
<li><p><b>X. Ren</b>, M. Martin, S. Blanton, "Improving accuracy of on-chip diagnosis via incremental learning", <i>IEEE VLSI Test Symposium (VTS)</i>, 2015. [<a href="https://ieeexplore.ieee.org/document/7116280">link</a>][<a href="pub/vts2015.pdf">pdf</a>]</p>
</li>
</ol>
<p>Full list of publications in <a href="https://scholar.google.com/citations?user=DlpoK-sAAAAJ&hl=en">Google Scholar</a>.</p>

<h3>Patents</h3>
<ul>
  <li><p>聚合查询方法、系统、电子设备及计算机存储介质, CN115525817A</p></li>
  <li><p>处理装置、嵌入式系统、片上系统以及安全控制方法, CN113569245A</p></li>
  <li><p>处理单元、电子设备以及安全控制方法, CN113139175A</p></li>
  <li><p>加速单元、相关装置和方法, CN114816334A</p></li>
  <li><p>同态加密自举方法和装置、处理器、片上系统以及计算设备, CN115834020A</p></li>
  <li><p>Processing apparatus, embedded system, system-on-chip, and security control method, 20210334361</p></li>
  <li><p>Processing unit, electronic device, and security control method, 20210224426</p></li>
  <li><p>Acceleration unit and related apparatus and method, 20220255721</p></li>
</ul>

<h3>Talks</h3>
<ul>
  <li><p>Hardware acceleration for fully homomorphic encryption (invited talk), Design Automation Conference (DAC), 2022</p></li>
</ul>

<h3>Academic Service</h3>
<ul>
<p><b>Reviewer</b></p>
  <li><p>Conference on Cryptographic Hardware and Embedded Systems</p></li>
  <li><p>International Conference on Computer-Aided Design</p></li>
  <li><p>IEEE Embedded Systems Letters</p></li>
  <li><p>International Journal of Electrical and Computer Engineering</p></li>
  <li><p>Transactions on Emerging Topics in Computing</p></li>
  <li><p>VLSI Test Symposium</p></li>
  <li><p>European Test Symposium</p></li>
  <li><p>International Test Conference</p></li>
  <li><p>International Symposium on On-Line Testing and Robust System Design</p></li>
</ul>

<h3>Awards</h3>
<ul>
  <li><p>Shanghai Industrial Elite ("上海产业菁英"高层次人才), granted by Shanghai Municipal Commission of Economy and Informatization, 2021</p></li>
  <li><p>Chinese Government Award for Outstanding Self-financed Students Abroad (国家优秀自费留学生奖学金), granted by Ministry of Education of China, 2018</p></li>
  <li><p>Carnegie Mellon Porgual Ph.D. Fellowship, 2012</p></li>
</ul>

<h3>Projects</h3>
<ol>
<li><p><b>Hardware Acceleration for ZKP</b>, Bitmain Inc., 2022.10-present</p></li>
<ul>
  <li><p>xxx</p></li>
</ul>
<li><p><b>ULSI Circuit Optimization</b>, Bitmain Inc., 2022.10-present</p></li>
<ul>
  <li><p>xxx</p></li>
</ul>
<li><p><b>Homomorphic Database</b>, Alibaba Group, 2021.9-2022.10</p></li>
<ul>
  <li><p>Privacy of outsourced database and subsequent queries should be preserved, such that
    the cloud provider can neither reverse the database nor the user queries. In this work, we
    aim to preserve the privacy of database and queries using fully homomorphic encryption
    (FHE), where both storage and computation are based on ciphertext rather than plaintext. 
    This work has been published in VLDB'2022 [<a href="https://dl.acm.org/doi/10.14778/3574245.3574248">link</a>].</p></li>
</ul>
<li><p><b>Hardware Acceleration for Homomorphic Encryption</b>, Alibaba Group, 2020.5–2022.12</p></li>
<ul>
  <li><p>Homomorphic Encryption (HE) is a privacy-preserving method that can do computation
    on encrypted data rather than plaintext. HE computation is commonly 1,000 to 1,000,000
    more intensive than computation on plaintext, thus limiting its wide application. In
    this work, we designed a hardware accelerator supporting FHE computations, and
    implemented the accelerator using Xilinx FPGA U280. To enable simulation/emulation,
    we also developed software stack (driver and runtime). The FPGA demonstrates
    acceleration of neural network inference by more than 200 times. The hardware/software
    system has been integrated into Alibaba Ant-Chain All-in-One Machine. This work has been
    published in DAC'2023 [<a href="https://ieeexplore.ieee.org/document/10247696/">link</a>].</p></li>
</ul>
<li><p><b>Trusted AI Accelerators</b>, Alibaba Group, 2019.5–2019.11</p></li>
<ul>
  <li><p>TEE, such as Intel SGX, enables trusted computation within CPUs. However, due to
    limited memory space and computing power, TEE is not suitable for AI applications which
    usually involve intensive computations. In this work, we propose to extend the trusted
    boundary from CPU to AI accelerator, such that both privacy and high performance can
    be achieved. This extension causes 0.9% to 30% hardware overhead. A paper titled
    Customizing Trusted AI Accelerators for Efficient Privacy-Preserving Machine Learning
    was reported [<a href="https://arxiv.org/abs/2011.06376">link</a>].</p></li>
</ul>
<li><p><b>RISC-V TEE Design</b>, Alibaba Group, 2019.8-2020.3</p></li>
<ul>
  <li><p>We designed a light-weight TEE architecture for RISC-V. In addition, Direct-Memory-
    Access (DMA) is utilized to accelerate data transfer between isolated data enclaves.
    Compared to existing solutions (e.g., ARM TrustZone), our solution achieves better
    usability without compromising security [<a href="https://arxiv.org/abs/2208.03631">link</a>].</p></li>
</ul>
<li><p><b>IC Intrusion detection Using On-chip Learning</b>, Carnegie Mellon University, 2013.10-2017.12</p></li>
<ul>
  <li><p>JTAG, the testing interface for IC, is primarily used for manufacturing test, but also
    used for in-field debug. Hence, JTAG needs to be left intact after manufacturing test,
    thus providing a backdoor that can be exploited by illegitimate user. Attackers have
    demonstrated their capability of reverse engineering the system design and dumping
    credential on-chip data. We improve JTAG security via monitoring real-time JTAG
    operation, analyzing user behavior using machine learning algorithm, and encrypting the
    JTAG if a potential attacker is detected. The proposed machine learning detectors are
    further implemented in Xilinx Zynq7000 ZC706 FPGA. This work has been published in 
    DATE'2015 [<a href="https://ieeexplore.ieee.org/document/7092367">link</a>],
    ISVLSI'2016 [<a href="https://ieeexplore.ieee.org/document/7560255">link</a>], 
    ETS'2018 [<a href="https://ieeexplore.ieee.org/document/8400684">link</a>], and
    TCAD'2019 [<a href="https://ieeexplore.ieee.org/document/8281506/">link</a>].</p></li>
</ul>
<li><p><b>IC Test and Diagnosis Using Machine Learning</b>, Carnegie Mellon University, 2012.9-2013.9</p></li>
<ul>
  <li><p>Ensuring lifetime reliability of integrated systems has become a central concern. Although
    manufacturing tests are performed to help ensure reliability, a chip may still degrade
    and even fail in the field due to early-life failure and wear-out (also named aging). We
    proposed to implement on-chip test and diagnosis functionality to ICs, and test the
    chip periodically. Hence, any potential fault can be detected before fatal consequence
    occurs. To improve diagnosis accuracy in real-time, we developed a dynamic machine
    learning algorithm, named dynamic k-nearest-neighbor (k-NN), which can adapt to the
    test results in real-time. The dynamic k-NN is also implemented in Xilinx Zynq7000
    ZC706 FPGA. This work has been published in 
    VTS'2015 [<a href="https://ieeexplore.ieee.org/document/7116280">link</a>].</p></li>
</ul>
</ol>

</td>
</tr>
</table>
</body>
</html>
