WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1331004 cumulative IPC: 3.757 (Simulation time: 00 hr 00 min 58 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1331004 cumulative IPC: 3.757 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 10000003 cycles: 28116394 heartbeat IPC: 0.3557 cumulative IPC: 0.1867 (Simulation time: 00 hr 06 min 36 sec)
Simulation finished CPU 0 instructions: 5000003 cycles: 26785391 cumulative IPC: 0.1867 (Simulation time: 00 hr 06 min 36 sec)
Simulation complete CPU 0 instructions: 5000003 cycles: 26785391 cumulative IPC: 0.1867 (Simulation time: 00 hr 06 min 36 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/gcc_13B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.1867 instructions: 5000003 cycles: 26785391
CPU 0 Branch Prediction Accuracy: 96.83% MPKI: 5.859 Average ROB Occupancy at Mispredict: 222.1
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0018
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 3.77
BRANCH_DIRECT_CALL: 0.0028
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 2.08

LLC TOTAL        ACCESS:     406387 HIT:     161033 MISS:     245354
LLC LOAD         ACCESS:     160830 HIT:      14656 MISS:     146174
LLC RFO          ACCESS:     100112 HIT:       3079 MISS:      97033
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     142621 HIT:     142618 MISS:          3
LLC TRANSLATION  ACCESS:       2824 HIT:        680 MISS:       2144
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 1097 cycles
cpu0_DTLB TOTAL        ACCESS:    1400197 HIT:    1358149 MISS:      42048
cpu0_DTLB LOAD         ACCESS:    1400197 HIT:    1358149 MISS:      42048
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 63.78 cycles
cpu0_ITLB TOTAL        ACCESS:        140 HIT:        127 MISS:         13
cpu0_ITLB LOAD         ACCESS:        140 HIT:        127 MISS:         13
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 294.7 cycles
cpu0_L1D TOTAL        ACCESS:    1786758 HIT:     684820 MISS:    1101938
cpu0_L1D LOAD         ACCESS:     879926 HIT:     314119 MISS:     565807
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     898169 HIT:     368028 MISS:     530141
cpu0_L1D TRANSLATION  ACCESS:       8663 HIT:       2673 MISS:       5990
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 225.1 cycles
cpu0_L1I TOTAL        ACCESS:        159 HIT:         66 MISS:         93
cpu0_L1I LOAD         ACCESS:        159 HIT:         66 MISS:         93
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 267.5 cycles
cpu0_L2C TOTAL        ACCESS:     413408 HIT:     149625 MISS:     263783
cpu0_L2C LOAD         ACCESS:     165415 HIT:       4585 MISS:     160830
cpu0_L2C RFO          ACCESS:     100537 HIT:        425 MISS:     100112
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     141473 HIT:     141456 MISS:         17
cpu0_L2C TRANSLATION  ACCESS:       5983 HIT:       3159 MISS:       2824
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 1041 cycles
cpu0_STLB TOTAL        ACCESS:      12169 HIT:       3557 MISS:       8612
cpu0_STLB LOAD         ACCESS:      12169 HIT:       3557 MISS:       8612
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 405.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      76785
  ROW_BUFFER_MISS:     168554
 AVG DBUS CONGESTED CYCLE: 3.921
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      18535
  FULL:     131041
