---
# Note: The contents of this file are automatically generated.
# Any changes made by hand may be overwritten.
version: '0.2'
work_dir: .
design_root_dir: ../
simulations:
  - name: p0001
    options: '-top work.p0001_tb +acc+b -waves waves_p0001.mxd'
source_files:
  - language: verilog
    path: ..\src\p0001.v
  - language: verilog
    path: ..\tb\p0001_tb.v
library_search_paths:
  - $STD_LIBS\ieee93
