SystemVerilog modules that *should* be inferred as BRAM