From b66d21198eeef299f8a3c1b80c1b50412ef0b8bb Mon Sep 17 00:00:00 2001
From: zhongjia <quic_zhongjia@quicinc.com>
Date: Wed, 20 Jul 2022 18:27:14 +0800
Subject: [PATCH] [qca-ssdk]: return ok if the phy_interface_mode_set is not
 registered.

Change-Id: I900da7c12788bd7abcb9b13c52a199a0ab83e9cf
Signed-off-by: zhongjia <quic_zhongjia@quicinc.com>
---
 src/adpt/hppe/adpt_hppe_uniphy.c | 9 +++++++--
 src/hsl/phy/hsl_phy.c            | 6 +++++-
 2 files changed, 12 insertions(+), 3 deletions(-)

--- a/src/adpt/hppe/adpt_hppe_uniphy.c
+++ b/src/adpt/hppe/adpt_hppe_uniphy.c
@@ -538,8 +538,13 @@ __adpt_hppe_uniphy_uxgmii_mode_set(a_uin
 	/* enable uniphy eee transparent mode*/
 	__adpt_hppe_uniphy_uqxgmii_eee_set(dev_id, uniphy_index);
 
-	rv = hsl_port_phy_mode_set(dev_id, SSDK_PHYSICAL_PORT1, PORT_UQXGMII);
-	return rv;
+	if(mode == PORT_WRAPPER_UQXGMII)
+	{
+		rv = hsl_port_phy_mode_set(dev_id, SSDK_PHYSICAL_PORT1, PORT_UQXGMII);
+		SW_RTN_ON_ERROR (rv);
+	}
+
+	return SW_OK;
 }
 
 static sw_error_t
--- a/src/hsl/phy/hsl_phy.c
+++ b/src/hsl/phy/hsl_phy.c
@@ -659,7 +659,11 @@ hsl_port_phy_mode_set(a_uint32_t dev_id,
 
 	SW_RTN_ON_NULL(phy_drv = hsl_phy_api_ops_get (dev_id, port_id));
 	if (NULL == phy_drv->phy_interface_mode_set)
-		return SW_NOT_SUPPORTED;
+	{
+		/*PHY driver did not register phy_interface_mode_set,
+		so no need to configure PHY interface mode*/
+		return SW_OK;
+	}
 
 	phy_addr = qca_ssdk_port_to_phy_addr(dev_id, port_id);
 	rv = phy_drv->phy_interface_mode_set(dev_id, phy_addr, mode);
