=====
SETUP
2.314
2.160
4.474
spi_mcu2fpga/cnt_0_s3
0.244
0.702
spi_mcu2fpga/n17_s3
1.128
2.160
spi_mcu2fpga/cnt_2_s3
2.160
=====
SETUP
2.314
2.160
4.474
spi_mcu2fpga/cnt_0_s3
0.244
0.702
spi_mcu2fpga/n18_s3
1.128
2.160
spi_mcu2fpga/cnt_1_s5
2.160
=====
SETUP
2.387
2.087
4.474
spi_mcu2fpga/cnt_2_s3
0.244
0.702
spi_mcu2fpga/n19_s4
1.055
2.087
spi_mcu2fpga/cnt_0_s3
2.087
=====
SETUP
5.557
8.533
14.090
spi_sync_inst/crc_calc_4_s0
0.244
0.702
spi_sync_inst/n128_s0
1.990
2.948
spi_sync_inst/n129_s0
2.948
3.005
spi_sync_inst/n130_s0
3.005
3.062
spi_sync_inst/n131_s0
3.062
3.119
spi_sync_inst/n230_s2
4.512
5.138
spi_sync_inst/n1233_s1
5.959
6.985
spi_sync_inst/ampl_9_s0
8.533
=====
SETUP
5.557
8.533
14.090
spi_sync_inst/crc_calc_4_s0
0.244
0.702
spi_sync_inst/n128_s0
1.990
2.948
spi_sync_inst/n129_s0
2.948
3.005
spi_sync_inst/n130_s0
3.005
3.062
spi_sync_inst/n131_s0
3.062
3.119
spi_sync_inst/n230_s2
4.512
5.138
spi_sync_inst/n1233_s1
5.959
6.985
spi_sync_inst/ampl_8_s0
8.533
=====
SETUP
5.601
8.488
14.090
spi_sync_inst/crc_calc_4_s0
0.244
0.702
spi_sync_inst/n128_s0
1.990
2.948
spi_sync_inst/n129_s0
2.948
3.005
spi_sync_inst/n130_s0
3.005
3.062
spi_sync_inst/n131_s0
3.062
3.119
spi_sync_inst/n230_s2
4.512
5.138
spi_sync_inst/n1233_s1
5.959
6.985
spi_sync_inst/ampl_11_s0
8.488
=====
SETUP
5.601
8.488
14.090
spi_sync_inst/crc_calc_4_s0
0.244
0.702
spi_sync_inst/n128_s0
1.990
2.948
spi_sync_inst/n129_s0
2.948
3.005
spi_sync_inst/n130_s0
3.005
3.062
spi_sync_inst/n131_s0
3.062
3.119
spi_sync_inst/n230_s2
4.512
5.138
spi_sync_inst/n1233_s1
5.959
6.985
spi_sync_inst/ampl_7_s0
8.488
=====
SETUP
5.601
8.488
14.090
spi_sync_inst/crc_calc_4_s0
0.244
0.702
spi_sync_inst/n128_s0
1.990
2.948
spi_sync_inst/n129_s0
2.948
3.005
spi_sync_inst/n130_s0
3.005
3.062
spi_sync_inst/n131_s0
3.062
3.119
spi_sync_inst/n230_s2
4.512
5.138
spi_sync_inst/n1233_s1
5.959
6.985
spi_sync_inst/ampl_1_s0
8.488
=====
SETUP
5.606
8.484
14.090
spi_sync_inst/crc_calc_4_s0
0.244
0.702
spi_sync_inst/n128_s0
1.990
2.948
spi_sync_inst/n129_s0
2.948
3.005
spi_sync_inst/n130_s0
3.005
3.062
spi_sync_inst/n131_s0
3.062
3.119
spi_sync_inst/n230_s2
4.512
5.138
spi_sync_inst/n1233_s1
5.959
6.985
spi_sync_inst/ampl_4_s0
8.484
=====
SETUP
5.606
8.484
14.090
spi_sync_inst/crc_calc_4_s0
0.244
0.702
spi_sync_inst/n128_s0
1.990
2.948
spi_sync_inst/n129_s0
2.948
3.005
spi_sync_inst/n130_s0
3.005
3.062
spi_sync_inst/n131_s0
3.062
3.119
spi_sync_inst/n230_s2
4.512
5.138
spi_sync_inst/n1233_s1
5.959
6.985
spi_sync_inst/ampl_2_s0
8.484
=====
SETUP
5.937
8.152
14.090
spi_sync_inst/crc_calc_4_s0
0.244
0.702
spi_sync_inst/n128_s0
1.990
2.948
spi_sync_inst/n129_s0
2.948
3.005
spi_sync_inst/n130_s0
3.005
3.062
spi_sync_inst/n131_s0
3.062
3.119
spi_sync_inst/n230_s2
4.512
5.138
spi_sync_inst/n1225_s2
5.959
6.985
spi_sync_inst/pinc_29_s0
8.152
=====
SETUP
5.937
8.152
14.090
spi_sync_inst/crc_calc_4_s0
0.244
0.702
spi_sync_inst/n128_s0
1.990
2.948
spi_sync_inst/n129_s0
2.948
3.005
spi_sync_inst/n130_s0
3.005
3.062
spi_sync_inst/n131_s0
3.062
3.119
spi_sync_inst/n230_s2
4.512
5.138
spi_sync_inst/n1225_s2
5.959
6.985
spi_sync_inst/pinc_9_s0
8.152
=====
SETUP
5.972
8.117
14.090
spi_sync_inst/crc_calc_4_s0
0.244
0.702
spi_sync_inst/n128_s0
1.990
2.948
spi_sync_inst/n129_s0
2.948
3.005
spi_sync_inst/n130_s0
3.005
3.062
spi_sync_inst/n131_s0
3.062
3.119
spi_sync_inst/n230_s2
4.512
5.138
spi_sync_inst/n1225_s2
5.959
6.985
spi_sync_inst/pinc_4_s0
8.117
=====
SETUP
5.972
8.117
14.090
spi_sync_inst/crc_calc_4_s0
0.244
0.702
spi_sync_inst/n128_s0
1.990
2.948
spi_sync_inst/n129_s0
2.948
3.005
spi_sync_inst/n130_s0
3.005
3.062
spi_sync_inst/n131_s0
3.062
3.119
spi_sync_inst/n230_s2
4.512
5.138
spi_sync_inst/n1225_s2
5.959
6.985
spi_sync_inst/pinc_2_s0
8.117
=====
SETUP
5.972
8.117
14.090
spi_sync_inst/crc_calc_4_s0
0.244
0.702
spi_sync_inst/n128_s0
1.990
2.948
spi_sync_inst/n129_s0
2.948
3.005
spi_sync_inst/n130_s0
3.005
3.062
spi_sync_inst/n131_s0
3.062
3.119
spi_sync_inst/n230_s2
4.512
5.138
spi_sync_inst/n1233_s1
5.959
6.985
spi_sync_inst/ampl_5_s0
8.117
=====
SETUP
5.973
8.116
14.090
spi_sync_inst/crc_calc_4_s0
0.244
0.702
spi_sync_inst/n128_s0
1.990
2.948
spi_sync_inst/n129_s0
2.948
3.005
spi_sync_inst/n130_s0
3.005
3.062
spi_sync_inst/n131_s0
3.062
3.119
spi_sync_inst/n230_s2
4.512
5.138
spi_sync_inst/n1233_s1
5.959
6.985
spi_sync_inst/ampl_6_s0
8.116
=====
SETUP
5.973
8.116
14.090
spi_sync_inst/crc_calc_4_s0
0.244
0.702
spi_sync_inst/n128_s0
1.990
2.948
spi_sync_inst/n129_s0
2.948
3.005
spi_sync_inst/n130_s0
3.005
3.062
spi_sync_inst/n131_s0
3.062
3.119
spi_sync_inst/n230_s2
4.512
5.138
spi_sync_inst/n1233_s1
5.959
6.985
spi_sync_inst/ampl_0_s0
8.116
=====
SETUP
6.001
8.089
14.090
spi_sync_inst/crc_calc_4_s0
0.244
0.702
spi_sync_inst/n128_s0
1.990
2.948
spi_sync_inst/n129_s0
2.948
3.005
spi_sync_inst/n130_s0
3.005
3.062
spi_sync_inst/n131_s0
3.062
3.119
spi_sync_inst/n230_s2
4.512
5.138
spi_sync_inst/n1225_s2
5.959
6.985
spi_sync_inst/pinc_26_s0
8.089
=====
SETUP
6.001
8.089
14.090
spi_sync_inst/crc_calc_4_s0
0.244
0.702
spi_sync_inst/n128_s0
1.990
2.948
spi_sync_inst/n129_s0
2.948
3.005
spi_sync_inst/n130_s0
3.005
3.062
spi_sync_inst/n131_s0
3.062
3.119
spi_sync_inst/n230_s2
4.512
5.138
spi_sync_inst/n1225_s2
5.959
6.985
spi_sync_inst/pinc_24_s0
8.089
=====
SETUP
6.001
8.089
14.090
spi_sync_inst/crc_calc_4_s0
0.244
0.702
spi_sync_inst/n128_s0
1.990
2.948
spi_sync_inst/n129_s0
2.948
3.005
spi_sync_inst/n130_s0
3.005
3.062
spi_sync_inst/n131_s0
3.062
3.119
spi_sync_inst/n230_s2
4.512
5.138
spi_sync_inst/n1225_s2
5.959
6.985
spi_sync_inst/pinc_22_s0
8.089
=====
SETUP
6.001
8.089
14.090
spi_sync_inst/crc_calc_4_s0
0.244
0.702
spi_sync_inst/n128_s0
1.990
2.948
spi_sync_inst/n129_s0
2.948
3.005
spi_sync_inst/n130_s0
3.005
3.062
spi_sync_inst/n131_s0
3.062
3.119
spi_sync_inst/n230_s2
4.512
5.138
spi_sync_inst/n1225_s2
5.959
6.985
spi_sync_inst/pinc_20_s0
8.089
=====
SETUP
6.001
8.089
14.090
spi_sync_inst/crc_calc_4_s0
0.244
0.702
spi_sync_inst/n128_s0
1.990
2.948
spi_sync_inst/n129_s0
2.948
3.005
spi_sync_inst/n130_s0
3.005
3.062
spi_sync_inst/n131_s0
3.062
3.119
spi_sync_inst/n230_s2
4.512
5.138
spi_sync_inst/n1225_s2
5.959
6.985
spi_sync_inst/pinc_19_s0
8.089
=====
SETUP
6.013
8.077
14.090
spi_sync_inst/crc_calc_4_s0
0.244
0.702
spi_sync_inst/n128_s0
1.990
2.948
spi_sync_inst/n129_s0
2.948
3.005
spi_sync_inst/n130_s0
3.005
3.062
spi_sync_inst/n131_s0
3.062
3.119
spi_sync_inst/n230_s2
4.512
5.138
spi_sync_inst/n1225_s2
5.959
6.985
spi_sync_inst/pinc_10_s0
8.077
=====
SETUP
6.013
8.077
14.090
spi_sync_inst/crc_calc_4_s0
0.244
0.702
spi_sync_inst/n128_s0
1.990
2.948
spi_sync_inst/n129_s0
2.948
3.005
spi_sync_inst/n130_s0
3.005
3.062
spi_sync_inst/n131_s0
3.062
3.119
spi_sync_inst/n230_s2
4.512
5.138
spi_sync_inst/n1225_s2
5.959
6.985
spi_sync_inst/pinc_8_s0
8.077
=====
SETUP
6.013
8.077
14.090
spi_sync_inst/crc_calc_4_s0
0.244
0.702
spi_sync_inst/n128_s0
1.990
2.948
spi_sync_inst/n129_s0
2.948
3.005
spi_sync_inst/n130_s0
3.005
3.062
spi_sync_inst/n131_s0
3.062
3.119
spi_sync_inst/n230_s2
4.512
5.138
spi_sync_inst/n1225_s2
5.959
6.985
spi_sync_inst/pinc_1_s0
8.077
=====
HOLD
0.708
2.284
1.577
spi_sclk_ibuf
0.000
1.392
spi_mcu2fpga/r_RX_Bit_Count_0_s0
1.577
1.910
spi_mcu2fpga/n36_s2
1.912
2.284
spi_mcu2fpga/r_RX_Bit_Count_0_s0
2.284
=====
HOLD
0.708
0.892
0.185
dac8830_inst/spi/spi_cs_s3
0.185
0.518
dac8830_inst/spi/n104_s7
0.520
0.892
dac8830_inst/spi/spi_cs_s3
0.892
=====
HOLD
0.708
0.892
0.185
dac8830_inst/spi/bit_cnt_recv_3_s0
0.185
0.518
dac8830_inst/spi/n68_s2
0.520
0.892
dac8830_inst/spi/bit_cnt_recv_3_s0
0.892
=====
HOLD
0.709
0.893
0.185
spi_mcu2fpga/cnt_0_s3
0.185
0.518
spi_mcu2fpga/n19_s4
0.521
0.893
spi_mcu2fpga/cnt_0_s3
0.893
=====
HOLD
0.709
0.893
0.185
spi_mcu2fpga/cnt_1_s5
0.185
0.518
spi_mcu2fpga/n18_s3
0.521
0.893
spi_mcu2fpga/cnt_1_s5
0.893
=====
HOLD
0.709
0.893
0.185
dac8830_inst/spi/bit_cnt_recv_0_s1
0.185
0.518
dac8830_inst/spi/n71_s3
0.521
0.893
dac8830_inst/spi/bit_cnt_recv_0_s1
0.893
=====
HOLD
0.709
0.893
0.185
dac8830_inst/spi/bit_cnt_send_1_s1
0.185
0.518
dac8830_inst/spi/n102_s5
0.521
0.893
dac8830_inst/spi/bit_cnt_send_1_s1
0.893
=====
HOLD
0.709
7.446
6.737
spi_sclk_ibuf
5.000
6.542
spi_mcu2fpga/r_TX_Bit_Count_0_s0
6.737
7.071
spi_mcu2fpga/n304_s2
7.074
7.446
spi_mcu2fpga/r_TX_Bit_Count_0_s0
7.446
=====
HOLD
0.710
0.895
0.185
dac8830_inst/spi/bit_cnt_send_2_s1
0.185
0.518
dac8830_inst/spi/n101_s7
0.523
0.895
dac8830_inst/spi/bit_cnt_send_2_s1
0.895
=====
HOLD
0.729
7.466
6.737
spi_sclk_ibuf
5.000
6.542
spi_mcu2fpga/r_TX_Bit_Count_2_s0
6.737
7.071
spi_mcu2fpga/n302_s
7.072
7.466
spi_mcu2fpga/r_TX_Bit_Count_2_s0
7.466
=====
HOLD
0.730
2.306
1.577
spi_sclk_ibuf
0.000
1.392
spi_mcu2fpga/r_RX_Bit_Count_3_s0
1.577
1.910
spi_mcu2fpga/n33_s
1.912
2.306
spi_mcu2fpga/r_RX_Bit_Count_3_s0
2.306
=====
HOLD
0.756
1.094
0.339
dac8830_inst/DDS_inst/DDS/DDS_LUT/index_addr_28_s0
0.185
0.518
dac8830_inst/DDS_inst/DDS/DDS_LUT/sin_mem_sin_mem_0_11_s
1.094
=====
HOLD
0.759
1.097
0.339
dac8830_inst/DDS_inst/DDS/DDS_LUT/index_addr_27_s0
0.185
0.518
dac8830_inst/DDS_inst/DDS/DDS_LUT/sin_mem_sin_mem_0_12_s
1.097
=====
HOLD
0.852
7.589
6.737
spi_sclk_ibuf
5.000
6.542
spi_mcu2fpga/r_TX_Bit_Count_1_s0
6.737
7.071
spi_mcu2fpga/n303_s
7.072
7.589
spi_mcu2fpga/r_TX_Bit_Count_1_s0
7.589
=====
HOLD
0.894
1.079
0.185
dac8830_inst/spi/bit_cnt_send_0_s1
0.185
0.518
dac8830_inst/spi/n103_s5
0.523
1.079
dac8830_inst/spi/bit_cnt_send_0_s1
1.079
=====
HOLD
0.937
1.121
0.185
spi_sync_inst/data_pinc_12_s0
0.185
0.518
spi_sync_inst/pinc_12_s0
1.121
=====
HOLD
0.937
1.121
0.185
spi_sync_inst/data_pinc_17_s0
0.185
0.518
spi_sync_inst/pinc_17_s0
1.121
=====
HOLD
0.937
1.121
0.185
spi_sync_inst/data_pinc_18_s0
0.185
0.518
spi_sync_inst/pinc_18_s0
1.121
=====
HOLD
0.937
1.121
0.185
spi_sync_inst/data_pinc_26_s0
0.185
0.518
spi_sync_inst/pinc_26_s0
1.121
=====
HOLD
0.937
1.121
0.185
spi_sync_inst/data_pinc_28_s0
0.185
0.518
spi_sync_inst/pinc_28_s0
1.121
=====
HOLD
0.937
1.121
0.185
spi_sync_inst/data_pinc_30_s0
0.185
0.518
spi_sync_inst/pinc_30_s0
1.121
=====
HOLD
0.937
1.121
0.185
dac8830_inst/DDS_inst/DDS/DDS_LUT/mem_out_p_8_s0
0.185
0.518
dac8830_inst/DDS_inst/DDS/DDS_LUT/n743_s0
0.749
1.121
dac8830_inst/DDS_inst/DDS/DDS_LUT/dout_r_8_s0
1.121
=====
HOLD
0.937
1.121
0.185
dac8830_inst/DDS_inst/DDS/DDS_LUT/mem_out_3_s0
0.185
0.518
dac8830_inst/DDS_inst/DDS/DDS_LUT/mem_out_p_3_s0
1.121
=====
HOLD
0.937
1.121
0.185
dac8830_inst/DDS_inst/DDS/DDS_LUT/addr_rx_31_s0
0.185
0.518
dac8830_inst/DDS_inst/DDS/DDS_LUT/addr_tx_31_s0
1.121
=====
HOLD
0.937
1.121
0.185
dac8830_inst/DDS_inst/DDS/ctrl/PhaseCtrl_0_s0
0.185
0.518
dac8830_inst/DDS_inst/DDS/PhaseAdder/n106_s0
0.749
1.121
dac8830_inst/DDS_inst/DDS/PhaseAdder/phase_reg_0_s0
1.121
