--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Apr 30 18:43:49 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     test_module
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c_0]
            1118 items scored, 805 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.596ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             counter_36_37__i7  (from clk_c_0 +)
   Destination:    FD1P3JX    SP             clk_out_i0_i1  (to clk_c_0 +)

   Delay:                  10.311ns  (28.2% logic, 71.8% route), 6 logic levels.

 Constraint Details:

     10.311ns data_path counter_36_37__i7 to clk_out_i0_i1 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 5.596ns

 Path Details: counter_36_37__i7 to clk_out_i0_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              counter_36_37__i7 (from clk_c_0)
Route         2   e 1.198                                  counter[6]
LUT4        ---     0.493              B to Z              i214_3_lut
Route         1   e 0.941                                  n401
LUT4        ---     0.493              C to Z              i220_4_lut
Route         1   e 0.941                                  n407
LUT4        ---     0.493              C to Z              i4_4_lut
Route         1   e 0.941                                  n12
LUT4        ---     0.493              C to Z              i227_4_lut
Route        25   e 1.841                                  counter_31__N_73
LUT4        ---     0.493              A to Z              i229_2_lut
Route         8   e 1.540                                  clk_c_0_enable_8
                  --------
                   10.311  (28.2% logic, 71.8% route), 6 logic levels.


Error:  The following path violates requirements by 5.596ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             counter_36_37__i7  (from clk_c_0 +)
   Destination:    FD1P3JX    SP             clk_out_i0_i8  (to clk_c_0 +)

   Delay:                  10.311ns  (28.2% logic, 71.8% route), 6 logic levels.

 Constraint Details:

     10.311ns data_path counter_36_37__i7 to clk_out_i0_i8 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 5.596ns

 Path Details: counter_36_37__i7 to clk_out_i0_i8

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              counter_36_37__i7 (from clk_c_0)
Route         2   e 1.198                                  counter[6]
LUT4        ---     0.493              B to Z              i214_3_lut
Route         1   e 0.941                                  n401
LUT4        ---     0.493              C to Z              i220_4_lut
Route         1   e 0.941                                  n407
LUT4        ---     0.493              C to Z              i4_4_lut
Route         1   e 0.941                                  n12
LUT4        ---     0.493              C to Z              i227_4_lut
Route        25   e 1.841                                  counter_31__N_73
LUT4        ---     0.493              A to Z              i229_2_lut
Route         8   e 1.540                                  clk_c_0_enable_8
                  --------
                   10.311  (28.2% logic, 71.8% route), 6 logic levels.


Error:  The following path violates requirements by 5.596ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             counter_36_37__i7  (from clk_c_0 +)
   Destination:    FD1P3JX    SP             clk_out_i0_i7  (to clk_c_0 +)

   Delay:                  10.311ns  (28.2% logic, 71.8% route), 6 logic levels.

 Constraint Details:

     10.311ns data_path counter_36_37__i7 to clk_out_i0_i7 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 5.596ns

 Path Details: counter_36_37__i7 to clk_out_i0_i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              counter_36_37__i7 (from clk_c_0)
Route         2   e 1.198                                  counter[6]
LUT4        ---     0.493              B to Z              i214_3_lut
Route         1   e 0.941                                  n401
LUT4        ---     0.493              C to Z              i220_4_lut
Route         1   e 0.941                                  n407
LUT4        ---     0.493              C to Z              i4_4_lut
Route         1   e 0.941                                  n12
LUT4        ---     0.493              C to Z              i227_4_lut
Route        25   e 1.841                                  counter_31__N_73
LUT4        ---     0.493              A to Z              i229_2_lut
Route         8   e 1.540                                  clk_c_0_enable_8
                  --------
                   10.311  (28.2% logic, 71.8% route), 6 logic levels.

Warning: 10.596 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c_0]                 |     5.000 ns|    10.596 ns|     6 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
counter_31__N_73                        |      25|     720|     89.44%
                                        |        |        |
n12                                     |       1|     576|     71.55%
                                        |        |        |
n407                                    |       1|     288|     35.78%
                                        |        |        |
clk_c_0_enable_8                        |       8|     192|     23.85%
                                        |        |        |
n13                                     |       1|     128|     15.90%
                                        |        |        |
n395                                    |       1|     128|     15.90%
                                        |        |        |
n397                                    |       1|     128|     15.90%
                                        |        |        |
n399                                    |       1|     128|     15.90%
                                        |        |        |
n401                                    |       1|      96|     11.93%
                                        |        |        |
n349                                    |       1|      83|     10.31%
                                        |        |        |
n350                                    |       1|      83|     10.31%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 805  Score: 1935151

Constraints cover  1118 paths, 90 nets, and 176 connections (90.7% coverage)


Peak memory: 60170240 bytes, TRCE: 1978368 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
