Analysis & Synthesis report for LBM_DE2
Wed Nov 03 23:57:14 2021
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Wed Nov 03 23:57:14 2021          ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; LBM_DE2                                    ;
; Top-level Entity Name              ; LBM_DE2                                    ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; LBM_DE2            ; LBM_DE2            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed Nov 03 23:57:13 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LBM_DE2 -c LBM_DE2
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file lbm_de2.sv
    Info (12023): Found entity 1: LBM_DE2
Info (12021): Found 1 design units, including 1 entities, in source file moment_ram.sv
    Info (12023): Found entity 1: moment_ram
Info (12021): Found 1 design units, including 1 entities, in source file tb_moment_ram.sv
    Info (12023): Found entity 1: tb_moment_ram
Info (12021): Found 1 design units, including 1 entities, in source file distribution_ram.sv
    Info (12023): Found entity 1: distribution_ram
Info (12021): Found 1 design units, including 1 entities, in source file tb_distribution_ram.sv
    Info (12023): Found entity 1: tb_distribution_ram
Info (12021): Found 1 design units, including 1 entities, in source file mux2.sv
    Info (12023): Found entity 1: mux2
Info (12021): Found 1 design units, including 1 entities, in source file tb_mux2.sv
    Info (12023): Found entity 1: tb_mux2
Info (12021): Found 1 design units, including 1 entities, in source file adder9.sv
    Info (12023): Found entity 1: adder9
Info (12021): Found 1 design units, including 1 entities, in source file tb_adder9.sv
    Info (12023): Found entity 1: tb_adder9
Info (12021): Found 1 design units, including 1 entities, in source file fp_mult.sv
    Info (12023): Found entity 1: fp_mult
Info (12021): Found 1 design units, including 1 entities, in source file tb_fp_mult.sv
    Info (12023): Found entity 1: tb_fp_mult
Info (12021): Found 1 design units, including 1 entities, in source file controller.sv
    Info (12023): Found entity 1: controller
Info (12021): Found 1 design units, including 1 entities, in source file counter_init.sv
    Info (12023): Found entity 1: counter_init
Info (12021): Found 1 design units, including 1 entities, in source file tb_counter_init.sv
    Info (12023): Found entity 1: tb_counter_init
Info (12021): Found 1 design units, including 1 entities, in source file weights_reg.sv
    Info (12023): Found entity 1: weights_reg
Info (12021): Found 1 design units, including 1 entities, in source file tb_weights_reg.sv
    Info (12023): Found entity 1: tb_weights_reg
Info (12021): Found 1 design units, including 1 entities, in source file tb_lbm_de2.sv
    Info (12023): Found entity 1: tb_LBM_DE2
Info (12021): Found 1 design units, including 1 entities, in source file tb_controller.sv
    Info (12023): Found entity 1: tb_controller
Info (12021): Found 1 design units, including 1 entities, in source file reg32.sv
    Info (12023): Found entity 1: reg32
Info (12021): Found 1 design units, including 1 entities, in source file tb_reg32.sv
    Info (12023): Found entity 1: tb_reg32
Info (12021): Found 1 design units, including 1 entities, in source file cx_reg.sv
    Info (12023): Found entity 1: cx_reg
Info (12021): Found 1 design units, including 1 entities, in source file cy_reg.sv
    Info (12023): Found entity 1: cy_reg
Info (12021): Found 1 design units, including 1 entities, in source file fp_div.sv
    Info (12023): Found entity 1: fp_div
Info (12021): Found 1 design units, including 1 entities, in source file tb_fp_div.sv
    Info (12023): Found entity 1: tb_fp_div
Info (12021): Found 1 design units, including 1 entities, in source file adder2.sv
    Info (12023): Found entity 1: adder2
Info (12021): Found 1 design units, including 1 entities, in source file row_counter.sv
    Info (12023): Found entity 1: row_counter
Info (12021): Found 1 design units, including 1 entities, in source file tb_row_counter.sv
    Info (12023): Found entity 1: tb_row_counter
Info (12021): Found 1 design units, including 1 entities, in source file wall_detector.sv
    Info (12023): Found entity 1: wall_detector
Info (12021): Found 1 design units, including 1 entities, in source file tb_wall_detector.sv
    Info (12023): Found entity 1: tb_wall_detector
Info (12021): Found 1 design units, including 1 entities, in source file mux3.sv
    Info (12023): Found entity 1: mux3
Info (12021): Found 1 design units, including 1 entities, in source file convert_to_fp.sv
    Info (12023): Found entity 1: convert_to_fp
Info (12021): Found 1 design units, including 1 entities, in source file tb_convert_to_fp.sv
    Info (12023): Found entity 1: tb_convert_to_fp
Info (12021): Found 1 design units, including 1 entities, in source file streaming_unit.sv
    Info (12023): Found entity 1: streaming_unit
Info (12021): Found 1 design units, including 1 entities, in source file fp_to_unsigned.sv
    Info (12023): Found entity 1: fp_to_unsigned
Info (12021): Found 1 design units, including 1 entities, in source file tb_fp_to_unsigned.sv
    Info (12023): Found entity 1: tb_fp_to_unsigned
Info (12021): Found 1 design units, including 1 entities, in source file zero_extend.sv
    Info (12023): Found entity 1: zero_extend
Info (12021): Found 1 design units, including 1 entities, in source file tb_zero_extend.sv
    Info (12023): Found entity 1: tb_zero_extend
Info (12021): Found 1 design units, including 1 entities, in source file sign_extender.sv
    Info (12023): Found entity 1: sign_extender
Info (12021): Found 1 design units, including 1 entities, in source file tb_streaming_unit.sv
    Info (12023): Found entity 1: tb_streaming_unit
Info (12021): Found 1 design units, including 1 entities, in source file fin_addr_mux.sv
    Info (12023): Found entity 1: fin_addr_mux
Info (12021): Found 1 design units, including 1 entities, in source file mux11.sv
    Info (12023): Found entity 1: mux11
Error (10897): SystemVerilog error at tb_controller.sv(59): can't implicitly connect port "row_count_en" on instance "controller0" of module "controller" - no such object is visible in the present scope File: C:/Users/arism/Desktop/LBM_DE2/tb_controller.sv Line: 59
Info (144001): Generated suppressed messages file C:/Users/arism/Desktop/LBM_DE2/output_files/LBM_DE2.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning
    Error: Peak virtual memory: 4599 megabytes
    Error: Processing ended: Wed Nov 03 23:57:14 2021
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/arism/Desktop/LBM_DE2/output_files/LBM_DE2.map.smsg.


