

================================================================
== Vivado HLS Report for 'counter'
================================================================
* Date:           Thu Aug 26 12:12:47 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        nqueens
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.149 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1     |        3|       17|         2|          2|          1| 1 ~ 8 |    yes   |
        |- Loop 2     |        ?|        ?|  3 ~ 11  |          -|          -|      ?|    no    |
        | + Loop 2.1  |        0|        8|         2|          1|          1| 0 ~ 8 |    yes   |
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 2
  Pipeline-0 : II = 2, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 8 6 
6 --> 8 7 
7 --> 6 
8 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i32]* %a, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 9 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%u_0_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %u_0)" [nqueens/nqueens.cpp:15]   --->   Operation 10 'read' 'u_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %k)" [nqueens/nqueens.cpp:15]   --->   Operation 11 'read' 'k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.65ns)   --->   "br label %1" [nqueens/nqueens.cpp:6->nqueens/nqueens.cpp:18]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.37>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_0_i = phi i4 [ 0, %0 ], [ %i, %hls_label_0_end ]"   --->   Operation 13 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.72ns)   --->   "%icmp_ln6 = icmp eq i4 %i_0_i, -8" [nqueens/nqueens.cpp:6->nqueens/nqueens.cpp:18]   --->   Operation 14 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 8, i64 4)"   --->   Operation 15 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.79ns)   --->   "%i = add i4 %i_0_i, 1" [nqueens/nqueens.cpp:6->nqueens/nqueens.cpp:18]   --->   Operation 16 'add' 'i' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.65ns)   --->   "br i1 %icmp_ln6, label %find_0.exit, label %hls_label_0_begin" [nqueens/nqueens.cpp:6->nqueens/nqueens.cpp:18]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.65>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i4 %i_0_i to i64" [nqueens/nqueens.cpp:8->nqueens/nqueens.cpp:18]   --->   Operation 18 'zext' 'zext_ln8' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr [8 x i32]* %a, i64 0, i64 %zext_ln8" [nqueens/nqueens.cpp:8->nqueens/nqueens.cpp:18]   --->   Operation 19 'getelementptr' 'a_addr_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (0.67ns)   --->   "%a_load_1 = load i32* %a_addr_2, align 4" [nqueens/nqueens.cpp:8->nqueens/nqueens.cpp:18]   --->   Operation 20 'load' 'a_load_1' <Predicate = (!icmp_ln6)> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [nqueens/nqueens.cpp:6->nqueens/nqueens.cpp:18]   --->   Operation 21 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [nqueens/nqueens.cpp:7->nqueens/nqueens.cpp:18]   --->   Operation 22 'specpipeline' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 23 [1/2] (0.67ns)   --->   "%a_load_1 = load i32* %a_addr_2, align 4" [nqueens/nqueens.cpp:8->nqueens/nqueens.cpp:18]   --->   Operation 23 'load' 'a_load_1' <Predicate = (!icmp_ln6)> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 24 [1/1] (0.99ns)   --->   "%icmp_ln8 = icmp eq i32 %a_load_1, 0" [nqueens/nqueens.cpp:8->nqueens/nqueens.cpp:18]   --->   Operation 24 'icmp' 'icmp_ln8' <Predicate = (!icmp_ln6)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.65ns)   --->   "br i1 %icmp_ln8, label %find_0.exit, label %hls_label_0_end" [nqueens/nqueens.cpp:8->nqueens/nqueens.cpp:18]   --->   Operation 25 'br' <Predicate = (!icmp_ln6)> <Delay = 0.65>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_i)" [nqueens/nqueens.cpp:11->nqueens/nqueens.cpp:18]   --->   Operation 26 'specregionend' 'empty_6' <Predicate = (!icmp_ln6 & !icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br label %1" [nqueens/nqueens.cpp:6->nqueens/nqueens.cpp:18]   --->   Operation 27 'br' <Predicate = (!icmp_ln6 & !icmp_ln8)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.65>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%f = phi i4 [ -8, %1 ], [ %i_0_i, %hls_label_0_begin ]" [nqueens/nqueens.cpp:6->nqueens/nqueens.cpp:18]   --->   Operation 28 'phi' 'f' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.65ns)   --->   "br label %2" [nqueens/nqueens.cpp:19]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.65>

State 5 <SV = 4> <Delay = 1.64>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%u_0_7 = phi i32 [ %u_0_read, %find_0.exit ], [ %u, %4 ]"   --->   Operation 30 'phi' 'u_0_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.99ns)   --->   "%icmp_ln19 = icmp slt i32 %u_0_7, 9" [nqueens/nqueens.cpp:19]   --->   Operation 31 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (0.65ns)   --->   "br i1 %icmp_ln19, label %.preheader.preheader, label %._crit_edge" [nqueens/nqueens.cpp:19]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.65>
ST_5 : Operation 33 [1/1] (0.65ns)   --->   "br label %.preheader"   --->   Operation 33 'br' <Predicate = (icmp_ln19)> <Delay = 0.65>

State 6 <SV = 5> <Delay = 0.79>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%count_0 = phi i32 [ %select_ln23_1, %hls_label_1 ], [ 0, %.preheader.preheader ]" [nqueens/nqueens.cpp:23]   --->   Operation 34 'phi' 'count_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ %j, %hls_label_1 ], [ 0, %.preheader.preheader ]"   --->   Operation 35 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 8, i64 0)"   --->   Operation 36 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.72ns)   --->   "%icmp_ln21 = icmp eq i4 %j_0, %f" [nqueens/nqueens.cpp:21]   --->   Operation 37 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 38 [1/1] (0.79ns)   --->   "%j = add i4 %j_0, 1" [nqueens/nqueens.cpp:21]   --->   Operation 38 'add' 'j' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %3, label %hls_label_1" [nqueens/nqueens.cpp:21]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i4 %j_0 to i64" [nqueens/nqueens.cpp:23]   --->   Operation 40 'zext' 'zext_ln23' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [8 x i32]* %a, i64 0, i64 %zext_ln23" [nqueens/nqueens.cpp:23]   --->   Operation 41 'getelementptr' 'a_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 42 [2/2] (0.67ns)   --->   "%a_load = load i32* %a_addr, align 4" [nqueens/nqueens.cpp:23]   --->   Operation 42 'load' 'a_load' <Predicate = (!icmp_ln21)> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 4.14>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i4 %j_0 to i32" [nqueens/nqueens.cpp:21]   --->   Operation 43 'zext' 'zext_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [nqueens/nqueens.cpp:21]   --->   Operation 44 'specregionbegin' 'tmp' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [nqueens/nqueens.cpp:22]   --->   Operation 45 'specpipeline' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 46 [1/2] (0.67ns)   --->   "%a_load = load i32* %a_addr, align 4" [nqueens/nqueens.cpp:23]   --->   Operation 46 'load' 'a_load' <Predicate = (!icmp_ln21)> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 47 [1/1] (0.99ns)   --->   "%icmp_ln23 = icmp eq i32 %u_0_7, %a_load" [nqueens/nqueens.cpp:23]   --->   Operation 47 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln21)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 48 [1/1] (1.01ns)   --->   "%sub_ln23 = sub nsw i32 %u_0_7, %a_load" [nqueens/nqueens.cpp:23]   --->   Operation 48 'sub' 'sub_ln23' <Predicate = (!icmp_ln21)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 49 [1/1] (1.01ns)   --->   "%neg = sub i32 0, %sub_ln23" [nqueens/nqueens.cpp:23]   --->   Operation 49 'sub' 'neg' <Predicate = (!icmp_ln21)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 50 [1/1] (0.99ns)   --->   "%abscond = icmp sgt i32 %sub_ln23, 0" [nqueens/nqueens.cpp:23]   --->   Operation 50 'icmp' 'abscond' <Predicate = (!icmp_ln21)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23_1)   --->   "%abs = select i1 %abscond, i32 %sub_ln23, i32 %neg" [nqueens/nqueens.cpp:23]   --->   Operation 51 'select' 'abs' <Predicate = (!icmp_ln21)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (1.01ns)   --->   "%sub_ln23_1 = sub nsw i32 %k_read, %zext_ln21" [nqueens/nqueens.cpp:23]   --->   Operation 52 'sub' 'sub_ln23_1' <Predicate = (!icmp_ln21)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (0.99ns) (out node of the LUT)   --->   "%icmp_ln23_1 = icmp eq i32 %abs, %sub_ln23_1" [nqueens/nqueens.cpp:23]   --->   Operation 53 'icmp' 'icmp_ln23_1' <Predicate = (!icmp_ln21)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (1.01ns)   --->   "%count = add nsw i32 %count_0, 1" [nqueens/nqueens.cpp:24]   --->   Operation 54 'add' 'count' <Predicate = (!icmp_ln21)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln23_1)   --->   "%select_ln23 = select i1 %icmp_ln23_1, i32 %count_0, i32 %count" [nqueens/nqueens.cpp:23]   --->   Operation 55 'select' 'select_ln23' <Predicate = (!icmp_ln21)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln23_1 = select i1 %icmp_ln23, i32 %count_0, i32 %select_ln23" [nqueens/nqueens.cpp:23]   --->   Operation 56 'select' 'select_ln23_1' <Predicate = (!icmp_ln21)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp)" [nqueens/nqueens.cpp:26]   --->   Operation 57 'specregionend' 'empty_9' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "br label %.preheader" [nqueens/nqueens.cpp:21]   --->   Operation 58 'br' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 1.64>
ST_8 : Operation 59 [1/1] (0.99ns)   --->   "%icmp_ln27 = icmp eq i32 %count_0, %k_read" [nqueens/nqueens.cpp:27]   --->   Operation 59 'icmp' 'icmp_ln27' <Predicate = (icmp_ln19)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 60 [1/1] (0.65ns)   --->   "br i1 %icmp_ln27, label %._crit_edge, label %4" [nqueens/nqueens.cpp:27]   --->   Operation 60 'br' <Predicate = (icmp_ln19)> <Delay = 0.65>
ST_8 : Operation 61 [1/1] (1.01ns)   --->   "%u = add nsw i32 %u_0_7, 1" [nqueens/nqueens.cpp:19]   --->   Operation 61 'add' 'u' <Predicate = (icmp_ln19 & !icmp_ln27)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "br label %2" [nqueens/nqueens.cpp:19]   --->   Operation 62 'br' <Predicate = (icmp_ln19 & !icmp_ln27)> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%p_0 = phi i32 [ 0, %2 ], [ %u_0_7, %3 ]" [nqueens/nqueens.cpp:15]   --->   Operation 63 'phi' 'p_0' <Predicate = (icmp_ln27) | (!icmp_ln19)> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "ret i32 %p_0" [nqueens/nqueens.cpp:32]   --->   Operation 64 'ret' <Predicate = (icmp_ln27) | (!icmp_ln19)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ k]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ u_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (specmemcore      ) [ 000000000]
u_0_read          (read             ) [ 001111111]
k_read            (read             ) [ 001111111]
br_ln6            (br               ) [ 011100000]
i_0_i             (phi              ) [ 001110000]
icmp_ln6          (icmp             ) [ 001100000]
empty_5           (speclooptripcount) [ 000000000]
i                 (add              ) [ 011100000]
br_ln6            (br               ) [ 001110000]
zext_ln8          (zext             ) [ 000000000]
a_addr_2          (getelementptr    ) [ 000100000]
tmp_i             (specregionbegin  ) [ 000000000]
specpipeline_ln7  (specpipeline     ) [ 000000000]
a_load_1          (load             ) [ 000000000]
icmp_ln8          (icmp             ) [ 001100000]
br_ln8            (br               ) [ 001110000]
empty_6           (specregionend    ) [ 000000000]
br_ln6            (br               ) [ 011100000]
f                 (phi              ) [ 000011111]
br_ln19           (br               ) [ 000011111]
u_0_7             (phi              ) [ 000001111]
icmp_ln19         (icmp             ) [ 000001111]
br_ln19           (br               ) [ 000001111]
br_ln0            (br               ) [ 000001111]
count_0           (phi              ) [ 000000111]
j_0               (phi              ) [ 000000110]
empty_8           (speclooptripcount) [ 000000000]
icmp_ln21         (icmp             ) [ 000001111]
j                 (add              ) [ 000001111]
br_ln21           (br               ) [ 000000000]
zext_ln23         (zext             ) [ 000000000]
a_addr            (getelementptr    ) [ 000000110]
zext_ln21         (zext             ) [ 000000000]
tmp               (specregionbegin  ) [ 000000000]
specpipeline_ln22 (specpipeline     ) [ 000000000]
a_load            (load             ) [ 000000000]
icmp_ln23         (icmp             ) [ 000000000]
sub_ln23          (sub              ) [ 000000000]
neg               (sub              ) [ 000000000]
abscond           (icmp             ) [ 000000000]
abs               (select           ) [ 000000000]
sub_ln23_1        (sub              ) [ 000000000]
icmp_ln23_1       (icmp             ) [ 000000000]
count             (add              ) [ 000000000]
select_ln23       (select           ) [ 000000000]
select_ln23_1     (select           ) [ 000001111]
empty_9           (specregionend    ) [ 000000000]
br_ln21           (br               ) [ 000001111]
icmp_ln27         (icmp             ) [ 000001111]
br_ln27           (br               ) [ 000000000]
u                 (add              ) [ 000011111]
br_ln19           (br               ) [ 000011111]
p_0               (phi              ) [ 000000001]
ret_ln32          (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="k">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="u_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="u_0_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="u_0_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="k_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="k_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="a_addr_2_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="4" slack="0"/>
<pin id="66" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_2/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="3" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load_1/2 a_load/6 "/>
</bind>
</comp>

<comp id="75" class="1004" name="a_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="4" slack="0"/>
<pin id="79" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/6 "/>
</bind>
</comp>

<comp id="83" class="1005" name="i_0_i_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="4" slack="1"/>
<pin id="85" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="87" class="1004" name="i_0_i_phi_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="1"/>
<pin id="89" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="4" slack="0"/>
<pin id="91" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/2 "/>
</bind>
</comp>

<comp id="95" class="1005" name="f_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="4" slack="2"/>
<pin id="97" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="f (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="f_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="4" slack="2"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="4" slack="2"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="108" class="1005" name="u_0_7_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="2"/>
<pin id="110" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="u_0_7 (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="u_0_7_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="4"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="32" slack="1"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="u_0_7/5 "/>
</bind>
</comp>

<comp id="118" class="1005" name="count_0_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="1"/>
<pin id="120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="count_0 (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="count_0_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="1"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="1" slack="1"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count_0/6 "/>
</bind>
</comp>

<comp id="130" class="1005" name="j_0_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="4" slack="1"/>
<pin id="132" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="j_0_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="0"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="1" slack="1"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/6 "/>
</bind>
</comp>

<comp id="142" class="1005" name="p_0_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="2"/>
<pin id="144" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_0_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="2"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="32" slack="2"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/8 "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_ln6_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="0" index="1" bw="4" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="i_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln8_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="0"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln8_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="icmp_ln19_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="5" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/5 "/>
</bind>
</comp>

<comp id="183" class="1004" name="icmp_ln21_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="0" index="1" bw="4" slack="2"/>
<pin id="186" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/6 "/>
</bind>
</comp>

<comp id="189" class="1004" name="j_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/6 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln23_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/6 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln21_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="1"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/7 "/>
</bind>
</comp>

<comp id="204" class="1004" name="icmp_ln23_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="2"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/7 "/>
</bind>
</comp>

<comp id="210" class="1004" name="sub_ln23_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="2"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23/7 "/>
</bind>
</comp>

<comp id="216" class="1004" name="neg_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg/7 "/>
</bind>
</comp>

<comp id="222" class="1004" name="abscond_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond/7 "/>
</bind>
</comp>

<comp id="228" class="1004" name="abs_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="0" index="2" bw="32" slack="0"/>
<pin id="232" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs/7 "/>
</bind>
</comp>

<comp id="236" class="1004" name="sub_ln23_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="6"/>
<pin id="238" dir="0" index="1" bw="4" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23_1/7 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln23_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_1/7 "/>
</bind>
</comp>

<comp id="247" class="1004" name="count_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count/7 "/>
</bind>
</comp>

<comp id="253" class="1004" name="select_ln23_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="1"/>
<pin id="256" dir="0" index="2" bw="32" slack="0"/>
<pin id="257" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23/7 "/>
</bind>
</comp>

<comp id="261" class="1004" name="select_ln23_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="1"/>
<pin id="264" dir="0" index="2" bw="32" slack="0"/>
<pin id="265" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23_1/7 "/>
</bind>
</comp>

<comp id="269" class="1004" name="icmp_ln27_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="0" index="1" bw="32" slack="6"/>
<pin id="272" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/8 "/>
</bind>
</comp>

<comp id="274" class="1004" name="u_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="2"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/8 "/>
</bind>
</comp>

<comp id="280" class="1005" name="u_0_read_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="4"/>
<pin id="282" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="u_0_read "/>
</bind>
</comp>

<comp id="285" class="1005" name="k_read_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="6"/>
<pin id="287" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="k_read "/>
</bind>
</comp>

<comp id="291" class="1005" name="icmp_ln6_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="1"/>
<pin id="293" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln6 "/>
</bind>
</comp>

<comp id="295" class="1005" name="i_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="300" class="1005" name="a_addr_2_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="3" slack="1"/>
<pin id="302" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_2 "/>
</bind>
</comp>

<comp id="308" class="1005" name="icmp_ln19_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="312" class="1005" name="icmp_ln21_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="316" class="1005" name="j_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="0"/>
<pin id="318" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="321" class="1005" name="a_addr_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="3" slack="1"/>
<pin id="323" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="326" class="1005" name="select_ln23_1_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln23_1 "/>
</bind>
</comp>

<comp id="334" class="1005" name="u_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="30" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="30" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="82"><net_src comp="75" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="86"><net_src comp="16" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="83" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="94"><net_src comp="87" pin="4"/><net_sink comp="83" pin=0"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="106"><net_src comp="83" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="107"><net_src comp="99" pin="4"/><net_sink comp="95" pin=0"/></net>

<net id="117"><net_src comp="111" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="121"><net_src comp="40" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="129"><net_src comp="122" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="141"><net_src comp="134" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="145"><net_src comp="40" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="108" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="158"><net_src comp="87" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="18" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="87" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="28" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="169"><net_src comp="87" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="175"><net_src comp="69" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="40" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="111" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="46" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="134" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="95" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="134" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="28" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="134" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="203"><net_src comp="130" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="108" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="69" pin="3"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="108" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="69" pin="3"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="40" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="210" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="210" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="40" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="222" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="210" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="216" pin="2"/><net_sink comp="228" pin=2"/></net>

<net id="240"><net_src comp="200" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="228" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="236" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="118" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="38" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="258"><net_src comp="241" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="118" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="247" pin="2"/><net_sink comp="253" pin=2"/></net>

<net id="266"><net_src comp="204" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="118" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="253" pin="3"/><net_sink comp="261" pin=2"/></net>

<net id="273"><net_src comp="118" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="108" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="38" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="50" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="288"><net_src comp="56" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="294"><net_src comp="154" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="160" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="303"><net_src comp="62" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="311"><net_src comp="177" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="183" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="189" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="324"><net_src comp="75" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="329"><net_src comp="261" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="337"><net_src comp="274" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="111" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: counter : a | {2 3 6 7 }
	Port: counter : k | {1 }
	Port: counter : u_0 | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln6 : 1
		i : 1
		br_ln6 : 2
		zext_ln8 : 1
		a_addr_2 : 2
		a_load_1 : 3
	State 3
		icmp_ln8 : 1
		br_ln8 : 2
		empty_6 : 1
	State 4
	State 5
		icmp_ln19 : 1
		br_ln19 : 2
	State 6
		icmp_ln21 : 1
		j : 1
		br_ln21 : 2
		zext_ln23 : 1
		a_addr : 2
		a_load : 3
	State 7
		icmp_ln23 : 1
		sub_ln23 : 1
		neg : 2
		abscond : 2
		abs : 3
		sub_ln23_1 : 1
		icmp_ln23_1 : 4
		select_ln23 : 5
		select_ln23_1 : 6
		empty_9 : 1
	State 8
		br_ln27 : 1
		p_0 : 2
		ret_ln32 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |    icmp_ln6_fu_154   |    0    |    9    |
|          |    icmp_ln8_fu_171   |    0    |    20   |
|          |   icmp_ln19_fu_177   |    0    |    20   |
|   icmp   |   icmp_ln21_fu_183   |    0    |    9    |
|          |   icmp_ln23_fu_204   |    0    |    20   |
|          |    abscond_fu_222    |    0    |    20   |
|          |  icmp_ln23_1_fu_241  |    0    |    20   |
|          |   icmp_ln27_fu_269   |    0    |    20   |
|----------|----------------------|---------|---------|
|          |    sub_ln23_fu_210   |    0    |    39   |
|    sub   |      neg_fu_216      |    0    |    39   |
|          |   sub_ln23_1_fu_236  |    0    |    39   |
|----------|----------------------|---------|---------|
|          |       i_fu_160       |    0    |    12   |
|    add   |       j_fu_189       |    0    |    12   |
|          |     count_fu_247     |    0    |    39   |
|          |       u_fu_274       |    0    |    39   |
|----------|----------------------|---------|---------|
|          |      abs_fu_228      |    0    |    32   |
|  select  |  select_ln23_fu_253  |    0    |    32   |
|          | select_ln23_1_fu_261 |    0    |    32   |
|----------|----------------------|---------|---------|
|   read   |  u_0_read_read_fu_50 |    0    |    0    |
|          |   k_read_read_fu_56  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    zext_ln8_fu_166   |    0    |    0    |
|   zext   |   zext_ln23_fu_195   |    0    |    0    |
|          |   zext_ln21_fu_200   |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   453   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   a_addr_2_reg_300  |    3   |
|    a_addr_reg_321   |    3   |
|   count_0_reg_118   |   32   |
|       f_reg_95      |    4   |
|     i_0_i_reg_83    |    4   |
|      i_reg_295      |    4   |
|  icmp_ln19_reg_308  |    1   |
|  icmp_ln21_reg_312  |    1   |
|   icmp_ln6_reg_291  |    1   |
|     j_0_reg_130     |    4   |
|      j_reg_316      |    4   |
|    k_read_reg_285   |   32   |
|     p_0_reg_142     |   32   |
|select_ln23_1_reg_326|   32   |
|    u_0_7_reg_108    |   32   |
|   u_0_read_reg_280  |   32   |
|      u_reg_334      |   32   |
+---------------------+--------+
|        Total        |   253  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_69 |  p0  |   4  |   3  |   12   ||    21   |
|   i_0_i_reg_83   |  p0  |   2  |   4  |    8   ||    9    |
|     f_reg_95     |  p0  |   2  |   4  |    8   ||    9    |
|  count_0_reg_118 |  p0  |   2  |  32  |   64   ||    9    |
|    j_0_reg_130   |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   100  ||  3.3175 ||    57   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   453  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   57   |
|  Register |    -   |   253  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   253  |   510  |
+-----------+--------+--------+--------+
