Analysis & Synthesis report for lab1
Thu Apr 28 14:39:30 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Apr 28 14:39:30 2022           ;
; Quartus Prime Version       ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name               ; lab1                                        ;
; Top-level Entity Name       ; datapath                                    ;
; Family                      ; MAX V                                       ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; datapath           ; lab1               ;
; Family name                                                      ; MAX V              ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Apr 28 14:39:22 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 7 design units, including 3 entities, in source file /users/bhavy/courses/ee 309/project/309-project/datapath/rij.vhd
    Info (12022): Found design unit 1: rij File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/rij.vhd Line: 5
    Info (12022): Found design unit 2: R_block-R_arch File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/rij.vhd Line: 39
    Info (12022): Found design unit 3: I_block-I_arch File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/rij.vhd Line: 55
    Info (12022): Found design unit 4: J_block-J_arch File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/rij.vhd Line: 71
    Info (12023): Found entity 1: R_block File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/rij.vhd Line: 32
    Info (12023): Found entity 2: I_block File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/rij.vhd Line: 48
    Info (12023): Found entity 3: J_block File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/rij.vhd Line: 64
Info (12021): Found 2 design units, including 1 entities, in source file /users/bhavy/courses/ee 309/project/309-project/datapath/regfile.vhd
    Info (12022): Found design unit 1: regfile-rf_arch File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/regfile.vhd Line: 19
    Info (12023): Found entity 1: regfile File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/regfile.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/bhavy/courses/ee 309/project/309-project/datapath/reg.vhd
    Info (12022): Found design unit 1: reg-reg_arch File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/reg.vhd Line: 14
    Info (12023): Found entity 1: reg File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/reg.vhd Line: 5
Info (12021): Found 13 design units, including 6 entities, in source file /users/bhavy/courses/ee 309/project/309-project/datapath/muxes.vhd
    Info (12022): Found design unit 1: muxes File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/muxes.vhd Line: 5
    Info (12022): Found design unit 2: mux_2to1-mux_2x1_arch File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/muxes.vhd Line: 97
    Info (12022): Found design unit 3: demux_1x2-demux_1x2_arch File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/muxes.vhd Line: 124
    Info (12022): Found design unit 4: mux_4to1-mux_4x1_arch File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/muxes.vhd Line: 153
    Info (12022): Found design unit 5: demux_1x4-demux_1x4_arch File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/muxes.vhd Line: 186
    Info (12022): Found design unit 6: mux_8to1-mux_8x1_arch File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/muxes.vhd Line: 223
    Info (12022): Found design unit 7: demux_1to8-demux_8x1_arch File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/muxes.vhd Line: 269
    Info (12023): Found entity 1: mux_2to1 File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/muxes.vhd Line: 87
    Info (12023): Found entity 2: demux_1x2 File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/muxes.vhd Line: 114
    Info (12023): Found entity 3: mux_4to1 File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/muxes.vhd Line: 141
    Info (12023): Found entity 4: demux_1x4 File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/muxes.vhd Line: 174
    Info (12023): Found entity 5: mux_8to1 File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/muxes.vhd Line: 207
    Info (12023): Found entity 6: demux_1to8 File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/muxes.vhd Line: 253
Info (12021): Found 2 design units, including 1 entities, in source file /users/bhavy/courses/ee 309/project/309-project/datapath/memory.vhd
    Info (12022): Found design unit 1: mem-mem_arch File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/memory.vhd Line: 20
    Info (12023): Found entity 1: mem File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/memory.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/bhavy/courses/ee 309/project/309-project/datapath/ir.vhd
    Info (12022): Found design unit 1: ir-ir_arch File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/ir.vhd Line: 20
    Info (12023): Found entity 1: ir File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/ir.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/bhavy/courses/ee 309/project/309-project/datapath/incrementer.vhd
    Info (12022): Found design unit 1: incrementer-incr_arch File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/incrementer.vhd Line: 14
    Info (12023): Found entity 1: incrementer File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/incrementer.vhd Line: 6
Info (12021): Found 3 design units, including 1 entities, in source file /users/bhavy/courses/ee 309/project/309-project/datapath/fsm.vhd
    Info (12022): Found design unit 1: FSM File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/fsm.vhd Line: 7
    Info (12022): Found design unit 2: machine-machine_arch File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/fsm.vhd Line: 42
    Info (12023): Found entity 1: machine File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/fsm.vhd Line: 29
Info (12021): Found 3 design units, including 1 entities, in source file /users/bhavy/courses/ee 309/project/309-project/datapath/decode.vhd
    Info (12022): Found design unit 1: decode File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/decode.vhd Line: 4
    Info (12022): Found design unit 2: decoder-beh File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/decode.vhd Line: 19
    Info (12023): Found entity 1: decoder File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/decode.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /users/bhavy/courses/ee 309/project/309-project/datapath/datapath.vhd
    Info (12022): Found design unit 1: Datapath-datapath_arch File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/datapath.vhd Line: 28
    Info (12023): Found entity 1: Datapath File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/datapath.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /users/bhavy/courses/ee 309/project/309-project/datapath/bus.vhd
    Info (12022): Found design unit 1: int_bus-bus_arch File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/bus.vhd Line: 14
    Info (12023): Found entity 1: int_bus File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/bus.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/bhavy/courses/ee 309/project/309-project/datapath/alu.vhd
    Info (12022): Found design unit 1: ALU-alu_arch File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/alu.vhd Line: 21
    Info (12023): Found entity 1: ALU File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/alu.vhd Line: 5
Error (10482): VHDL error at datapath.vhd(222): object "rf_en" is used but not declared File: C:/Users/bhavy/Courses/EE 309/Project/309-Project/datapath/datapath.vhd Line: 222
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning
    Error: Peak virtual memory: 4761 megabytes
    Error: Processing ended: Thu Apr 28 14:39:30 2022
    Error: Elapsed time: 00:00:08
    Error: Total CPU time (on all processors): 00:00:07


