xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="C:/Xilinx/2025.1/Vivado/data/rsb/busdef"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="C:/Xilinx/2025.1/Vivado/data/rsb/busdef"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/ip/xpm/xpm_VCOMP.vhd,incdir="C:/Xilinx/2025.1/Vivado/data/rsb/busdef"
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_2_13,../../../ipstatic/simulation/fifo_generator_vlog_beh.v,incdir="C:/Xilinx/2025.1/Vivado/data/rsb/busdef"
fifo_generator_v13_2_rfs.vhd,vhdl,fifo_generator_v13_2_13,../../../ipstatic/hdl/fifo_generator_v13_2_rfs.vhd,incdir="C:/Xilinx/2025.1/Vivado/data/rsb/busdef"
fifo_generator_v13_2_rfs.v,verilog,fifo_generator_v13_2_13,../../../ipstatic/hdl/fifo_generator_v13_2_rfs.v,incdir="C:/Xilinx/2025.1/Vivado/data/rsb/busdef"
Uart_Fifo.v,verilog,xil_defaultlib,../../../../hw.gen/sources_1/ip/Uart_Fifo_1/sim/Uart_Fifo.v,incdir="C:/Xilinx/2025.1/Vivado/data/rsb/busdef"
glbl.v,Verilog,xil_defaultlib,glbl.v
