<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ERRIRQCR&lt;n&gt;</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">ERRIRQCR&lt;n&gt;, Generic Error Interrupt Configuration Register, n =
      0 - 15</h1><p>The ERRIRQCR&lt;n&gt; characteristics are:</p><h2>Purpose</h2>
        <p>The ERRIRQCR&lt;n&gt; registers are <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> interrupt configuration registers.</p>

      
        <p>The architecture provides a recommended format for the ERRIRQCR&lt;n&gt; registers. The registers provided by the recommended layout are:</p>

      
        <ul>
<li>
<p><a href="ext-errfhicr0.html">ERRFHICR0</a>, <a href="ext-errfhicr1.html">ERRFHICR1</a>, and <a href="ext-errfhicr2.html">ERRFHICR2</a>, the fault-handling interrupt configuration registers. ERRFHICR&lt;m&gt; maps to ERRIRQCR0 and ERRIRQCR1.</p>

</li><li>
<p><a href="ext-errericr0.html">ERRERICR0</a>, <a href="ext-errericr1.html">ERRERICR1</a>, and <a href="ext-errericr2.html">ERRERICR2</a>, the error recovery interrupt configuration registers. ERRERICR&lt;m&gt; maps to ERRIRQCR2 and ERRIRQCR3.</p>

</li><li>
<p>If ARMv8.4-RAS is implemented, <a href="ext-errcricr0.html">ERRCRICR0</a>, <a href="ext-errcricr1.html">ERRCRICR1</a>, and <a href="ext-errcricr2.html">ERRCRICR2</a>, the critical error interrupt configuration registers. ERRFHICR&lt;m&gt; maps to ERRIRQCR4 and ERRIRQCR5.</p>

</li><li>
<p><a href="ext-errirqsr.html">ERRIRQSR</a>, the error interrupt status register. <a href="ext-errirqsr.html">ERRIRQSR</a> maps to ERRIRQCR15.</p>

</li></ul>

      
        <p>This register describes the generic <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> format of the interrupt configuration registers, when the recommended layout is not used.</p>
      <h2>Configuration</h2><p></p>
        <p>Present only if the interrupt configuration registers are implemented. Otherwise, this register is <span class="arm-defined-word">RES0</span>.</p>
      <h2>Attributes</h2>
            <p>ERRIRQCR&lt;n&gt; is a 64-bit register.</p>
          <h2>Field descriptions</h2><p>The ERRIRQCR&lt;n&gt; bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#IMPLEMENTATIONDEFINED_63">IMPLEMENTATION DEFINED</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#IMPLEMENTATIONDEFINED_63">IMPLEMENTATION DEFINED</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  

    </div><h4 id="IMPLEMENTATIONDEFINED_63">IMPLEMENTATION DEFINED, bits [63:0]
                  </h4>
            <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
          
  <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span> controls. This field reads as an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value and writes to this field have <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> behavior.</p>

        <div class="text_after_fields">
    
  

    </div><h2>Accessing the ERRIRQCR&lt;n&gt;</h2><h4>ERRIRQCR&lt;n&gt; can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>RAS</td><td><span class="hexnumber">0xE80</span> + 8n</td><td>ERRIRQCR&lt;n&gt;</td></tr></table><p>Accesses on this interface are <span class="access_level">RW</span>.</p><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">27/09/2019 18:48; 6134483bd14dc8c12a99c984cbfe3431cc1c9707</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
