# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7" \
"../../../../../datamover_axi.sv" \

verilog xil_defaultlib  --include "../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/ipshared/d0f7" \
"../../../../../datamover_axi_wrap.v" \
"../../../../../pulse_btn.v" \
"../../../../../oled-rgb-gram-if.v" \
"../../../../eval_datamover_axi_oled.ip_user_files/bd/design_1/ip/design_1_datamover_axi_wrap_0_0/sim/design_1_datamover_axi_wrap_0_0.v" \
"../../../../eval_datamover_axi_oled.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" \
"../../../../eval_datamover_axi_oled.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../../eval_datamover_axi_oled.ip_user_files/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" \
"../../../../eval_datamover_axi_oled.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../../eval_datamover_axi_oled.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../../eval_datamover_axi_oled.ip_user_files/bd/design_1/ip/design_1_pulse_btn_0_0/sim/design_1_pulse_btn_0_0.v" \
"../../../../eval_datamover_axi_oled.ip_user_files/bd/design_1/ip/design_1_oledrgb_0_0/sim/design_1_oledrgb_0_0.v" \
"../../../../eval_datamover_axi_oled.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" \
"../../../../eval_datamover_axi_oled.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../eval_datamover_axi_oled.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
