Running: xsim.dir/FPGA_ADC_interface_tb_behav/xsimk.exe -simmode gui -wdb FPGA_ADC_interface_tb_behav.wdb -simrunnum 0 -socket 49817
Design successfully loaded
Design Loading Memory Usage: 5092 KB (Peak: 5092 KB)
Design Loading CPU Usage: 61 ms
Simulation completed
Simulation Memory Usage: 6388 KB (Peak: 6388 KB)
Simulation CPU Usage: 1905 ms
