   1              		.cpu cortex-m0
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 4
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.code	16
  13              		.file	"IO001.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.IO001_Init,"ax",%progbits
  18              		.align	1
  19              		.global	IO001_Init
  20              		.code	16
  21              		.thumb_func
  23              	IO001_Init:
  24              	.LFB38:
  25              		.file 1 "../Dave/Generated/src/IO001/IO001.c"
   1:../Dave/Generated/src/IO001/IO001.c **** /*******************************************************************************
   2:../Dave/Generated/src/IO001/IO001.c **** **  DAVE App Name : IO001       App Version: 1.0.16               
   3:../Dave/Generated/src/IO001/IO001.c **** **  This file is generated by DAVE, User modification to this file will be    **
   4:../Dave/Generated/src/IO001/IO001.c **** **  overwritten at the next code generation.                                  **
   5:../Dave/Generated/src/IO001/IO001.c **** *******************************************************************************/
   6:../Dave/Generated/src/IO001/IO001.c **** 
   7:../Dave/Generated/src/IO001/IO001.c **** /*CODE_BLOCK_BEGIN[IO001.c]*/
   8:../Dave/Generated/src/IO001/IO001.c **** /*******************************************************************************
   9:../Dave/Generated/src/IO001/IO001.c ****  Copyright (c) 2012, Infineon Technologies AG                                 **
  10:../Dave/Generated/src/IO001/IO001.c ****  All rights reserved.                                                         **
  11:../Dave/Generated/src/IO001/IO001.c ****                                                                               **
  12:../Dave/Generated/src/IO001/IO001.c ****  Redistribution and use in source and binary forms, with or without           **
  13:../Dave/Generated/src/IO001/IO001.c ****  modification,are permitted provided that the following conditions are met:   **
  14:../Dave/Generated/src/IO001/IO001.c ****                                                                               **
  15:../Dave/Generated/src/IO001/IO001.c ****  *Redistributions of source code must retain the above copyright notice,      **
  16:../Dave/Generated/src/IO001/IO001.c ****  this list of conditions and the following disclaimer.                        **
  17:../Dave/Generated/src/IO001/IO001.c ****  *Redistributions in binary form must reproduce the above copyright notice,   **
  18:../Dave/Generated/src/IO001/IO001.c ****  this list of conditions and the following disclaimer in the documentation    **
  19:../Dave/Generated/src/IO001/IO001.c ****  and/or other materials provided with the distribution.                       **
  20:../Dave/Generated/src/IO001/IO001.c ****  *Neither the name of the copyright holders nor the names of its contributors **
  21:../Dave/Generated/src/IO001/IO001.c ****  may be used to endorse or promote products derived from this software without**
  22:../Dave/Generated/src/IO001/IO001.c ****  specific prior written permission.                                           **
  23:../Dave/Generated/src/IO001/IO001.c ****                                                                               **
  24:../Dave/Generated/src/IO001/IO001.c ****  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"  **
  25:../Dave/Generated/src/IO001/IO001.c ****  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE    **
  26:../Dave/Generated/src/IO001/IO001.c ****  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE   **
  27:../Dave/Generated/src/IO001/IO001.c ****  ARE  DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE   **
  28:../Dave/Generated/src/IO001/IO001.c ****  LIABLE  FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR         **
  29:../Dave/Generated/src/IO001/IO001.c ****  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF         **
  30:../Dave/Generated/src/IO001/IO001.c ****  SUBSTITUTE GOODS OR  SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS    **
  31:../Dave/Generated/src/IO001/IO001.c ****  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN      **
  32:../Dave/Generated/src/IO001/IO001.c ****  CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)       **
  33:../Dave/Generated/src/IO001/IO001.c ****  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE   **
  34:../Dave/Generated/src/IO001/IO001.c ****  POSSIBILITY OF SUCH DAMAGE.                                                  **
  35:../Dave/Generated/src/IO001/IO001.c ****                                                                               **
  36:../Dave/Generated/src/IO001/IO001.c ****  To improve the quality of the software, users are encouraged to share        **
  37:../Dave/Generated/src/IO001/IO001.c ****  modifications, enhancements or bug fixes with Infineon Technologies AG       **
  38:../Dave/Generated/src/IO001/IO001.c ****  dave@infineon.com).                                                          **
  39:../Dave/Generated/src/IO001/IO001.c ****                                                                               **
  40:../Dave/Generated/src/IO001/IO001.c **** ********************************************************************************
  41:../Dave/Generated/src/IO001/IO001.c **** **                                                                            **
  42:../Dave/Generated/src/IO001/IO001.c **** **                                                                            **
  43:../Dave/Generated/src/IO001/IO001.c **** ** PLATFORM : Infineon XMC4000/XMC1000 Series                                 **
  44:../Dave/Generated/src/IO001/IO001.c **** **                                                                            **
  45:../Dave/Generated/src/IO001/IO001.c **** ** COMPILER : Compiler Independent                                            **
  46:../Dave/Generated/src/IO001/IO001.c **** **                                                                            **
  47:../Dave/Generated/src/IO001/IO001.c **** ** AUTHOR   : App Developer                                                   **
  48:../Dave/Generated/src/IO001/IO001.c **** **                                                                            **
  49:../Dave/Generated/src/IO001/IO001.c **** ** MAY BE CHANGED BY USER [yes/no]: Yes                                       **
  50:../Dave/Generated/src/IO001/IO001.c **** **                                                                            **
  51:../Dave/Generated/src/IO001/IO001.c **** ** MODIFICATION DATE : Feb 07, 2013                                           **
  52:../Dave/Generated/src/IO001/IO001.c **** **                                                                            **
  53:../Dave/Generated/src/IO001/IO001.c **** *******************************************************************************/
  54:../Dave/Generated/src/IO001/IO001.c **** /*******************************************************************************
  55:../Dave/Generated/src/IO001/IO001.c **** **                      Author(s) Identity                                    **
  56:../Dave/Generated/src/IO001/IO001.c **** ********************************************************************************
  57:../Dave/Generated/src/IO001/IO001.c **** **                                                                            **
  58:../Dave/Generated/src/IO001/IO001.c **** ** Initials     Name                                                          **
  59:../Dave/Generated/src/IO001/IO001.c **** ** ---------------------------------------------------------------------------**
  60:../Dave/Generated/src/IO001/IO001.c **** ** PAE        App Developer                                                   **
  61:../Dave/Generated/src/IO001/IO001.c **** *******************************************************************************/
  62:../Dave/Generated/src/IO001/IO001.c **** /**
  63:../Dave/Generated/src/IO001/IO001.c ****  * @file   IO001.c
  64:../Dave/Generated/src/IO001/IO001.c ****  *
  65:../Dave/Generated/src/IO001/IO001.c ****  * @brief  IO_Analog_IO001 App
  66:../Dave/Generated/src/IO001/IO001.c ****  */
  67:../Dave/Generated/src/IO001/IO001.c **** /* Revision History - 
  68:../Dave/Generated/src/IO001/IO001.c ****  * 7 Feb 2013 v1.0.6  Replaced "/pin/iocr_pcr" resource with 
  69:../Dave/Generated/src/IO001/IO001.c ****  *                    "/IO001_inputchardummy" resource to get the IOCR_PCR value.
  70:../Dave/Generated/src/IO001/IO001.c ****  *
  71:../Dave/Generated/src/IO001/IO001.c ****  */
  72:../Dave/Generated/src/IO001/IO001.c **** /*******************************************************************************
  73:../Dave/Generated/src/IO001/IO001.c ****  ** INCLUDE FILES                                                             **
  74:../Dave/Generated/src/IO001/IO001.c ****  ******************************************************************************/
  75:../Dave/Generated/src/IO001/IO001.c **** 
  76:../Dave/Generated/src/IO001/IO001.c **** /** Inclusion of header file */
  77:../Dave/Generated/src/IO001/IO001.c **** #include <DAVE3.h>
  78:../Dave/Generated/src/IO001/IO001.c **** 
  79:../Dave/Generated/src/IO001/IO001.c **** /*******************************************************************************
  80:../Dave/Generated/src/IO001/IO001.c **** **                      Private Macro Definitions                             **
  81:../Dave/Generated/src/IO001/IO001.c **** *******************************************************************************/
  82:../Dave/Generated/src/IO001/IO001.c **** 
  83:../Dave/Generated/src/IO001/IO001.c **** /*******************************************************************************
  84:../Dave/Generated/src/IO001/IO001.c **** **                      Private Type Definitions                              **
  85:../Dave/Generated/src/IO001/IO001.c **** *******************************************************************************/
  86:../Dave/Generated/src/IO001/IO001.c **** 
  87:../Dave/Generated/src/IO001/IO001.c **** /*******************************************************************************
  88:../Dave/Generated/src/IO001/IO001.c **** **                 Private Function Declarations:
  89:../Dave/Generated/src/IO001/IO001.c **** *******************************************************************************/
  90:../Dave/Generated/src/IO001/IO001.c **** 
  91:../Dave/Generated/src/IO001/IO001.c **** /*******************************************************************************
  92:../Dave/Generated/src/IO001/IO001.c **** **                      Global Constant Definitions                           **
  93:../Dave/Generated/src/IO001/IO001.c **** *******************************************************************************/
  94:../Dave/Generated/src/IO001/IO001.c **** 
  95:../Dave/Generated/src/IO001/IO001.c **** /*******************************************************************************
  96:../Dave/Generated/src/IO001/IO001.c **** **                      Global Variable Definitions                           **
  97:../Dave/Generated/src/IO001/IO001.c **** *******************************************************************************/
  98:../Dave/Generated/src/IO001/IO001.c **** 
  99:../Dave/Generated/src/IO001/IO001.c **** /*******************************************************************************
 100:../Dave/Generated/src/IO001/IO001.c **** **                      Private Constant Definitions                          **
 101:../Dave/Generated/src/IO001/IO001.c **** *******************************************************************************/
 102:../Dave/Generated/src/IO001/IO001.c **** 
 103:../Dave/Generated/src/IO001/IO001.c **** /*******************************************************************************
 104:../Dave/Generated/src/IO001/IO001.c **** **                 Function like macro definitions                            **
 105:../Dave/Generated/src/IO001/IO001.c **** *******************************************************************************/
 106:../Dave/Generated/src/IO001/IO001.c **** /*******************************************************************************
 107:../Dave/Generated/src/IO001/IO001.c **** **                      Private Function Definitions                          **
 108:../Dave/Generated/src/IO001/IO001.c **** *******************************************************************************/
 109:../Dave/Generated/src/IO001/IO001.c **** 
 110:../Dave/Generated/src/IO001/IO001.c **** /*******************************************************************************
 111:../Dave/Generated/src/IO001/IO001.c **** **                      Public Function Definitions                           **
 112:../Dave/Generated/src/IO001/IO001.c **** *******************************************************************************/
 113:../Dave/Generated/src/IO001/IO001.c **** 
 114:../Dave/Generated/src/IO001/IO001.c **** 
 115:../Dave/Generated/src/IO001/IO001.c **** /** @ingroup IO001_Func
 116:../Dave/Generated/src/IO001/IO001.c ****  * @{
 117:../Dave/Generated/src/IO001/IO001.c ****  */
 118:../Dave/Generated/src/IO001/IO001.c **** 
 119:../Dave/Generated/src/IO001/IO001.c **** void IO001_Init(void)
 120:../Dave/Generated/src/IO001/IO001.c **** {
  26              		.loc 1 120 0
  27              		.cfi_startproc
 121:../Dave/Generated/src/IO001/IO001.c ****    /* <<<DD_IO001_API_1>>> */
 122:../Dave/Generated/src/IO001/IO001.c **** 
 123:../Dave/Generated/src/IO001/IO001.c ****   /* Configuration of Port 2 Pin 8 based on User configuration */
 124:../Dave/Generated/src/IO001/IO001.c ****   /* Enable Digital Pad Input*/
 125:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle0.PortRegs->PDISC  &= (~((uint32_t)0x1U << 8));
  28              		.loc 1 125 0
  29 0000 184B     		ldr	r3, .L2
  30 0002 194A     		ldr	r2, .L2+4
  31 0004 5868     		ldr	r0, [r3, #4]
 126:../Dave/Generated/src/IO001/IO001.c ****   /*configure the Digital Input characteristics in IOCR register*/
 127:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle0.PortRegs->IOCR8 |= (0U << 3);
 128:../Dave/Generated/src/IO001/IO001.c ****   /* Configuration of Port 2 Pin 9 based on User configuration */
 129:../Dave/Generated/src/IO001/IO001.c ****   /* Enable Digital Pad Input*/
 130:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle1.PortRegs->PDISC  &= (~((uint32_t)0x1U << 9));
 131:../Dave/Generated/src/IO001/IO001.c ****   /*configure the Digital Input characteristics in IOCR register*/
 132:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle1.PortRegs->IOCR8 |= (0U << 11);
 133:../Dave/Generated/src/IO001/IO001.c ****   /* Configuration of Port 2 Pin 6 based on User configuration */
 134:../Dave/Generated/src/IO001/IO001.c ****   /* Enable Digital Pad Input*/
 135:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle2.PortRegs->PDISC  &= (~((uint32_t)0x1U << 6));
 136:../Dave/Generated/src/IO001/IO001.c ****   /*configure the Digital Input characteristics in IOCR register*/
 137:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle2.PortRegs->IOCR4 |= (0U << 19);
 138:../Dave/Generated/src/IO001/IO001.c ****   /* Configuration of Port 2 Pin 7 based on User configuration */
 139:../Dave/Generated/src/IO001/IO001.c ****   /* Enable Digital Pad Input*/
 140:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle3.PortRegs->PDISC  &= (~((uint32_t)0x1U << 7));
 141:../Dave/Generated/src/IO001/IO001.c ****   /*configure the Digital Input characteristics in IOCR register*/
 142:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle3.PortRegs->IOCR4 |= (0U << 27);
 143:../Dave/Generated/src/IO001/IO001.c ****   /* Configuration of Port 2 Pin 2 based on User configuration */
 144:../Dave/Generated/src/IO001/IO001.c ****   /* Enable Digital Pad Input*/
 145:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle4.PortRegs->PDISC  &= (~((uint32_t)0x1U << 2));
 146:../Dave/Generated/src/IO001/IO001.c ****   /*configure the Digital Input characteristics in IOCR register*/
 147:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle4.PortRegs->IOCR0 |= (0U << 19);
 148:../Dave/Generated/src/IO001/IO001.c ****   /* Configuration of Port 2 Pin 1 based on User configuration */
 149:../Dave/Generated/src/IO001/IO001.c ****   /* Enable Digital Pad Input*/
 150:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle5.PortRegs->PDISC  &= (~((uint32_t)0x1U << 1));
 151:../Dave/Generated/src/IO001/IO001.c ****   /*configure the Digital Input characteristics in IOCR register*/
 152:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle5.PortRegs->IOCR0 |= (0U << 11);
 153:../Dave/Generated/src/IO001/IO001.c **** }
  32              		.loc 1 153 0
  33              		@ sp needed for prologue
 125:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle0.PortRegs->PDISC  &= (~((uint32_t)0x1U << 8));
  34              		.loc 1 125 0
  35 0006 016E     		ldr	r1, [r0, #96]
  36 0008 0A40     		and	r2, r1
  37 000a 0266     		str	r2, [r0, #96]
 127:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle0.PortRegs->IOCR8 |= (0U << 3);
  38              		.loc 1 127 0
  39 000c 8369     		ldr	r3, [r0, #24]
 130:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle1.PortRegs->PDISC  &= (~((uint32_t)0x1U << 9));
  40              		.loc 1 130 0
  41 000e 174A     		ldr	r2, .L2+8
 127:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle0.PortRegs->IOCR8 |= (0U << 3);
  42              		.loc 1 127 0
  43 0010 8361     		str	r3, [r0, #24]
 130:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle1.PortRegs->PDISC  &= (~((uint32_t)0x1U << 9));
  44              		.loc 1 130 0
  45 0012 1748     		ldr	r0, .L2+12
  46 0014 4368     		ldr	r3, [r0, #4]
  47 0016 196E     		ldr	r1, [r3, #96]
  48 0018 0A40     		and	r2, r1
  49 001a 1A66     		str	r2, [r3, #96]
 132:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle1.PortRegs->IOCR8 |= (0U << 11);
  50              		.loc 1 132 0
  51 001c 9869     		ldr	r0, [r3, #24]
 135:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle2.PortRegs->PDISC  &= (~((uint32_t)0x1U << 6));
  52              		.loc 1 135 0
  53 001e 4021     		mov	r1, #64
 132:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle1.PortRegs->IOCR8 |= (0U << 11);
  54              		.loc 1 132 0
  55 0020 9861     		str	r0, [r3, #24]
 135:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle2.PortRegs->PDISC  &= (~((uint32_t)0x1U << 6));
  56              		.loc 1 135 0
  57 0022 144B     		ldr	r3, .L2+16
  58 0024 5868     		ldr	r0, [r3, #4]
  59 0026 026E     		ldr	r2, [r0, #96]
  60 0028 8A43     		bic	r2, r1
  61 002a 0266     		str	r2, [r0, #96]
 137:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle2.PortRegs->IOCR4 |= (0U << 19);
  62              		.loc 1 137 0
  63 002c 4369     		ldr	r3, [r0, #20]
 140:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle3.PortRegs->PDISC  &= (~((uint32_t)0x1U << 7));
  64              		.loc 1 140 0
  65 002e 8021     		mov	r1, #128
 137:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle2.PortRegs->IOCR4 |= (0U << 19);
  66              		.loc 1 137 0
  67 0030 4361     		str	r3, [r0, #20]
 140:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle3.PortRegs->PDISC  &= (~((uint32_t)0x1U << 7));
  68              		.loc 1 140 0
  69 0032 1148     		ldr	r0, .L2+20
  70 0034 4368     		ldr	r3, [r0, #4]
  71 0036 1A6E     		ldr	r2, [r3, #96]
  72 0038 8A43     		bic	r2, r1
  73 003a 1A66     		str	r2, [r3, #96]
 142:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle3.PortRegs->IOCR4 |= (0U << 27);
  74              		.loc 1 142 0
  75 003c 5869     		ldr	r0, [r3, #20]
 145:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle4.PortRegs->PDISC  &= (~((uint32_t)0x1U << 2));
  76              		.loc 1 145 0
  77 003e 0421     		mov	r1, #4
 142:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle3.PortRegs->IOCR4 |= (0U << 27);
  78              		.loc 1 142 0
  79 0040 5861     		str	r0, [r3, #20]
 145:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle4.PortRegs->PDISC  &= (~((uint32_t)0x1U << 2));
  80              		.loc 1 145 0
  81 0042 0E4B     		ldr	r3, .L2+24
  82 0044 5868     		ldr	r0, [r3, #4]
  83 0046 026E     		ldr	r2, [r0, #96]
  84 0048 8A43     		bic	r2, r1
  85 004a 0266     		str	r2, [r0, #96]
 147:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle4.PortRegs->IOCR0 |= (0U << 19);
  86              		.loc 1 147 0
  87 004c 0369     		ldr	r3, [r0, #16]
 150:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle5.PortRegs->PDISC  &= (~((uint32_t)0x1U << 1));
  88              		.loc 1 150 0
  89 004e 0221     		mov	r1, #2
 147:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle4.PortRegs->IOCR0 |= (0U << 19);
  90              		.loc 1 147 0
  91 0050 0361     		str	r3, [r0, #16]
 150:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle5.PortRegs->PDISC  &= (~((uint32_t)0x1U << 1));
  92              		.loc 1 150 0
  93 0052 0B48     		ldr	r0, .L2+28
  94 0054 4368     		ldr	r3, [r0, #4]
  95 0056 1A6E     		ldr	r2, [r3, #96]
  96 0058 8A43     		bic	r2, r1
  97 005a 1A66     		str	r2, [r3, #96]
 152:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle5.PortRegs->IOCR0 |= (0U << 11);
  98              		.loc 1 152 0
  99 005c 1869     		ldr	r0, [r3, #16]
 100 005e 1861     		str	r0, [r3, #16]
 101              		.loc 1 153 0
 102 0060 7047     		bx	lr
 103              	.L3:
 104 0062 C046     		.align	2
 105              	.L2:
 106 0064 00000000 		.word	IO001_Handle0
 107 0068 FFFEFFFF 		.word	-257
 108 006c FFFDFFFF 		.word	-513
 109 0070 00000000 		.word	IO001_Handle1
 110 0074 00000000 		.word	IO001_Handle2
 111 0078 00000000 		.word	IO001_Handle3
 112 007c 00000000 		.word	IO001_Handle4
 113 0080 00000000 		.word	IO001_Handle5
 114              		.cfi_endproc
 115              	.LFE38:
 117              		.section	.text.IO001_EnableDigitalInput,"ax",%progbits
 118              		.align	1
 119              		.global	IO001_EnableDigitalInput
 120              		.code	16
 121              		.thumb_func
 123              	IO001_EnableDigitalInput:
 124              	.LFB39:
 154:../Dave/Generated/src/IO001/IO001.c **** 
 155:../Dave/Generated/src/IO001/IO001.c **** void IO001_EnableDigitalInput(const IO001_HandleType* Handle,IO001_InputModeType Mode)
 156:../Dave/Generated/src/IO001/IO001.c **** {
 125              		.loc 1 156 0
 126              		.cfi_startproc
 127              	.LVL0:
 128 0000 30B5     		push	{r4, r5, lr}
 129              	.LCFI0:
 130              		.cfi_def_cfa_offset 12
 131              		.cfi_offset 4, -12
 132              		.cfi_offset 5, -8
 133              		.cfi_offset 14, -4
 157:../Dave/Generated/src/IO001/IO001.c ****   uint8_t Pin = Handle->PortPin;
 158:../Dave/Generated/src/IO001/IO001.c ****   /* <<<DD_IO001_API_2>>> */
 159:../Dave/Generated/src/IO001/IO001.c ****      
 160:../Dave/Generated/src/IO001/IO001.c ****   /* Enable Digital Mode */
 161:../Dave/Generated/src/IO001/IO001.c ****   Handle->PortRegs->PDISC  =  (uint32_t)(Handle->PortRegs->PDISC & ~(1UL << (Pin)));
 134              		.loc 1 161 0
 135 0002 4368     		ldr	r3, [r0, #4]
 157:../Dave/Generated/src/IO001/IO001.c ****   uint8_t Pin = Handle->PortPin;
 136              		.loc 1 157 0
 137 0004 4278     		ldrb	r2, [r0, #1]
 138              	.LVL1:
 139              		.loc 1 161 0
 140 0006 0124     		mov	r4, #1
 141 0008 186E     		ldr	r0, [r3, #96]
 142              	.LVL2:
 143 000a 9440     		lsl	r4, r4, r2
 144 000c A043     		bic	r0, r4
 145 000e 1866     		str	r0, [r3, #96]
 162:../Dave/Generated/src/IO001/IO001.c ****   if(Pin < 4U)
 146              		.loc 1 162 0
 147 0010 032A     		cmp	r2, #3
 148 0012 0DD8     		bhi	.L5
 163:../Dave/Generated/src/IO001/IO001.c ****   {
 164:../Dave/Generated/src/IO001/IO001.c ****     Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U)
 149              		.loc 1 164 0
 150 0014 1F20     		mov	r0, #31
 151 0016 D200     		lsl	r2, r2, #3
 152 0018 1C69     		ldr	r4, [r3, #16]
 153 001a 0332     		add	r2, r2, #3
 154 001c 051C     		mov	r5, r0
 155 001e 9540     		lsl	r5, r5, r2
 156 0020 AC43     		bic	r4, r5
 157 0022 1C61     		str	r4, [r3, #16]
 165:../Dave/Generated/src/IO001/IO001.c ****     Handle->PortRegs->IOCR0 |= (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 158              		.loc 1 165 0
 159 0024 1C69     		ldr	r4, [r3, #16]
 160 0026 0140     		and	r1, r0
 161              	.LVL3:
 162 0028 9140     		lsl	r1, r1, r2
 163 002a 2143     		orr	r1, r4
 164 002c 1961     		str	r1, [r3, #16]
 165 002e 35E0     		b	.L4
 166              	.LVL4:
 167              	.L5:
 166:../Dave/Generated/src/IO001/IO001.c ****   } else if ((Pin >= 4U) && (Pin <= 7U))
 168              		.loc 1 166 0
 169 0030 151F     		sub	r5, r2, #4
 170 0032 E8B2     		uxtb	r0, r5
 171 0034 0328     		cmp	r0, #3
 172 0036 0DD8     		bhi	.L7
 173              	.LVL5:
 167:../Dave/Generated/src/IO001/IO001.c ****   {
 168:../Dave/Generated/src/IO001/IO001.c ****     Pin = Pin - 4U;
 169:../Dave/Generated/src/IO001/IO001.c ****     Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U)
 174              		.loc 1 169 0
 175 0038 1F22     		mov	r2, #31
 176 003a C000     		lsl	r0, r0, #3
 177 003c 5C69     		ldr	r4, [r3, #20]
 178 003e 0330     		add	r0, r0, #3
 179 0040 151C     		mov	r5, r2
 180              	.LVL6:
 181 0042 8540     		lsl	r5, r5, r0
 182 0044 AC43     		bic	r4, r5
 183 0046 5C61     		str	r4, [r3, #20]
 170:../Dave/Generated/src/IO001/IO001.c ****     Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 184              		.loc 1 170 0
 185 0048 5C69     		ldr	r4, [r3, #20]
 186 004a 1140     		and	r1, r2
 187              	.LVL7:
 188 004c 8140     		lsl	r1, r1, r0
 189 004e 2143     		orr	r1, r4
 190 0050 5961     		str	r1, [r3, #20]
 191 0052 23E0     		b	.L4
 192              	.LVL8:
 193              	.L7:
 171:../Dave/Generated/src/IO001/IO001.c ****   } else if ((Pin >= 8U) && (Pin <= 11U))
 194              		.loc 1 171 0
 195 0054 141C     		mov	r4, r2
 196 0056 083C     		sub	r4, r4, #8
 197 0058 E5B2     		uxtb	r5, r4
 198 005a 032D     		cmp	r5, #3
 199 005c 0DD8     		bhi	.L8
 200              	.LVL9:
 172:../Dave/Generated/src/IO001/IO001.c ****   {
 173:../Dave/Generated/src/IO001/IO001.c ****     Pin = Pin - 8U;
 174:../Dave/Generated/src/IO001/IO001.c ****     Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U)
 201              		.loc 1 174 0
 202 005e E800     		lsl	r0, r5, #3
 203 0060 1F22     		mov	r2, #31
 204 0062 9C69     		ldr	r4, [r3, #24]
 205              	.LVL10:
 206 0064 0330     		add	r0, r0, #3
 207 0066 151C     		mov	r5, r2
 208              	.LVL11:
 209 0068 8540     		lsl	r5, r5, r0
 210 006a AC43     		bic	r4, r5
 211 006c 9C61     		str	r4, [r3, #24]
 175:../Dave/Generated/src/IO001/IO001.c ****     Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 212              		.loc 1 175 0
 213 006e 9C69     		ldr	r4, [r3, #24]
 214 0070 1140     		and	r1, r2
 215              	.LVL12:
 216 0072 8140     		lsl	r1, r1, r0
 217 0074 2143     		orr	r1, r4
 218 0076 9961     		str	r1, [r3, #24]
 219 0078 10E0     		b	.L4
 220              	.LVL13:
 221              	.L8:
 176:../Dave/Generated/src/IO001/IO001.c ****   } else if ((Pin >= 12U) && (Pin <= 15U))
 222              		.loc 1 176 0
 223 007a 0C3A     		sub	r2, r2, #12
 224 007c D2B2     		uxtb	r2, r2
 225 007e 032A     		cmp	r2, #3
 226 0080 0CD8     		bhi	.L4
 227              	.LVL14:
 177:../Dave/Generated/src/IO001/IO001.c ****   {
 178:../Dave/Generated/src/IO001/IO001.c ****     Pin = Pin - 12U;
 179:../Dave/Generated/src/IO001/IO001.c ****     Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8
 228              		.loc 1 179 0
 229 0082 1F20     		mov	r0, #31
 230 0084 D200     		lsl	r2, r2, #3
 231              	.LVL15:
 232 0086 DC69     		ldr	r4, [r3, #28]
 233              	.LVL16:
 234 0088 0332     		add	r2, r2, #3
 235 008a 051C     		mov	r5, r0
 236 008c 9540     		lsl	r5, r5, r2
 237 008e AC43     		bic	r4, r5
 238 0090 DC61     		str	r4, [r3, #28]
 180:../Dave/Generated/src/IO001/IO001.c ****     Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 239              		.loc 1 180 0
 240 0092 DC69     		ldr	r4, [r3, #28]
 241 0094 0140     		and	r1, r0
 242              	.LVL17:
 243 0096 9140     		lsl	r1, r1, r2
 244 0098 2143     		orr	r1, r4
 245 009a D961     		str	r1, [r3, #28]
 246              	.LVL18:
 247              	.L4:
 181:../Dave/Generated/src/IO001/IO001.c ****   }
 182:../Dave/Generated/src/IO001/IO001.c ****   else
 183:../Dave/Generated/src/IO001/IO001.c ****   {
 184:../Dave/Generated/src/IO001/IO001.c ****    /*Not supposed to be here */
 185:../Dave/Generated/src/IO001/IO001.c ****   }
 186:../Dave/Generated/src/IO001/IO001.c **** }
 248              		.loc 1 186 0
 249              		@ sp needed for prologue
 250 009c 30BD     		pop	{r4, r5, pc}
 251              		.cfi_endproc
 252              	.LFE39:
 254              		.section	.text.IO001_DisableDigitalInput,"ax",%progbits
 255              		.align	1
 256              		.global	IO001_DisableDigitalInput
 257              		.code	16
 258              		.thumb_func
 260              	IO001_DisableDigitalInput:
 261              	.LFB40:
 187:../Dave/Generated/src/IO001/IO001.c **** 
 188:../Dave/Generated/src/IO001/IO001.c **** void IO001_DisableDigitalInput(const IO001_HandleType* Handle)
 189:../Dave/Generated/src/IO001/IO001.c **** {
 262              		.loc 1 189 0
 263              		.cfi_startproc
 264              	.LVL19:
 190:../Dave/Generated/src/IO001/IO001.c ****   /* <<<DD_IO001_API_3>>> */
 191:../Dave/Generated/src/IO001/IO001.c ****   /* Disable Digital Mode */
 192:../Dave/Generated/src/IO001/IO001.c ****   Handle->PortRegs->PDISC  |=  (uint32_t)(1UL << Handle->PortPin);
 265              		.loc 1 192 0
 266 0000 4278     		ldrb	r2, [r0, #1]
 267 0002 4368     		ldr	r3, [r0, #4]
 268 0004 0120     		mov	r0, #1
 269              	.LVL20:
 270 0006 196E     		ldr	r1, [r3, #96]
 271 0008 9040     		lsl	r0, r0, r2
 272 000a 021C     		mov	r2, r0
 273 000c 0A43     		orr	r2, r1
 274 000e 1A66     		str	r2, [r3, #96]
 193:../Dave/Generated/src/IO001/IO001.c **** }
 275              		.loc 1 193 0
 276              		@ sp needed for prologue
 277 0010 7047     		bx	lr
 278              		.cfi_endproc
 279              	.LFE40:
 281              		.text
 282              	.Letext0:
 283              		.file 2 "c:\\dave-3.1.10\\arm-gcc\\bin\\../lib/gcc/arm-none-eabi/4.7.4/../../../../arm-none-eabi/i
 284              		.file 3 "C:\\Users\\tomasoat\\Userdata\\AEPrograms\\DAVE3_workspace_32_DAVE3110\\RGB_LED_Shield_v5
 285              		.file 4 "C:\\Users\\tomasoat\\Userdata\\AEPrograms\\DAVE3_workspace_32_DAVE3110\\RGB_LED_Shield_v5
DEFINED SYMBOLS
                            *ABS*:00000000 IO001.c
C:\Users\tomasoat\AppData\Local\Temp\ccnx7wAm.s:18     .text.IO001_Init:00000000 $t
C:\Users\tomasoat\AppData\Local\Temp\ccnx7wAm.s:23     .text.IO001_Init:00000000 IO001_Init
C:\Users\tomasoat\AppData\Local\Temp\ccnx7wAm.s:106    .text.IO001_Init:00000064 $d
C:\Users\tomasoat\AppData\Local\Temp\ccnx7wAm.s:118    .text.IO001_EnableDigitalInput:00000000 $t
C:\Users\tomasoat\AppData\Local\Temp\ccnx7wAm.s:123    .text.IO001_EnableDigitalInput:00000000 IO001_EnableDigitalInput
C:\Users\tomasoat\AppData\Local\Temp\ccnx7wAm.s:255    .text.IO001_DisableDigitalInput:00000000 $t
C:\Users\tomasoat\AppData\Local\Temp\ccnx7wAm.s:260    .text.IO001_DisableDigitalInput:00000000 IO001_DisableDigitalInput
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.e09b9dd5224853206c418479f14d6963
                           .group:00000000 wm4.XMC1200.h.45.4c899b4822ac22c0f00d6fd7f173cc96
                           .group:00000000 wm4.core_cm0.h.47.022e66414e77714da7c4b30b3ad99fe8
                           .group:00000000 wm4.newlib.h.8.a9901dc52d1357e3e94003403d43f8b5
                           .group:00000000 wm4.features.h.22.b72b3baab2bb2eab3661375590100b6b
                           .group:00000000 wm4.config.h.193.5fb8ef056cdff92dec3dee9552839d8c
                           .group:00000000 wm4._ansi.h.23.7aefdac4826acebbfc9f3822a0aeb14c
                           .group:00000000 wm4.stdint.h.20.54ad762faa59e3c05491630641c8d8bf
                           .group:00000000 wm4.core_cmInstr.h.39.b7b6650bdd2316848d940915272d75b8
                           .group:00000000 wm4.core_cm0.h.135.ca70469f87e143609670bb393bfa6518
                           .group:00000000 wm4.XMC1000_RomFunctionTable.h.31.6d9a94465618f31b040dc9cea9a47ad7
                           .group:00000000 wm4.XMC1200.h.122.96b58b1204def4c9f76341a4e21abaf6
                           .group:00000000 wm4.stddef.h.40.50cf36416e06376af8a9dca28536f2e4
                           .group:00000000 wm4.types.h.60.e75c47576398c648cdcf9000ace5e3d8
                           .group:00000000 wm4.MULTIPLEXER.h.46.383e3edbb9cbf6e538f7c1532ef623c1
                           .group:00000000 wm4.uc_id.h.35.62dcba5f6261c1436e3866a751c1a98b
                           .group:00000000 wm4.BCCUDIM01_Conf.h.46.1e3ffd6581cbd401bcc28a6ce60f19f0
                           .group:00000000 wm4.BCCUCH01_Conf.h.48.2ce679450068d1645a9e0c3a7937e697
                           .group:00000000 wm4.CCU4Global_Conf.h.63.a52fac0daa39b5f58343578312b4eb54
                           .group:00000000 wm4.PWMSP003_Conf.h.49.a3ea83c25b3af429e78acb0f2dc45bd4
                           .group:00000000 wm4.PWMSP003.h.103.903071678b9af5683776405c5b299fbb
                           .group:00000000 wm4.IO002_Conf.h.51.9fc2eb43e77e0a2c02912a3744f3ec9d
                           .group:00000000 wm4.IO001.h.49.4efcabb368feaef60c65bd7504b48505
                           .group:00000000 wm4.NVIC002_Conf.h.62.64042456dc7f2eb96fc713abacb4c5d4
                           .group:00000000 wm4.DMX512RD01_Conf.h.49.036b57ce74a404ea8f8ade310b364436
                           .group:00000000 wm4.IO004.h.53.442ea5eb47ad9eedc675253aa35f3107
                           .group:00000000 wm4.Usic.h.40.f6a4fed014760114cf5039d398d6dd2c
                           .group:00000000 wm4.I2C003_Conf.h.50.5fb7c255d386301836868ba2fd78b91f
                           .group:00000000 wm4.FLASH003.h.76.20bf3d34b222314a45adfdfb414ab1b6
                           .group:00000000 wm4.FLASH003_Conf.h.72.6d366060eda228c6c8843c467361c30c

UNDEFINED SYMBOLS
IO001_Handle0
IO001_Handle1
IO001_Handle2
IO001_Handle3
IO001_Handle4
IO001_Handle5
