<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1456</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:16px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:8px;font-family:Times;color:#000000;}
	.ft05{font-size:12px;font-family:Times;color:#0860a8;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1456-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1456.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">35-176&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">MODEL-SPECIFIC&#160;REGISTERS (MSRS)</p>
<p style="position:absolute;top:359px;left:68px;white-space:nowrap" class="ft02">35.10.1 &#160;&#160;MSRs In Intel</p>
<p style="position:absolute;top:358px;left:253px;white-space:nowrap" class="ft01">®</p>
<p style="position:absolute;top:359px;left:266px;white-space:nowrap" class="ft02">&#160;Xeon</p>
<p style="position:absolute;top:358px;left:312px;white-space:nowrap" class="ft01">®</p>
<p style="position:absolute;top:359px;left:325px;white-space:nowrap" class="ft02">&#160;Processor E5 v2 Product Family (Based on Ivy Bridge-E&#160;</p>
<p style="position:absolute;top:380px;left:148px;white-space:nowrap" class="ft02">Microarchitecture)</p>
<p style="position:absolute;top:411px;left:68px;white-space:nowrap" class="ft03"><a href="o_fe12b1e2a880e0ce-1456.html">Table&#160;35-24</a>&#160;lists&#160;model-specific registers&#160;(MSRs) that are&#160;specific to&#160;the&#160;Intel</p>
<p style="position:absolute;top:408px;left:588px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:411px;left:598px;white-space:nowrap" class="ft03">&#160;Xeon</p>
<p style="position:absolute;top:408px;left:636px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:411px;left:647px;white-space:nowrap" class="ft03">&#160;Processor E5 v2&#160;Product&#160;</p>
<p style="position:absolute;top:427px;left:68px;white-space:nowrap" class="ft06">Family&#160;(based on Ivy Bridge-E microarchitecture). These&#160;processors have&#160;a CPUID signature&#160;with&#160;<br/>DisplayFamily_DisplayModel of 06_3EH,&#160;see<a href="o_fe12b1e2a880e0ce-1281.html">&#160;Table 35-1. Th</a>ese processors supports the&#160;MSR interfaces&#160;listed in&#160;<br/><a href="o_fe12b1e2a880e0ce-1423.html">Table 35-18</a>, and&#160;<a href="o_fe12b1e2a880e0ce-1456.html">Table&#160;35-24.</a>&#160;</p>
<p style="position:absolute;top:207px;left:185px;white-space:nowrap" class="ft03">31</p>
<p style="position:absolute;top:207px;left:449px;white-space:nowrap" class="ft07">TURBO_ACTIVATION_RATIO_Lock (RW/L)<br/>When this bit&#160;is set, the content of&#160;this register is locked until a&#160;</p>
<p style="position:absolute;top:244px;left:449px;white-space:nowrap" class="ft03">reset.&#160;</p>
<p style="position:absolute;top:268px;left:185px;white-space:nowrap" class="ft03">63:32</p>
<p style="position:absolute;top:268px;left:449px;white-space:nowrap" class="ft03">Reserved.</p>
<p style="position:absolute;top:292px;left:82px;white-space:nowrap" class="ft03">See&#160;<a href="o_fe12b1e2a880e0ce-1423.html">Table 35-18,</a><a href="o_fe12b1e2a880e0ce-1442.html">&#160;Table 35-19&#160;a</a>nd<a href="o_fe12b1e2a880e0ce-1443.html">&#160;Table 35-20</a>&#160;for other MSR definitions applicable&#160;to&#160;processors with&#160;CPUID&#160;signature&#160;</p>
<p style="position:absolute;top:309px;left:425px;white-space:nowrap" class="ft03">06_3AH&#160;</p>
<p style="position:absolute;top:502px;left:108px;white-space:nowrap" class="ft05">Table 35-24.&#160;&#160;MSRs Supported by&#160;Intel®&#160;Xeon®&#160;Processors&#160;E5 v2 Product Family (based&#160;on Ivy Bridge-E&#160;</p>
<p style="position:absolute;top:520px;left:388px;white-space:nowrap" class="ft05">microarchitecture)</p>
<p style="position:absolute;top:544px;left:98px;white-space:nowrap" class="ft03">Register&#160;</p>
<p style="position:absolute;top:561px;left:99px;white-space:nowrap" class="ft03">Address</p>
<p style="position:absolute;top:561px;left:220px;white-space:nowrap" class="ft03">Register Name</p>
<p style="position:absolute;top:544px;left:378px;white-space:nowrap" class="ft03">Scope</p>
<p style="position:absolute;top:561px;left:594px;white-space:nowrap" class="ft03">Bit&#160;Description</p>
<p style="position:absolute;top:585px;left:82px;white-space:nowrap" class="ft03">&#160;Hex</p>
<p style="position:absolute;top:585px;left:140px;white-space:nowrap" class="ft03">Dec</p>
<p style="position:absolute;top:609px;left:84px;white-space:nowrap" class="ft03">4EH</p>
<p style="position:absolute;top:609px;left:143px;white-space:nowrap" class="ft03">78</p>
<p style="position:absolute;top:609px;left:185px;white-space:nowrap" class="ft03">MSR_PPIN_CTL</p>
<p style="position:absolute;top:609px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:609px;left:448px;white-space:nowrap" class="ft03">Protected&#160;Processor Inventory Number&#160;Enable Control&#160;(R/W)</p>
<p style="position:absolute;top:633px;left:185px;white-space:nowrap" class="ft03">0</p>
<p style="position:absolute;top:633px;left:448px;white-space:nowrap" class="ft08">LockOut&#160;&#160;(R/WO)<br/>Set 1to&#160;prevent further&#160;writes&#160;to&#160;MSR_PPIN_CTL.&#160;Writing 1&#160;to<br/>MSR_PPINCTL[bit 0] is&#160;permitted only if&#160;MSR_PPIN_CTL[bit 1] is<br/>clear,&#160;Default is 0.<br/>BIOS should provide an opt-in menu&#160;to&#160;enable the user&#160;to&#160;turn&#160;on<br/>MSR_PPIN_CTL[bit 1]&#160;for&#160;privileged&#160;inventory initialization&#160;agent to<br/>access MSR_PPIN.&#160;After reading MSR_PPIN, the privileged<br/>inventory initialization&#160;agent should write&#160;‘01b’&#160;to&#160;MSR_PPIN_CTL<br/>to&#160;disable&#160;further access&#160;to&#160;MSR_PPIN&#160;and prevent unauthorized<br/>modification to&#160;MSR_PPIN_CTL.</p>
<p style="position:absolute;top:845px;left:185px;white-space:nowrap" class="ft03">1</p>
<p style="position:absolute;top:845px;left:448px;white-space:nowrap" class="ft07">Enable_PPIN (R/W)<br/>If 1, enables MSR_PPIN&#160;to&#160;be&#160;accessible using&#160;RDMSR. Once set,<br/>attempt to&#160;write 1 to&#160;MSR_PPIN_CTL[bit 0] will cause #GP.<br/>If 0, an attempt&#160;to&#160;read MSR_PPIN will cause #GP.&#160;Default&#160;is 0.</p>
<p style="position:absolute;top:933px;left:185px;white-space:nowrap" class="ft03">63:2</p>
<p style="position:absolute;top:933px;left:448px;white-space:nowrap" class="ft03">Reserved.</p>
<p style="position:absolute;top:957px;left:84px;white-space:nowrap" class="ft03">4FH</p>
<p style="position:absolute;top:957px;left:143px;white-space:nowrap" class="ft03">79</p>
<p style="position:absolute;top:957px;left:185px;white-space:nowrap" class="ft03">MSR_PPIN</p>
<p style="position:absolute;top:957px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:957px;left:448px;white-space:nowrap" class="ft03">Protected&#160;Processor Inventory Number&#160;(R/O)</p>
<p style="position:absolute;top:100px;left:118px;white-space:nowrap" class="ft05">Table 35-23. &#160;Additional MSRs&#160;Supported by&#160;3rd&#160;Generation Intel® Core™ Processors (based on Intel®&#160;</p>
<p style="position:absolute;top:118px;left:288px;white-space:nowrap" class="ft05">microarchitecture code&#160;name Ivy Bridge)&#160;(Contd.)</p>
<p style="position:absolute;top:142px;left:98px;white-space:nowrap" class="ft03">Register&#160;</p>
<p style="position:absolute;top:159px;left:99px;white-space:nowrap" class="ft03">Address</p>
<p style="position:absolute;top:159px;left:220px;white-space:nowrap" class="ft03">Register Name</p>
<p style="position:absolute;top:142px;left:379px;white-space:nowrap" class="ft03">Scope</p>
<p style="position:absolute;top:159px;left:595px;white-space:nowrap" class="ft03">Bit Description</p>
<p style="position:absolute;top:182px;left:82px;white-space:nowrap" class="ft03">&#160;Hex</p>
<p style="position:absolute;top:182px;left:140px;white-space:nowrap" class="ft03">Dec</p>
</div>
</body>
</html>
