version 3
C:/xilinx/vga/top.vf
top
VERILOG
VERILOG
C:/xilinx/vga/test_top.xwv
Clocked
-
-
10000000000
ns
GSR:true
PRLD:false
100000000
CLOCK_LIST_BEGIN
CLK60
6000000
6000000
2000000
2000000
100000000
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
dram_a
CLK60
dram_cas
CLK60
dram_di
CLK60
dram_dq
CLK60
dram_ras
CLK60
dram_t
CLK60
dram_we
CLK60
mem_wr
CLK60
oc1
CLK60
reset
CLK60
reset_30
CLK60
sd_clk
CLK60
sd_cs
CLK60
sd_di
CLK60
sd_do
CLK60
spi_clk
CLK60
spi_cs
CLK60
spi_si
CLK60
spi_so
CLK60
uart_rxd
CLK60
uart_txd
CLK60
vga_b
CLK60
vga_g
CLK60
vga_hsync
CLK60
vga_r
CLK60
vga_vsync
CLK60
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
dram_a_DIFF
dram_cas_DIFF
dram_di_DIFF
dram_ras_DIFF
dram_t_DIFF
dram_we_DIFF
oc1_DIFF
reset_30_DIFF
reset_DIFF
sd_clk_DIFF
sd_cs_DIFF
sd_do_DIFF
uart_txd_DIFF
vga_b_DIFF
vga_g_DIFF
vga_hsync_DIFF
vga_r_DIFF
vga_vsync_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
CLK60
mem_wr
dram_dq
dram_cas
dram_ras
dram_t
dram_we
oc1
reset
vga_b
vga_g
vga_hsync
vga_r
vga_vsync
dram_a
dram_di
spi_clk
spi_cs
spi_si
spi_so
reset_30
sd_clk
sd_cs
sd_di
sd_do
uart_rxd
uart_txd
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
SIGPROPS_END
GROUPS_HIER_BEGIN
GROUPS_HIER_END
GROUPS_CHILDREN_BEGIN
GROUPS_CHILDREN_END
