#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jul 28 20:20:26 2024
# Process ID: 8472
# Current directory: F:/miniRV-HITSZ
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17592 F:\miniRV-HITSZ\miniRV-HITSZ.xpr
# Log file: F:/miniRV-HITSZ/vivado.log
# Journal file: F:/miniRV-HITSZ\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/miniRV-HITSZ/miniRV-HITSZ.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'DRAM' generated file not found 'f:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/DRAM/DRAM.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'DRAM' generated file not found 'f:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/DRAM/DRAM_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'DRAM' generated file not found 'f:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/DRAM/DRAM_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'DRAM' generated file not found 'f:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/DRAM/DRAM_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'DRAM' generated file not found 'f:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/DRAM/DRAM_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 841.832 ; gain = 210.938
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Adder_4.v] -no_script -reset -force -quiet
remove_files  F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Adder_4.v
file delete -force F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Adder_4.v
export_ip_user_files -of_objects  [get_files F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/CLA.v] -no_script -reset -force -quiet
remove_files  F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/CLA.v
file delete -force F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/CLA.v
export_ip_user_files -of_objects  [get_files F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/adder.v] -no_script -reset -force -quiet
remove_files  F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/adder.v
file delete -force F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/adder.v
set_property -dict [list CONFIG.coefficient_file {F:/comp2012/calculator_FPGA.coe}] [get_ips IROM]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/comp2012/calculator_FPGA.coe' provided. It will be converted relative to IP Instance files '../../../../../comp2012/calculator_FPGA.coe'
generate_target all [get_files  F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/IROM/IROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'IROM'...
catch { config_ip_cache -export [get_ips -all IROM] }
export_ip_user_files -of_objects [get_files F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/IROM/IROM.xci] -no_script -sync -force -quiet
reset_run IROM_synth_1
launch_runs -jobs 16 IROM_synth_1
[Sun Jul 28 20:24:18 2024] Launched IROM_synth_1...
Run output will be captured here: F:/miniRV-HITSZ/miniRV-HITSZ.runs/IROM_synth_1/runme.log
export_simulation -of_objects [get_files F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/IROM/IROM.xci] -directory F:/miniRV-HITSZ/miniRV-HITSZ.ip_user_files/sim_scripts -ip_user_files_dir F:/miniRV-HITSZ/miniRV-HITSZ.ip_user_files -ipstatic_source_dir F:/miniRV-HITSZ/miniRV-HITSZ.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/miniRV-HITSZ/miniRV-HITSZ.cache/compile_simlib/modelsim} {questa=F:/miniRV-HITSZ/miniRV-HITSZ.cache/compile_simlib/questa} {riviera=F:/miniRV-HITSZ/miniRV-HITSZ.cache/compile_simlib/riviera} {activehdl=F:/miniRV-HITSZ/miniRV-HITSZ.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/miniRV-HITSZ/miniRV-HITSZ.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Jul 28 20:24:30 2024] Launched IROM_synth_1, DRAM_synth_1, synth_1...
Run output will be captured here:
IROM_synth_1: F:/miniRV-HITSZ/miniRV-HITSZ.runs/IROM_synth_1/runme.log
DRAM_synth_1: F:/miniRV-HITSZ/miniRV-HITSZ.runs/DRAM_synth_1/runme.log
synth_1: F:/miniRV-HITSZ/miniRV-HITSZ.runs/synth_1/runme.log
[Sun Jul 28 20:24:30 2024] Launched impl_1...
Run output will be captured here: F:/miniRV-HITSZ/miniRV-HITSZ.runs/impl_1/runme.log
set_param general.maxThreads 32
32
set_param general.maxThreads 64
ERROR: [Common 17-154] Value should be >= 1 and <= 32
set_param general.maxThreads 32
32
reset_run synth_1
reset_run DRAM_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Couldn't access process for termination

launch_runs synth_1 -jobs 16
[Sun Jul 28 20:56:50 2024] Launched DRAM_synth_1...
Run output will be captured here: F:/miniRV-HITSZ/miniRV-HITSZ.runs/DRAM_synth_1/runme.log
[Sun Jul 28 20:56:50 2024] Launched synth_1...
Run output will be captured here: F:/miniRV-HITSZ/miniRV-HITSZ.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Jul 28 20:57:55 2024] Launched DRAM_synth_1, synth_1...
Run output will be captured here:
DRAM_synth_1: F:/miniRV-HITSZ/miniRV-HITSZ.runs/DRAM_synth_1/runme.log
synth_1: F:/miniRV-HITSZ/miniRV-HITSZ.runs/synth_1/runme.log
[Sun Jul 28 20:57:55 2024] Launched impl_1...
Run output will be captured here: F:/miniRV-HITSZ/miniRV-HITSZ.runs/impl_1/runme.log
reset_run synth_1
reset_run DRAM_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Jul 28 20:58:28 2024] Launched DRAM_synth_1, synth_1...
Run output will be captured here:
DRAM_synth_1: F:/miniRV-HITSZ/miniRV-HITSZ.runs/DRAM_synth_1/runme.log
synth_1: F:/miniRV-HITSZ/miniRV-HITSZ.runs/synth_1/runme.log
[Sun Jul 28 20:58:29 2024] Launched impl_1...
Run output will be captured here: F:/miniRV-HITSZ/miniRV-HITSZ.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Jul 28 21:08:46 2024] Launched impl_1...
Run output will be captured here: F:/miniRV-HITSZ/miniRV-HITSZ.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Jul 28 21:11:19 2024] Launched synth_1...
Run output will be captured here: F:/miniRV-HITSZ/miniRV-HITSZ.runs/synth_1/runme.log
[Sun Jul 28 21:11:20 2024] Launched impl_1...
Run output will be captured here: F:/miniRV-HITSZ/miniRV-HITSZ.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {F:/miniRV-HITSZ/miniRV-HITSZ.runs/impl_1/miniRV_SoC.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/miniRV-HITSZ/miniRV-HITSZ.runs/impl_1/miniRV_SoC.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 28 21:23:34 2024...
