VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN gcd ;
UNITS DISTANCE MICRONS 1000 ;
DIEAREA ( 0 0 ) ( 86840 86840 ) ;
ROW ROW_0 unithd 1380 2720 N DO 183 BY 1 STEP 460 0 ;
ROW ROW_1 unithd 1380 5440 FS DO 183 BY 1 STEP 460 0 ;
ROW ROW_2 unithd 1380 8160 N DO 183 BY 1 STEP 460 0 ;
ROW ROW_3 unithd 1380 10880 FS DO 183 BY 1 STEP 460 0 ;
ROW ROW_4 unithd 1380 13600 N DO 183 BY 1 STEP 460 0 ;
ROW ROW_5 unithd 1380 16320 FS DO 183 BY 1 STEP 460 0 ;
ROW ROW_6 unithd 1380 19040 N DO 183 BY 1 STEP 460 0 ;
ROW ROW_7 unithd 1380 21760 FS DO 183 BY 1 STEP 460 0 ;
ROW ROW_8 unithd 1380 24480 N DO 183 BY 1 STEP 460 0 ;
ROW ROW_9 unithd 1380 27200 FS DO 183 BY 1 STEP 460 0 ;
ROW ROW_10 unithd 1380 29920 N DO 183 BY 1 STEP 460 0 ;
ROW ROW_11 unithd 1380 32640 FS DO 183 BY 1 STEP 460 0 ;
ROW ROW_12 unithd 1380 35360 N DO 183 BY 1 STEP 460 0 ;
ROW ROW_13 unithd 1380 38080 FS DO 183 BY 1 STEP 460 0 ;
ROW ROW_14 unithd 1380 40800 N DO 183 BY 1 STEP 460 0 ;
ROW ROW_15 unithd 1380 43520 FS DO 183 BY 1 STEP 460 0 ;
ROW ROW_16 unithd 1380 46240 N DO 183 BY 1 STEP 460 0 ;
ROW ROW_17 unithd 1380 48960 FS DO 183 BY 1 STEP 460 0 ;
ROW ROW_18 unithd 1380 51680 N DO 183 BY 1 STEP 460 0 ;
ROW ROW_19 unithd 1380 54400 FS DO 183 BY 1 STEP 460 0 ;
ROW ROW_20 unithd 1380 57120 N DO 183 BY 1 STEP 460 0 ;
ROW ROW_21 unithd 1380 59840 FS DO 183 BY 1 STEP 460 0 ;
ROW ROW_22 unithd 1380 62560 N DO 183 BY 1 STEP 460 0 ;
ROW ROW_23 unithd 1380 65280 FS DO 183 BY 1 STEP 460 0 ;
ROW ROW_24 unithd 1380 68000 N DO 183 BY 1 STEP 460 0 ;
ROW ROW_25 unithd 1380 70720 FS DO 183 BY 1 STEP 460 0 ;
ROW ROW_26 unithd 1380 73440 N DO 183 BY 1 STEP 460 0 ;
ROW ROW_27 unithd 1380 76160 FS DO 183 BY 1 STEP 460 0 ;
ROW ROW_28 unithd 1380 78880 N DO 183 BY 1 STEP 460 0 ;
ROW ROW_29 unithd 1380 81600 FS DO 183 BY 1 STEP 460 0 ;
TRACKS X 230 DO 189 STEP 460 LAYER li1 ;
TRACKS Y 170 DO 255 STEP 340 LAYER li1 ;
TRACKS X 170 DO 255 STEP 340 LAYER met1 ;
TRACKS Y 170 DO 255 STEP 340 LAYER met1 ;
TRACKS X 230 DO 189 STEP 460 LAYER met2 ;
TRACKS Y 230 DO 189 STEP 460 LAYER met2 ;
TRACKS X 340 DO 127 STEP 680 LAYER met3 ;
TRACKS Y 340 DO 127 STEP 680 LAYER met3 ;
TRACKS X 460 DO 94 STEP 920 LAYER met4 ;
TRACKS Y 460 DO 94 STEP 920 LAYER met4 ;
TRACKS X 1700 DO 25 STEP 3400 LAYER met5 ;
TRACKS Y 1700 DO 25 STEP 3400 LAYER met5 ;
GCELLGRID X 0 DO 12 STEP 6900 ;
GCELLGRID Y 0 DO 12 STEP 6900 ;
VIAS 4 ;
    - via2_3_1600_480_1_5_320_320 + VIARULE M1M2_PR + CUTSIZE 150 150  + LAYERS met1 via met2  + CUTSPACING 170 170  + ENCLOSURE 85 165 55 85  + ROWCOL 1 5  ;
    - via3_4_1600_480_1_4_400_400 + VIARULE M2M3_PR + CUTSIZE 200 200  + LAYERS met2 via2 met3  + CUTSPACING 200 200  + ENCLOSURE 40 85 65 65  + ROWCOL 1 4  ;
    - via4_5_1600_480_1_4_400_400 + VIARULE M3M4_PR + CUTSIZE 200 200  + LAYERS met3 via3 met4  + CUTSPACING 200 200  + ENCLOSURE 90 60 100 65  + ROWCOL 1 4  ;
    - via5_6_1600_1600_1_1_1600_1600 + VIARULE M4M5_PR + CUTSIZE 800 800  + LAYERS met4 via4 met5  + CUTSPACING 800 800  + ENCLOSURE 400 190 310 400  ;
END VIAS
COMPONENTS 1 ;
    - dpath.a_lt_b$in0\[11\]$_DFFE_PP_ sky130_fd_sc_hd__dfxtp_2 + PLACED ( 41860 54400 ) FS ;
END COMPONENTS
PINS 1 ;
    - clk + NET clk + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER met3 ( -400 -150 ) ( 400 150 )
        + PLACED ( 400 71060 ) N ;
END PINS
BLOCKAGES 1 ;
    - PLACEMENT RECT ( 29440 18800 ) ( 41289 73680 ) ;
END BLOCKAGES
NETS 2 ;
    - clk ( PIN clk ) ( dpath.a_lt_b$in0\[11\]$_DFFE_PP_ CLK ) + USE CLOCK ;
    - ctrl.state.out\[1\] + USE SIGNAL ;
END NETS
END DESIGN
