

================================================================
== Vitis HLS Report for 'compute_mask'
================================================================
* Date:           Mon Nov 17 18:42:24 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.978 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3268|     3268|  16.340 us|  16.340 us|  3268|  3268|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+---------+---------+-----------+-----------+------+------+---------+
        |                         |              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |         Instance        |    Module    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------+--------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_combineVOLEs_fu_142  |combineVOLEs  |     2993|     2993|  14.965 us|  14.965 us|  2993|  2993|       no|
        |grp_combineVOLEs_fu_147  |combineVOLEs  |     2993|     2993|  14.965 us|  14.965 us|  2993|  2993|       no|
        +-------------------------+--------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_76_1  |      272|      272|         2|          1|          1|   272|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      186|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|    37166|   246124|     -|
|Memory               |        8|      -|        0|        0|     0|
|Multiplexer          |        -|      -|        0|      103|     -|
|Register             |        -|      -|      282|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        8|      0|    37448|   246413|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|      0|        4|       57|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      0|        1|       14|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------+--------------+---------+----+-------+--------+-----+
    |         Instance        |    Module    | BRAM_18K| DSP|   FF  |   LUT  | URAM|
    +-------------------------+--------------+---------+----+-------+--------+-----+
    |grp_combineVOLEs_fu_142  |combineVOLEs  |        0|   0|  18583|  123062|    0|
    |grp_combineVOLEs_fu_147  |combineVOLEs  |        0|   0|  18583|  123062|    0|
    +-------------------------+--------------+---------+----+-------+--------+-----+
    |Total                    |              |        0|   0|  37166|  246124|    0|
    +-------------------------+--------------+---------+----+-------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|             Module            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |ur_U   |compute_mask_ur_RAM_AUTO_1R1W  |        4|  0|   0|    0|   272|  128|     1|        34816|
    |Vr_U   |compute_mask_ur_RAM_AUTO_1R1W  |        4|  0|   0|    0|   272|  128|     1|        34816|
    +-------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                               |        8|  0|   0|    0|   544|  256|     2|        69632|
    +-------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |add_ln76_fu_166_p2               |         +|   0|  0|   16|           9|           1|
    |add_ln78_fu_176_p2               |         +|   0|  0|   23|          16|          16|
    |icmp_ln76_fu_160_p2              |      icmp|   0|  0|   16|           9|           9|
    |ap_block_state5_on_subcall_done  |        or|   0|  0|    2|           1|           1|
    |select_ln78_fu_213_p3            |    select|   0|  0|    2|           1|           1|
    |select_ln79_fu_226_p3            |    select|   0|  0|  123|           1|         128|
    |ap_enable_pp0                    |       xor|   0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1          |       xor|   0|  0|    2|           2|           1|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |Total                            |          |   0|  0|  186|          40|         159|
    +---------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |Vr_address0              |   9|          2|    9|         18|
    |Vr_ce0                   |   9|          2|    1|          2|
    |ap_NS_fsm                |  26|          5|    1|          5|
    |ap_enable_reg_pp0_iter1  |  14|          3|    1|          3|
    |ap_return_0              |   9|          2|  128|        256|
    |ap_return_1              |   9|          2|  128|        256|
    |i_fu_54                  |   9|          2|    9|         18|
    |ur_address0              |   9|          2|    9|         18|
    |ur_ce0                   |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 103|         22|  287|        578|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                             |    4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |    1|   0|    1|          0|
    |ap_return_0_preg                      |  128|   0|  128|          0|
    |ap_return_1_preg                      |  128|   0|  128|          0|
    |grp_combineVOLEs_fu_142_ap_start_reg  |    1|   0|    1|          0|
    |grp_combineVOLEs_fu_147_ap_start_reg  |    1|   0|    1|          0|
    |i_13_reg_254                          |    9|   0|    9|          0|
    |i_fu_54                               |    9|   0|    9|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 |  282|   0|  282|          0|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  compute_mask|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  compute_mask|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  compute_mask|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  compute_mask|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  compute_mask|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  compute_mask|  return value|
|ap_return_0   |  out|  128|  ap_ctrl_hs|  compute_mask|  return value|
|ap_return_1   |  out|  128|  ap_ctrl_hs|  compute_mask|  return value|
|u_0_address0  |  out|   18|   ap_memory|           u_0|         array|
|u_0_ce0       |  out|    1|   ap_memory|           u_0|         array|
|u_0_q0        |   in|    1|   ap_memory|           u_0|         array|
|u_1_address0  |  out|   18|   ap_memory|           u_1|         array|
|u_1_ce0       |  out|    1|   ap_memory|           u_1|         array|
|u_1_q0        |   in|    1|   ap_memory|           u_1|         array|
|V_0_address0  |  out|   18|   ap_memory|           V_0|         array|
|V_0_ce0       |  out|    1|   ap_memory|           V_0|         array|
|V_0_q0        |   in|  128|   ap_memory|           V_0|         array|
|V_1_address0  |  out|   18|   ap_memory|           V_1|         array|
|V_1_ce0       |  out|    1|   ap_memory|           V_1|         array|
|V_1_q0        |   in|  128|   ap_memory|           V_1|         array|
+--------------+-----+-----+------------+--------------+--------------+

