#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jun  2 17:43:53 2021
# Process ID: 47560
# Current directory: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.sim/page_align_sim/behav/xsim
# Command line: vivado
# Log file: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.sim/page_align_sim/behav/xsim/vivado.log
# Journal file: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.sim/page_align_sim/behav/xsim/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.xpr
update_compile_order -fileset sources_1
launch_simulation
create_fileset -simset msg_pass_sim
set_property SOURCE_SET sources_1 [get_filesets msg_pass_sim]
add_files -fileset msg_pass_sim -norecurse -scan_for_includes /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/testbench/tb_ram_pageAlign_interface.sv
update_compile_order -fileset msg_pass_sim
current_fileset -simset [ get_filesets msg_pass_sim ]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_ram_pageAlign_interface [get_filesets msg_pass_sim]
set_property top_lib xil_defaultlib [get_filesets msg_pass_sim]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset msg_pass_sim
launch_simulation -simset [get_filesets msg_pass_sim ]
source tb_ram_pageAlign_interface.tcl
run all
restart
restart
run all
close_sim
launch_simulation -simset [get_filesets msg_pass_sim ]
source tb_ram_pageAlign_interface.tcl
relaunch_sim
save_wave_config {/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/tb_ram_pageAlign_interface_behav.wcfg}
add_files -fileset msg_pass_sim -norecurse /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/tb_ram_pageAlign_interface_behav.wcfg
set_property xsim.view /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/tb_ram_pageAlign_interface_behav.wcfg [get_filesets msg_pass_sim]
relaunch_sim
save_wave_config {/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/tb_ram_pageAlign_interface_behav.wcfg}
relaunch_sim
close_sim
open_bd_design {/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys/mem_subsys.bd}
create_bd_design "mem_subsys_frag"
update_compile_order -fileset sources_1
current_bd_design mem_subsys
set tmpCopyObjs [concat  [get_bd_cells {blk_mem_gen_0}]]
current_bd_design mem_subsys_frag
copy_bd_objs -from_design mem_subsys / $tmpCopyObjs
set_property -dict [list CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Fill_Remaining_Memory_Locations {false}] [get_bd_cells blk_mem_gen_0]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
endgroup
save_bd_design
validate_bd_design
save_bd_design
close_bd_design [get_bd_designs mem_subsys_frag]
close_bd_design [get_bd_designs mem_subsys]
make_wrapper -files [get_files /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys_frag/mem_subsys_frag.bd] -top
add_files -norecurse /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys_frag/hdl/mem_subsys_frag_wrapper.v
update_compile_order -fileset sources_1
open_bd_design {/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys_frag/mem_subsys_frag.bd}
startgroup
set_property -dict [list CONFIG.Enable_B {Always_Enabled}] [get_bd_cells blk_mem_gen_0]
endgroup
validate_bd_design
save_bd_design
close_bd_design [get_bd_designs mem_subsys_frag]
make_wrapper -files [get_files /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys_frag/mem_subsys_frag.bd] -top
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/new
close [ open /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/new/mux_85.v w ]
add_files /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/new/mux_85.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top mux_85 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_no_SRL
launch_runs synth_no_SRL -jobs 16
wait_on_run synth_no_SRL
reset_run synth_no_SRL
launch_runs synth_no_SRL -jobs 16
wait_on_run synth_no_SRL
reset_run synth_no_SRL
launch_runs synth_no_SRL -jobs 16
wait_on_run synth_no_SRL
open_run synth_no_SRL -name synth_no_SRL
report_utilization -name utilization_1
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top mem_subsystem_top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/new/mux_85.v] -no_script -reset -force -quiet
remove_files  /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/new/mux_85.v
file delete -force /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/new/mux_85.v
open_bd_design {/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys_frag/mem_subsys_frag.bd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_bd_design [get_bd_designs mem_subsys_frag]
add_files -norecurse -scan_for_includes /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/mem_subsystem_top_submatrix_1.v
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes {/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/layer_decoder_solution/circular_page_align_4_lib.v /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/layer_decoder_solution/circular_page_align_1_lib.v /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/layer_decoder_solution/circular_page_align_8_lib.v /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/layer_decoder_solution/circular_page_align_3_lib.v /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/layer_decoder_solution/circular_page_align_6_lib.v /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/layer_decoder_solution/circular_page_align_9_lib.v /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/layer_decoder_solution/circular_page_align_7_lib.v /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/layer_decoder_solution/circular_page_align_5_lib.v /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/layer_decoder_solution/circular_page_align_2_lib.v}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top mem_subsystem_top_submatrix_1 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
close_design
reset_run synth_no_SRL
launch_runs synth_no_SRL -jobs 16
wait_on_run synth_no_SRL
open_run synth_no_SRL -name synth_no_SRL
report_utilization -name utilization_1
close_design
reset_run synth_no_SRL
launch_runs synth_no_SRL -jobs 16
wait_on_run synth_no_SRL
reset_run synth_no_SRL
launch_runs synth_no_SRL -jobs 16
wait_on_run synth_no_SRL
open_run synth_no_SRL -name synth_no_SRL
report_utilization -name utilization_1
close_design
add_files -norecurse -scan_for_includes {/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/mem_subsystem_top_submatrix_1.v /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/mem_subsystem_top_submatrix_2.v /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/mem_subsystem_top_submatrix_3.v /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/mem_subsystem_top_submatrix_4.v /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/mem_subsystem_top_submatrix_5.v}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top mem_subsystem_top_submatrix_2 [get_filesets msg_pass_sim]
set_property top_lib xil_defaultlib [get_filesets msg_pass_sim]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset msg_pass_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top mem_subsystem_top_submatrix_2 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_no_SRL
launch_runs synth_no_SRL -jobs 16
wait_on_run synth_no_SRL
open_run synth_no_SRL -name synth_no_SRL
report_utilization -name utilization_1
close_design
add_files -norecurse -scan_for_includes {/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/mem_subsystem_top_submatrix_1.v /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/mem_subsystem_top_submatrix_2.v /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/mem_subsystem_top_submatrix_3.v /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/mem_subsystem_top_submatrix_4.v /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/mem_subsystem_top_submatrix_5.v /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/mem_subsystem_top_submatrix_6.v /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/mem_subsystem_top_submatrix_7.v /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/mem_subsystem_top_submatrix_8.v /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/mem_subsystem_top_submatrix_9.v}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top mem_subsystem_top_submatrix_3 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_no_SRL
launch_runs synth_no_SRL -jobs 16
wait_on_run synth_no_SRL
open_run synth_no_SRL -name synth_no_SRL
report_utilization -name utilization_1
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top mem_subsystem_top_submatrix_4 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_no_SRL
launch_runs synth_no_SRL -jobs 16
wait_on_run synth_no_SRL
open_run synth_no_SRL -name synth_no_SRL
report_utilization -name utilization_1
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top mem_subsystem_top_submatrix_5 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_no_SRL
launch_runs synth_no_SRL -jobs 16
wait_on_run synth_no_SRL
open_run synth_no_SRL -name synth_no_SRL
report_utilization -name utilization_1
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top mem_subsystem_top_submatrix_6 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_no_SRL
launch_runs synth_no_SRL -jobs 16
wait_on_run synth_no_SRL
open_run synth_no_SRL -name synth_no_SRL
report_utilization -name utilization_1
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top mem_subsystem_top_submatrix_7 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_no_SRL
launch_runs synth_no_SRL -jobs 16
wait_on_run synth_no_SRL
open_run synth_no_SRL -name synth_no_SRL
report_utilization -name utilization_1
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top mem_subsystem_top_submatrix_8 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_no_SRL
launch_runs synth_no_SRL -jobs 16
wait_on_run synth_no_SRL
open_run synth_no_SRL -name synth_no_SRL
report_utilization -name utilization_1
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top mem_subsystem_top_submatrix_9 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_no_SRL
launch_runs synth_no_SRL -jobs 16
wait_on_run synth_no_SRL
open_run synth_no_SRL -name synth_no_SRL
report_utilization -name utilization_1
close_design
