Classic Timing Analyzer report for zjw_kaiguan
Tue Dec 03 17:06:11 2019
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                         ;
+------------------------------+-------+---------------+-------------+---------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From    ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+---------+-----------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 14.881 ns   ; ocin[1] ; BUSOUT[1] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;         ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+---------+-----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C3T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------+
; tpd                                                                 ;
+-------+-------------------+-----------------+-----------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To        ;
+-------+-------------------+-----------------+-----------+-----------+
; N/A   ; None              ; 14.881 ns       ; ocin[1]   ; BUSOUT[1] ;
; N/A   ; None              ; 14.755 ns       ; ocin[7]   ; BUSOUT[7] ;
; N/A   ; None              ; 13.325 ns       ; ocin[6]   ; BUSOUT[6] ;
; N/A   ; None              ; 13.276 ns       ; IFIN      ; BUSOUT[6] ;
; N/A   ; None              ; 13.107 ns       ; buscin[6] ; BUSOUT[6] ;
; N/A   ; None              ; 13.030 ns       ; buscin[1] ; BUSOUT[1] ;
; N/A   ; None              ; 12.832 ns       ; IFIN      ; BUSOUT[1] ;
; N/A   ; None              ; 12.774 ns       ; ocin[3]   ; BUSOUT[3] ;
; N/A   ; None              ; 12.732 ns       ; buscin[4] ; BUSOUT[4] ;
; N/A   ; None              ; 12.627 ns       ; buscin[3] ; BUSOUT[3] ;
; N/A   ; None              ; 12.548 ns       ; buscin[7] ; BUSOUT[7] ;
; N/A   ; None              ; 12.518 ns       ; IFIN      ; BUSOUT[7] ;
; N/A   ; None              ; 12.411 ns       ; IFIN      ; BUSOUT[3] ;
; N/A   ; None              ; 12.406 ns       ; IFIN      ; BUSOUT[4] ;
; N/A   ; None              ; 12.338 ns       ; ocin[4]   ; BUSOUT[4] ;
; N/A   ; None              ; 12.039 ns       ; ocin[2]   ; BUSOUT[2] ;
; N/A   ; None              ; 11.513 ns       ; IFIN      ; BUSOUT[5] ;
; N/A   ; None              ; 11.354 ns       ; buscin[0] ; BUSOUT[0] ;
; N/A   ; None              ; 11.327 ns       ; IFIN      ; BUSOUT[0] ;
; N/A   ; None              ; 11.160 ns       ; buscin[2] ; BUSOUT[2] ;
; N/A   ; None              ; 11.057 ns       ; ocin[0]   ; BUSOUT[0] ;
; N/A   ; None              ; 10.800 ns       ; IFIN      ; BUSOUT[2] ;
; N/A   ; None              ; 7.746 ns        ; buscin[5] ; BUSOUT[5] ;
; N/A   ; None              ; 7.278 ns        ; ocin[5]   ; BUSOUT[5] ;
+-------+-------------------+-----------------+-----------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Dec 03 17:06:10 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off zjw_kaiguan -c zjw_kaiguan --timing_analysis_only
Info: Longest tpd from source pin "ocin[1]" to destination pin "BUSOUT[1]" is 14.881 ns
    Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_26; Fanout = 1; PIN Node = 'ocin[1]'
    Info: 2: + IC(7.428 ns) + CELL(0.292 ns) = 9.189 ns; Loc. = LC_X22_Y4_N8; Fanout = 1; COMB Node = 'BUSOUT~9'
    Info: 3: + IC(3.568 ns) + CELL(2.124 ns) = 14.881 ns; Loc. = PIN_33; Fanout = 0; PIN Node = 'BUSOUT[1]'
    Info: Total cell delay = 3.885 ns ( 26.11 % )
    Info: Total interconnect delay = 10.996 ns ( 73.89 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 193 megabytes
    Info: Processing ended: Tue Dec 03 17:06:11 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


