Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Oct 17 21:47:30 2023
| Host         : Kamal-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fastcorner_design_wrapper_timing_summary_routed.rpt -pb fastcorner_design_wrapper_timing_summary_routed.pb -rpx fastcorner_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : fastcorner_design_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.198        0.000                      0                20169        0.021        0.000                      0                20169        3.750        0.000                       0                  8474  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.198        0.000                      0                20073        0.021        0.000                      0                20073        3.750        0.000                       0                  8474  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.493        0.000                      0                   96        0.489        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/sub_ln129_reg_5391_pp0_iter7_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.190ns  (logic 3.634ns (39.545%)  route 5.556ns (60.455%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.697     2.991    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/ap_clk
    SLICE_X55Y71         FDRE                                         r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/sub_ln129_reg_5391_pp0_iter7_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/sub_ln129_reg_5391_pp0_iter7_reg_reg[0]/Q
                         net (fo=10, routed)          1.208     4.655    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/sub_ln129_reg_5391_pp0_iter7_reg[0]
    SLICE_X53Y71         LUT3 (Prop_lut3_I1_O)        0.152     4.807 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_7_reg_5881_pp0_iter11_reg_reg[0]_srl4_i_2/O
                         net (fo=3, routed)           0.999     5.806    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln49_7_fu_3001_p3__0[0]
    SLICE_X56Y72         LUT6 (Prop_lut6_I0_O)        0.326     6.132 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833[8]_i_26/O
                         net (fo=1, routed)           0.000     6.132    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833[8]_i_26_n_7
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.664 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.664    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833_reg[8]_i_8_n_7
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.935 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833_reg[8]_i_4/CO[0]
                         net (fo=11, routed)          1.078     8.013    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833_reg[8]_i_4_n_10
    SLICE_X56Y71         LUT5 (Prop_lut5_I4_O)        0.401     8.414 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833[0]_i_2/O
                         net (fo=6, routed)           1.061     9.475    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln54_6_fu_3051_p3__0[0]
    SLICE_X48Y69         LUT4 (Prop_lut4_I1_O)        0.326     9.801 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_13/O
                         net (fo=1, routed)           0.000     9.801    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_13_n_7
    SLICE_X48Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.333 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.333    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_3_n_7
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.604 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_2/CO[0]
                         net (fo=9, routed)           0.596    11.200    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_2_n_10
    SLICE_X47Y71         LUT3 (Prop_lut3_I2_O)        0.367    11.567 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[3]_srl3_i_1/O
                         net (fo=1, routed)           0.614    12.181    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_fu_3206_p3[3]
    SLICE_X46Y71         SRL16E                                       r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.466    12.645    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/ap_clk
    SLICE_X46Y71         SRL16E                                       r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[3]_srl3/CLK
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X46Y71         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.241    12.379    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         12.379    
                         arrival time                         -12.181    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/sub_ln129_reg_5391_pp0_iter7_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[1]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.117ns  (logic 3.635ns (39.870%)  route 5.482ns (60.130%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.697     2.991    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/ap_clk
    SLICE_X55Y71         FDRE                                         r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/sub_ln129_reg_5391_pp0_iter7_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/sub_ln129_reg_5391_pp0_iter7_reg_reg[0]/Q
                         net (fo=10, routed)          1.208     4.655    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/sub_ln129_reg_5391_pp0_iter7_reg[0]
    SLICE_X53Y71         LUT3 (Prop_lut3_I1_O)        0.152     4.807 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_7_reg_5881_pp0_iter11_reg_reg[0]_srl4_i_2/O
                         net (fo=3, routed)           0.999     5.806    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln49_7_fu_3001_p3__0[0]
    SLICE_X56Y72         LUT6 (Prop_lut6_I0_O)        0.326     6.132 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833[8]_i_26/O
                         net (fo=1, routed)           0.000     6.132    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833[8]_i_26_n_7
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.664 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.664    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833_reg[8]_i_8_n_7
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.935 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833_reg[8]_i_4/CO[0]
                         net (fo=11, routed)          1.078     8.013    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833_reg[8]_i_4_n_10
    SLICE_X56Y71         LUT5 (Prop_lut5_I4_O)        0.401     8.414 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833[0]_i_2/O
                         net (fo=6, routed)           1.061     9.475    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln54_6_fu_3051_p3__0[0]
    SLICE_X48Y69         LUT4 (Prop_lut4_I1_O)        0.326     9.801 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_13/O
                         net (fo=1, routed)           0.000     9.801    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_13_n_7
    SLICE_X48Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.333 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.333    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_3_n_7
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.604 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_2/CO[0]
                         net (fo=9, routed)           0.644    11.248    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_2_n_10
    SLICE_X48Y71         LUT3 (Prop_lut3_I2_O)        0.368    11.616 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[1]_srl3_i_1/O
                         net (fo=1, routed)           0.492    12.108    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_fu_3206_p3[1]
    SLICE_X46Y71         SRL16E                                       r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[1]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.466    12.645    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/ap_clk
    SLICE_X46Y71         SRL16E                                       r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[1]_srl3/CLK
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X46Y71         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.260    12.360    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[1]_srl3
  -------------------------------------------------------------------
                         required time                         12.360    
                         arrival time                         -12.108    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/sub_ln129_reg_5391_pp0_iter7_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.271ns  (logic 3.640ns (39.260%)  route 5.631ns (60.740%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.697     2.991    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/ap_clk
    SLICE_X55Y71         FDRE                                         r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/sub_ln129_reg_5391_pp0_iter7_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/sub_ln129_reg_5391_pp0_iter7_reg_reg[0]/Q
                         net (fo=10, routed)          1.208     4.655    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/sub_ln129_reg_5391_pp0_iter7_reg[0]
    SLICE_X53Y71         LUT3 (Prop_lut3_I1_O)        0.152     4.807 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_7_reg_5881_pp0_iter11_reg_reg[0]_srl4_i_2/O
                         net (fo=3, routed)           0.999     5.806    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln49_7_fu_3001_p3__0[0]
    SLICE_X56Y72         LUT6 (Prop_lut6_I0_O)        0.326     6.132 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833[8]_i_26/O
                         net (fo=1, routed)           0.000     6.132    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833[8]_i_26_n_7
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.664 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.664    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833_reg[8]_i_8_n_7
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.935 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833_reg[8]_i_4/CO[0]
                         net (fo=11, routed)          1.078     8.013    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833_reg[8]_i_4_n_10
    SLICE_X56Y71         LUT5 (Prop_lut5_I4_O)        0.401     8.414 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833[0]_i_2/O
                         net (fo=6, routed)           1.061     9.475    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln54_6_fu_3051_p3__0[0]
    SLICE_X48Y69         LUT4 (Prop_lut4_I1_O)        0.326     9.801 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_13/O
                         net (fo=1, routed)           0.000     9.801    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_13_n_7
    SLICE_X48Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.333 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.333    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_3_n_7
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.604 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_2/CO[0]
                         net (fo=9, routed)           0.644    11.248    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_2_n_10
    SLICE_X48Y71         LUT3 (Prop_lut3_I2_O)        0.373    11.621 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[0]_srl3_i_1/O
                         net (fo=1, routed)           0.641    12.262    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_fu_3206_p3[0]
    SLICE_X46Y71         SRL16E                                       r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.466    12.645    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/ap_clk
    SLICE_X46Y71         SRL16E                                       r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[0]_srl3/CLK
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X46Y71         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    12.573    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[0]_srl3
  -------------------------------------------------------------------
                         required time                         12.573    
                         arrival time                         -12.262    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/sub_ln129_reg_5391_pp0_iter7_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[5]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.983ns  (logic 3.669ns (40.845%)  route 5.314ns (59.155%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.697     2.991    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/ap_clk
    SLICE_X55Y71         FDRE                                         r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/sub_ln129_reg_5391_pp0_iter7_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/sub_ln129_reg_5391_pp0_iter7_reg_reg[0]/Q
                         net (fo=10, routed)          1.208     4.655    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/sub_ln129_reg_5391_pp0_iter7_reg[0]
    SLICE_X53Y71         LUT3 (Prop_lut3_I1_O)        0.152     4.807 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_7_reg_5881_pp0_iter11_reg_reg[0]_srl4_i_2/O
                         net (fo=3, routed)           0.999     5.806    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln49_7_fu_3001_p3__0[0]
    SLICE_X56Y72         LUT6 (Prop_lut6_I0_O)        0.326     6.132 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833[8]_i_26/O
                         net (fo=1, routed)           0.000     6.132    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833[8]_i_26_n_7
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.664 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.664    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833_reg[8]_i_8_n_7
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.935 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833_reg[8]_i_4/CO[0]
                         net (fo=11, routed)          1.078     8.013    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833_reg[8]_i_4_n_10
    SLICE_X56Y71         LUT5 (Prop_lut5_I4_O)        0.401     8.414 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833[0]_i_2/O
                         net (fo=6, routed)           1.061     9.475    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln54_6_fu_3051_p3__0[0]
    SLICE_X48Y69         LUT4 (Prop_lut4_I1_O)        0.326     9.801 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_13/O
                         net (fo=1, routed)           0.000     9.801    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_13_n_7
    SLICE_X48Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.333 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.333    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_3_n_7
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.604 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_2/CO[0]
                         net (fo=9, routed)           0.623    11.227    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_2_n_10
    SLICE_X48Y71         LUT3 (Prop_lut3_I2_O)        0.402    11.629 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[5]_srl3_i_1/O
                         net (fo=1, routed)           0.345    11.974    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_fu_3206_p3[5]
    SLICE_X46Y71         SRL16E                                       r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[5]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.466    12.645    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/ap_clk
    SLICE_X46Y71         SRL16E                                       r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[5]_srl3/CLK
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X46Y71         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.233    12.387    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[5]_srl3
  -------------------------------------------------------------------
                         required time                         12.387    
                         arrival time                         -11.974    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/sub_ln129_reg_5391_pp0_iter7_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.116ns  (logic 3.665ns (40.205%)  route 5.451ns (59.795%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.697     2.991    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/ap_clk
    SLICE_X55Y71         FDRE                                         r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/sub_ln129_reg_5391_pp0_iter7_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/sub_ln129_reg_5391_pp0_iter7_reg_reg[0]/Q
                         net (fo=10, routed)          1.208     4.655    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/sub_ln129_reg_5391_pp0_iter7_reg[0]
    SLICE_X53Y71         LUT3 (Prop_lut3_I1_O)        0.152     4.807 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_7_reg_5881_pp0_iter11_reg_reg[0]_srl4_i_2/O
                         net (fo=3, routed)           0.999     5.806    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln49_7_fu_3001_p3__0[0]
    SLICE_X56Y72         LUT6 (Prop_lut6_I0_O)        0.326     6.132 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833[8]_i_26/O
                         net (fo=1, routed)           0.000     6.132    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833[8]_i_26_n_7
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.664 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.664    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833_reg[8]_i_8_n_7
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.935 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833_reg[8]_i_4/CO[0]
                         net (fo=11, routed)          1.078     8.013    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833_reg[8]_i_4_n_10
    SLICE_X56Y71         LUT5 (Prop_lut5_I4_O)        0.401     8.414 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833[0]_i_2/O
                         net (fo=6, routed)           1.061     9.475    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln54_6_fu_3051_p3__0[0]
    SLICE_X48Y69         LUT4 (Prop_lut4_I1_O)        0.326     9.801 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_13/O
                         net (fo=1, routed)           0.000     9.801    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_13_n_7
    SLICE_X48Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.333 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.333    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_3_n_7
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.604 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_2/CO[0]
                         net (fo=9, routed)           0.618    11.222    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_2_n_10
    SLICE_X48Y71         LUT3 (Prop_lut3_I2_O)        0.398    11.620 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[7]_srl3_i_1/O
                         net (fo=1, routed)           0.486    12.107    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_fu_3206_p3[7]
    SLICE_X46Y71         SRL16E                                       r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.466    12.645    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/ap_clk
    SLICE_X46Y71         SRL16E                                       r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[7]_srl3/CLK
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X46Y71         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.049    12.571    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[7]_srl3
  -------------------------------------------------------------------
                         required time                         12.571    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/sub_ln129_reg_5391_pp0_iter7_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[4]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.099ns  (logic 3.640ns (40.002%)  route 5.459ns (59.998%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.697     2.991    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/ap_clk
    SLICE_X55Y71         FDRE                                         r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/sub_ln129_reg_5391_pp0_iter7_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/sub_ln129_reg_5391_pp0_iter7_reg_reg[0]/Q
                         net (fo=10, routed)          1.208     4.655    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/sub_ln129_reg_5391_pp0_iter7_reg[0]
    SLICE_X53Y71         LUT3 (Prop_lut3_I1_O)        0.152     4.807 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_7_reg_5881_pp0_iter11_reg_reg[0]_srl4_i_2/O
                         net (fo=3, routed)           0.999     5.806    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln49_7_fu_3001_p3__0[0]
    SLICE_X56Y72         LUT6 (Prop_lut6_I0_O)        0.326     6.132 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833[8]_i_26/O
                         net (fo=1, routed)           0.000     6.132    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833[8]_i_26_n_7
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.664 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.664    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833_reg[8]_i_8_n_7
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.935 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833_reg[8]_i_4/CO[0]
                         net (fo=11, routed)          1.078     8.013    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833_reg[8]_i_4_n_10
    SLICE_X56Y71         LUT5 (Prop_lut5_I4_O)        0.401     8.414 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833[0]_i_2/O
                         net (fo=6, routed)           1.061     9.475    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln54_6_fu_3051_p3__0[0]
    SLICE_X48Y69         LUT4 (Prop_lut4_I1_O)        0.326     9.801 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_13/O
                         net (fo=1, routed)           0.000     9.801    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_13_n_7
    SLICE_X48Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.333 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.333    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_3_n_7
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.604 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_2/CO[0]
                         net (fo=9, routed)           0.623    11.227    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_2_n_10
    SLICE_X48Y71         LUT3 (Prop_lut3_I2_O)        0.373    11.600 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[4]_srl3_i_1/O
                         net (fo=1, routed)           0.491    12.090    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_fu_3206_p3[4]
    SLICE_X46Y71         SRL16E                                       r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[4]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.466    12.645    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/ap_clk
    SLICE_X46Y71         SRL16E                                       r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[4]_srl3/CLK
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X46Y71         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    12.576    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[4]_srl3
  -------------------------------------------------------------------
                         required time                         12.576    
                         arrival time                         -12.090    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/sub_ln129_reg_5391_pp0_iter7_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.057ns  (logic 3.640ns (40.190%)  route 5.417ns (59.810%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.697     2.991    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/ap_clk
    SLICE_X55Y71         FDRE                                         r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/sub_ln129_reg_5391_pp0_iter7_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/sub_ln129_reg_5391_pp0_iter7_reg_reg[0]/Q
                         net (fo=10, routed)          1.208     4.655    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/sub_ln129_reg_5391_pp0_iter7_reg[0]
    SLICE_X53Y71         LUT3 (Prop_lut3_I1_O)        0.152     4.807 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_7_reg_5881_pp0_iter11_reg_reg[0]_srl4_i_2/O
                         net (fo=3, routed)           0.999     5.806    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln49_7_fu_3001_p3__0[0]
    SLICE_X56Y72         LUT6 (Prop_lut6_I0_O)        0.326     6.132 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833[8]_i_26/O
                         net (fo=1, routed)           0.000     6.132    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833[8]_i_26_n_7
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.664 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.664    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833_reg[8]_i_8_n_7
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.935 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833_reg[8]_i_4/CO[0]
                         net (fo=11, routed)          1.078     8.013    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833_reg[8]_i_4_n_10
    SLICE_X56Y71         LUT5 (Prop_lut5_I4_O)        0.401     8.414 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833[0]_i_2/O
                         net (fo=6, routed)           1.061     9.475    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln54_6_fu_3051_p3__0[0]
    SLICE_X48Y69         LUT4 (Prop_lut4_I1_O)        0.326     9.801 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_13/O
                         net (fo=1, routed)           0.000     9.801    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_13_n_7
    SLICE_X48Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.333 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.333    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_3_n_7
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.604 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_2/CO[0]
                         net (fo=9, routed)           0.600    11.204    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_2_n_10
    SLICE_X47Y71         LUT3 (Prop_lut3_I2_O)        0.373    11.577 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_1/O
                         net (fo=1, routed)           0.471    12.048    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_fu_3206_p3[8]
    SLICE_X42Y71         SRL16E                                       r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.467    12.646    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/ap_clk
    SLICE_X42Y71         SRL16E                                       r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3/CLK
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X42Y71         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    12.574    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3
  -------------------------------------------------------------------
                         required time                         12.574    
                         arrival time                         -12.048    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/sub_ln144_reg_5560_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln60_6_reg_5873_pp0_iter10_reg_reg[1]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.872ns  (logic 3.599ns (40.564%)  route 5.273ns (59.436%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.628ns = ( 12.628 - 10.000 ) 
    Source Clock Delay      (SCD):    2.921ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.627     2.921    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/ap_clk
    SLICE_X52Y69         FDRE                                         r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/sub_ln144_reg_5560_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.456     3.377 f  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/sub_ln144_reg_5560_reg[2]/Q
                         net (fo=15, routed)          1.179     4.556    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/sub_ln144_reg_5560[2]
    SLICE_X50Y72         LUT3 (Prop_lut3_I0_O)        0.150     4.706 f  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln60_7_reg_5889_pp0_iter11_reg_reg[2]_srl4_i_2/O
                         net (fo=3, routed)           0.809     5.515    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln50_7_fu_3006_p3__0[2]
    SLICE_X55Y72         LUT6 (Prop_lut6_I3_O)        0.328     5.843 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln60_4_reg_5841[8]_i_21/O
                         net (fo=1, routed)           0.332     6.175    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln60_4_reg_5841[8]_i_21_n_7
    SLICE_X54Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.695 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln60_4_reg_5841_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.695    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln60_4_reg_5841_reg[8]_i_8_n_7
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.949 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln60_4_reg_5841_reg[8]_i_4/CO[0]
                         net (fo=11, routed)          1.051     8.000    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln60_4_reg_5841_reg[8]_i_4_n_10
    SLICE_X55Y73         LUT5 (Prop_lut5_I4_O)        0.395     8.395 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln60_4_reg_5841[1]_i_2/O
                         net (fo=6, routed)           0.798     9.193    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln55_6_fu_3065_p3__0[1]
    SLICE_X51Y73         LUT4 (Prop_lut4_I2_O)        0.326     9.519 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln60_6_reg_5873_pp0_iter10_reg_reg[8]_srl3_i_13/O
                         net (fo=1, routed)           0.000     9.519    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln60_6_reg_5873_pp0_iter10_reg_reg[8]_srl3_i_13_n_7
    SLICE_X51Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.051 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln60_6_reg_5873_pp0_iter10_reg_reg[8]_srl3_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.051    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln60_6_reg_5873_pp0_iter10_reg_reg[8]_srl3_i_3_n_7
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.322 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln60_6_reg_5873_pp0_iter10_reg_reg[8]_srl3_i_2/CO[0]
                         net (fo=9, routed)           0.488    10.810    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln60_6_reg_5873_pp0_iter10_reg_reg[8]_srl3_i_2_n_10
    SLICE_X51Y75         LUT3 (Prop_lut3_I2_O)        0.367    11.177 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln60_6_reg_5873_pp0_iter10_reg_reg[1]_srl3_i_1/O
                         net (fo=1, routed)           0.617    11.793    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln60_6_fu_3218_p3[1]
    SLICE_X50Y75         SRL16E                                       r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln60_6_reg_5873_pp0_iter10_reg_reg[1]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.449    12.628    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/ap_clk
    SLICE_X50Y75         SRL16E                                       r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln60_6_reg_5873_pp0_iter10_reg_reg[1]_srl3/CLK
                         clock pessimism              0.229    12.857    
                         clock uncertainty           -0.154    12.703    
    SLICE_X50Y75         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.254    12.449    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln60_6_reg_5873_pp0_iter10_reg_reg[1]_srl3
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                         -11.793    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/sub_ln129_reg_5391_pp0_iter7_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[6]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.946ns  (logic 3.640ns (40.690%)  route 5.306ns (59.310%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.697     2.991    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/ap_clk
    SLICE_X55Y71         FDRE                                         r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/sub_ln129_reg_5391_pp0_iter7_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/sub_ln129_reg_5391_pp0_iter7_reg_reg[0]/Q
                         net (fo=10, routed)          1.208     4.655    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/sub_ln129_reg_5391_pp0_iter7_reg[0]
    SLICE_X53Y71         LUT3 (Prop_lut3_I1_O)        0.152     4.807 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_7_reg_5881_pp0_iter11_reg_reg[0]_srl4_i_2/O
                         net (fo=3, routed)           0.999     5.806    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln49_7_fu_3001_p3__0[0]
    SLICE_X56Y72         LUT6 (Prop_lut6_I0_O)        0.326     6.132 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833[8]_i_26/O
                         net (fo=1, routed)           0.000     6.132    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833[8]_i_26_n_7
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.664 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.664    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833_reg[8]_i_8_n_7
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.935 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833_reg[8]_i_4/CO[0]
                         net (fo=11, routed)          1.078     8.013    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833_reg[8]_i_4_n_10
    SLICE_X56Y71         LUT5 (Prop_lut5_I4_O)        0.401     8.414 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833[0]_i_2/O
                         net (fo=6, routed)           1.061     9.475    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln54_6_fu_3051_p3__0[0]
    SLICE_X48Y69         LUT4 (Prop_lut4_I1_O)        0.326     9.801 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_13/O
                         net (fo=1, routed)           0.000     9.801    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_13_n_7
    SLICE_X48Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.333 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.333    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_3_n_7
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.604 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_2/CO[0]
                         net (fo=9, routed)           0.618    11.222    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_2_n_10
    SLICE_X48Y71         LUT3 (Prop_lut3_I2_O)        0.373    11.595 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[6]_srl3_i_1/O
                         net (fo=1, routed)           0.341    11.937    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_fu_3206_p3[6]
    SLICE_X46Y71         SRL16E                                       r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[6]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.466    12.645    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/ap_clk
    SLICE_X46Y71         SRL16E                                       r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[6]_srl3/CLK
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X46Y71         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    12.601    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[6]_srl3
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                         -11.937    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/sub_ln129_reg_5391_pp0_iter7_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.912ns  (logic 3.640ns (40.844%)  route 5.272ns (59.156%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.697     2.991    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/ap_clk
    SLICE_X55Y71         FDRE                                         r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/sub_ln129_reg_5391_pp0_iter7_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/sub_ln129_reg_5391_pp0_iter7_reg_reg[0]/Q
                         net (fo=10, routed)          1.208     4.655    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/sub_ln129_reg_5391_pp0_iter7_reg[0]
    SLICE_X53Y71         LUT3 (Prop_lut3_I1_O)        0.152     4.807 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_7_reg_5881_pp0_iter11_reg_reg[0]_srl4_i_2/O
                         net (fo=3, routed)           0.999     5.806    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln49_7_fu_3001_p3__0[0]
    SLICE_X56Y72         LUT6 (Prop_lut6_I0_O)        0.326     6.132 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833[8]_i_26/O
                         net (fo=1, routed)           0.000     6.132    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833[8]_i_26_n_7
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.664 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.664    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833_reg[8]_i_8_n_7
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.935 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833_reg[8]_i_4/CO[0]
                         net (fo=11, routed)          1.078     8.013    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833_reg[8]_i_4_n_10
    SLICE_X56Y71         LUT5 (Prop_lut5_I4_O)        0.401     8.414 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_4_reg_5833[0]_i_2/O
                         net (fo=6, routed)           1.061     9.475    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln54_6_fu_3051_p3__0[0]
    SLICE_X48Y69         LUT4 (Prop_lut4_I1_O)        0.326     9.801 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_13/O
                         net (fo=1, routed)           0.000     9.801    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_13_n_7
    SLICE_X48Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.333 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.333    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_3_n_7
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.604 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_2/CO[0]
                         net (fo=9, routed)           0.596    11.200    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[8]_srl3_i_2_n_10
    SLICE_X47Y71         LUT3 (Prop_lut3_I2_O)        0.373    11.573 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[2]_srl3_i_1/O
                         net (fo=1, routed)           0.330    11.903    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_fu_3206_p3[2]
    SLICE_X46Y71         SRL16E                                       r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.466    12.645    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/ap_clk
    SLICE_X46Y71         SRL16E                                       r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[2]_srl3/CLK
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X46Y71         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    12.602    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln59_6_reg_5865_pp0_iter10_reg_reg[2]_srl3
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                         -11.903    
  -------------------------------------------------------------------
                         slack                                  0.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/src_buf_23_fu_186_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/src_buf_23_load_1_reg_5356_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.541%)  route 0.216ns (60.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.584     0.920    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/ap_clk
    SLICE_X57Y49         FDRE                                         r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/src_buf_23_fu_186_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/src_buf_23_fu_186_reg[5]/Q
                         net (fo=2, routed)           0.216     1.276    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/src_buf_23_fu_186[5]
    SLICE_X56Y52         FDRE                                         r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/src_buf_23_load_1_reg_5356_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.848     1.214    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/ap_clk
    SLICE_X56Y52         FDRE                                         r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/src_buf_23_load_1_reg_5356_reg[5]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X56Y52         FDRE (Hold_fdre_C_D)         0.071     1.255    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/src_buf_23_load_1_reg_5356_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln60_6_reg_5873_pp0_iter11_reg_reg[5]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln60_6_reg_5873_pp0_iter12_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.148ns (45.962%)  route 0.174ns (54.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.539     0.875    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/ap_clk
    SLICE_X50Y75         FDRE                                         r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln60_6_reg_5873_pp0_iter11_reg_reg[5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.148     1.023 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln60_6_reg_5873_pp0_iter11_reg_reg[5]__0/Q
                         net (fo=3, routed)           0.174     1.197    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln60_6_reg_5873_pp0_iter11_reg[5]
    SLICE_X49Y77         FDRE                                         r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln60_6_reg_5873_pp0_iter12_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.811     1.177    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/ap_clk
    SLICE_X49Y77         FDRE                                         r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln60_6_reg_5873_pp0_iter12_reg_reg[5]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X49Y77         FDRE (Hold_fdre_C_D)         0.016     1.158    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/select_ln60_6_reg_5873_pp0_iter12_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 fastcorner_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/rst_ps7_0_100M/U0/SEQ/bsr_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.077%)  route 0.172ns (54.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.555     0.891    fastcorner_design_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X48Y94         FDRE                                         r  fastcorner_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  fastcorner_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.172     1.203    fastcorner_design_i/rst_ps7_0_100M/U0/SEQ/lpf_int
    SLICE_X50Y93         FDSE                                         r  fastcorner_design_i/rst_ps7_0_100M/U0/SEQ/bsr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.820     1.186    fastcorner_design_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X50Y93         FDSE                                         r  fastcorner_design_i/rst_ps7_0_100M/U0/SEQ/bsr_reg/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y93         FDSE (Hold_fdse_C_S)         0.009     1.160    fastcorner_design_i/rst_ps7_0_100M/U0/SEQ/bsr_reg
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 fastcorner_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.077%)  route 0.172ns (54.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.555     0.891    fastcorner_design_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X48Y94         FDRE                                         r  fastcorner_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  fastcorner_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.172     1.203    fastcorner_design_i/rst_ps7_0_100M/U0/SEQ/lpf_int
    SLICE_X50Y93         FDRE                                         r  fastcorner_design_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.820     1.186    fastcorner_design_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X50Y93         FDRE                                         r  fastcorner_design_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y93         FDRE (Hold_fdre_C_R)         0.009     1.160    fastcorner_design_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.028%)  route 0.256ns (60.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.586     0.922    fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X8Y27          FDRE                                         r  fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164     1.086 r  fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][11]/Q
                         net (fo=1, routed)           0.256     1.342    fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[27]
    RAMB36_X0Y4          RAMB36E1                                     r  fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.892     1.258    fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y4          RAMB36E1                                     r  fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism             -0.263     0.995    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.296     1.291    fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/tmp_s_reg_5119_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/src_buf_15_fu_302_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.467%)  route 0.232ns (55.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.580     0.916    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/ap_clk
    SLICE_X64Y50         FDRE                                         r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/tmp_s_reg_5119_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/tmp_s_reg_5119_reg[5]/Q
                         net (fo=6, routed)           0.232     1.289    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/tmp_s_reg_5119[5]
    SLICE_X57Y49         LUT5 (Prop_lut5_I2_O)        0.045     1.334 r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/src_buf_15_fu_302[5]_i_1/O
                         net (fo=5, routed)           0.000     1.334    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/src_buf_58_fu_1170_p3[5]
    SLICE_X57Y49         FDRE                                         r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/src_buf_15_fu_302_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.853     1.219    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/ap_clk
    SLICE_X57Y49         FDRE                                         r  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/src_buf_15_fu_302_reg[5]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X57Y49         FDRE (Hold_fdre_C_D)         0.092     1.281    fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_Pipeline_Col_Loop_fu_276/src_buf_15_fu_302_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.406%)  route 0.224ns (63.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.584     0.919    fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X9Y23          FDRE                                         r  fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.128     1.048 r  fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][6]/Q
                         net (fo=1, routed)           0.224     1.271    fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[22]
    RAMB36_X0Y4          RAMB36E1                                     r  fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.892     1.258    fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y4          RAMB36E1                                     r  fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism             -0.283     0.975    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.243     1.218    fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.256%)  route 0.114ns (44.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.586     0.922    fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X28Y35         FDRE                                         r  fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[19]/Q
                         net (fo=2, routed)           0.114     1.177    fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[21]
    SLICE_X30Y36         SRL16E                                       r  fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.853     1.219    fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X30Y36         SRL16E                                       r  fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/CLK
                         clock pessimism             -0.282     0.937    
    SLICE_X30Y36         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.120    fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.138%)  route 0.245ns (56.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.554     0.890    fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/m_axi_mm2s_aclk
    SLICE_X51Y36         FDRE                                         r  fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]/Q
                         net (fo=2, routed)           0.245     1.276    fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/m_axis_mm2s_sts_tdata_int[4]
    SLICE_X48Y35         LUT3 (Prop_lut3_I2_O)        0.045     1.321 r  fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/mm2s_interr_i_i_1/O
                         net (fo=1, routed)           0.000     1.321    fastcorner_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i
    SLICE_X48Y35         FDRE                                         r  fastcorner_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.824     1.190    fastcorner_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axi_lite_aclk
    SLICE_X48Y35         FDRE                                         r  fastcorner_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i_reg/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y35         FDRE (Hold_fdre_C_D)         0.107     1.262    fastcorner_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i_reg
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 fastcorner_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.442%)  route 0.232ns (52.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.565     0.901    fastcorner_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/out
    SLICE_X32Y49         FDRE                                         r  fastcorner_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  fastcorner_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[47]/Q
                         net (fo=1, routed)           0.232     1.296    fastcorner_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg_n_0_[47]
    SLICE_X32Y50         LUT3 (Prop_lut3_I2_O)        0.045     1.341 r  fastcorner_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i[47]_i_1/O
                         net (fo=1, routed)           0.000     1.341    fastcorner_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer[47]
    SLICE_X32Y50         FDRE                                         r  fastcorner_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.826     1.192    fastcorner_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/out
    SLICE_X32Y50         FDRE                                         r  fastcorner_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[47]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.120     1.282    fastcorner_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y13   fastcorner_design_i/fast_accel_0/inst/rgb2gray_16_0_3840_2160_1_2_2_U0/grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U34/fast_accel_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/m_reg_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y7   fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/buf_1_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y8   fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/buf_2_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y10  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/buf_3_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y10  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/buf_4_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y9   fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/buf_5_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y9   fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/buf_6_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y6   fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_3_U0/buf_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y15  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfastnms_0_3840_2160_0_1_2_2_1_2161_3_9_4_U0/buf_1_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y14  fastcorner_design_i/fast_accel_0/inst/fast_1_0_3840_2160_1_2_2_U0/grp_xFFastCornerDetection_0_3840_2160_0_1_2_2_1_14_1_s_fu_54/xFfastnms_0_3840_2160_0_1_2_2_1_2161_3_9_4_U0/buf_2_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y28  fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y28  fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y28  fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y28  fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y28  fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y28  fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y28  fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y28  fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y28  fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y28  fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y28  fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y28  fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y28  fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y28  fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y28  fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y28  fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y28  fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y28  fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y28  fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y28  fastcorner_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.489ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.493ns  (required time - arrival time)
  Source:                 fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.806ns  (logic 0.773ns (27.550%)  route 2.033ns (72.450%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.836     3.130    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y41          FDPE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDPE (Prop_fdpe_C_Q)         0.478     3.608 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.689     4.297    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y41          LUT3 (Prop_lut3_I2_O)        0.295     4.592 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.344     5.936    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X9Y41          FDCE                                         f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.579    12.759    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y41          FDCE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.230    12.988    
                         clock uncertainty           -0.154    12.834    
    SLICE_X9Y41          FDCE (Recov_fdce_C_CLR)     -0.405    12.429    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                          -5.936    
  -------------------------------------------------------------------
                         slack                                  6.493    

Slack (MET) :             6.493ns  (required time - arrival time)
  Source:                 fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.806ns  (logic 0.773ns (27.550%)  route 2.033ns (72.450%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.836     3.130    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y41          FDPE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDPE (Prop_fdpe_C_Q)         0.478     3.608 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.689     4.297    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y41          LUT3 (Prop_lut3_I2_O)        0.295     4.592 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.344     5.936    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X9Y41          FDCE                                         f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.579    12.759    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y41          FDCE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.230    12.988    
                         clock uncertainty           -0.154    12.834    
    SLICE_X9Y41          FDCE (Recov_fdce_C_CLR)     -0.405    12.429    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                          -5.936    
  -------------------------------------------------------------------
                         slack                                  6.493    

Slack (MET) :             6.537ns  (required time - arrival time)
  Source:                 fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.806ns  (logic 0.773ns (27.550%)  route 2.033ns (72.450%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.836     3.130    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y41          FDPE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDPE (Prop_fdpe_C_Q)         0.478     3.608 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.689     4.297    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y41          LUT3 (Prop_lut3_I2_O)        0.295     4.592 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.344     5.936    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y41          FDCE                                         f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.579    12.759    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y41          FDCE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.230    12.988    
                         clock uncertainty           -0.154    12.834    
    SLICE_X8Y41          FDCE (Recov_fdce_C_CLR)     -0.361    12.473    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.473    
                         arrival time                          -5.936    
  -------------------------------------------------------------------
                         slack                                  6.537    

Slack (MET) :             6.539ns  (required time - arrival time)
  Source:                 fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.806ns  (logic 0.773ns (27.550%)  route 2.033ns (72.450%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.836     3.130    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y41          FDPE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDPE (Prop_fdpe_C_Q)         0.478     3.608 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.689     4.297    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y41          LUT3 (Prop_lut3_I2_O)        0.295     4.592 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.344     5.936    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X9Y41          FDPE                                         f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.579    12.759    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y41          FDPE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.230    12.988    
                         clock uncertainty           -0.154    12.834    
    SLICE_X9Y41          FDPE (Recov_fdpe_C_PRE)     -0.359    12.475    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                          -5.936    
  -------------------------------------------------------------------
                         slack                                  6.539    

Slack (MET) :             6.579ns  (required time - arrival time)
  Source:                 fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.806ns  (logic 0.773ns (27.550%)  route 2.033ns (72.450%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.836     3.130    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y41          FDPE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDPE (Prop_fdpe_C_Q)         0.478     3.608 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.689     4.297    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y41          LUT3 (Prop_lut3_I2_O)        0.295     4.592 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.344     5.936    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y41          FDCE                                         f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.579    12.759    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y41          FDCE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.230    12.988    
                         clock uncertainty           -0.154    12.834    
    SLICE_X8Y41          FDCE (Recov_fdce_C_CLR)     -0.319    12.515    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                          -5.936    
  -------------------------------------------------------------------
                         slack                                  6.579    

Slack (MET) :             6.579ns  (required time - arrival time)
  Source:                 fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.806ns  (logic 0.773ns (27.550%)  route 2.033ns (72.450%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.836     3.130    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y41          FDPE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDPE (Prop_fdpe_C_Q)         0.478     3.608 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.689     4.297    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y41          LUT3 (Prop_lut3_I2_O)        0.295     4.592 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.344     5.936    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y41          FDCE                                         f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.579    12.759    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y41          FDCE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.230    12.988    
                         clock uncertainty           -0.154    12.834    
    SLICE_X8Y41          FDCE (Recov_fdce_C_CLR)     -0.319    12.515    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                          -5.936    
  -------------------------------------------------------------------
                         slack                                  6.579    

Slack (MET) :             6.579ns  (required time - arrival time)
  Source:                 fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.806ns  (logic 0.773ns (27.550%)  route 2.033ns (72.450%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.836     3.130    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y41          FDPE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDPE (Prop_fdpe_C_Q)         0.478     3.608 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.689     4.297    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y41          LUT3 (Prop_lut3_I2_O)        0.295     4.592 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.344     5.936    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y41          FDCE                                         f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.579    12.759    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y41          FDCE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.230    12.988    
                         clock uncertainty           -0.154    12.834    
    SLICE_X8Y41          FDCE (Recov_fdce_C_CLR)     -0.319    12.515    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                          -5.936    
  -------------------------------------------------------------------
                         slack                                  6.579    

Slack (MET) :             6.579ns  (required time - arrival time)
  Source:                 fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.806ns  (logic 0.773ns (27.550%)  route 2.033ns (72.450%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.836     3.130    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y41          FDPE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDPE (Prop_fdpe_C_Q)         0.478     3.608 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.689     4.297    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y41          LUT3 (Prop_lut3_I2_O)        0.295     4.592 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.344     5.936    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y41          FDCE                                         f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.579    12.759    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y41          FDCE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.230    12.988    
                         clock uncertainty           -0.154    12.834    
    SLICE_X8Y41          FDCE (Recov_fdce_C_CLR)     -0.319    12.515    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                          -5.936    
  -------------------------------------------------------------------
                         slack                                  6.579    

Slack (MET) :             6.685ns  (required time - arrival time)
  Source:                 fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.773ns (29.087%)  route 1.885ns (70.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.836     3.130    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y41          FDPE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDPE (Prop_fdpe_C_Q)         0.478     3.608 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.689     4.297    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y41          LUT3 (Prop_lut3_I2_O)        0.295     4.592 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.196     5.788    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y42          FDCE                                         f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.579    12.759    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y42          FDCE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.230    12.988    
                         clock uncertainty           -0.154    12.834    
    SLICE_X8Y42          FDCE (Recov_fdce_C_CLR)     -0.361    12.473    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.473    
                         arrival time                          -5.788    
  -------------------------------------------------------------------
                         slack                                  6.685    

Slack (MET) :             6.685ns  (required time - arrival time)
  Source:                 fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.773ns (29.087%)  route 1.885ns (70.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.836     3.130    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y41          FDPE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDPE (Prop_fdpe_C_Q)         0.478     3.608 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.689     4.297    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y41          LUT3 (Prop_lut3_I2_O)        0.295     4.592 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.196     5.788    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y42          FDCE                                         f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.579    12.759    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y42          FDCE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.230    12.988    
                         clock uncertainty           -0.154    12.834    
    SLICE_X8Y42          FDCE (Recov_fdce_C_CLR)     -0.361    12.473    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.473    
                         arrival time                          -5.788    
  -------------------------------------------------------------------
                         slack                                  6.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.209ns (45.681%)  route 0.249ns (54.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.626     0.962    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y48          FDRE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164     1.126 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.060     1.186    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y48          LUT3 (Prop_lut3_I0_O)        0.045     1.231 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.188     1.419    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y49          FDCE                                         f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.895     1.261    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y49          FDCE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.263     0.998    
    SLICE_X6Y49          FDCE (Remov_fdce_C_CLR)     -0.067     0.931    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.209ns (45.681%)  route 0.249ns (54.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.626     0.962    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y48          FDRE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164     1.126 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.060     1.186    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y48          LUT3 (Prop_lut3_I0_O)        0.045     1.231 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.188     1.419    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y49          FDCE                                         f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.895     1.261    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y49          FDCE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.263     0.998    
    SLICE_X6Y49          FDCE (Remov_fdce_C_CLR)     -0.067     0.931    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.209ns (45.681%)  route 0.249ns (54.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.626     0.962    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y48          FDRE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164     1.126 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.060     1.186    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y48          LUT3 (Prop_lut3_I0_O)        0.045     1.231 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.188     1.419    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y49          FDCE                                         f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.895     1.261    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y49          FDCE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.263     0.998    
    SLICE_X6Y49          FDCE (Remov_fdce_C_CLR)     -0.067     0.931    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.209ns (45.681%)  route 0.249ns (54.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.626     0.962    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y48          FDRE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164     1.126 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.060     1.186    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y48          LUT3 (Prop_lut3_I0_O)        0.045     1.231 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.188     1.419    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y49          FDPE                                         f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.895     1.261    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y49          FDPE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.263     0.998    
    SLICE_X6Y49          FDPE (Remov_fdpe_C_PRE)     -0.071     0.927    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.209ns (42.526%)  route 0.282ns (57.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.626     0.962    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y48          FDRE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164     1.126 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.060     1.186    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y48          LUT3 (Prop_lut3_I0_O)        0.045     1.231 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.222     1.453    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X4Y49          FDCE                                         f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.895     1.261    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y49          FDCE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.263     0.998    
    SLICE_X4Y49          FDCE (Remov_fdce_C_CLR)     -0.067     0.931    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.209ns (42.526%)  route 0.282ns (57.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.626     0.962    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y48          FDRE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164     1.126 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.060     1.186    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y48          LUT3 (Prop_lut3_I0_O)        0.045     1.231 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.222     1.453    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X4Y49          FDCE                                         f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.895     1.261    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y49          FDCE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.263     0.998    
    SLICE_X4Y49          FDCE (Remov_fdce_C_CLR)     -0.067     0.931    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.209ns (42.526%)  route 0.282ns (57.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.626     0.962    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y48          FDRE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164     1.126 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.060     1.186    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y48          LUT3 (Prop_lut3_I0_O)        0.045     1.231 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.222     1.453    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X4Y49          FDCE                                         f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.895     1.261    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y49          FDCE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.263     0.998    
    SLICE_X4Y49          FDCE (Remov_fdce_C_CLR)     -0.067     0.931    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.209ns (42.526%)  route 0.282ns (57.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.626     0.962    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y48          FDRE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164     1.126 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.060     1.186    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y48          LUT3 (Prop_lut3_I0_O)        0.045     1.231 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.222     1.453    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X4Y49          FDCE                                         f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.895     1.261    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y49          FDCE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.263     0.998    
    SLICE_X4Y49          FDCE (Remov_fdce_C_CLR)     -0.067     0.931    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.209ns (42.526%)  route 0.282ns (57.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.626     0.962    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y48          FDRE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164     1.126 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.060     1.186    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y48          LUT3 (Prop_lut3_I0_O)        0.045     1.231 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.222     1.453    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X4Y49          FDCE                                         f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.895     1.261    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y49          FDCE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.263     0.998    
    SLICE_X4Y49          FDCE (Remov_fdce_C_CLR)     -0.067     0.931    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.209ns (42.526%)  route 0.282ns (57.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.626     0.962    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y48          FDRE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164     1.126 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.060     1.186    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y48          LUT3 (Prop_lut3_I0_O)        0.045     1.231 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.222     1.453    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X4Y49          FDCE                                         f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.895     1.261    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y49          FDCE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.263     0.998    
    SLICE_X4Y49          FDCE (Remov_fdce_C_CLR)     -0.067     0.931    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.522    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            fastcorner_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.549ns  (logic 0.124ns (8.005%)  route 1.425ns (91.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.425     1.425    fastcorner_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124     1.549 r  fastcorner_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.549    fastcorner_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X49Y92         FDRE                                         r  fastcorner_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.476     2.655    fastcorner_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X49Y92         FDRE                                         r  fastcorner_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            fastcorner_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.045ns (7.109%)  route 0.588ns (92.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.588     0.588    fastcorner_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.633 r  fastcorner_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.633    fastcorner_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X49Y92         FDRE                                         r  fastcorner_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.823     1.189    fastcorner_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X49Y92         FDRE                                         r  fastcorner_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.519ns  (logic 0.580ns (8.897%)  route 5.939ns (91.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.639     2.933    fastcorner_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y93         FDRE                                         r  fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          4.599     7.988    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X6Y45          LUT1 (Prop_lut1_I0_O)        0.124     8.112 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=249, routed)         1.340     9.452    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y49          FDPE                                         f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.660     2.839    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y49          FDPE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.519ns  (logic 0.580ns (8.897%)  route 5.939ns (91.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.639     2.933    fastcorner_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y93         FDRE                                         r  fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          4.599     7.988    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X6Y45          LUT1 (Prop_lut1_I0_O)        0.124     8.112 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=249, routed)         1.340     9.452    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y49          FDPE                                         f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.660     2.839    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y49          FDPE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.229ns  (logic 0.580ns (9.311%)  route 5.649ns (90.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.639     2.933    fastcorner_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y93         FDRE                                         r  fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          4.599     7.988    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X6Y45          LUT1 (Prop_lut1_I0_O)        0.124     8.112 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=249, routed)         1.050     9.162    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y41          FDPE                                         f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.657     2.836    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y41          FDPE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.229ns  (logic 0.580ns (9.311%)  route 5.649ns (90.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.639     2.933    fastcorner_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y93         FDRE                                         r  fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          4.599     7.988    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X6Y45          LUT1 (Prop_lut1_I0_O)        0.124     8.112 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=249, routed)         1.050     9.162    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y41          FDPE                                         f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.657     2.836    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y41          FDPE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.101ns  (logic 0.580ns (9.507%)  route 5.521ns (90.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.639     2.933    fastcorner_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y93         FDRE                                         r  fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          4.599     7.988    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X6Y45          LUT1 (Prop_lut1_I0_O)        0.124     8.112 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=249, routed)         0.922     9.034    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y45          FDPE                                         f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.658     2.837    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y45          FDPE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.101ns  (logic 0.580ns (9.507%)  route 5.521ns (90.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.639     2.933    fastcorner_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y93         FDRE                                         r  fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          4.599     7.988    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X6Y45          LUT1 (Prop_lut1_I0_O)        0.124     8.112 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=249, routed)         0.922     9.034    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y45          FDPE                                         f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.658     2.837    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y45          FDPE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.242ns  (logic 0.456ns (8.700%)  route 4.786ns (91.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.649     2.943    fastcorner_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y92         FDRE                                         r  fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          4.786     8.185    fastcorner_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X51Y34         FDRE                                         r  fastcorner_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.476     2.655    fastcorner_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X51Y34         FDRE                                         r  fastcorner_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.925ns  (logic 0.456ns (49.323%)  route 0.469ns (50.677%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.649     2.943    fastcorner_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y92         FDRE                                         r  fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.469     3.868    fastcorner_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X45Y91         FDRE                                         r  fastcorner_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        1.477     2.656    fastcorner_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X45Y91         FDRE                                         r  fastcorner_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.790%)  route 0.189ns (57.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.554     0.890    fastcorner_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y92         FDRE                                         r  fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.189     1.219    fastcorner_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X45Y91         FDRE                                         r  fastcorner_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.823     1.189    fastcorner_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X45Y91         FDRE                                         r  fastcorner_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.339ns  (logic 0.141ns (6.029%)  route 2.198ns (93.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.554     0.890    fastcorner_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y92         FDRE                                         r  fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          2.198     3.228    fastcorner_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X51Y34         FDRE                                         r  fastcorner_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.819     1.185    fastcorner_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X51Y34         FDRE                                         r  fastcorner_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.729ns  (logic 0.186ns (6.817%)  route 2.543ns (93.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.552     0.888    fastcorner_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y93         FDRE                                         r  fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.162     3.191    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X6Y45          LUT1 (Prop_lut1_I0_O)        0.045     3.236 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=249, routed)         0.381     3.616    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y45          FDPE                                         f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.894     1.260    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y45          FDPE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.729ns  (logic 0.186ns (6.817%)  route 2.543ns (93.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.552     0.888    fastcorner_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y93         FDRE                                         r  fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.162     3.191    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X6Y45          LUT1 (Prop_lut1_I0_O)        0.045     3.236 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=249, routed)         0.381     3.616    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y45          FDPE                                         f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.894     1.260    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y45          FDPE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.773ns  (logic 0.186ns (6.707%)  route 2.587ns (93.293%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.552     0.888    fastcorner_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y93         FDRE                                         r  fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.162     3.191    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X6Y45          LUT1 (Prop_lut1_I0_O)        0.045     3.236 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=249, routed)         0.425     3.661    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y41          FDPE                                         f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.893     1.259    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y41          FDPE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.773ns  (logic 0.186ns (6.707%)  route 2.587ns (93.293%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.552     0.888    fastcorner_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y93         FDRE                                         r  fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.162     3.191    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X6Y45          LUT1 (Prop_lut1_I0_O)        0.045     3.236 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=249, routed)         0.425     3.661    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y41          FDPE                                         f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.893     1.259    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y41          FDPE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.895ns  (logic 0.186ns (6.424%)  route 2.709ns (93.576%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.552     0.888    fastcorner_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y93         FDRE                                         r  fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.162     3.191    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X6Y45          LUT1 (Prop_lut1_I0_O)        0.045     3.236 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=249, routed)         0.547     3.783    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y49          FDPE                                         f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.896     1.262    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y49          FDPE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.895ns  (logic 0.186ns (6.424%)  route 2.709ns (93.576%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.552     0.888    fastcorner_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y93         FDRE                                         r  fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  fastcorner_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.162     3.191    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X6Y45          LUT1 (Prop_lut1_I0_O)        0.045     3.236 f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=249, routed)         0.547     3.783    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y49          FDPE                                         f  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fastcorner_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fastcorner_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fastcorner_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8475, routed)        0.896     1.262    fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y49          FDPE                                         r  fastcorner_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





