TimeQuest Timing Analyzer report for PDP8L
Sun May 26 22:31:01 2013
Quartus II Version 11.0 Build 157 04/27/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. SDC File List
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'Clk'
 12. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 13. Slow 1200mV 85C Model Hold: 'Clk'
 14. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'Clk'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Slow 1200mV 85C Model Metastability Report
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'Clk'
 31. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 32. Slow 1200mV 0C Model Hold: 'Clk'
 33. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 34. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 36. Slow 1200mV 0C Model Minimum Pulse Width: 'Clk'
 37. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Slow 1200mV 0C Model Metastability Report
 43. Fast 1200mV 0C Model Setup Summary
 44. Fast 1200mV 0C Model Hold Summary
 45. Fast 1200mV 0C Model Recovery Summary
 46. Fast 1200mV 0C Model Removal Summary
 47. Fast 1200mV 0C Model Minimum Pulse Width Summary
 48. Fast 1200mV 0C Model Setup: 'Clk'
 49. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 50. Fast 1200mV 0C Model Hold: 'Clk'
 51. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 52. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 53. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 54. Fast 1200mV 0C Model Minimum Pulse Width: 'Clk'
 55. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 56. Setup Times
 57. Hold Times
 58. Clock to Output Times
 59. Minimum Clock to Output Times
 60. Fast 1200mV 0C Model Metastability Report
 61. Multicorner Timing Analysis Summary
 62. Setup Times
 63. Hold Times
 64. Clock to Output Times
 65. Minimum Clock to Output Times
 66. Board Trace Model Assignments
 67. Input Transition Times
 68. Slow Corner Signal Integrity Metrics
 69. Fast Corner Signal Integrity Metrics
 70. Setup Transfers
 71. Hold Transfers
 72. Recovery Transfers
 73. Removal Transfers
 74. Report TCCS
 75. Report RSKM
 76. Unconstrained Paths
 77. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Web Edition ;
; Revision Name      ; PDP8L                                            ;
; Device Family      ; Cyclone III                                      ;
; Device Name        ; EP3C25F324C6                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; PDP8L.sdc     ; OK     ; Sun May 26 22:30:50 2013 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; Clk                 ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clk }                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 60.81 MHz  ; 60.81 MHz       ; Clk                 ;      ;
; 139.59 MHz ; 139.59 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; Clk                 ; 1.777  ; 0.000         ;
; altera_reserved_tck ; 46.418 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; Clk                 ; 0.025 ; 0.000         ;
; altera_reserved_tck ; 0.357 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.885 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.884 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; Clk                 ; 9.602  ; 0.000              ;
; altera_reserved_tck ; 49.585 ; 0.000              ;
+---------------------+--------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clk'                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+-------------+--------------+------------+------------+
; 1.777 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|pc[10]    ; Clk          ; Clk         ; 10.000       ; -0.543     ; 7.695      ;
; 1.786 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|pc[10]    ; Clk          ; Clk         ; 10.000       ; -0.551     ; 7.678      ;
; 1.962 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|pc[9]     ; Clk          ; Clk         ; 10.000       ; -0.555     ; 7.498      ;
; 1.971 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|pc[9]     ; Clk          ; Clk         ; 10.000       ; -0.563     ; 7.481      ;
; 2.032 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|pc[1]     ; Clk          ; Clk         ; 10.000       ; -0.549     ; 7.434      ;
; 2.032 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|pc[10]    ; Clk          ; Clk         ; 10.000       ; -0.544     ; 7.439      ;
; 2.041 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|pc[1]     ; Clk          ; Clk         ; 10.000       ; -0.557     ; 7.417      ;
; 2.061 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|pc[3]     ; Clk          ; Clk         ; 10.000       ; -0.548     ; 7.406      ;
; 2.070 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|pc[3]     ; Clk          ; Clk         ; 10.000       ; -0.556     ; 7.389      ;
; 2.217 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|pc[9]     ; Clk          ; Clk         ; 10.000       ; -0.556     ; 7.242      ;
; 2.235 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|pc[11]    ; Clk          ; Clk         ; 10.000       ; -0.548     ; 7.232      ;
; 2.244 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|pc[11]    ; Clk          ; Clk         ; 10.000       ; -0.556     ; 7.215      ;
; 2.287 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|pc[1]     ; Clk          ; Clk         ; 10.000       ; -0.550     ; 7.178      ;
; 2.313 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~porta_we_reg  ; CpuX8:CPU1|pc[10]    ; Clk          ; Clk         ; 10.000       ; -0.548     ; 7.154      ;
; 2.316 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|pc[3]     ; Clk          ; Clk         ; 10.000       ; -0.549     ; 7.150      ;
; 2.388 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|pc[8]     ; Clk          ; Clk         ; 10.000       ; -0.548     ; 7.079      ;
; 2.397 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|pc[8]     ; Clk          ; Clk         ; 10.000       ; -0.556     ; 7.062      ;
; 2.472 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|pc[4]     ; Clk          ; Clk         ; 10.000       ; -0.545     ; 6.998      ;
; 2.473 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|pc[5]     ; Clk          ; Clk         ; 10.000       ; -0.546     ; 6.996      ;
; 2.478 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_we_reg ; CpuX8:CPU1|pc[10]    ; Clk          ; Clk         ; 10.000       ; -0.545     ; 6.992      ;
; 2.481 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|pc[4]     ; Clk          ; Clk         ; 10.000       ; -0.553     ; 6.981      ;
; 2.482 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|pc[5]     ; Clk          ; Clk         ; 10.000       ; -0.554     ; 6.979      ;
; 2.490 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|pc[11]    ; Clk          ; Clk         ; 10.000       ; -0.549     ; 6.976      ;
; 2.498 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~porta_we_reg  ; CpuX8:CPU1|pc[9]     ; Clk          ; Clk         ; 10.000       ; -0.560     ; 6.957      ;
; 2.530 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|pc[10]    ; Clk          ; Clk         ; 10.000       ; -0.541     ; 6.944      ;
; 2.555 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~porta_we_reg  ; CpuX8:CPU1|pc[1]     ; Clk          ; Clk         ; 10.000       ; -0.554     ; 6.906      ;
; 2.578 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|pc[6]     ; Clk          ; Clk         ; 10.000       ; -0.551     ; 6.886      ;
; 2.586 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~porta_we_reg  ; CpuX8:CPU1|pc[3]     ; Clk          ; Clk         ; 10.000       ; -0.553     ; 6.876      ;
; 2.587 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|pc[6]     ; Clk          ; Clk         ; 10.000       ; -0.559     ; 6.869      ;
; 2.643 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|pc[8]     ; Clk          ; Clk         ; 10.000       ; -0.549     ; 6.823      ;
; 2.650 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|pc[2]     ; Clk          ; Clk         ; 10.000       ; -0.545     ; 6.820      ;
; 2.659 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|pc[2]     ; Clk          ; Clk         ; 10.000       ; -0.553     ; 6.803      ;
; 2.663 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_we_reg ; CpuX8:CPU1|pc[9]     ; Clk          ; Clk         ; 10.000       ; -0.557     ; 6.795      ;
; 2.698 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a13~porta_we_reg    ; CpuX8:CPU1|MBout[1]  ; Clk          ; Clk         ; 10.000       ; -0.553     ; 6.764      ;
; 2.715 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|pc[9]     ; Clk          ; Clk         ; 10.000       ; -0.553     ; 6.747      ;
; 2.727 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|pc[4]     ; Clk          ; Clk         ; 10.000       ; -0.546     ; 6.742      ;
; 2.728 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|pc[5]     ; Clk          ; Clk         ; 10.000       ; -0.547     ; 6.740      ;
; 2.729 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_we_reg ; CpuX8:CPU1|pc[1]     ; Clk          ; Clk         ; 10.000       ; -0.551     ; 6.735      ;
; 2.760 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_we_reg ; CpuX8:CPU1|pc[3]     ; Clk          ; Clk         ; 10.000       ; -0.550     ; 6.705      ;
; 2.771 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~porta_we_reg  ; CpuX8:CPU1|pc[11]    ; Clk          ; Clk         ; 10.000       ; -0.553     ; 6.691      ;
; 2.785 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|pc[1]     ; Clk          ; Clk         ; 10.000       ; -0.547     ; 6.683      ;
; 2.810 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a17~porta_we_reg    ; CpuX8:CPU1|MBout[5]  ; Clk          ; Clk         ; 10.000       ; -0.562     ; 6.643      ;
; 2.814 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|pc[3]     ; Clk          ; Clk         ; 10.000       ; -0.546     ; 6.655      ;
; 2.833 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|pc[6]     ; Clk          ; Clk         ; 10.000       ; -0.552     ; 6.630      ;
; 2.859 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a9~porta_we_reg     ; CpuX8:CPU1|MBout[9]  ; Clk          ; Clk         ; 10.000       ; -0.558     ; 6.598      ;
; 2.905 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|pc[2]     ; Clk          ; Clk         ; 10.000       ; -0.546     ; 6.564      ;
; 2.924 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~porta_we_reg  ; CpuX8:CPU1|pc[8]     ; Clk          ; Clk         ; 10.000       ; -0.553     ; 6.538      ;
; 2.936 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_we_reg ; CpuX8:CPU1|pc[11]    ; Clk          ; Clk         ; 10.000       ; -0.550     ; 6.529      ;
; 2.970 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|acc[12]   ; Clk          ; Clk         ; 10.000       ; -0.543     ; 6.502      ;
; 2.984 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|acc[12]   ; Clk          ; Clk         ; 10.000       ; -0.550     ; 6.481      ;
; 2.988 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|pc[11]    ; Clk          ; Clk         ; 10.000       ; -0.546     ; 6.481      ;
; 2.995 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~porta_we_reg  ; CpuX8:CPU1|pc[5]     ; Clk          ; Clk         ; 10.000       ; -0.551     ; 6.469      ;
; 3.002 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a5~porta_we_reg     ; CpuX8:CPU1|MBout[5]  ; Clk          ; Clk         ; 10.000       ; -0.562     ; 6.451      ;
; 3.008 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~porta_we_reg  ; CpuX8:CPU1|pc[4]     ; Clk          ; Clk         ; 10.000       ; -0.550     ; 6.457      ;
; 3.026 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|acc[12]   ; Clk          ; Clk         ; 10.000       ; -0.540     ; 6.449      ;
; 3.089 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_we_reg ; CpuX8:CPU1|pc[8]     ; Clk          ; Clk         ; 10.000       ; -0.550     ; 6.376      ;
; 3.101 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~porta_we_reg  ; CpuX8:CPU1|acc[12]   ; Clk          ; Clk         ; 10.000       ; -0.547     ; 6.367      ;
; 3.104 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~porta_we_reg  ; CpuX8:CPU1|pc[6]     ; Clk          ; Clk         ; 10.000       ; -0.556     ; 6.355      ;
; 3.134 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a34~porta_we_reg    ; CpuX8:CPU1|MBout[10] ; Clk          ; Clk         ; 10.000       ; -0.562     ; 6.319      ;
; 3.141 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|pc[8]     ; Clk          ; Clk         ; 10.000       ; -0.546     ; 6.328      ;
; 3.150 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|MBout[7]  ; Clk          ; Clk         ; 10.000       ; -0.543     ; 6.322      ;
; 3.154 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a25~porta_we_reg    ; CpuX8:CPU1|MBout[1]  ; Clk          ; Clk         ; 10.000       ; -0.565     ; 6.296      ;
; 3.169 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|acc[11]   ; Clk          ; Clk         ; 10.000       ; -0.540     ; 6.306      ;
; 3.169 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_we_reg ; CpuX8:CPU1|pc[5]     ; Clk          ; Clk         ; 10.000       ; -0.548     ; 6.298      ;
; 3.169 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~porta_we_reg  ; CpuX8:CPU1|pc[2]     ; Clk          ; Clk         ; 10.000       ; -0.550     ; 6.296      ;
; 3.173 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_we_reg ; CpuX8:CPU1|pc[4]     ; Clk          ; Clk         ; 10.000       ; -0.547     ; 6.295      ;
; 3.199 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|acc[9]    ; Clk          ; Clk         ; 10.000       ; -0.541     ; 6.275      ;
; 3.211 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|pc[0]     ; Clk          ; Clk         ; 10.000       ; -0.543     ; 6.261      ;
; 3.216 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|acc[12]   ; Clk          ; Clk         ; 10.000       ; -0.542     ; 6.257      ;
; 3.220 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|pc[0]     ; Clk          ; Clk         ; 10.000       ; -0.551     ; 6.244      ;
; 3.223 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|acc[11]   ; Clk          ; Clk         ; 10.000       ; -0.543     ; 6.249      ;
; 3.225 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|pc[4]     ; Clk          ; Clk         ; 10.000       ; -0.543     ; 6.247      ;
; 3.226 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|pc[5]     ; Clk          ; Clk         ; 10.000       ; -0.544     ; 6.245      ;
; 3.249 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a7~porta_we_reg     ; CpuX8:CPU1|MBout[7]  ; Clk          ; Clk         ; 10.000       ; -0.555     ; 6.211      ;
; 3.253 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|acc[11]   ; Clk          ; Clk         ; 10.000       ; -0.550     ; 6.212      ;
; 3.255 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a11~porta_we_reg    ; CpuX8:CPU1|MBout[11] ; Clk          ; Clk         ; 10.000       ; -0.558     ; 6.202      ;
; 3.262 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_we_reg ; CpuX8:CPU1|pc[0]     ; Clk          ; Clk         ; 10.000       ; -0.545     ; 6.208      ;
; 3.275 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_we_reg ; CpuX8:CPU1|acc[12]   ; Clk          ; Clk         ; 10.000       ; -0.544     ; 6.196      ;
; 3.278 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_we_reg ; CpuX8:CPU1|pc[6]     ; Clk          ; Clk         ; 10.000       ; -0.553     ; 6.184      ;
; 3.280 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|MBout[10] ; Clk          ; Clk         ; 10.000       ; -0.541     ; 6.194      ;
; 3.298 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_we_reg ; CpuX8:CPU1|acc[11]   ; Clk          ; Clk         ; 10.000       ; -0.544     ; 6.173      ;
; 3.309 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|MBout[1]  ; Clk          ; Clk         ; 10.000       ; -0.547     ; 6.159      ;
; 3.314 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|pc[0]     ; Clk          ; Clk         ; 10.000       ; -0.541     ; 6.160      ;
; 3.323 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a43~porta_we_reg    ; CpuX8:CPU1|MBout[7]  ; Clk          ; Clk         ; 10.000       ; -0.551     ; 6.141      ;
; 3.331 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|pc[6]     ; Clk          ; Clk         ; 10.000       ; -0.549     ; 6.135      ;
; 3.336 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~porta_we_reg  ; CpuX8:CPU1|acc[11]   ; Clk          ; Clk         ; 10.000       ; -0.547     ; 6.132      ;
; 3.343 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_we_reg ; CpuX8:CPU1|pc[2]     ; Clk          ; Clk         ; 10.000       ; -0.547     ; 6.125      ;
; 3.359 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|acc[11]   ; Clk          ; Clk         ; 10.000       ; -0.542     ; 6.114      ;
; 3.373 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|DmaRq     ; Clk          ; Clk         ; 10.000       ; -0.549     ; 6.093      ;
; 3.380 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|MBout[8]  ; Clk          ; Clk         ; 10.000       ; -0.546     ; 6.089      ;
; 3.402 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|pc[2]     ; Clk          ; Clk         ; 10.000       ; -0.543     ; 6.070      ;
; 3.407 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|acc[10]   ; Clk          ; Clk         ; 10.000       ; -0.543     ; 6.065      ;
; 3.412 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|MBout[7]  ; Clk          ; Clk         ; 10.000       ; -0.546     ; 6.057      ;
; 3.421 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|acc[10]   ; Clk          ; Clk         ; 10.000       ; -0.550     ; 6.044      ;
; 3.440 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a30~porta_we_reg    ; CpuX8:CPU1|MBout[6]  ; Clk          ; Clk         ; 10.000       ; -0.561     ; 6.014      ;
; 3.463 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|acc[10]   ; Clk          ; Clk         ; 10.000       ; -0.540     ; 6.012      ;
; 3.466 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|pc[0]     ; Clk          ; Clk         ; 10.000       ; -0.544     ; 6.005      ;
; 3.474 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a47~porta_we_reg    ; CpuX8:CPU1|MBout[11] ; Clk          ; Clk         ; 10.000       ; -0.556     ; 5.985      ;
; 3.486 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a23~porta_we_reg    ; CpuX8:CPU1|MBout[11] ; Clk          ; Clk         ; 10.000       ; -0.550     ; 5.979      ;
; 3.499 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|pc[7]     ; Clk          ; Clk         ; 10.000       ; -0.542     ; 5.974      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                           ; To Node                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.418 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.103      ; 3.700      ;
; 46.437 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.104      ; 3.682      ;
; 46.842 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.101      ; 3.274      ;
; 46.855 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.101      ; 3.261      ;
; 46.881 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.103      ; 3.237      ;
; 46.905 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.102      ; 3.212      ;
; 46.946 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.102      ; 3.171      ;
; 47.067 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.102      ; 3.050      ;
; 47.071 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.094      ; 3.038      ;
; 47.110 ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.101      ; 3.006      ;
; 47.114 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.101      ; 3.002      ;
; 47.259 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.102      ; 2.858      ;
; 47.268 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.101      ; 2.848      ;
; 47.393 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.102      ; 2.724      ;
; 47.759 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]    ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.094      ; 2.350      ;
; 47.820 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.102      ; 2.297      ;
; 47.879 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.100      ; 2.236      ;
; 47.880 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.101      ; 2.236      ;
; 47.912 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.101      ; 2.204      ;
; 48.089 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.102      ; 2.028      ;
; 48.340 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.102      ; 1.777      ;
; 48.687 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.101      ; 1.429      ;
; 92.905 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a10~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.315     ; 6.795      ;
; 93.285 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a6~portb_we_reg                                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.317     ; 6.413      ;
; 93.520 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a22~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.330     ; 6.165      ;
; 93.569 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a3~portb_we_reg                                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.324     ; 6.122      ;
; 93.611 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a31~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.322     ; 6.082      ;
; 93.703 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a5~portb_we_reg                                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.316     ; 5.996      ;
; 93.768 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a7~portb_we_reg                                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.310     ; 5.937      ;
; 93.883 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a28~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.327     ; 5.805      ;
; 93.941 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a13~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.311     ; 5.763      ;
; 94.134 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a26~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.326     ; 5.555      ;
; 94.203 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a15~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.319     ; 5.493      ;
; 94.206 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a17~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.316     ; 5.493      ;
; 94.371 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a0~portb_we_reg                                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.338     ; 5.306      ;
; 94.374 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a25~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.324     ; 5.317      ;
; 94.392 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a29~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.311     ; 5.312      ;
; 94.395 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a47~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.327     ; 5.293      ;
; 94.402 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a18~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.311     ; 5.302      ;
; 94.447 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a38~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.330     ; 5.238      ;
; 94.450 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a33~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.309     ; 5.256      ;
; 94.454 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a27~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.313     ; 5.248      ;
; 94.457 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a1~portb_we_reg                                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.321     ; 5.237      ;
; 94.512 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a43~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.314     ; 5.189      ;
; 94.524 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a46~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.340     ; 5.151      ;
; 94.605 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a42~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.309     ; 5.101      ;
; 94.659 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a39~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.320     ; 5.036      ;
; 94.676 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a35~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.322     ; 5.017      ;
; 94.711 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a11~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.323     ; 4.981      ;
; 94.725 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a41~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.315     ; 4.975      ;
; 94.735 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a37~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.312     ; 4.968      ;
; 94.738 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.337     ; 4.940      ;
; 94.753 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a2~portb_we_reg                                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.310     ; 4.952      ;
; 94.757 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a36~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.312     ; 4.946      ;
; 94.762 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a20~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.339     ; 4.914      ;
; 94.771 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a19~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.318     ; 4.926      ;
; 94.782 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a39~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.173      ; 5.439      ;
; 94.817 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a6~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.202      ; 5.433      ;
; 94.825 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a5~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.202      ; 5.425      ;
; 94.832 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a34~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.313     ; 4.870      ;
; 94.876 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a30~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.318     ; 4.821      ;
; 94.898 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a24~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.307     ; 4.810      ;
; 94.913 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a39~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.173      ; 5.308      ;
; 94.918 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a9~portb_we_reg                                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.313     ; 4.784      ;
; 94.957 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a3~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.177      ; 5.268      ;
; 94.958 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a10~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.175      ; 5.265      ;
; 95.006 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a6~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.202      ; 5.244      ;
; 95.014 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a5~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.202      ; 5.236      ;
; 95.022 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a41~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.168      ; 5.194      ;
; 95.028 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a23~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.316     ; 4.671      ;
; 95.034 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a16~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.320     ; 4.661      ;
; 95.046 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a8~portb_we_reg                                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.314     ; 4.655      ;
; 95.062 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a28~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.171      ; 5.157      ;
; 95.067 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a4~portb_we_reg                                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.315     ; 4.633      ;
; 95.088 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a21~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.338     ; 4.589      ;
; 95.130 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a28~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.171      ; 5.089      ;
; 95.146 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a3~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.177      ; 5.079      ;
; 95.147 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a10~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.175      ; 5.076      ;
; 95.153 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a41~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.168      ; 5.063      ;
; 95.216 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a45~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.338     ; 4.461      ;
; 95.260 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a32~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.331     ; 4.424      ;
; 95.301 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.650      ;
; 95.306 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~portb_we_reg                                   ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.312     ; 4.397      ;
; 95.306 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a43~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.168      ; 4.910      ;
; 95.309 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a9~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.174      ; 4.913      ;
; 95.309 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a9~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.174      ; 4.913      ;
; 95.310 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a9~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.179      ; 4.917      ;
; 95.318 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~portb_we_reg                                  ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.307     ; 4.390      ;
; 95.328 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a25~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.178      ; 4.898      ;
; 95.331 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a26~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.169      ; 4.886      ;
; 95.333 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a40~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.313     ; 4.369      ;
; 95.338 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a44~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.323     ; 4.354      ;
; 95.347 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a4~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.174      ; 4.875      ;
; 95.347 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a4~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.174      ; 4.875      ;
; 95.348 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a4~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.179      ; 4.879      ;
; 95.368 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a14~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.308     ; 4.339      ;
; 95.394 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.557      ;
; 95.399 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a26~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.169      ; 4.818      ;
; 95.400 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a33~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.170      ; 4.818      ;
; 95.415 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a39~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.172      ; 4.805      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clk'                                                                                                       ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 0.025 ; divider:DIVIDER1|rxbit      ; divider:DIVIDER1|drxclk     ; Clk          ; Clk         ; 0.000        ; 0.729      ; 0.911      ;
; 0.155 ; divider:DIVIDER1|txbit      ; divider:DIVIDER1|dtxclk     ; Clk          ; Clk         ; 0.000        ; 0.279      ; 0.591      ;
; 0.357 ; CpuX8:CPU1|DskReg[11]       ; CpuX8:CPU1|DskReg[11]       ; Clk          ; Clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; CpuX8:CPU1|Dir              ; CpuX8:CPU1|Dir              ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; CpuX8:CPU1|DmaRq            ; CpuX8:CPU1|DmaRq            ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; CpuX8:CPU1|irq              ; CpuX8:CPU1|irq              ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; CpuX8:CPU1|DskReg[8]        ; CpuX8:CPU1|DskReg[8]        ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; CpuX8:CPU1|DskReg[7]        ; CpuX8:CPU1|DskReg[7]        ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; CpuX8:CPU1|DskReg[6]        ; CpuX8:CPU1|DskReg[6]        ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; CpuX8:CPU1|DskFlg           ; CpuX8:CPU1|DskFlg           ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; CpuX8:CPU1|DskReg[1]        ; CpuX8:CPU1|DskReg[1]        ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; CpuX8:CPU1|DskReg[0]        ; CpuX8:CPU1|DskReg[0]        ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; CpuX8:CPU1|inten            ; CpuX8:CPU1|inten            ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; CpuX8:CPU1|Rload~reg0       ; CpuX8:CPU1|Rload~reg0       ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; CpuX8:CPU1|DskReg[5]        ; CpuX8:CPU1|DskReg[5]        ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; CpuX8:CPU1|acc[12]          ; CpuX8:CPU1|acc[12]          ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; CpuX8:CPU1|Tnxt             ; CpuX8:CPU1|Tnxt             ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; CpuX8:CPU1|DskReg[2]        ; CpuX8:CPU1|DskReg[2]        ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; CpuX8:CPU1|DskReg[3]        ; CpuX8:CPU1|DskReg[3]        ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; CpuX8:CPU1|DskReg[4]        ; CpuX8:CPU1|DskReg[4]        ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; CpuX8:CPU1|DskReg[10]       ; CpuX8:CPU1|DskReg[10]       ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; CpuX8:CPU1|DskReg[9]        ; CpuX8:CPU1|DskReg[9]        ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.360 ; divider:DIVIDER1|ledval     ; divider:DIVIDER1|ledval     ; Clk          ; Clk         ; 0.000        ; 0.063      ; 0.580      ;
; 0.361 ; divider:DIVIDER1|rxbit      ; divider:DIVIDER1|rxbit      ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; divider:DIVIDER1|txbit      ; divider:DIVIDER1|txbit      ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.580      ;
; 0.372 ; divider:DIVIDER1|ledval     ; divider:DIVIDER1|hbt[0]     ; Clk          ; Clk         ; 0.000        ; 0.063      ; 0.592      ;
; 0.389 ; divider:DIVIDER1|rxdiv[7]   ; divider:DIVIDER1|rxdiv[7]   ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.608      ;
; 0.389 ; CpuX8:CPU1|DskAdd[14]       ; CpuX8:CPU1|DskAdd[14]       ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.608      ;
; 0.414 ; CpuX8:CPU1|acc[8]           ; CpuX8:CPU1|DskReg[8]        ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.633      ;
; 0.421 ; CpuX8:CPU1|acc[11]          ; CpuX8:CPU1|DskReg[11]       ; Clk          ; Clk         ; 0.000        ; 0.063      ; 0.641      ;
; 0.441 ; CpuX8:CPU1|acc[10]          ; CpuX8:CPU1|DskReg[10]       ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.660      ;
; 0.480 ; CpuX8:CPU1|Tnxt             ; CpuX8:CPU1|TFlag            ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.699      ;
; 0.537 ; CpuX8:CPU1|st.D3            ; CpuX8:CPU1|st.D4            ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.756      ;
; 0.544 ; CpuX8:CPU1|Rload~reg0       ; CpuX8:CPU1|RFlag            ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.763      ;
; 0.566 ; divider:DIVIDER1|leddiv[15] ; divider:DIVIDER1|leddiv[15] ; Clk          ; Clk         ; 0.000        ; 0.063      ; 0.786      ;
; 0.567 ; divider:DIVIDER1|leddiv[3]  ; divider:DIVIDER1|leddiv[3]  ; Clk          ; Clk         ; 0.000        ; 0.063      ; 0.787      ;
; 0.567 ; divider:DIVIDER1|leddiv[19] ; divider:DIVIDER1|leddiv[19] ; Clk          ; Clk         ; 0.000        ; 0.063      ; 0.787      ;
; 0.568 ; divider:DIVIDER1|leddiv[29] ; divider:DIVIDER1|leddiv[29] ; Clk          ; Clk         ; 0.000        ; 0.063      ; 0.788      ;
; 0.568 ; divider:DIVIDER1|leddiv[5]  ; divider:DIVIDER1|leddiv[5]  ; Clk          ; Clk         ; 0.000        ; 0.063      ; 0.788      ;
; 0.568 ; divider:DIVIDER1|leddiv[1]  ; divider:DIVIDER1|leddiv[1]  ; Clk          ; Clk         ; 0.000        ; 0.063      ; 0.788      ;
; 0.568 ; divider:DIVIDER1|leddiv[17] ; divider:DIVIDER1|leddiv[17] ; Clk          ; Clk         ; 0.000        ; 0.063      ; 0.788      ;
; 0.569 ; divider:DIVIDER1|rxdiv[6]   ; divider:DIVIDER1|rxdiv[6]   ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; divider:DIVIDER1|leddiv[27] ; divider:DIVIDER1|leddiv[27] ; Clk          ; Clk         ; 0.000        ; 0.063      ; 0.789      ;
; 0.569 ; divider:DIVIDER1|leddiv[31] ; divider:DIVIDER1|leddiv[31] ; Clk          ; Clk         ; 0.000        ; 0.063      ; 0.789      ;
; 0.569 ; divider:DIVIDER1|leddiv[6]  ; divider:DIVIDER1|leddiv[6]  ; Clk          ; Clk         ; 0.000        ; 0.063      ; 0.789      ;
; 0.569 ; divider:DIVIDER1|leddiv[22] ; divider:DIVIDER1|leddiv[22] ; Clk          ; Clk         ; 0.000        ; 0.063      ; 0.789      ;
; 0.569 ; CpuX8:CPU1|DmaRq            ; CpuX8:CPU1|st.D0            ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; divider:DIVIDER1|rxdiv[4]   ; divider:DIVIDER1|rxdiv[4]   ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; divider:DIVIDER1|txdiv[11]  ; divider:DIVIDER1|txdiv[11]  ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; divider:DIVIDER1|txdiv[9]   ; divider:DIVIDER1|txdiv[9]   ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; divider:DIVIDER1|leddiv[9]  ; divider:DIVIDER1|leddiv[9]  ; Clk          ; Clk         ; 0.000        ; 0.063      ; 0.790      ;
; 0.570 ; divider:DIVIDER1|leddiv[7]  ; divider:DIVIDER1|leddiv[7]  ; Clk          ; Clk         ; 0.000        ; 0.063      ; 0.790      ;
; 0.570 ; divider:DIVIDER1|leddiv[2]  ; divider:DIVIDER1|leddiv[2]  ; Clk          ; Clk         ; 0.000        ; 0.063      ; 0.790      ;
; 0.570 ; CpuX8:CPU1|DskAdd[1]        ; CpuX8:CPU1|DskAdd[1]        ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; divider:DIVIDER1|leddiv[25] ; divider:DIVIDER1|leddiv[25] ; Clk          ; Clk         ; 0.000        ; 0.063      ; 0.791      ;
; 0.571 ; divider:DIVIDER1|leddiv[14] ; divider:DIVIDER1|leddiv[14] ; Clk          ; Clk         ; 0.000        ; 0.063      ; 0.791      ;
; 0.571 ; divider:DIVIDER1|leddiv[12] ; divider:DIVIDER1|leddiv[12] ; Clk          ; Clk         ; 0.000        ; 0.063      ; 0.791      ;
; 0.571 ; divider:DIVIDER1|leddiv[4]  ; divider:DIVIDER1|leddiv[4]  ; Clk          ; Clk         ; 0.000        ; 0.063      ; 0.791      ;
; 0.571 ; divider:DIVIDER1|leddiv[23] ; divider:DIVIDER1|leddiv[23] ; Clk          ; Clk         ; 0.000        ; 0.063      ; 0.791      ;
; 0.571 ; divider:DIVIDER1|leddiv[18] ; divider:DIVIDER1|leddiv[18] ; Clk          ; Clk         ; 0.000        ; 0.063      ; 0.791      ;
; 0.571 ; CpuX8:CPU1|DskAdd[6]        ; CpuX8:CPU1|DskAdd[6]        ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; divider:DIVIDER1|txdiv[5]   ; divider:DIVIDER1|txdiv[5]   ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; divider:DIVIDER1|leddiv[30] ; divider:DIVIDER1|leddiv[30] ; Clk          ; Clk         ; 0.000        ; 0.063      ; 0.792      ;
; 0.572 ; CpuX8:CPU1|DskAdd[7]        ; CpuX8:CPU1|DskAdd[7]        ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; CpuX8:CPU1|DskAdd[2]        ; CpuX8:CPU1|DskAdd[2]        ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; divider:DIVIDER1|txdiv[2]   ; divider:DIVIDER1|txdiv[2]   ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; divider:DIVIDER1|leddiv[26] ; divider:DIVIDER1|leddiv[26] ; Clk          ; Clk         ; 0.000        ; 0.063      ; 0.793      ;
; 0.573 ; divider:DIVIDER1|leddiv[28] ; divider:DIVIDER1|leddiv[28] ; Clk          ; Clk         ; 0.000        ; 0.063      ; 0.793      ;
; 0.574 ; divider:DIVIDER1|rxdiv[5]   ; divider:DIVIDER1|rxdiv[5]   ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; divider:DIVIDER1|txdiv[10]  ; divider:DIVIDER1|txdiv[10]  ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; CpuX8:CPU1|DskAdd[4]        ; CpuX8:CPU1|DskAdd[4]        ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; CpuX8:CPU1|DskAdd[12]       ; CpuX8:CPU1|DskAdd[12]       ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.793      ;
; 0.575 ; divider:DIVIDER1|txdiv[8]   ; divider:DIVIDER1|txdiv[8]   ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.794      ;
; 0.580 ; CpuX8:CPU1|DskAdd[8]        ; CpuX8:CPU1|DMA[8]           ; Clk          ; Clk         ; 0.000        ; 0.069      ; 0.806      ;
; 0.588 ; CpuX8:CPU1|DskAdd[13]       ; CpuX8:CPU1|DskAdd[13]       ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.807      ;
; 0.588 ; CpuX8:CPU1|DskAdd[3]        ; CpuX8:CPU1|DskAdd[3]        ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.807      ;
; 0.589 ; CpuX8:CPU1|DskAdd[5]        ; CpuX8:CPU1|DskAdd[5]        ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.808      ;
; 0.589 ; CpuX8:CPU1|DskAdd[11]       ; CpuX8:CPU1|DskAdd[11]       ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.808      ;
; 0.589 ; CpuX8:CPU1|DskAdd[12]       ; CpuX8:CPU1|DMA[12]          ; Clk          ; Clk         ; 0.000        ; 0.069      ; 0.815      ;
; 0.591 ; CpuX8:CPU1|DskAdd[9]        ; CpuX8:CPU1|DskAdd[9]        ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.810      ;
; 0.592 ; divider:DIVIDER1|txdiv[0]   ; divider:DIVIDER1|txdiv[0]   ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.811      ;
; 0.593 ; CpuX8:CPU1|DskAdd[8]        ; CpuX8:CPU1|DskAdd[8]        ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.812      ;
; 0.594 ; CpuX8:CPU1|DskAdd[10]       ; CpuX8:CPU1|DskAdd[10]       ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.813      ;
; 0.603 ; CpuX8:CPU1|DskAdd[9]        ; CpuX8:CPU1|DMA[9]           ; Clk          ; Clk         ; 0.000        ; 0.069      ; 0.829      ;
; 0.605 ; CpuX8:CPU1|DskAdd[11]       ; CpuX8:CPU1|DMA[11]          ; Clk          ; Clk         ; 0.000        ; 0.069      ; 0.831      ;
; 0.607 ; CpuX8:CPU1|acc[9]           ; CpuX8:CPU1|DskReg[9]        ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.826      ;
; 0.608 ; CpuX8:CPU1|st.D1            ; CpuX8:CPU1|DskFlg           ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.827      ;
; 0.610 ; CpuX8:CPU1|DskAdd[0]        ; CpuX8:CPU1|DskAdd[0]        ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.829      ;
; 0.621 ; CpuX8:CPU1|DmaRq            ; CpuX8:CPU1|st.S0            ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.840      ;
; 0.624 ; CpuX8:CPU1|irq              ; CpuX8:CPU1|Rload~reg0       ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.843      ;
; 0.627 ; CpuX8:CPU1|st.D1            ; CpuX8:CPU1|DmaRq            ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.846      ;
; 0.628 ; CpuX8:CPU1|irq              ; CpuX8:CPU1|Tnxt             ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.847      ;
; 0.677 ; CpuX8:CPU1|st.D4            ; CpuX8:CPU1|st.D5            ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.896      ;
; 0.682 ; CpuX8:CPU1|st.D1            ; CpuX8:CPU1|st.D2            ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.901      ;
; 0.720 ; CpuX8:CPU1|acc[6]           ; CpuX8:CPU1|acc[6]           ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.939      ;
; 0.721 ; CpuX8:CPU1|DskAdd[2]        ; CpuX8:CPU1|DMA[2]           ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.939      ;
; 0.723 ; CpuX8:CPU1|DskAdd[4]        ; CpuX8:CPU1|DMA[4]           ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.941      ;
; 0.724 ; CpuX8:CPU1|DskAdd[10]       ; CpuX8:CPU1|DMA[10]          ; Clk          ; Clk         ; 0.000        ; 0.069      ; 0.950      ;
; 0.725 ; CpuX8:CPU1|DskAdd[5]        ; CpuX8:CPU1|DMA[5]           ; Clk          ; Clk         ; 0.000        ; 0.069      ; 0.951      ;
; 0.738 ; CpuX8:CPU1|DskAdd[6]        ; CpuX8:CPU1|DMA[6]           ; Clk          ; Clk         ; 0.000        ; 0.069      ; 0.964      ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.357 ; sld_hub:auto_hub|tdo                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                      ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                         ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                         ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                             ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                      ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                      ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                          ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                             ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                      ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                         ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.375 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]         ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                      ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.378 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.378 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.379 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a8~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.320      ; 0.886      ;
; 0.379 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                          ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.598      ;
; 0.381 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                          ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                          ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                          ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.384 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.603      ;
; 0.388 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                          ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.607      ;
; 0.389 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.608      ;
; 0.389 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.314      ; 0.890      ;
; 0.390 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.321      ; 0.898      ;
; 0.391 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                      ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.610      ;
; 0.392 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.611      ;
; 0.393 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                               ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.614      ;
; 0.396 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                          ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.615      ;
; 0.397 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.615      ;
; 0.397 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.317      ; 0.901      ;
; 0.398 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]    ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.617      ;
; 0.400 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.619      ;
; 0.401 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.620      ;
; 0.403 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                             ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.621      ;
; 0.405 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                  ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.314      ; 0.906      ;
; 0.406 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.625      ;
; 0.406 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.318      ; 0.911      ;
; 0.407 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                               ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~portb_datain_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.313      ; 0.907      ;
; 0.408 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.314      ; 0.909      ;
; 0.412 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.319      ; 0.918      ;
; 0.420 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.314      ; 0.921      ;
; 0.422 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                  ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.314      ; 0.923      ;
; 0.423 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.315      ; 0.925      ;
; 0.424 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.317      ; 0.928      ;
; 0.425 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.315      ; 0.927      ;
; 0.425 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.314      ; 0.926      ;
; 0.427 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                               ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~portb_datain_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.313      ; 0.927      ;
; 0.429 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                  ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.314      ; 0.930      ;
; 0.431 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.314      ; 0.932      ;
; 0.439 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.314      ; 0.940      ;
; 0.439 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.312      ; 0.938      ;
; 0.443 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.314      ; 0.944      ;
; 0.451 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.314      ; 0.952      ;
; 0.468 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.310      ; 0.965      ;
; 0.471 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.308      ; 0.966      ;
; 0.472 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.310      ; 0.969      ;
; 0.475 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.308      ; 0.970      ;
; 0.479 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.698      ;
; 0.485 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.312      ; 0.984      ;
; 0.486 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                      ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.705      ;
; 0.488 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.707      ;
; 0.498 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                      ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.717      ;
; 0.498 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                               ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.717      ;
; 0.501 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.719      ;
; 0.507 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                             ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.726      ;
; 0.508 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                          ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.727      ;
; 0.517 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                          ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.736      ;
; 0.524 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.743      ;
; 0.524 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                          ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.743      ;
; 0.525 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                             ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.744      ;
; 0.527 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.747      ;
; 0.531 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                           ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.750      ;
; 0.539 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                  ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a19~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.321      ; 1.047      ;
; 0.540 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.760      ;
; 0.543 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.762      ;
; 0.543 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.762      ;
; 0.543 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                  ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.762      ;
; 0.543 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                  ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.762      ;
; 0.544 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                             ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.763      ;
; 0.544 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.763      ;
; 0.544 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.763      ;
; 0.544 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.763      ;
; 0.544 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                  ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.763      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.885 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.101      ; 1.231      ;
; 97.532 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.419      ;
; 97.532 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.419      ;
; 97.584 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.367      ;
; 97.584 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.367      ;
; 97.584 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.367      ;
; 97.584 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.367      ;
; 97.584 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.367      ;
; 97.584 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.367      ;
; 97.584 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.367      ;
; 97.584 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.367      ;
; 97.584 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.367      ;
; 97.584 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.367      ;
; 97.584 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.367      ;
; 97.584 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.367      ;
; 97.584 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.367      ;
; 97.584 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.367      ;
; 97.584 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.367      ;
; 97.927 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.027      ;
; 97.927 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.027      ;
; 97.927 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.027      ;
; 97.927 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.027      ;
; 97.950 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.002      ;
; 97.973 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.981      ;
; 97.973 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.981      ;
; 97.973 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.981      ;
; 97.973 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.981      ;
; 97.983 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.970      ;
; 97.983 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.970      ;
; 97.983 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.970      ;
; 97.983 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.970      ;
; 98.010 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.944      ;
; 98.010 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.944      ;
; 98.010 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.944      ;
; 98.010 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.944      ;
; 98.010 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.944      ;
; 98.010 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.944      ;
; 98.010 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.944      ;
; 98.014 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.940      ;
; 98.014 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.940      ;
; 98.140 ; sld_hub:auto_hub|irf_reg[2][4]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.813      ;
; 98.140 ; sld_hub:auto_hub|irf_reg[2][4]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.813      ;
; 98.140 ; sld_hub:auto_hub|irf_reg[2][4]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.813      ;
; 98.140 ; sld_hub:auto_hub|irf_reg[2][4]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.813      ;
; 98.231 ; sld_hub:auto_hub|irf_reg[1][4]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.723      ;
; 98.231 ; sld_hub:auto_hub|irf_reg[1][4]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.723      ;
; 98.231 ; sld_hub:auto_hub|irf_reg[1][4]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.723      ;
; 98.231 ; sld_hub:auto_hub|irf_reg[1][4]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.723      ;
; 98.243 ; sld_hub:auto_hub|irf_reg[1][3]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.705      ;
; 98.243 ; sld_hub:auto_hub|irf_reg[1][3]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.705      ;
; 98.243 ; sld_hub:auto_hub|irf_reg[1][3]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.705      ;
; 98.243 ; sld_hub:auto_hub|irf_reg[1][3]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.705      ;
; 98.338 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.617      ;
; 98.338 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.617      ;
; 98.338 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.617      ;
; 98.338 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.617      ;
; 98.338 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.617      ;
; 98.345 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.607      ;
; 98.345 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.607      ;
; 98.345 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.607      ;
; 98.556 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.396      ;
; 98.556 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.396      ;
; 98.556 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.396      ;
; 98.556 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.396      ;
; 98.556 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.396      ;
; 98.556 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.396      ;
; 98.556 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.396      ;
; 98.556 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.396      ;
; 98.556 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.396      ;
; 98.556 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.396      ;
; 98.556 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.396      ;
; 98.556 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.396      ;
; 98.610 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.343      ;
; 98.610 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.343      ;
; 98.610 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.343      ;
; 98.610 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.343      ;
; 98.610 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.343      ;
; 98.610 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.343      ;
; 98.610 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.343      ;
; 98.610 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.343      ;
; 98.701 ; sld_hub:auto_hub|irf_reg[2][3]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.253      ;
; 98.701 ; sld_hub:auto_hub|irf_reg[2][3]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.253      ;
; 98.701 ; sld_hub:auto_hub|irf_reg[2][3]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.253      ;
; 98.701 ; sld_hub:auto_hub|irf_reg[2][3]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.253      ;
; 98.711 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.242      ;
; 98.711 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.242      ;
; 98.711 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.242      ;
; 98.711 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.242      ;
; 98.711 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.242      ;
; 98.711 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.242      ;
; 98.711 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.242      ;
; 98.711 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.242      ;
; 98.711 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.242      ;
; 98.711 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.242      ;
; 98.711 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.242      ;
; 98.711 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.242      ;
; 98.722 ; sld_hub:auto_hub|clr_reg                            ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.231      ;
; 98.722 ; sld_hub:auto_hub|clr_reg                            ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.231      ;
; 98.722 ; sld_hub:auto_hub|clr_reg                            ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.231      ;
; 98.722 ; sld_hub:auto_hub|clr_reg                            ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.231      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.884  ; sld_hub:auto_hub|clr_reg                            ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.103      ;
; 0.884  ; sld_hub:auto_hub|clr_reg                            ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.103      ;
; 0.884  ; sld_hub:auto_hub|clr_reg                            ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.103      ;
; 0.884  ; sld_hub:auto_hub|clr_reg                            ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.103      ;
; 0.892  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.111      ;
; 0.892  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.111      ;
; 0.892  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.111      ;
; 0.892  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.111      ;
; 0.892  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.111      ;
; 0.892  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.111      ;
; 0.892  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.111      ;
; 0.892  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.111      ;
; 0.892  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.111      ;
; 0.892  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.111      ;
; 0.892  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.111      ;
; 0.892  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.111      ;
; 0.894  ; sld_hub:auto_hub|irf_reg[2][3]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.112      ;
; 0.894  ; sld_hub:auto_hub|irf_reg[2][3]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.112      ;
; 0.894  ; sld_hub:auto_hub|irf_reg[2][3]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.112      ;
; 0.894  ; sld_hub:auto_hub|irf_reg[2][3]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.112      ;
; 1.010  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.229      ;
; 1.010  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.229      ;
; 1.010  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.229      ;
; 1.010  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.229      ;
; 1.010  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.229      ;
; 1.010  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.229      ;
; 1.010  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.229      ;
; 1.010  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.229      ;
; 1.035  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.253      ;
; 1.035  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.253      ;
; 1.035  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.253      ;
; 1.035  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.253      ;
; 1.035  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.253      ;
; 1.035  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.253      ;
; 1.035  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.253      ;
; 1.035  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.253      ;
; 1.035  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.253      ;
; 1.035  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.253      ;
; 1.035  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.253      ;
; 1.035  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.253      ;
; 1.261  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.481      ;
; 1.261  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.481      ;
; 1.261  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.481      ;
; 1.261  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.481      ;
; 1.261  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.481      ;
; 1.267  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.485      ;
; 1.267  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.485      ;
; 1.267  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.485      ;
; 1.315  ; sld_hub:auto_hub|irf_reg[1][3]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.529      ;
; 1.315  ; sld_hub:auto_hub|irf_reg[1][3]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.529      ;
; 1.315  ; sld_hub:auto_hub|irf_reg[1][3]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.529      ;
; 1.315  ; sld_hub:auto_hub|irf_reg[1][3]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.529      ;
; 1.347  ; sld_hub:auto_hub|irf_reg[1][4]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.567      ;
; 1.347  ; sld_hub:auto_hub|irf_reg[1][4]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.567      ;
; 1.347  ; sld_hub:auto_hub|irf_reg[1][4]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.567      ;
; 1.347  ; sld_hub:auto_hub|irf_reg[1][4]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.567      ;
; 1.413  ; sld_hub:auto_hub|irf_reg[2][4]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.631      ;
; 1.413  ; sld_hub:auto_hub|irf_reg[2][4]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.631      ;
; 1.413  ; sld_hub:auto_hub|irf_reg[2][4]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.631      ;
; 1.413  ; sld_hub:auto_hub|irf_reg[2][4]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.631      ;
; 1.486  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.704      ;
; 1.486  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.704      ;
; 1.486  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.704      ;
; 1.486  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.704      ;
; 1.570  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.790      ;
; 1.570  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.790      ;
; 1.570  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.790      ;
; 1.570  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.790      ;
; 1.571  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.790      ;
; 1.571  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.790      ;
; 1.571  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.790      ;
; 1.571  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.790      ;
; 1.571  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.790      ;
; 1.571  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.790      ;
; 1.571  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.790      ;
; 1.580  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.800      ;
; 1.580  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.800      ;
; 1.591  ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.809      ;
; 1.604  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.824      ;
; 1.604  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.824      ;
; 1.604  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.824      ;
; 1.604  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.824      ;
; 1.999  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.215      ;
; 1.999  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.215      ;
; 1.999  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.215      ;
; 1.999  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.215      ;
; 1.999  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.215      ;
; 1.999  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.215      ;
; 1.999  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.215      ;
; 1.999  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.215      ;
; 1.999  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.215      ;
; 1.999  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.215      ;
; 1.999  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.215      ;
; 1.999  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.215      ;
; 1.999  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.215      ;
; 1.999  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.215      ;
; 1.999  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.215      ;
; 2.050  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.267      ;
; 2.050  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.267      ;
; 50.720 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.226      ; 1.103      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Clk'                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                   ;
+-------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a2~porta_address_reg0     ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a2~porta_we_reg           ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a36~porta_address_reg0    ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a36~porta_we_reg          ;
; 9.603 ; 9.833        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a2~porta_datain_reg0      ;
; 9.603 ; 9.833        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a36~porta_datain_reg0     ;
; 9.604 ; 9.834        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a14~porta_address_reg0    ;
; 9.604 ; 9.834        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a14~porta_we_reg          ;
; 9.604 ; 9.834        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a37~porta_address_reg0    ;
; 9.604 ; 9.834        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a37~porta_we_reg          ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a11~porta_address_reg0    ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a11~porta_we_reg          ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~porta_address_reg0    ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~porta_we_reg          ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a13~porta_address_reg0    ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a13~porta_we_reg          ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a14~porta_datain_reg0     ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a18~porta_address_reg0    ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a18~porta_we_reg          ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a19~porta_address_reg0    ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a19~porta_we_reg          ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a21~porta_address_reg0    ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a21~porta_we_reg          ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a23~porta_address_reg0    ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a23~porta_we_reg          ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a24~porta_address_reg0    ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a24~porta_we_reg          ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a26~porta_address_reg0    ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a26~porta_we_reg          ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a33~porta_address_reg0    ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a33~porta_we_reg          ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a35~porta_address_reg0    ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a35~porta_we_reg          ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a37~porta_datain_reg0     ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a40~porta_address_reg0    ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a40~porta_we_reg          ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a42~porta_address_reg0    ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a42~porta_we_reg          ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a43~porta_address_reg0    ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a43~porta_we_reg          ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a44~porta_address_reg0    ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a44~porta_we_reg          ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a45~porta_address_reg0    ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a45~porta_we_reg          ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a7~porta_address_reg0     ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a7~porta_we_reg           ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a8~porta_address_reg0     ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a8~porta_we_reg           ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_address_reg0  ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg        ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_address_reg0 ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_we_reg       ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~porta_address_reg0  ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~porta_we_reg        ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_address_reg0  ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg        ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a0~porta_address_reg0     ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a0~porta_we_reg           ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a11~porta_datain_reg0     ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~porta_datain_reg0     ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a13~porta_datain_reg0     ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a16~porta_address_reg0    ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a16~porta_we_reg          ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a17~porta_address_reg0    ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a17~porta_we_reg          ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a18~porta_datain_reg0     ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a19~porta_datain_reg0     ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a1~porta_address_reg0     ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a1~porta_we_reg           ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a20~porta_address_reg0    ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a20~porta_we_reg          ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a21~porta_datain_reg0     ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a22~porta_address_reg0    ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a22~porta_we_reg          ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a23~porta_datain_reg0     ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a24~porta_datain_reg0     ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a25~porta_address_reg0    ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a25~porta_we_reg          ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a26~porta_datain_reg0     ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a28~porta_address_reg0    ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a28~porta_we_reg          ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a29~porta_address_reg0    ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a29~porta_we_reg          ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a30~porta_address_reg0    ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a30~porta_we_reg          ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a31~porta_address_reg0    ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a31~porta_we_reg          ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a32~porta_address_reg0    ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a32~porta_we_reg          ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a33~porta_datain_reg0     ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a35~porta_datain_reg0     ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a38~porta_address_reg0    ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a38~porta_we_reg          ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a39~porta_address_reg0    ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a39~porta_we_reg          ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a40~porta_datain_reg0     ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a41~porta_address_reg0    ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a41~porta_we_reg          ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a42~porta_datain_reg0     ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a43~porta_datain_reg0     ;
+-------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                       ;
+--------+--------------+----------------+-----------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock               ; Clock Edge ; Target                                                                                                                                   ;
+--------+--------------+----------------+-----------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; 49.585 ; 49.815       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a13~portb_address_reg0    ;
; 49.585 ; 49.815       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a13~portb_we_reg          ;
; 49.585 ; 49.815       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a14~portb_address_reg0    ;
; 49.585 ; 49.815       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a14~portb_we_reg          ;
; 49.585 ; 49.815       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a16~portb_address_reg0    ;
; 49.585 ; 49.815       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a16~portb_we_reg          ;
; 49.585 ; 49.815       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a17~portb_address_reg0    ;
; 49.585 ; 49.815       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a17~portb_we_reg          ;
; 49.585 ; 49.815       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a18~portb_address_reg0    ;
; 49.585 ; 49.815       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a18~portb_we_reg          ;
; 49.585 ; 49.815       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a19~portb_address_reg0    ;
; 49.585 ; 49.815       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a19~portb_we_reg          ;
; 49.585 ; 49.815       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a23~portb_address_reg0    ;
; 49.585 ; 49.815       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a23~portb_we_reg          ;
; 49.585 ; 49.815       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a25~portb_address_reg0    ;
; 49.585 ; 49.815       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a25~portb_we_reg          ;
; 49.585 ; 49.815       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a26~portb_address_reg0    ;
; 49.585 ; 49.815       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a26~portb_we_reg          ;
; 49.585 ; 49.815       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a28~portb_address_reg0    ;
; 49.585 ; 49.815       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a28~portb_we_reg          ;
; 49.585 ; 49.815       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a33~portb_address_reg0    ;
; 49.585 ; 49.815       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a33~portb_we_reg          ;
; 49.585 ; 49.815       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a34~portb_address_reg0    ;
; 49.585 ; 49.815       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a34~portb_we_reg          ;
; 49.585 ; 49.815       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a35~portb_address_reg0    ;
; 49.585 ; 49.815       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a35~portb_we_reg          ;
; 49.585 ; 49.815       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a36~portb_address_reg0    ;
; 49.585 ; 49.815       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a36~portb_we_reg          ;
; 49.585 ; 49.815       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a37~portb_address_reg0    ;
; 49.585 ; 49.815       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a37~portb_we_reg          ;
; 49.585 ; 49.815       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a40~portb_address_reg0    ;
; 49.585 ; 49.815       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a40~portb_we_reg          ;
; 49.585 ; 49.815       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a42~portb_address_reg0    ;
; 49.585 ; 49.815       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a42~portb_we_reg          ;
; 49.585 ; 49.815       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a47~portb_address_reg0    ;
; 49.585 ; 49.815       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a47~portb_we_reg          ;
; 49.585 ; 49.815       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a7~portb_address_reg0     ;
; 49.585 ; 49.815       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a7~portb_we_reg           ;
; 49.585 ; 49.815       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a9~portb_address_reg0     ;
; 49.585 ; 49.815       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a9~portb_we_reg           ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a0~portb_address_reg0     ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a0~portb_we_reg           ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a10~portb_address_reg0    ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a10~portb_we_reg          ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a11~portb_address_reg0    ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a11~portb_we_reg          ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_address_reg0    ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_we_reg          ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a15~portb_address_reg0    ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a15~portb_we_reg          ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a1~portb_address_reg0     ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a1~portb_we_reg           ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a20~portb_address_reg0    ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a20~portb_we_reg          ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a21~portb_address_reg0    ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a21~portb_we_reg          ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a22~portb_address_reg0    ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a22~portb_we_reg          ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a24~portb_address_reg0    ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a24~portb_we_reg          ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a27~portb_address_reg0    ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a27~portb_we_reg          ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a29~portb_address_reg0    ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a29~portb_we_reg          ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a2~portb_address_reg0     ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a2~portb_we_reg           ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a30~portb_address_reg0    ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a30~portb_we_reg          ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a31~portb_address_reg0    ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a31~portb_we_reg          ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a32~portb_address_reg0    ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a32~portb_we_reg          ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a38~portb_address_reg0    ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a38~portb_we_reg          ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a39~portb_address_reg0    ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a39~portb_we_reg          ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a41~portb_address_reg0    ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a41~portb_we_reg          ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a43~portb_address_reg0    ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a43~portb_we_reg          ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a44~portb_address_reg0    ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a44~portb_we_reg          ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a45~portb_address_reg0    ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a45~portb_we_reg          ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a4~portb_address_reg0     ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a4~portb_we_reg           ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a8~portb_address_reg0     ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a8~portb_we_reg           ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~portb_address_reg0  ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~portb_we_reg        ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~portb_address_reg0 ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~portb_we_reg       ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~portb_address_reg0  ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~portb_we_reg        ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~portb_address_reg0  ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~portb_we_reg        ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~portb_address_reg0  ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~portb_we_reg        ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~portb_address_reg0  ;
; 49.586 ; 49.816       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~portb_we_reg        ;
+--------+--------------+----------------+-----------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Reset               ; Clk                 ; 2.985 ; 3.081 ; Rise       ; Clk                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.713 ; 2.904 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.843 ; 8.052 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Reset               ; Clk                 ; -0.851 ; -0.951 ; Rise       ; Clk                 ;
; altera_reserved_tdi ; altera_reserved_tck ; -0.044 ; -0.218 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.957 ; -2.079 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Led[*]              ; Clk                 ; 7.168  ; 7.310  ; Rise       ; Clk                 ;
;  Led[0]             ; Clk                 ; 7.168  ; 7.310  ; Rise       ; Clk                 ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.024 ; 12.681 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; Led[*]              ; Clk                 ; 6.977 ; 7.114  ; Rise       ; Clk                 ;
;  Led[0]             ; Clk                 ; 6.977 ; 7.114  ; Rise       ; Clk                 ;
; altera_reserved_tdo ; altera_reserved_tck ; 9.811 ; 10.469 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+--------+------------+---------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 67.12 MHz  ; 67.12 MHz       ; Clk                 ;      ;
; 156.45 MHz ; 156.45 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; Clk                 ; 2.551  ; 0.000         ;
; altera_reserved_tck ; 46.880 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Hold Summary            ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; Clk                 ; -0.009 ; -0.009        ;
; altera_reserved_tck ; 0.311  ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.064 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.789 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; Clk                 ; 9.597  ; 0.000             ;
; altera_reserved_tck ; 49.529 ; 0.000             ;
+---------------------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clk'                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+-------------+--------------+------------+------------+
; 2.551 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|pc[10]    ; Clk          ; Clk         ; 10.000       ; -0.499     ; 6.965      ;
; 2.572 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|pc[10]    ; Clk          ; Clk         ; 10.000       ; -0.509     ; 6.934      ;
; 2.727 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|pc[9]     ; Clk          ; Clk         ; 10.000       ; -0.511     ; 6.777      ;
; 2.748 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|pc[9]     ; Clk          ; Clk         ; 10.000       ; -0.521     ; 6.746      ;
; 2.808 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|pc[10]    ; Clk          ; Clk         ; 10.000       ; -0.501     ; 6.706      ;
; 2.809 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|pc[3]     ; Clk          ; Clk         ; 10.000       ; -0.504     ; 6.702      ;
; 2.821 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|pc[1]     ; Clk          ; Clk         ; 10.000       ; -0.505     ; 6.689      ;
; 2.830 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|pc[3]     ; Clk          ; Clk         ; 10.000       ; -0.514     ; 6.671      ;
; 2.842 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|pc[1]     ; Clk          ; Clk         ; 10.000       ; -0.515     ; 6.658      ;
; 2.984 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|pc[9]     ; Clk          ; Clk         ; 10.000       ; -0.513     ; 6.518      ;
; 2.988 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|pc[11]    ; Clk          ; Clk         ; 10.000       ; -0.504     ; 6.523      ;
; 3.009 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|pc[11]    ; Clk          ; Clk         ; 10.000       ; -0.514     ; 6.492      ;
; 3.045 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|pc[3]     ; Clk          ; Clk         ; 10.000       ; -0.506     ; 6.464      ;
; 3.050 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~porta_we_reg  ; CpuX8:CPU1|pc[10]    ; Clk          ; Clk         ; 10.000       ; -0.505     ; 6.460      ;
; 3.053 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|pc[1]     ; Clk          ; Clk         ; 10.000       ; -0.507     ; 6.455      ;
; 3.125 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|pc[8]     ; Clk          ; Clk         ; 10.000       ; -0.504     ; 6.386      ;
; 3.146 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|pc[8]     ; Clk          ; Clk         ; 10.000       ; -0.514     ; 6.355      ;
; 3.203 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_we_reg ; CpuX8:CPU1|pc[10]    ; Clk          ; Clk         ; 10.000       ; -0.502     ; 6.310      ;
; 3.210 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|pc[5]     ; Clk          ; Clk         ; 10.000       ; -0.502     ; 6.303      ;
; 3.220 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|pc[4]     ; Clk          ; Clk         ; 10.000       ; -0.502     ; 6.293      ;
; 3.226 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~porta_we_reg  ; CpuX8:CPU1|pc[9]     ; Clk          ; Clk         ; 10.000       ; -0.517     ; 6.272      ;
; 3.228 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|pc[5]     ; Clk          ; Clk         ; 10.000       ; -0.512     ; 6.275      ;
; 3.241 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|pc[4]     ; Clk          ; Clk         ; 10.000       ; -0.512     ; 6.262      ;
; 3.245 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|pc[11]    ; Clk          ; Clk         ; 10.000       ; -0.506     ; 6.264      ;
; 3.245 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|pc[10]    ; Clk          ; Clk         ; 10.000       ; -0.497     ; 6.273      ;
; 3.285 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|pc[6]     ; Clk          ; Clk         ; 10.000       ; -0.507     ; 6.223      ;
; 3.286 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~porta_we_reg  ; CpuX8:CPU1|pc[3]     ; Clk          ; Clk         ; 10.000       ; -0.510     ; 6.219      ;
; 3.294 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~porta_we_reg  ; CpuX8:CPU1|pc[1]     ; Clk          ; Clk         ; 10.000       ; -0.511     ; 6.210      ;
; 3.306 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|pc[6]     ; Clk          ; Clk         ; 10.000       ; -0.517     ; 6.192      ;
; 3.376 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_we_reg ; CpuX8:CPU1|pc[9]     ; Clk          ; Clk         ; 10.000       ; -0.514     ; 6.125      ;
; 3.380 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|pc[8]     ; Clk          ; Clk         ; 10.000       ; -0.506     ; 6.129      ;
; 3.382 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|pc[2]     ; Clk          ; Clk         ; 10.000       ; -0.502     ; 6.131      ;
; 3.383 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|pc[2]     ; Clk          ; Clk         ; 10.000       ; -0.512     ; 6.120      ;
; 3.421 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|pc[9]     ; Clk          ; Clk         ; 10.000       ; -0.509     ; 6.085      ;
; 3.432 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_we_reg ; CpuX8:CPU1|pc[3]     ; Clk          ; Clk         ; 10.000       ; -0.507     ; 6.076      ;
; 3.439 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|pc[5]     ; Clk          ; Clk         ; 10.000       ; -0.504     ; 6.072      ;
; 3.440 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_we_reg ; CpuX8:CPU1|pc[1]     ; Clk          ; Clk         ; 10.000       ; -0.508     ; 6.067      ;
; 3.456 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a13~porta_we_reg    ; CpuX8:CPU1|MBout[1]  ; Clk          ; Clk         ; 10.000       ; -0.510     ; 6.049      ;
; 3.477 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|pc[4]     ; Clk          ; Clk         ; 10.000       ; -0.504     ; 6.034      ;
; 3.478 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a17~porta_we_reg    ; CpuX8:CPU1|MBout[5]  ; Clk          ; Clk         ; 10.000       ; -0.520     ; 6.017      ;
; 3.486 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|pc[3]     ; Clk          ; Clk         ; 10.000       ; -0.502     ; 6.027      ;
; 3.487 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~porta_we_reg  ; CpuX8:CPU1|pc[11]    ; Clk          ; Clk         ; 10.000       ; -0.510     ; 6.018      ;
; 3.494 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|pc[1]     ; Clk          ; Clk         ; 10.000       ; -0.503     ; 6.018      ;
; 3.523 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|pc[6]     ; Clk          ; Clk         ; 10.000       ; -0.509     ; 5.983      ;
; 3.594 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a9~porta_we_reg     ; CpuX8:CPU1|MBout[9]  ; Clk          ; Clk         ; 10.000       ; -0.514     ; 5.907      ;
; 3.594 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|pc[2]     ; Clk          ; Clk         ; 10.000       ; -0.504     ; 5.917      ;
; 3.621 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~porta_we_reg  ; CpuX8:CPU1|pc[8]     ; Clk          ; Clk         ; 10.000       ; -0.510     ; 5.884      ;
; 3.628 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a5~porta_we_reg     ; CpuX8:CPU1|MBout[5]  ; Clk          ; Clk         ; 10.000       ; -0.521     ; 5.866      ;
; 3.639 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_we_reg ; CpuX8:CPU1|pc[11]    ; Clk          ; Clk         ; 10.000       ; -0.507     ; 5.869      ;
; 3.680 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~porta_we_reg  ; CpuX8:CPU1|pc[5]     ; Clk          ; Clk         ; 10.000       ; -0.508     ; 5.827      ;
; 3.682 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|pc[11]    ; Clk          ; Clk         ; 10.000       ; -0.502     ; 5.831      ;
; 3.706 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|acc[12]   ; Clk          ; Clk         ; 10.000       ; -0.500     ; 5.809      ;
; 3.707 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|acc[12]   ; Clk          ; Clk         ; 10.000       ; -0.508     ; 5.800      ;
; 3.718 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~porta_we_reg  ; CpuX8:CPU1|pc[4]     ; Clk          ; Clk         ; 10.000       ; -0.508     ; 5.789      ;
; 3.752 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|acc[12]   ; Clk          ; Clk         ; 10.000       ; -0.496     ; 5.767      ;
; 3.764 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~porta_we_reg  ; CpuX8:CPU1|pc[6]     ; Clk          ; Clk         ; 10.000       ; -0.513     ; 5.738      ;
; 3.767 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_we_reg ; CpuX8:CPU1|pc[8]     ; Clk          ; Clk         ; 10.000       ; -0.507     ; 5.741      ;
; 3.798 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a34~porta_we_reg    ; CpuX8:CPU1|MBout[10] ; Clk          ; Clk         ; 10.000       ; -0.519     ; 5.698      ;
; 3.812 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~porta_we_reg  ; CpuX8:CPU1|acc[12]   ; Clk          ; Clk         ; 10.000       ; -0.504     ; 5.699      ;
; 3.818 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a25~porta_we_reg    ; CpuX8:CPU1|MBout[1]  ; Clk          ; Clk         ; 10.000       ; -0.522     ; 5.675      ;
; 3.819 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|pc[8]     ; Clk          ; Clk         ; 10.000       ; -0.502     ; 5.694      ;
; 3.826 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_we_reg ; CpuX8:CPU1|pc[5]     ; Clk          ; Clk         ; 10.000       ; -0.505     ; 5.684      ;
; 3.835 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~porta_we_reg  ; CpuX8:CPU1|pc[2]     ; Clk          ; Clk         ; 10.000       ; -0.508     ; 5.672      ;
; 3.859 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|acc[11]   ; Clk          ; Clk         ; 10.000       ; -0.496     ; 5.660      ;
; 3.864 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_we_reg ; CpuX8:CPU1|pc[4]     ; Clk          ; Clk         ; 10.000       ; -0.505     ; 5.646      ;
; 3.880 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|pc[5]     ; Clk          ; Clk         ; 10.000       ; -0.500     ; 5.635      ;
; 3.886 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|pc[0]     ; Clk          ; Clk         ; 10.000       ; -0.499     ; 5.630      ;
; 3.887 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|MBout[7]  ; Clk          ; Clk         ; 10.000       ; -0.500     ; 5.628      ;
; 3.898 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a11~porta_we_reg    ; CpuX8:CPU1|MBout[11] ; Clk          ; Clk         ; 10.000       ; -0.515     ; 5.602      ;
; 3.898 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|acc[9]    ; Clk          ; Clk         ; 10.000       ; -0.498     ; 5.619      ;
; 3.902 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|acc[11]   ; Clk          ; Clk         ; 10.000       ; -0.500     ; 5.613      ;
; 3.903 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|acc[12]   ; Clk          ; Clk         ; 10.000       ; -0.498     ; 5.614      ;
; 3.907 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|pc[0]     ; Clk          ; Clk         ; 10.000       ; -0.509     ; 5.599      ;
; 3.910 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_we_reg ; CpuX8:CPU1|pc[6]     ; Clk          ; Clk         ; 10.000       ; -0.510     ; 5.595      ;
; 3.914 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|pc[4]     ; Clk          ; Clk         ; 10.000       ; -0.500     ; 5.601      ;
; 3.924 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a7~porta_we_reg     ; CpuX8:CPU1|MBout[7]  ; Clk          ; Clk         ; 10.000       ; -0.511     ; 5.580      ;
; 3.933 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|MBout[1]  ; Clk          ; Clk         ; 10.000       ; -0.503     ; 5.579      ;
; 3.953 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|acc[11]   ; Clk          ; Clk         ; 10.000       ; -0.508     ; 5.554      ;
; 3.959 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_we_reg ; CpuX8:CPU1|pc[0]     ; Clk          ; Clk         ; 10.000       ; -0.502     ; 5.554      ;
; 3.964 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|pc[6]     ; Clk          ; Clk         ; 10.000       ; -0.505     ; 5.546      ;
; 3.978 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_we_reg ; CpuX8:CPU1|acc[12]   ; Clk          ; Clk         ; 10.000       ; -0.501     ; 5.536      ;
; 3.981 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_we_reg ; CpuX8:CPU1|pc[2]     ; Clk          ; Clk         ; 10.000       ; -0.505     ; 5.529      ;
; 3.992 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|MBout[10] ; Clk          ; Clk         ; 10.000       ; -0.497     ; 5.526      ;
; 4.000 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~porta_we_reg  ; CpuX8:CPU1|acc[11]   ; Clk          ; Clk         ; 10.000       ; -0.504     ; 5.511      ;
; 4.001 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|pc[0]     ; Clk          ; Clk         ; 10.000       ; -0.497     ; 5.517      ;
; 4.008 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_we_reg ; CpuX8:CPU1|acc[11]   ; Clk          ; Clk         ; 10.000       ; -0.501     ; 5.506      ;
; 4.010 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|acc[11]   ; Clk          ; Clk         ; 10.000       ; -0.498     ; 5.507      ;
; 4.018 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a43~porta_we_reg    ; CpuX8:CPU1|MBout[7]  ; Clk          ; Clk         ; 10.000       ; -0.509     ; 5.488      ;
; 4.021 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|DmaRq     ; Clk          ; Clk         ; 10.000       ; -0.506     ; 5.488      ;
; 4.035 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|pc[2]     ; Clk          ; Clk         ; 10.000       ; -0.500     ; 5.480      ;
; 4.064 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|MBout[7]  ; Clk          ; Clk         ; 10.000       ; -0.504     ; 5.447      ;
; 4.069 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|MBout[8]  ; Clk          ; Clk         ; 10.000       ; -0.503     ; 5.443      ;
; 4.082 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|acc[10]   ; Clk          ; Clk         ; 10.000       ; -0.500     ; 5.433      ;
; 4.083 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|acc[10]   ; Clk          ; Clk         ; 10.000       ; -0.508     ; 5.424      ;
; 4.087 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a30~porta_we_reg    ; CpuX8:CPU1|MBout[6]  ; Clk          ; Clk         ; 10.000       ; -0.518     ; 5.410      ;
; 4.120 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a23~porta_we_reg    ; CpuX8:CPU1|MBout[11] ; Clk          ; Clk         ; 10.000       ; -0.507     ; 5.388      ;
; 4.136 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|acc[10]   ; Clk          ; Clk         ; 10.000       ; -0.496     ; 5.383      ;
; 4.138 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a47~porta_we_reg    ; CpuX8:CPU1|MBout[11] ; Clk          ; Clk         ; 10.000       ; -0.512     ; 5.365      ;
; 4.140 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|pc[7]     ; Clk          ; Clk         ; 10.000       ; -0.498     ; 5.377      ;
; 4.143 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|pc[0]     ; Clk          ; Clk         ; 10.000       ; -0.501     ; 5.371      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                           ; To Node                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.880 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 3.290      ;
; 46.886 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 3.286      ;
; 47.224 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 2.944      ;
; 47.259 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 2.910      ;
; 47.297 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 2.873      ;
; 47.306 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 2.863      ;
; 47.347 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 2.822      ;
; 47.420 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 2.749      ;
; 47.429 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 2.735      ;
; 47.463 ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 2.705      ;
; 47.487 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 2.681      ;
; 47.592 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 2.577      ;
; 47.636 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 2.533      ;
; 47.713 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 2.456      ;
; 48.043 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]    ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 2.121      ;
; 48.122 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 2.047      ;
; 48.144 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 2.025      ;
; 48.165 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 2.003      ;
; 48.207 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 1.962      ;
; 48.336 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 1.833      ;
; 48.567 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 1.603      ;
; 48.888 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 1.280      ;
; 93.608 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a10~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.279     ; 6.128      ;
; 94.030 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a6~portb_we_reg                                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.281     ; 5.704      ;
; 94.200 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a22~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.291     ; 5.524      ;
; 94.230 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a3~portb_we_reg                                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.285     ; 5.500      ;
; 94.270 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a31~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.284     ; 5.461      ;
; 94.371 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a5~portb_we_reg                                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.280     ; 5.364      ;
; 94.441 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a7~portb_we_reg                                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.272     ; 5.302      ;
; 94.508 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a28~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.288     ; 5.219      ;
; 94.571 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a13~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.274     ; 5.170      ;
; 94.772 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a26~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.286     ; 4.957      ;
; 94.823 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a15~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.281     ; 4.911      ;
; 94.833 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a17~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.276     ; 4.906      ;
; 94.936 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a0~portb_we_reg                                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.298     ; 4.781      ;
; 94.961 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a25~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.286     ; 4.768      ;
; 94.981 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a18~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.274     ; 4.760      ;
; 94.998 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a29~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.275     ; 4.742      ;
; 95.005 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a47~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.288     ; 4.722      ;
; 95.009 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a33~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.274     ; 4.732      ;
; 95.036 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a1~portb_we_reg                                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.282     ; 4.697      ;
; 95.048 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a38~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.290     ; 4.677      ;
; 95.048 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a27~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.278     ; 4.689      ;
; 95.108 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a43~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.276     ; 4.631      ;
; 95.116 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a46~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.300     ; 4.599      ;
; 95.176 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a42~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.271     ; 4.568      ;
; 95.229 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a39~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.282     ; 4.504      ;
; 95.238 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a35~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.283     ; 4.494      ;
; 95.265 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a11~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.282     ; 4.468      ;
; 95.267 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a41~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.275     ; 4.473      ;
; 95.268 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a6~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.175      ; 4.947      ;
; 95.271 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a36~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.275     ; 4.469      ;
; 95.271 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a37~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.275     ; 4.469      ;
; 95.276 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a5~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.174      ; 4.938      ;
; 95.296 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.296     ; 4.423      ;
; 95.305 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a2~portb_we_reg                                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.273     ; 4.437      ;
; 95.314 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a20~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.298     ; 4.403      ;
; 95.319 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a19~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.280     ; 4.416      ;
; 95.346 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a34~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.278     ; 4.391      ;
; 95.346 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a39~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.151      ; 4.845      ;
; 95.391 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a30~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.279     ; 4.345      ;
; 95.397 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a3~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.153      ; 4.796      ;
; 95.397 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a10~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.153      ; 4.796      ;
; 95.403 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a24~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.270     ; 4.342      ;
; 95.426 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a6~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.175      ; 4.789      ;
; 95.432 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a9~portb_we_reg                                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.278     ; 4.305      ;
; 95.434 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a5~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.174      ; 4.780      ;
; 95.453 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a39~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.151      ; 4.738      ;
; 95.513 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a28~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.149      ; 4.676      ;
; 95.522 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a16~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.281     ; 4.212      ;
; 95.535 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a23~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.275     ; 4.205      ;
; 95.555 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a3~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.153      ; 4.638      ;
; 95.555 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a10~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.153      ; 4.638      ;
; 95.577 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a41~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.144      ; 4.607      ;
; 95.580 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a8~portb_we_reg                                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.277     ; 4.158      ;
; 95.584 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a4~portb_we_reg                                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.278     ; 4.153      ;
; 95.592 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a21~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.299     ; 4.124      ;
; 95.661 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a28~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.149      ; 4.528      ;
; 95.684 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a41~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.144      ; 4.500      ;
; 95.687 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a45~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.299     ; 4.029      ;
; 95.712 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a32~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.290     ; 4.013      ;
; 95.742 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a25~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.155      ; 4.453      ;
; 95.744 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a26~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.147      ; 4.443      ;
; 95.754 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.204      ;
; 95.786 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~portb_we_reg                                  ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.270     ; 3.959      ;
; 95.787 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a9~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.151      ; 4.404      ;
; 95.787 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a9~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.156      ; 4.409      ;
; 95.787 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a9~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.151      ; 4.404      ;
; 95.790 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a33~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.148      ; 4.398      ;
; 95.797 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~portb_we_reg                                   ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.276     ; 3.942      ;
; 95.799 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a4~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.151      ; 4.392      ;
; 95.799 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a4~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.156      ; 4.397      ;
; 95.799 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a4~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.151      ; 4.392      ;
; 95.809 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a14~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.272     ; 3.934      ;
; 95.810 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a34~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.151      ; 4.381      ;
; 95.820 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a43~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.145      ; 4.365      ;
; 95.822 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a39~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.150      ; 4.368      ;
; 95.823 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a44~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.282     ; 3.910      ;
; 95.824 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a40~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.277     ; 3.914      ;
; 95.854 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.104      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clk'                                                                                                         ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; -0.009 ; divider:DIVIDER1|rxbit      ; divider:DIVIDER1|drxclk     ; Clk          ; Clk         ; 0.000        ; 0.693      ; 0.828      ;
; 0.114  ; divider:DIVIDER1|txbit      ; divider:DIVIDER1|dtxclk     ; Clk          ; Clk         ; 0.000        ; 0.279      ; 0.537      ;
; 0.311  ; CpuX8:CPU1|DskReg[9]        ; CpuX8:CPU1|DskReg[9]        ; Clk          ; Clk         ; 0.000        ; 0.056      ; 0.511      ;
; 0.312  ; CpuX8:CPU1|Dir              ; CpuX8:CPU1|Dir              ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; CpuX8:CPU1|DmaRq            ; CpuX8:CPU1|DmaRq            ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; CpuX8:CPU1|DskReg[8]        ; CpuX8:CPU1|DskReg[8]        ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; CpuX8:CPU1|DskReg[7]        ; CpuX8:CPU1|DskReg[7]        ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; CpuX8:CPU1|DskReg[6]        ; CpuX8:CPU1|DskReg[6]        ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; CpuX8:CPU1|DskFlg           ; CpuX8:CPU1|DskFlg           ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; CpuX8:CPU1|DskReg[1]        ; CpuX8:CPU1|DskReg[1]        ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; CpuX8:CPU1|DskReg[0]        ; CpuX8:CPU1|DskReg[0]        ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; CpuX8:CPU1|DskReg[5]        ; CpuX8:CPU1|DskReg[5]        ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; CpuX8:CPU1|acc[12]          ; CpuX8:CPU1|acc[12]          ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; CpuX8:CPU1|DskReg[2]        ; CpuX8:CPU1|DskReg[2]        ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; CpuX8:CPU1|DskReg[3]        ; CpuX8:CPU1|DskReg[3]        ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; CpuX8:CPU1|DskReg[4]        ; CpuX8:CPU1|DskReg[4]        ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; CpuX8:CPU1|DskReg[10]       ; CpuX8:CPU1|DskReg[10]       ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; CpuX8:CPU1|DskReg[11]       ; CpuX8:CPU1|DskReg[11]       ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.313  ; CpuX8:CPU1|irq              ; CpuX8:CPU1|irq              ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; CpuX8:CPU1|inten            ; CpuX8:CPU1|inten            ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; CpuX8:CPU1|Rload~reg0       ; CpuX8:CPU1|Rload~reg0       ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; CpuX8:CPU1|Tnxt             ; CpuX8:CPU1|Tnxt             ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.319  ; divider:DIVIDER1|ledval     ; divider:DIVIDER1|ledval     ; Clk          ; Clk         ; 0.000        ; 0.056      ; 0.519      ;
; 0.320  ; divider:DIVIDER1|txbit      ; divider:DIVIDER1|txbit      ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.519      ;
; 0.321  ; divider:DIVIDER1|rxbit      ; divider:DIVIDER1|rxbit      ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.519      ;
; 0.338  ; divider:DIVIDER1|ledval     ; divider:DIVIDER1|hbt[0]     ; Clk          ; Clk         ; 0.000        ; 0.056      ; 0.538      ;
; 0.346  ; divider:DIVIDER1|rxdiv[7]   ; divider:DIVIDER1|rxdiv[7]   ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.545      ;
; 0.346  ; CpuX8:CPU1|DskAdd[14]       ; CpuX8:CPU1|DskAdd[14]       ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.545      ;
; 0.375  ; CpuX8:CPU1|acc[8]           ; CpuX8:CPU1|DskReg[8]        ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.574      ;
; 0.381  ; CpuX8:CPU1|acc[11]          ; CpuX8:CPU1|DskReg[11]       ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.580      ;
; 0.397  ; CpuX8:CPU1|acc[10]          ; CpuX8:CPU1|DskReg[10]       ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.596      ;
; 0.434  ; CpuX8:CPU1|Tnxt             ; CpuX8:CPU1|TFlag            ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.632      ;
; 0.484  ; CpuX8:CPU1|st.D3            ; CpuX8:CPU1|st.D4            ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.683      ;
; 0.506  ; CpuX8:CPU1|Rload~reg0       ; CpuX8:CPU1|RFlag            ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.704      ;
; 0.508  ; divider:DIVIDER1|leddiv[15] ; divider:DIVIDER1|leddiv[15] ; Clk          ; Clk         ; 0.000        ; 0.056      ; 0.708      ;
; 0.509  ; divider:DIVIDER1|leddiv[3]  ; divider:DIVIDER1|leddiv[3]  ; Clk          ; Clk         ; 0.000        ; 0.056      ; 0.709      ;
; 0.509  ; divider:DIVIDER1|leddiv[19] ; divider:DIVIDER1|leddiv[19] ; Clk          ; Clk         ; 0.000        ; 0.056      ; 0.709      ;
; 0.509  ; CpuX8:CPU1|DmaRq            ; CpuX8:CPU1|st.D0            ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.708      ;
; 0.510  ; divider:DIVIDER1|leddiv[29] ; divider:DIVIDER1|leddiv[29] ; Clk          ; Clk         ; 0.000        ; 0.056      ; 0.710      ;
; 0.510  ; divider:DIVIDER1|leddiv[5]  ; divider:DIVIDER1|leddiv[5]  ; Clk          ; Clk         ; 0.000        ; 0.056      ; 0.710      ;
; 0.510  ; divider:DIVIDER1|leddiv[1]  ; divider:DIVIDER1|leddiv[1]  ; Clk          ; Clk         ; 0.000        ; 0.056      ; 0.710      ;
; 0.511  ; divider:DIVIDER1|rxdiv[6]   ; divider:DIVIDER1|rxdiv[6]   ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.710      ;
; 0.511  ; divider:DIVIDER1|leddiv[27] ; divider:DIVIDER1|leddiv[27] ; Clk          ; Clk         ; 0.000        ; 0.056      ; 0.711      ;
; 0.511  ; divider:DIVIDER1|leddiv[31] ; divider:DIVIDER1|leddiv[31] ; Clk          ; Clk         ; 0.000        ; 0.056      ; 0.711      ;
; 0.511  ; divider:DIVIDER1|leddiv[6]  ; divider:DIVIDER1|leddiv[6]  ; Clk          ; Clk         ; 0.000        ; 0.056      ; 0.711      ;
; 0.511  ; divider:DIVIDER1|leddiv[22] ; divider:DIVIDER1|leddiv[22] ; Clk          ; Clk         ; 0.000        ; 0.056      ; 0.711      ;
; 0.511  ; divider:DIVIDER1|leddiv[17] ; divider:DIVIDER1|leddiv[17] ; Clk          ; Clk         ; 0.000        ; 0.056      ; 0.711      ;
; 0.512  ; divider:DIVIDER1|rxdiv[4]   ; divider:DIVIDER1|rxdiv[4]   ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.711      ;
; 0.512  ; divider:DIVIDER1|txdiv[11]  ; divider:DIVIDER1|txdiv[11]  ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.711      ;
; 0.512  ; divider:DIVIDER1|txdiv[9]   ; divider:DIVIDER1|txdiv[9]   ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.711      ;
; 0.512  ; CpuX8:CPU1|DskAdd[1]        ; CpuX8:CPU1|DskAdd[1]        ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.711      ;
; 0.513  ; divider:DIVIDER1|leddiv[14] ; divider:DIVIDER1|leddiv[14] ; Clk          ; Clk         ; 0.000        ; 0.056      ; 0.713      ;
; 0.513  ; divider:DIVIDER1|leddiv[9]  ; divider:DIVIDER1|leddiv[9]  ; Clk          ; Clk         ; 0.000        ; 0.056      ; 0.713      ;
; 0.513  ; divider:DIVIDER1|leddiv[7]  ; divider:DIVIDER1|leddiv[7]  ; Clk          ; Clk         ; 0.000        ; 0.056      ; 0.713      ;
; 0.513  ; divider:DIVIDER1|leddiv[2]  ; divider:DIVIDER1|leddiv[2]  ; Clk          ; Clk         ; 0.000        ; 0.056      ; 0.713      ;
; 0.513  ; divider:DIVIDER1|leddiv[23] ; divider:DIVIDER1|leddiv[23] ; Clk          ; Clk         ; 0.000        ; 0.056      ; 0.713      ;
; 0.513  ; CpuX8:CPU1|DskAdd[6]        ; CpuX8:CPU1|DskAdd[6]        ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.712      ;
; 0.514  ; divider:DIVIDER1|txdiv[5]   ; divider:DIVIDER1|txdiv[5]   ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.713      ;
; 0.514  ; divider:DIVIDER1|leddiv[25] ; divider:DIVIDER1|leddiv[25] ; Clk          ; Clk         ; 0.000        ; 0.056      ; 0.714      ;
; 0.514  ; divider:DIVIDER1|leddiv[12] ; divider:DIVIDER1|leddiv[12] ; Clk          ; Clk         ; 0.000        ; 0.056      ; 0.714      ;
; 0.514  ; divider:DIVIDER1|leddiv[4]  ; divider:DIVIDER1|leddiv[4]  ; Clk          ; Clk         ; 0.000        ; 0.056      ; 0.714      ;
; 0.514  ; divider:DIVIDER1|leddiv[18] ; divider:DIVIDER1|leddiv[18] ; Clk          ; Clk         ; 0.000        ; 0.056      ; 0.714      ;
; 0.515  ; divider:DIVIDER1|leddiv[30] ; divider:DIVIDER1|leddiv[30] ; Clk          ; Clk         ; 0.000        ; 0.056      ; 0.715      ;
; 0.515  ; divider:DIVIDER1|leddiv[28] ; divider:DIVIDER1|leddiv[28] ; Clk          ; Clk         ; 0.000        ; 0.056      ; 0.715      ;
; 0.515  ; CpuX8:CPU1|DskAdd[7]        ; CpuX8:CPU1|DskAdd[7]        ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.714      ;
; 0.515  ; CpuX8:CPU1|DskAdd[2]        ; CpuX8:CPU1|DskAdd[2]        ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.714      ;
; 0.516  ; divider:DIVIDER1|rxdiv[5]   ; divider:DIVIDER1|rxdiv[5]   ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.715      ;
; 0.516  ; divider:DIVIDER1|txdiv[10]  ; divider:DIVIDER1|txdiv[10]  ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.715      ;
; 0.516  ; divider:DIVIDER1|txdiv[2]   ; divider:DIVIDER1|txdiv[2]   ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.715      ;
; 0.516  ; divider:DIVIDER1|leddiv[26] ; divider:DIVIDER1|leddiv[26] ; Clk          ; Clk         ; 0.000        ; 0.056      ; 0.716      ;
; 0.516  ; CpuX8:CPU1|DskAdd[4]        ; CpuX8:CPU1|DskAdd[4]        ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.715      ;
; 0.516  ; CpuX8:CPU1|DskAdd[12]       ; CpuX8:CPU1|DskAdd[12]       ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.715      ;
; 0.517  ; divider:DIVIDER1|txdiv[8]   ; divider:DIVIDER1|txdiv[8]   ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.716      ;
; 0.528  ; CpuX8:CPU1|DskAdd[13]       ; CpuX8:CPU1|DskAdd[13]       ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.727      ;
; 0.528  ; CpuX8:CPU1|DskAdd[3]        ; CpuX8:CPU1|DskAdd[3]        ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.727      ;
; 0.529  ; CpuX8:CPU1|DskAdd[5]        ; CpuX8:CPU1|DskAdd[5]        ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.728      ;
; 0.529  ; CpuX8:CPU1|DskAdd[11]       ; CpuX8:CPU1|DskAdd[11]       ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.728      ;
; 0.531  ; divider:DIVIDER1|txdiv[0]   ; divider:DIVIDER1|txdiv[0]   ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.730      ;
; 0.532  ; CpuX8:CPU1|DskAdd[9]        ; CpuX8:CPU1|DskAdd[9]        ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.731      ;
; 0.534  ; CpuX8:CPU1|DskAdd[10]       ; CpuX8:CPU1|DskAdd[10]       ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.733      ;
; 0.534  ; CpuX8:CPU1|DskAdd[8]        ; CpuX8:CPU1|DskAdd[8]        ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.733      ;
; 0.534  ; CpuX8:CPU1|DskAdd[8]        ; CpuX8:CPU1|DMA[8]           ; Clk          ; Clk         ; 0.000        ; 0.060      ; 0.738      ;
; 0.539  ; CpuX8:CPU1|acc[9]           ; CpuX8:CPU1|DskReg[9]        ; Clk          ; Clk         ; 0.000        ; 0.056      ; 0.739      ;
; 0.543  ; CpuX8:CPU1|DskAdd[12]       ; CpuX8:CPU1|DMA[12]          ; Clk          ; Clk         ; 0.000        ; 0.060      ; 0.747      ;
; 0.547  ; CpuX8:CPU1|DskAdd[0]        ; CpuX8:CPU1|DskAdd[0]        ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.746      ;
; 0.547  ; CpuX8:CPU1|st.D1            ; CpuX8:CPU1|DskFlg           ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.746      ;
; 0.553  ; CpuX8:CPU1|DskAdd[9]        ; CpuX8:CPU1|DMA[9]           ; Clk          ; Clk         ; 0.000        ; 0.060      ; 0.757      ;
; 0.554  ; CpuX8:CPU1|DmaRq            ; CpuX8:CPU1|st.S0            ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.753      ;
; 0.556  ; CpuX8:CPU1|DskAdd[11]       ; CpuX8:CPU1|DMA[11]          ; Clk          ; Clk         ; 0.000        ; 0.060      ; 0.760      ;
; 0.557  ; CpuX8:CPU1|irq              ; CpuX8:CPU1|Rload~reg0       ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.755      ;
; 0.560  ; CpuX8:CPU1|irq              ; CpuX8:CPU1|Tnxt             ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.758      ;
; 0.563  ; CpuX8:CPU1|st.D1            ; CpuX8:CPU1|DmaRq            ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.762      ;
; 0.619  ; CpuX8:CPU1|st.D4            ; CpuX8:CPU1|st.D5            ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.818      ;
; 0.626  ; CpuX8:CPU1|st.D1            ; CpuX8:CPU1|st.D2            ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.825      ;
; 0.656  ; CpuX8:CPU1|acc[6]           ; CpuX8:CPU1|acc[6]           ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.855      ;
; 0.660  ; CpuX8:CPU1|DskAdd[4]        ; CpuX8:CPU1|DMA[4]           ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.858      ;
; 0.661  ; CpuX8:CPU1|DskAdd[10]       ; CpuX8:CPU1|DMA[10]          ; Clk          ; Clk         ; 0.000        ; 0.060      ; 0.865      ;
; 0.663  ; CpuX8:CPU1|DskAdd[5]        ; CpuX8:CPU1|DMA[5]           ; Clk          ; Clk         ; 0.000        ; 0.060      ; 0.867      ;
; 0.668  ; CpuX8:CPU1|DskAdd[2]        ; CpuX8:CPU1|DMA[2]           ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.866      ;
; 0.680  ; CpuX8:CPU1|DskAdd[6]        ; CpuX8:CPU1|DMA[6]           ; Clk          ; Clk         ; 0.000        ; 0.060      ; 0.884      ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                      ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                             ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                      ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                      ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                         ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                      ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                          ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                         ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                         ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                             ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|tdo                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.336 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.336 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.339 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]         ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                      ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.344 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                          ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.345 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                          ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                          ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                          ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.349 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                          ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.548      ;
; 0.352 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.552      ;
; 0.354 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]    ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.554      ;
; 0.354 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.554      ;
; 0.355 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                      ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.554      ;
; 0.356 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.357 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                               ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.558      ;
; 0.358 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.557      ;
; 0.359 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                          ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.558      ;
; 0.362 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.562      ;
; 0.363 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.563      ;
; 0.364 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                             ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.564      ;
; 0.368 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a8~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.282      ; 0.819      ;
; 0.374 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.278      ; 0.821      ;
; 0.377 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.284      ; 0.830      ;
; 0.383 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.280      ; 0.832      ;
; 0.391 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.281      ; 0.841      ;
; 0.392 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                  ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.278      ; 0.839      ;
; 0.395 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                               ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~portb_datain_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.275      ; 0.839      ;
; 0.396 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.278      ; 0.843      ;
; 0.397 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.282      ; 0.848      ;
; 0.406 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.278      ; 0.853      ;
; 0.406 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                  ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.278      ; 0.853      ;
; 0.407 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.278      ; 0.854      ;
; 0.408 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.278      ; 0.855      ;
; 0.408 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.280      ; 0.857      ;
; 0.411 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.278      ; 0.858      ;
; 0.411 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                               ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~portb_datain_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.275      ; 0.855      ;
; 0.417 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.278      ; 0.864      ;
; 0.417 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                  ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.278      ; 0.864      ;
; 0.421 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.278      ; 0.868      ;
; 0.422 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.276      ; 0.867      ;
; 0.425 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.278      ; 0.872      ;
; 0.431 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.631      ;
; 0.432 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.278      ; 0.879      ;
; 0.436 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                      ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.636      ;
; 0.440 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.640      ;
; 0.448 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                      ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.648      ;
; 0.449 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                               ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.648      ;
; 0.450 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.274      ; 0.893      ;
; 0.450 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.650      ;
; 0.452 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.272      ; 0.893      ;
; 0.453 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.274      ; 0.896      ;
; 0.456 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                             ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.656      ;
; 0.456 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.272      ; 0.897      ;
; 0.464 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                          ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.663      ;
; 0.464 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.276      ; 0.909      ;
; 0.466 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                          ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.665      ;
; 0.471 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                             ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.671      ;
; 0.472 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                          ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.671      ;
; 0.479 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.679      ;
; 0.484 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.685      ;
; 0.487 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.687      ;
; 0.487 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.687      ;
; 0.488 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                           ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.688      ;
; 0.488 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.688      ;
; 0.488 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.688      ;
; 0.488 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                  ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.688      ;
; 0.489 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                             ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.689      ;
; 0.489 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                  ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.689      ;
; 0.490 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.690      ;
; 0.490 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                  ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.690      ;
; 0.497 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.697      ;
; 0.498 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]         ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.697      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.064 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 1.105      ;
; 97.799 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.158      ;
; 97.799 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.158      ;
; 97.850 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.106      ;
; 97.850 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.106      ;
; 97.850 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.106      ;
; 97.850 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.106      ;
; 97.850 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.106      ;
; 97.850 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.106      ;
; 97.850 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.106      ;
; 97.850 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.106      ;
; 97.850 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.106      ;
; 97.850 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.106      ;
; 97.850 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.106      ;
; 97.850 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.106      ;
; 97.850 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.106      ;
; 97.850 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.106      ;
; 97.850 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.106      ;
; 98.154 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.806      ;
; 98.154 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.806      ;
; 98.154 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.806      ;
; 98.154 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.806      ;
; 98.174 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.785      ;
; 98.193 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.767      ;
; 98.193 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.767      ;
; 98.193 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.767      ;
; 98.193 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.767      ;
; 98.196 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.763      ;
; 98.196 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.763      ;
; 98.196 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.763      ;
; 98.196 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.763      ;
; 98.224 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.735      ;
; 98.224 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.735      ;
; 98.225 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.734      ;
; 98.225 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.734      ;
; 98.225 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.734      ;
; 98.225 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.734      ;
; 98.225 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.734      ;
; 98.225 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.734      ;
; 98.225 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.734      ;
; 98.330 ; sld_hub:auto_hub|irf_reg[2][4]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.629      ;
; 98.330 ; sld_hub:auto_hub|irf_reg[2][4]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.629      ;
; 98.330 ; sld_hub:auto_hub|irf_reg[2][4]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.629      ;
; 98.330 ; sld_hub:auto_hub|irf_reg[2][4]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.629      ;
; 98.422 ; sld_hub:auto_hub|irf_reg[1][4]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.538      ;
; 98.422 ; sld_hub:auto_hub|irf_reg[1][4]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.538      ;
; 98.422 ; sld_hub:auto_hub|irf_reg[1][4]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.538      ;
; 98.422 ; sld_hub:auto_hub|irf_reg[1][4]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.538      ;
; 98.430 ; sld_hub:auto_hub|irf_reg[1][3]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.525      ;
; 98.430 ; sld_hub:auto_hub|irf_reg[1][3]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.525      ;
; 98.430 ; sld_hub:auto_hub|irf_reg[1][3]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.525      ;
; 98.430 ; sld_hub:auto_hub|irf_reg[1][3]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.525      ;
; 98.500 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.460      ;
; 98.500 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.460      ;
; 98.500 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.460      ;
; 98.500 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.460      ;
; 98.500 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.460      ;
; 98.518 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.440      ;
; 98.518 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.440      ;
; 98.518 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.440      ;
; 98.716 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.243      ;
; 98.716 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.243      ;
; 98.716 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.243      ;
; 98.716 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.243      ;
; 98.716 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.243      ;
; 98.716 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.243      ;
; 98.716 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.243      ;
; 98.716 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.243      ;
; 98.716 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.243      ;
; 98.716 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.243      ;
; 98.716 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.243      ;
; 98.716 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.243      ;
; 98.754 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.205      ;
; 98.754 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.205      ;
; 98.754 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.205      ;
; 98.754 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.205      ;
; 98.754 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.205      ;
; 98.754 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.205      ;
; 98.754 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.205      ;
; 98.754 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.205      ;
; 98.833 ; sld_hub:auto_hub|irf_reg[2][3]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.126      ;
; 98.833 ; sld_hub:auto_hub|irf_reg[2][3]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.126      ;
; 98.833 ; sld_hub:auto_hub|irf_reg[2][3]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.126      ;
; 98.833 ; sld_hub:auto_hub|irf_reg[2][3]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.126      ;
; 98.844 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.115      ;
; 98.844 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.115      ;
; 98.844 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.115      ;
; 98.844 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.115      ;
; 98.844 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.115      ;
; 98.844 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.115      ;
; 98.844 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.115      ;
; 98.844 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.115      ;
; 98.844 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.115      ;
; 98.844 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.115      ;
; 98.844 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.115      ;
; 98.844 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.115      ;
; 98.854 ; sld_hub:auto_hub|clr_reg                            ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.105      ;
; 98.854 ; sld_hub:auto_hub|clr_reg                            ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.105      ;
; 98.854 ; sld_hub:auto_hub|clr_reg                            ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.105      ;
; 98.854 ; sld_hub:auto_hub|clr_reg                            ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.105      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.789  ; sld_hub:auto_hub|clr_reg                            ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.989      ;
; 0.789  ; sld_hub:auto_hub|clr_reg                            ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.989      ;
; 0.789  ; sld_hub:auto_hub|clr_reg                            ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.989      ;
; 0.789  ; sld_hub:auto_hub|clr_reg                            ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.989      ;
; 0.795  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.995      ;
; 0.795  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.995      ;
; 0.795  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.995      ;
; 0.795  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.995      ;
; 0.795  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.995      ;
; 0.795  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.995      ;
; 0.795  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.995      ;
; 0.795  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.995      ;
; 0.795  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.995      ;
; 0.795  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.995      ;
; 0.795  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.995      ;
; 0.795  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.995      ;
; 0.797  ; sld_hub:auto_hub|irf_reg[2][3]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.997      ;
; 0.797  ; sld_hub:auto_hub|irf_reg[2][3]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.997      ;
; 0.797  ; sld_hub:auto_hub|irf_reg[2][3]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.997      ;
; 0.797  ; sld_hub:auto_hub|irf_reg[2][3]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.997      ;
; 0.913  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.113      ;
; 0.913  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.113      ;
; 0.913  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.113      ;
; 0.913  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.113      ;
; 0.913  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.113      ;
; 0.913  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.113      ;
; 0.913  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.113      ;
; 0.913  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.113      ;
; 0.940  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.139      ;
; 0.940  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.139      ;
; 0.940  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.139      ;
; 0.940  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.139      ;
; 0.940  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.139      ;
; 0.940  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.139      ;
; 0.940  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.139      ;
; 0.940  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.139      ;
; 0.940  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.139      ;
; 0.940  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.139      ;
; 0.940  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.139      ;
; 0.940  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.139      ;
; 1.144  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.343      ;
; 1.144  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.343      ;
; 1.144  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.343      ;
; 1.145  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.346      ;
; 1.145  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.346      ;
; 1.145  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.346      ;
; 1.145  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.346      ;
; 1.145  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.346      ;
; 1.184  ; sld_hub:auto_hub|irf_reg[1][3]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.380      ;
; 1.184  ; sld_hub:auto_hub|irf_reg[1][3]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.380      ;
; 1.184  ; sld_hub:auto_hub|irf_reg[1][3]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.380      ;
; 1.184  ; sld_hub:auto_hub|irf_reg[1][3]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.380      ;
; 1.221  ; sld_hub:auto_hub|irf_reg[1][4]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.422      ;
; 1.221  ; sld_hub:auto_hub|irf_reg[1][4]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.422      ;
; 1.221  ; sld_hub:auto_hub|irf_reg[1][4]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.422      ;
; 1.221  ; sld_hub:auto_hub|irf_reg[1][4]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.422      ;
; 1.274  ; sld_hub:auto_hub|irf_reg[2][4]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.474      ;
; 1.274  ; sld_hub:auto_hub|irf_reg[2][4]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.474      ;
; 1.274  ; sld_hub:auto_hub|irf_reg[2][4]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.474      ;
; 1.274  ; sld_hub:auto_hub|irf_reg[2][4]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.474      ;
; 1.339  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.539      ;
; 1.339  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.539      ;
; 1.339  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.539      ;
; 1.339  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.539      ;
; 1.418  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.619      ;
; 1.418  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.619      ;
; 1.418  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.619      ;
; 1.418  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.619      ;
; 1.428  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.628      ;
; 1.428  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.628      ;
; 1.428  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.628      ;
; 1.428  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.628      ;
; 1.428  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.628      ;
; 1.428  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.628      ;
; 1.428  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.628      ;
; 1.430  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.630      ;
; 1.430  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.630      ;
; 1.450  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.650      ;
; 1.450  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.650      ;
; 1.450  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.650      ;
; 1.450  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.650      ;
; 1.463  ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.661      ;
; 1.813  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.010      ;
; 1.813  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.010      ;
; 1.813  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.010      ;
; 1.813  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.010      ;
; 1.813  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.010      ;
; 1.813  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.010      ;
; 1.813  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.010      ;
; 1.813  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.010      ;
; 1.813  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.010      ;
; 1.813  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.010      ;
; 1.813  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.010      ;
; 1.813  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.010      ;
; 1.813  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.010      ;
; 1.813  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.010      ;
; 1.813  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.010      ;
; 1.867  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.064      ;
; 1.867  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.064      ;
; 50.577 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.268      ; 0.989      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Clk'                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                  ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 9.597 ; 9.827        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a2~porta_address_reg0    ;
; 9.597 ; 9.827        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a2~porta_datain_reg0     ;
; 9.597 ; 9.827        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a2~porta_we_reg          ;
; 9.597 ; 9.827        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a36~porta_address_reg0   ;
; 9.597 ; 9.827        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a36~porta_datain_reg0    ;
; 9.597 ; 9.827        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a36~porta_we_reg         ;
; 9.600 ; 9.830        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a47~porta_address_reg0   ;
; 9.600 ; 9.830        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a47~porta_datain_reg0    ;
; 9.600 ; 9.830        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a47~porta_we_reg         ;
; 9.601 ; 9.831        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a11~porta_address_reg0   ;
; 9.601 ; 9.831        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a11~porta_datain_reg0    ;
; 9.601 ; 9.831        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a11~porta_we_reg         ;
; 9.601 ; 9.831        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a14~porta_address_reg0   ;
; 9.601 ; 9.831        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a14~porta_datain_reg0    ;
; 9.601 ; 9.831        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a14~porta_we_reg         ;
; 9.601 ; 9.831        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a17~porta_address_reg0   ;
; 9.601 ; 9.831        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a17~porta_datain_reg0    ;
; 9.601 ; 9.831        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a17~porta_we_reg         ;
; 9.601 ; 9.831        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a18~porta_address_reg0   ;
; 9.601 ; 9.831        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a18~porta_datain_reg0    ;
; 9.601 ; 9.831        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a18~porta_we_reg         ;
; 9.601 ; 9.831        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a31~porta_address_reg0   ;
; 9.601 ; 9.831        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a31~porta_datain_reg0    ;
; 9.601 ; 9.831        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a31~porta_we_reg         ;
; 9.601 ; 9.831        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a33~porta_address_reg0   ;
; 9.601 ; 9.831        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a33~porta_datain_reg0    ;
; 9.601 ; 9.831        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a33~porta_we_reg         ;
; 9.601 ; 9.831        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a35~porta_address_reg0   ;
; 9.601 ; 9.831        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a35~porta_datain_reg0    ;
; 9.601 ; 9.831        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a35~porta_we_reg         ;
; 9.601 ; 9.831        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a43~porta_address_reg0   ;
; 9.601 ; 9.831        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a43~porta_datain_reg0    ;
; 9.601 ; 9.831        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a43~porta_we_reg         ;
; 9.601 ; 9.831        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a44~porta_address_reg0   ;
; 9.601 ; 9.831        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a44~porta_datain_reg0    ;
; 9.601 ; 9.831        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a44~porta_we_reg         ;
; 9.601 ; 9.831        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_address_reg0 ;
; 9.601 ; 9.831        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_datain_reg0  ;
; 9.601 ; 9.831        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg       ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a10~porta_address_reg0   ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a10~porta_datain_reg0    ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a10~porta_we_reg         ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a13~porta_address_reg0   ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a13~porta_datain_reg0    ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a13~porta_we_reg         ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a16~porta_address_reg0   ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a16~porta_datain_reg0    ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a16~porta_we_reg         ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a19~porta_address_reg0   ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a19~porta_datain_reg0    ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a19~porta_we_reg         ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a1~porta_address_reg0    ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a1~porta_datain_reg0     ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a1~porta_we_reg          ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a20~porta_address_reg0   ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a20~porta_datain_reg0    ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a20~porta_we_reg         ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a22~porta_address_reg0   ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a22~porta_datain_reg0    ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a22~porta_we_reg         ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a23~porta_address_reg0   ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a23~porta_datain_reg0    ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a23~porta_we_reg         ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a24~porta_address_reg0   ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a24~porta_datain_reg0    ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a24~porta_we_reg         ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a26~porta_address_reg0   ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a26~porta_datain_reg0    ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a26~porta_we_reg         ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a27~porta_address_reg0   ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a27~porta_datain_reg0    ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a27~porta_we_reg         ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a28~porta_address_reg0   ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a28~porta_datain_reg0    ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a28~porta_we_reg         ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a29~porta_address_reg0   ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a29~porta_datain_reg0    ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a29~porta_we_reg         ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a32~porta_address_reg0   ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a32~porta_datain_reg0    ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a32~porta_we_reg         ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a34~porta_address_reg0   ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a34~porta_datain_reg0    ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a34~porta_we_reg         ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a37~porta_address_reg0   ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a37~porta_datain_reg0    ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a37~porta_we_reg         ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a38~porta_address_reg0   ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a38~porta_datain_reg0    ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a38~porta_we_reg         ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a39~porta_address_reg0   ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a39~porta_datain_reg0    ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a39~porta_we_reg         ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a40~porta_address_reg0   ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a40~porta_datain_reg0    ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a40~porta_we_reg         ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a41~porta_address_reg0   ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a41~porta_datain_reg0    ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a41~porta_we_reg         ;
; 9.602 ; 9.832        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a42~porta_address_reg0   ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                       ;
+--------+--------------+----------------+-----------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock               ; Clock Edge ; Target                                                                                                                                  ;
+--------+--------------+----------------+-----------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 49.529 ; 49.759       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a11~portb_address_reg0   ;
; 49.529 ; 49.759       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a11~portb_we_reg         ;
; 49.529 ; 49.759       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a17~portb_address_reg0   ;
; 49.529 ; 49.759       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a17~portb_we_reg         ;
; 49.529 ; 49.759       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a23~portb_address_reg0   ;
; 49.529 ; 49.759       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a23~portb_we_reg         ;
; 49.529 ; 49.759       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a41~portb_address_reg0   ;
; 49.529 ; 49.759       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a41~portb_we_reg         ;
; 49.529 ; 49.759       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a44~portb_address_reg0   ;
; 49.529 ; 49.759       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a44~portb_we_reg         ;
; 49.530 ; 49.760       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a10~portb_address_reg0   ;
; 49.530 ; 49.760       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a10~portb_we_reg         ;
; 49.530 ; 49.760       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_address_reg0   ;
; 49.530 ; 49.760       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_we_reg         ;
; 49.530 ; 49.760       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a13~portb_address_reg0   ;
; 49.530 ; 49.760       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a13~portb_we_reg         ;
; 49.530 ; 49.760       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a18~portb_address_reg0   ;
; 49.530 ; 49.760       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a18~portb_we_reg         ;
; 49.530 ; 49.760       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a19~portb_address_reg0   ;
; 49.530 ; 49.760       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a19~portb_we_reg         ;
; 49.530 ; 49.760       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a1~portb_address_reg0    ;
; 49.530 ; 49.760       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a1~portb_we_reg          ;
; 49.530 ; 49.760       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a24~portb_address_reg0   ;
; 49.530 ; 49.760       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a24~portb_we_reg         ;
; 49.530 ; 49.760       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a25~portb_address_reg0   ;
; 49.530 ; 49.760       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a25~portb_we_reg         ;
; 49.530 ; 49.760       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a26~portb_address_reg0   ;
; 49.530 ; 49.760       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a26~portb_we_reg         ;
; 49.530 ; 49.760       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a28~portb_address_reg0   ;
; 49.530 ; 49.760       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a28~portb_we_reg         ;
; 49.530 ; 49.760       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a29~portb_address_reg0   ;
; 49.530 ; 49.760       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a29~portb_we_reg         ;
; 49.530 ; 49.760       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a2~portb_address_reg0    ;
; 49.530 ; 49.760       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a2~portb_we_reg          ;
; 49.530 ; 49.760       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a30~portb_address_reg0   ;
; 49.530 ; 49.760       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a30~portb_we_reg         ;
; 49.530 ; 49.760       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a32~portb_address_reg0   ;
; 49.530 ; 49.760       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a32~portb_we_reg         ;
; 49.530 ; 49.760       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a36~portb_address_reg0   ;
; 49.530 ; 49.760       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a36~portb_we_reg         ;
; 49.530 ; 49.760       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a3~portb_address_reg0    ;
; 49.530 ; 49.760       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a3~portb_we_reg          ;
; 49.530 ; 49.760       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a42~portb_address_reg0   ;
; 49.530 ; 49.760       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a42~portb_we_reg         ;
; 49.530 ; 49.760       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a8~portb_address_reg0    ;
; 49.530 ; 49.760       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a8~portb_we_reg          ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a0~portb_address_reg0    ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a0~portb_we_reg          ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a11~portb_datain_reg0    ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a14~portb_address_reg0   ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a14~portb_we_reg         ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a15~portb_address_reg0   ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a15~portb_we_reg         ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a16~portb_address_reg0   ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a16~portb_we_reg         ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a17~portb_datain_reg0    ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a20~portb_address_reg0   ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a20~portb_we_reg         ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a21~portb_address_reg0   ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a21~portb_we_reg         ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a22~portb_address_reg0   ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a22~portb_we_reg         ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a23~portb_datain_reg0    ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a27~portb_address_reg0   ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a27~portb_we_reg         ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a31~portb_address_reg0   ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a31~portb_we_reg         ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a33~portb_address_reg0   ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a33~portb_we_reg         ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a34~portb_address_reg0   ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a34~portb_we_reg         ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a35~portb_address_reg0   ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a35~portb_we_reg         ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a37~portb_address_reg0   ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a37~portb_we_reg         ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a38~portb_address_reg0   ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a38~portb_we_reg         ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a39~portb_address_reg0   ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a39~portb_we_reg         ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a40~portb_address_reg0   ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a40~portb_we_reg         ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a41~portb_datain_reg0    ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a43~portb_address_reg0   ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a43~portb_we_reg         ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a44~portb_datain_reg0    ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a45~portb_address_reg0   ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a45~portb_we_reg         ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a46~portb_address_reg0   ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a46~portb_we_reg         ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a47~portb_address_reg0   ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a47~portb_we_reg         ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a4~portb_address_reg0    ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a4~portb_we_reg          ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a5~portb_address_reg0    ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a5~portb_we_reg          ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a6~portb_address_reg0    ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a6~portb_we_reg          ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a9~portb_address_reg0    ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a9~portb_we_reg          ;
; 49.531 ; 49.761       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~portb_address_reg0 ;
+--------+--------------+----------------+-----------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Reset               ; Clk                 ; 2.730 ; 2.859 ; Rise       ; Clk                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.695 ; 2.959 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.675 ; 7.862 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Reset               ; Clk                 ; -0.787 ; -0.946 ; Rise       ; Clk                 ;
; altera_reserved_tdi ; altera_reserved_tck ; -0.173 ; -0.384 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -2.055 ; -2.267 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Led[*]              ; Clk                 ; 6.769  ; 6.786  ; Rise       ; Clk                 ;
;  Led[0]             ; Clk                 ; 6.769  ; 6.786  ; Rise       ; Clk                 ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.505 ; 12.143 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Led[*]              ; Clk                 ; 6.596 ; 6.612 ; Rise       ; Clk                 ;
;  Led[0]             ; Clk                 ; 6.596 ; 6.612 ; Rise       ; Clk                 ;
; altera_reserved_tdo ; altera_reserved_tck ; 9.315 ; 9.953 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; Clk                 ; 5.286  ; 0.000         ;
; altera_reserved_tck ; 48.181 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Hold Summary            ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; Clk                 ; -0.101 ; -0.101        ;
; altera_reserved_tck ; 0.186  ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.585 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.493 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; Clk                 ; 9.383  ; 0.000             ;
; altera_reserved_tck ; 49.470 ; 0.000             ;
+---------------------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clk'                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+-------------+--------------+------------+------------+
; 5.286 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|pc[10]    ; Clk          ; Clk         ; 10.000       ; -0.600     ; 4.121      ;
; 5.298 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|pc[10]    ; Clk          ; Clk         ; 10.000       ; -0.608     ; 4.101      ;
; 5.406 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|pc[9]     ; Clk          ; Clk         ; 10.000       ; -0.612     ; 3.989      ;
; 5.415 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|pc[1]     ; Clk          ; Clk         ; 10.000       ; -0.607     ; 3.985      ;
; 5.418 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|pc[9]     ; Clk          ; Clk         ; 10.000       ; -0.620     ; 3.969      ;
; 5.427 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|pc[1]     ; Clk          ; Clk         ; 10.000       ; -0.615     ; 3.965      ;
; 5.438 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|pc[10]    ; Clk          ; Clk         ; 10.000       ; -0.602     ; 3.967      ;
; 5.443 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|pc[3]     ; Clk          ; Clk         ; 10.000       ; -0.604     ; 3.960      ;
; 5.455 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|pc[3]     ; Clk          ; Clk         ; 10.000       ; -0.612     ; 3.940      ;
; 5.558 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|pc[9]     ; Clk          ; Clk         ; 10.000       ; -0.614     ; 3.835      ;
; 5.567 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|pc[1]     ; Clk          ; Clk         ; 10.000       ; -0.609     ; 3.831      ;
; 5.574 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|pc[11]    ; Clk          ; Clk         ; 10.000       ; -0.604     ; 3.829      ;
; 5.586 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|pc[11]    ; Clk          ; Clk         ; 10.000       ; -0.612     ; 3.809      ;
; 5.595 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|pc[3]     ; Clk          ; Clk         ; 10.000       ; -0.606     ; 3.806      ;
; 5.614 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~porta_we_reg  ; CpuX8:CPU1|pc[10]    ; Clk          ; Clk         ; 10.000       ; -0.605     ; 3.788      ;
; 5.661 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|pc[8]     ; Clk          ; Clk         ; 10.000       ; -0.605     ; 3.741      ;
; 5.673 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|pc[8]     ; Clk          ; Clk         ; 10.000       ; -0.613     ; 3.721      ;
; 5.684 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_we_reg ; CpuX8:CPU1|pc[10]    ; Clk          ; Clk         ; 10.000       ; -0.603     ; 3.720      ;
; 5.687 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a13~porta_we_reg    ; CpuX8:CPU1|MBout[1]  ; Clk          ; Clk         ; 10.000       ; -0.612     ; 3.708      ;
; 5.688 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|pc[4]     ; Clk          ; Clk         ; 10.000       ; -0.603     ; 3.716      ;
; 5.692 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|pc[5]     ; Clk          ; Clk         ; 10.000       ; -0.604     ; 3.711      ;
; 5.700 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|pc[4]     ; Clk          ; Clk         ; 10.000       ; -0.611     ; 3.696      ;
; 5.704 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|pc[5]     ; Clk          ; Clk         ; 10.000       ; -0.612     ; 3.691      ;
; 5.712 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|pc[10]    ; Clk          ; Clk         ; 10.000       ; -0.599     ; 3.696      ;
; 5.726 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|pc[11]    ; Clk          ; Clk         ; 10.000       ; -0.606     ; 3.675      ;
; 5.732 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~porta_we_reg  ; CpuX8:CPU1|pc[9]     ; Clk          ; Clk         ; 10.000       ; -0.617     ; 3.658      ;
; 5.740 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|pc[6]     ; Clk          ; Clk         ; 10.000       ; -0.607     ; 3.660      ;
; 5.743 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~porta_we_reg  ; CpuX8:CPU1|pc[1]     ; Clk          ; Clk         ; 10.000       ; -0.612     ; 3.652      ;
; 5.752 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|pc[6]     ; Clk          ; Clk         ; 10.000       ; -0.615     ; 3.640      ;
; 5.758 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a17~porta_we_reg    ; CpuX8:CPU1|MBout[5]  ; Clk          ; Clk         ; 10.000       ; -0.618     ; 3.631      ;
; 5.771 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~porta_we_reg  ; CpuX8:CPU1|pc[3]     ; Clk          ; Clk         ; 10.000       ; -0.609     ; 3.627      ;
; 5.788 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|pc[2]     ; Clk          ; Clk         ; 10.000       ; -0.603     ; 3.616      ;
; 5.800 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|pc[2]     ; Clk          ; Clk         ; 10.000       ; -0.611     ; 3.596      ;
; 5.804 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_we_reg ; CpuX8:CPU1|pc[9]     ; Clk          ; Clk         ; 10.000       ; -0.615     ; 3.588      ;
; 5.813 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_we_reg ; CpuX8:CPU1|pc[1]     ; Clk          ; Clk         ; 10.000       ; -0.610     ; 3.584      ;
; 5.813 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|pc[8]     ; Clk          ; Clk         ; 10.000       ; -0.607     ; 3.587      ;
; 5.832 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|pc[9]     ; Clk          ; Clk         ; 10.000       ; -0.611     ; 3.564      ;
; 5.838 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a9~porta_we_reg     ; CpuX8:CPU1|MBout[9]  ; Clk          ; Clk         ; 10.000       ; -0.614     ; 3.555      ;
; 5.840 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|pc[4]     ; Clk          ; Clk         ; 10.000       ; -0.605     ; 3.562      ;
; 5.841 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_we_reg ; CpuX8:CPU1|pc[3]     ; Clk          ; Clk         ; 10.000       ; -0.607     ; 3.559      ;
; 5.841 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|pc[1]     ; Clk          ; Clk         ; 10.000       ; -0.606     ; 3.560      ;
; 5.844 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|pc[5]     ; Clk          ; Clk         ; 10.000       ; -0.606     ; 3.557      ;
; 5.869 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|pc[3]     ; Clk          ; Clk         ; 10.000       ; -0.603     ; 3.535      ;
; 5.880 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a5~porta_we_reg     ; CpuX8:CPU1|MBout[5]  ; Clk          ; Clk         ; 10.000       ; -0.621     ; 3.506      ;
; 5.892 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|pc[6]     ; Clk          ; Clk         ; 10.000       ; -0.609     ; 3.506      ;
; 5.902 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~porta_we_reg  ; CpuX8:CPU1|pc[11]    ; Clk          ; Clk         ; 10.000       ; -0.609     ; 3.496      ;
; 5.911 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|acc[12]   ; Clk          ; Clk         ; 10.000       ; -0.602     ; 3.494      ;
; 5.916 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a25~porta_we_reg    ; CpuX8:CPU1|MBout[1]  ; Clk          ; Clk         ; 10.000       ; -0.621     ; 3.470      ;
; 5.916 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|acc[12]   ; Clk          ; Clk         ; 10.000       ; -0.608     ; 3.483      ;
; 5.940 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|pc[2]     ; Clk          ; Clk         ; 10.000       ; -0.605     ; 3.462      ;
; 5.954 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a34~porta_we_reg    ; CpuX8:CPU1|MBout[10] ; Clk          ; Clk         ; 10.000       ; -0.618     ; 3.435      ;
; 5.972 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_we_reg ; CpuX8:CPU1|pc[11]    ; Clk          ; Clk         ; 10.000       ; -0.607     ; 3.428      ;
; 5.978 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|acc[12]   ; Clk          ; Clk         ; 10.000       ; -0.599     ; 3.430      ;
; 5.986 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~porta_we_reg  ; CpuX8:CPU1|acc[12]   ; Clk          ; Clk         ; 10.000       ; -0.605     ; 3.416      ;
; 5.989 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~porta_we_reg  ; CpuX8:CPU1|pc[8]     ; Clk          ; Clk         ; 10.000       ; -0.610     ; 3.408      ;
; 6.000 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|pc[11]    ; Clk          ; Clk         ; 10.000       ; -0.603     ; 3.404      ;
; 6.016 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~porta_we_reg  ; CpuX8:CPU1|pc[4]     ; Clk          ; Clk         ; 10.000       ; -0.608     ; 3.383      ;
; 6.020 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~porta_we_reg  ; CpuX8:CPU1|pc[5]     ; Clk          ; Clk         ; 10.000       ; -0.609     ; 3.378      ;
; 6.024 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a11~porta_we_reg    ; CpuX8:CPU1|MBout[11] ; Clk          ; Clk         ; 10.000       ; -0.615     ; 3.368      ;
; 6.024 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|MBout[7]  ; Clk          ; Clk         ; 10.000       ; -0.602     ; 3.381      ;
; 6.045 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|acc[11]   ; Clk          ; Clk         ; 10.000       ; -0.601     ; 3.361      ;
; 6.050 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|acc[11]   ; Clk          ; Clk         ; 10.000       ; -0.607     ; 3.350      ;
; 6.053 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|pc[0]     ; Clk          ; Clk         ; 10.000       ; -0.601     ; 3.353      ;
; 6.059 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_we_reg ; CpuX8:CPU1|pc[8]     ; Clk          ; Clk         ; 10.000       ; -0.608     ; 3.340      ;
; 6.065 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|pc[0]     ; Clk          ; Clk         ; 10.000       ; -0.609     ; 3.333      ;
; 6.066 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a43~porta_we_reg    ; CpuX8:CPU1|MBout[7]  ; Clk          ; Clk         ; 10.000       ; -0.610     ; 3.331      ;
; 6.068 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a7~porta_we_reg     ; CpuX8:CPU1|MBout[7]  ; Clk          ; Clk         ; 10.000       ; -0.611     ; 3.328      ;
; 6.068 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~porta_we_reg  ; CpuX8:CPU1|pc[6]     ; Clk          ; Clk         ; 10.000       ; -0.612     ; 3.327      ;
; 6.075 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|acc[12]   ; Clk          ; Clk         ; 10.000       ; -0.600     ; 3.332      ;
; 6.079 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|acc[11]   ; Clk          ; Clk         ; 10.000       ; -0.598     ; 3.330      ;
; 6.086 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_we_reg ; CpuX8:CPU1|pc[4]     ; Clk          ; Clk         ; 10.000       ; -0.606     ; 3.315      ;
; 6.087 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|pc[8]     ; Clk          ; Clk         ; 10.000       ; -0.604     ; 3.316      ;
; 6.088 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_we_reg ; CpuX8:CPU1|acc[12]   ; Clk          ; Clk         ; 10.000       ; -0.603     ; 3.316      ;
; 6.090 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_we_reg ; CpuX8:CPU1|pc[5]     ; Clk          ; Clk         ; 10.000       ; -0.607     ; 3.310      ;
; 6.093 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_we_reg ; CpuX8:CPU1|pc[0]     ; Clk          ; Clk         ; 10.000       ; -0.604     ; 3.310      ;
; 6.104 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|acc[9]    ; Clk          ; Clk         ; 10.000       ; -0.599     ; 3.304      ;
; 6.106 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|MBout[10] ; Clk          ; Clk         ; 10.000       ; -0.599     ; 3.302      ;
; 6.114 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|pc[4]     ; Clk          ; Clk         ; 10.000       ; -0.602     ; 3.291      ;
; 6.116 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~porta_we_reg  ; CpuX8:CPU1|pc[2]     ; Clk          ; Clk         ; 10.000       ; -0.608     ; 3.283      ;
; 6.118 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|pc[5]     ; Clk          ; Clk         ; 10.000       ; -0.603     ; 3.286      ;
; 6.120 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~porta_we_reg  ; CpuX8:CPU1|acc[11]   ; Clk          ; Clk         ; 10.000       ; -0.604     ; 3.283      ;
; 6.121 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|pc[0]     ; Clk          ; Clk         ; 10.000       ; -0.600     ; 3.286      ;
; 6.127 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_we_reg ; CpuX8:CPU1|acc[11]   ; Clk          ; Clk         ; 10.000       ; -0.602     ; 3.278      ;
; 6.130 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a47~porta_we_reg    ; CpuX8:CPU1|MBout[11] ; Clk          ; Clk         ; 10.000       ; -0.611     ; 3.266      ;
; 6.138 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_we_reg ; CpuX8:CPU1|pc[6]     ; Clk          ; Clk         ; 10.000       ; -0.610     ; 3.259      ;
; 6.139 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a30~porta_we_reg    ; CpuX8:CPU1|MBout[6]  ; Clk          ; Clk         ; 10.000       ; -0.617     ; 3.251      ;
; 6.154 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|MBout[1]  ; Clk          ; Clk         ; 10.000       ; -0.606     ; 3.247      ;
; 6.156 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|MBout[8]  ; Clk          ; Clk         ; 10.000       ; -0.605     ; 3.246      ;
; 6.158 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|acc[10]   ; Clk          ; Clk         ; 10.000       ; -0.602     ; 3.247      ;
; 6.163 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a6~porta_we_reg  ; CpuX8:CPU1|acc[10]   ; Clk          ; Clk         ; 10.000       ; -0.608     ; 3.236      ;
; 6.166 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a1~porta_we_reg     ; CpuX8:CPU1|MBout[1]  ; Clk          ; Clk         ; 10.000       ; -0.625     ; 3.216      ;
; 6.166 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg  ; CpuX8:CPU1|pc[6]     ; Clk          ; Clk         ; 10.000       ; -0.606     ; 3.235      ;
; 6.172 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a23~porta_we_reg    ; CpuX8:CPU1|MBout[11] ; Clk          ; Clk         ; 10.000       ; -0.608     ; 3.227      ;
; 6.173 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a10~porta_we_reg    ; CpuX8:CPU1|MBout[10] ; Clk          ; Clk         ; 10.000       ; -0.620     ; 3.214      ;
; 6.179 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|MBout[7]  ; Clk          ; Clk         ; 10.000       ; -0.605     ; 3.223      ;
; 6.186 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_we_reg ; CpuX8:CPU1|pc[2]     ; Clk          ; Clk         ; 10.000       ; -0.606     ; 3.215      ;
; 6.195 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|acc[11]   ; Clk          ; Clk         ; 10.000       ; -0.599     ; 3.213      ;
; 6.199 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a35~porta_we_reg    ; CpuX8:CPU1|MBout[11] ; Clk          ; Clk         ; 10.000       ; -0.615     ; 3.193      ;
; 6.204 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~porta_we_reg  ; CpuX8:CPU1|pc[0]     ; Clk          ; Clk         ; 10.000       ; -0.603     ; 3.200      ;
; 6.210 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg  ; CpuX8:CPU1|pc[7]     ; Clk          ; Clk         ; 10.000       ; -0.601     ; 3.196      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                           ; To Node                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.181 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 2.092      ;
; 48.193 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|tdo                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 2.081      ;
; 48.401 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 1.870      ;
; 48.447 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.826      ;
; 48.450 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 1.822      ;
; 48.466 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|tdo                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 1.806      ;
; 48.483 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|tdo                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 1.789      ;
; 48.514 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|tdo                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 1.752      ;
; 48.541 ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 1.730      ;
; 48.553 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 1.718      ;
; 48.589 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 1.683      ;
; 48.657 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 1.614      ;
; 48.706 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 1.566      ;
; 48.770 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 1.502      ;
; 48.922 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]    ; sld_hub:auto_hub|tdo                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 1.343      ;
; 48.980 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|tdo                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 1.292      ;
; 49.007 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 1.264      ;
; 49.022 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 1.249      ;
; 49.052 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 1.219      ;
; 49.165 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 1.107      ;
; 49.277 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 0.995      ;
; 49.487 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 0.784      ;
; 96.045 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a10~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.178     ; 3.784      ;
; 96.335 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a6~portb_we_reg                                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.179     ; 3.493      ;
; 96.454 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a22~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.187     ; 3.366      ;
; 96.502 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a3~portb_we_reg                                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.185     ; 3.320      ;
; 96.540 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a31~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.182     ; 3.285      ;
; 96.594 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a5~portb_we_reg                                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.179     ; 3.234      ;
; 96.663 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a7~portb_we_reg                                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.172     ; 3.172      ;
; 96.690 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a28~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.186     ; 3.131      ;
; 96.765 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a13~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.175     ; 3.067      ;
; 96.851 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a39~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.091      ; 3.269      ;
; 96.858 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a26~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.185     ; 2.964      ;
; 96.913 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a15~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.179     ; 2.915      ;
; 96.918 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a17~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.176     ; 2.913      ;
; 96.932 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a39~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.091      ; 3.188      ;
; 96.949 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a6~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.112      ; 3.192      ;
; 96.959 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a5~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.111      ; 3.181      ;
; 96.969 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a25~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.184     ; 2.854      ;
; 96.991 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a29~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.174     ; 2.842      ;
; 97.001 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a38~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.186     ; 2.820      ;
; 97.001 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a47~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.184     ; 2.822      ;
; 97.004 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a41~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.086      ; 3.111      ;
; 97.010 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a0~portb_we_reg                                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.192     ; 2.805      ;
; 97.033 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a27~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.176     ; 2.798      ;
; 97.036 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a10~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.094      ; 3.087      ;
; 97.037 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a3~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.095      ; 3.087      ;
; 97.040 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a6~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.112      ; 3.101      ;
; 97.043 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a18~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.175     ; 2.789      ;
; 97.046 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a28~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.092      ; 3.075      ;
; 97.050 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a5~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.111      ; 3.090      ;
; 97.053 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a46~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.194     ; 2.760      ;
; 97.053 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a28~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.092      ; 3.068      ;
; 97.065 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a1~portb_we_reg                                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.181     ; 2.761      ;
; 97.073 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a33~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.173     ; 2.761      ;
; 97.077 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a43~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.177     ; 2.753      ;
; 97.085 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a41~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.086      ; 3.030      ;
; 97.127 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a10~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.094      ; 2.996      ;
; 97.128 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a42~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.173     ; 2.706      ;
; 97.128 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a3~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.095      ; 2.996      ;
; 97.148 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a39~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.180     ; 2.679      ;
; 97.152 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a43~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.088      ; 2.965      ;
; 97.182 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a35~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.182     ; 2.643      ;
; 97.182 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a36~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.175     ; 2.650      ;
; 97.182 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a41~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.174     ; 2.651      ;
; 97.199 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.191     ; 2.617      ;
; 97.200 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a37~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.174     ; 2.633      ;
; 97.215 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a26~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.090      ; 2.904      ;
; 97.217 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a19~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.180     ; 2.610      ;
; 97.222 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a26~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.090      ; 2.897      ;
; 97.229 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a11~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.182     ; 2.596      ;
; 97.231 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a25~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.095      ; 2.893      ;
; 97.232 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a9~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.093      ; 2.890      ;
; 97.232 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a9~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.093      ; 2.890      ;
; 97.233 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a43~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.088      ; 2.884      ;
; 97.234 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a9~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.096      ; 2.891      ;
; 97.237 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a2~portb_we_reg                                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.173     ; 2.597      ;
; 97.238 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a4~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.093      ; 2.884      ;
; 97.238 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a4~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.093      ; 2.884      ;
; 97.238 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a25~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.095      ; 2.886      ;
; 97.240 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a4~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.096      ; 2.885      ;
; 97.245 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a34~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.177     ; 2.585      ;
; 97.255 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a20~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.192     ; 2.560      ;
; 97.270 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a30~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.178     ; 2.559      ;
; 97.279 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a33~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.089      ; 2.839      ;
; 97.286 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a33~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.089      ; 2.832      ;
; 97.290 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a13~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.086      ; 2.825      ;
; 97.307 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a34~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.093      ; 2.815      ;
; 97.314 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a34~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.093      ; 2.808      ;
; 97.317 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a24~portb_we_reg                                     ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.170     ; 2.520      ;
; 97.317 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a43~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.088      ; 2.800      ;
; 97.319 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a43~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.091      ; 2.801      ;
; 97.320 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.650      ;
; 97.321 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a39~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.090      ; 2.798      ;
; 97.323 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a9~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.093      ; 2.799      ;
; 97.323 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a9~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.093      ; 2.799      ;
; 97.324 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.646      ;
; 97.325 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a9~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.096      ; 2.800      ;
; 97.329 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a4~portb_we_reg        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.093      ; 2.793      ;
; 97.329 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                             ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a4~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.093      ; 2.793      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clk'                                                                                                         ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; -0.101 ; divider:DIVIDER1|rxbit      ; divider:DIVIDER1|drxclk     ; Clk          ; Clk         ; 0.000        ; 0.501      ; 0.484      ;
; 0.040  ; divider:DIVIDER1|txbit      ; divider:DIVIDER1|dtxclk     ; Clk          ; Clk         ; 0.000        ; 0.189      ; 0.313      ;
; 0.186  ; CpuX8:CPU1|irq              ; CpuX8:CPU1|irq              ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; CpuX8:CPU1|DskReg[8]        ; CpuX8:CPU1|DskReg[8]        ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; CpuX8:CPU1|inten            ; CpuX8:CPU1|inten            ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; CpuX8:CPU1|Rload~reg0       ; CpuX8:CPU1|Rload~reg0       ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; CpuX8:CPU1|acc[12]          ; CpuX8:CPU1|acc[12]          ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; CpuX8:CPU1|Tnxt             ; CpuX8:CPU1|Tnxt             ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; CpuX8:CPU1|DskReg[10]       ; CpuX8:CPU1|DskReg[10]       ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; CpuX8:CPU1|Dir              ; CpuX8:CPU1|Dir              ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; CpuX8:CPU1|DmaRq            ; CpuX8:CPU1|DmaRq            ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; CpuX8:CPU1|DskReg[7]        ; CpuX8:CPU1|DskReg[7]        ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; CpuX8:CPU1|DskReg[6]        ; CpuX8:CPU1|DskReg[6]        ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; CpuX8:CPU1|DskFlg           ; CpuX8:CPU1|DskFlg           ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; CpuX8:CPU1|DskReg[1]        ; CpuX8:CPU1|DskReg[1]        ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; CpuX8:CPU1|DskReg[0]        ; CpuX8:CPU1|DskReg[0]        ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; CpuX8:CPU1|DskReg[5]        ; CpuX8:CPU1|DskReg[5]        ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; CpuX8:CPU1|DskReg[2]        ; CpuX8:CPU1|DskReg[2]        ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; CpuX8:CPU1|DskReg[3]        ; CpuX8:CPU1|DskReg[3]        ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; CpuX8:CPU1|DskReg[4]        ; CpuX8:CPU1|DskReg[4]        ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; CpuX8:CPU1|DskReg[11]       ; CpuX8:CPU1|DskReg[11]       ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; CpuX8:CPU1|DskReg[9]        ; CpuX8:CPU1|DskReg[9]        ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.193  ; divider:DIVIDER1|txbit      ; divider:DIVIDER1|txbit      ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; divider:DIVIDER1|ledval     ; divider:DIVIDER1|hbt[0]     ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; divider:DIVIDER1|ledval     ; divider:DIVIDER1|ledval     ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.194  ; divider:DIVIDER1|rxbit      ; divider:DIVIDER1|rxbit      ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.203  ; divider:DIVIDER1|rxdiv[7]   ; divider:DIVIDER1|rxdiv[7]   ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.324      ;
; 0.203  ; CpuX8:CPU1|DskAdd[14]       ; CpuX8:CPU1|DskAdd[14]       ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.324      ;
; 0.215  ; CpuX8:CPU1|acc[8]           ; CpuX8:CPU1|DskReg[8]        ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.336      ;
; 0.224  ; CpuX8:CPU1|acc[11]          ; CpuX8:CPU1|DskReg[11]       ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.344      ;
; 0.231  ; CpuX8:CPU1|acc[10]          ; CpuX8:CPU1|DskReg[10]       ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.352      ;
; 0.252  ; CpuX8:CPU1|Tnxt             ; CpuX8:CPU1|TFlag            ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.373      ;
; 0.279  ; CpuX8:CPU1|st.D3            ; CpuX8:CPU1|st.D4            ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.399      ;
; 0.282  ; CpuX8:CPU1|Rload~reg0       ; CpuX8:CPU1|RFlag            ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.403      ;
; 0.302  ; divider:DIVIDER1|leddiv[15] ; divider:DIVIDER1|leddiv[15] ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.423      ;
; 0.303  ; divider:DIVIDER1|rxdiv[6]   ; divider:DIVIDER1|rxdiv[6]   ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303  ; divider:DIVIDER1|txdiv[11]  ; divider:DIVIDER1|txdiv[11]  ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303  ; divider:DIVIDER1|leddiv[29] ; divider:DIVIDER1|leddiv[29] ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303  ; divider:DIVIDER1|leddiv[31] ; divider:DIVIDER1|leddiv[31] ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303  ; divider:DIVIDER1|leddiv[5]  ; divider:DIVIDER1|leddiv[5]  ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303  ; divider:DIVIDER1|leddiv[3]  ; divider:DIVIDER1|leddiv[3]  ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303  ; divider:DIVIDER1|leddiv[1]  ; divider:DIVIDER1|leddiv[1]  ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303  ; divider:DIVIDER1|leddiv[19] ; divider:DIVIDER1|leddiv[19] ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.304  ; divider:DIVIDER1|leddiv[27] ; divider:DIVIDER1|leddiv[27] ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; divider:DIVIDER1|leddiv[9]  ; divider:DIVIDER1|leddiv[9]  ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; divider:DIVIDER1|leddiv[7]  ; divider:DIVIDER1|leddiv[7]  ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; divider:DIVIDER1|leddiv[6]  ; divider:DIVIDER1|leddiv[6]  ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; divider:DIVIDER1|leddiv[17] ; divider:DIVIDER1|leddiv[17] ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; CpuX8:CPU1|DmaRq            ; CpuX8:CPU1|st.D0            ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304  ; CpuX8:CPU1|DskAdd[1]        ; CpuX8:CPU1|DskAdd[1]        ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.305  ; divider:DIVIDER1|rxdiv[4]   ; divider:DIVIDER1|rxdiv[4]   ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; divider:DIVIDER1|txdiv[5]   ; divider:DIVIDER1|txdiv[5]   ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; divider:DIVIDER1|txdiv[9]   ; divider:DIVIDER1|txdiv[9]   ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; divider:DIVIDER1|leddiv[25] ; divider:DIVIDER1|leddiv[25] ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; divider:DIVIDER1|leddiv[14] ; divider:DIVIDER1|leddiv[14] ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; divider:DIVIDER1|leddiv[12] ; divider:DIVIDER1|leddiv[12] ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; divider:DIVIDER1|leddiv[2]  ; divider:DIVIDER1|leddiv[2]  ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; divider:DIVIDER1|leddiv[23] ; divider:DIVIDER1|leddiv[23] ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; divider:DIVIDER1|leddiv[22] ; divider:DIVIDER1|leddiv[22] ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; divider:DIVIDER1|leddiv[18] ; divider:DIVIDER1|leddiv[18] ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; CpuX8:CPU1|DskAdd[6]        ; CpuX8:CPU1|DskAdd[6]        ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; CpuX8:CPU1|DskAdd[7]        ; CpuX8:CPU1|DskAdd[7]        ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; CpuX8:CPU1|DskAdd[8]        ; CpuX8:CPU1|DMA[8]           ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.430      ;
; 0.306  ; divider:DIVIDER1|rxdiv[5]   ; divider:DIVIDER1|rxdiv[5]   ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; divider:DIVIDER1|txdiv[10]  ; divider:DIVIDER1|txdiv[10]  ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; divider:DIVIDER1|txdiv[2]   ; divider:DIVIDER1|txdiv[2]   ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; divider:DIVIDER1|leddiv[30] ; divider:DIVIDER1|leddiv[30] ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; divider:DIVIDER1|leddiv[28] ; divider:DIVIDER1|leddiv[28] ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; divider:DIVIDER1|leddiv[4]  ; divider:DIVIDER1|leddiv[4]  ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; CpuX8:CPU1|DskAdd[2]        ; CpuX8:CPU1|DskAdd[2]        ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; CpuX8:CPU1|DskAdd[4]        ; CpuX8:CPU1|DskAdd[4]        ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; CpuX8:CPU1|DskAdd[12]       ; CpuX8:CPU1|DskAdd[12]       ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.307  ; divider:DIVIDER1|txdiv[8]   ; divider:DIVIDER1|txdiv[8]   ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.428      ;
; 0.307  ; divider:DIVIDER1|leddiv[26] ; divider:DIVIDER1|leddiv[26] ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.428      ;
; 0.309  ; CpuX8:CPU1|DskAdd[12]       ; CpuX8:CPU1|DMA[12]          ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.434      ;
; 0.315  ; CpuX8:CPU1|DskAdd[13]       ; CpuX8:CPU1|DskAdd[13]       ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.436      ;
; 0.315  ; CpuX8:CPU1|DskAdd[3]        ; CpuX8:CPU1|DskAdd[3]        ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.436      ;
; 0.315  ; CpuX8:CPU1|DskAdd[9]        ; CpuX8:CPU1|DMA[9]           ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.440      ;
; 0.316  ; divider:DIVIDER1|txdiv[0]   ; divider:DIVIDER1|txdiv[0]   ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.437      ;
; 0.316  ; CpuX8:CPU1|DskAdd[5]        ; CpuX8:CPU1|DskAdd[5]        ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.437      ;
; 0.316  ; CpuX8:CPU1|DskAdd[11]       ; CpuX8:CPU1|DskAdd[11]       ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.437      ;
; 0.317  ; CpuX8:CPU1|DskAdd[9]        ; CpuX8:CPU1|DskAdd[9]        ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.438      ;
; 0.317  ; CpuX8:CPU1|DskAdd[11]       ; CpuX8:CPU1|DMA[11]          ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.442      ;
; 0.318  ; CpuX8:CPU1|DskAdd[10]       ; CpuX8:CPU1|DskAdd[10]       ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.439      ;
; 0.318  ; CpuX8:CPU1|DskAdd[8]        ; CpuX8:CPU1|DskAdd[8]        ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.439      ;
; 0.327  ; CpuX8:CPU1|DskAdd[0]        ; CpuX8:CPU1|DskAdd[0]        ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.448      ;
; 0.328  ; CpuX8:CPU1|st.D1            ; CpuX8:CPU1|DskFlg           ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.448      ;
; 0.330  ; CpuX8:CPU1|acc[9]           ; CpuX8:CPU1|DskReg[9]        ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.450      ;
; 0.334  ; CpuX8:CPU1|DmaRq            ; CpuX8:CPU1|st.S0            ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.454      ;
; 0.334  ; CpuX8:CPU1|irq              ; CpuX8:CPU1|Rload~reg0       ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.455      ;
; 0.337  ; CpuX8:CPU1|irq              ; CpuX8:CPU1|Tnxt             ; Clk          ; Clk         ; 0.000        ; 0.037      ; 0.458      ;
; 0.338  ; CpuX8:CPU1|st.D1            ; CpuX8:CPU1|DmaRq            ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.458      ;
; 0.348  ; CpuX8:CPU1|st.D4            ; CpuX8:CPU1|st.D5            ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.468      ;
; 0.353  ; CpuX8:CPU1|st.D1            ; CpuX8:CPU1|st.D2            ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.473      ;
; 0.375  ; CpuX8:CPU1|DskAdd[2]        ; CpuX8:CPU1|DMA[2]           ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.495      ;
; 0.375  ; CpuX8:CPU1|DskAdd[4]        ; CpuX8:CPU1|DMA[4]           ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.495      ;
; 0.377  ; CpuX8:CPU1|acc[6]           ; CpuX8:CPU1|acc[6]           ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.497      ;
; 0.378  ; CpuX8:CPU1|DskAdd[10]       ; CpuX8:CPU1|DMA[10]          ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.503      ;
; 0.379  ; CpuX8:CPU1|DskAdd[5]        ; CpuX8:CPU1|DMA[5]           ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.504      ;
; 0.384  ; CpuX8:CPU1|DskAdd[6]        ; CpuX8:CPU1|DMA[6]           ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.509      ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_hub:auto_hub|tdo                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                      ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                         ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                         ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                             ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                             ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                      ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                      ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                         ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                      ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                          ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a8~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.179      ; 0.478      ;
; 0.195 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]         ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.197 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                      ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.198 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                          ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                          ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.200 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                          ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.201 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                          ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.482      ;
; 0.202 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.179      ; 0.485      ;
; 0.203 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                          ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.322      ;
; 0.203 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.321      ;
; 0.205 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.324      ;
; 0.205 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                      ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.324      ;
; 0.206 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.324      ;
; 0.207 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.325      ;
; 0.207 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                               ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.208 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.326      ;
; 0.209 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                          ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.328      ;
; 0.210 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]    ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.329      ;
; 0.210 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.329      ;
; 0.210 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.329      ;
; 0.211 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                             ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.330      ;
; 0.211 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.330      ;
; 0.212 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.176      ; 0.492      ;
; 0.213 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.178      ; 0.495      ;
; 0.214 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.334      ;
; 0.215 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                  ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.496      ;
; 0.217 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.498      ;
; 0.220 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.501      ;
; 0.222 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.503      ;
; 0.223 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                  ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.504      ;
; 0.224 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                  ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.505      ;
; 0.227 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.508      ;
; 0.228 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.509      ;
; 0.228 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.176      ; 0.508      ;
; 0.228 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.176      ; 0.508      ;
; 0.228 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                               ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~portb_datain_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.172      ; 0.504      ;
; 0.233 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.514      ;
; 0.237 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.174      ; 0.515      ;
; 0.239 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.174      ; 0.517      ;
; 0.240 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                               ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~portb_datain_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.172      ; 0.516      ;
; 0.241 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.522      ;
; 0.244 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.174      ; 0.522      ;
; 0.255 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.374      ;
; 0.259 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                      ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.378      ;
; 0.259 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.378      ;
; 0.261 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                          ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.380      ;
; 0.265 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.384      ;
; 0.266 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.172      ; 0.542      ;
; 0.266 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                               ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.385      ;
; 0.267 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                      ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.386      ;
; 0.268 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.387      ;
; 0.269 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                          ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.388      ;
; 0.269 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.170      ; 0.543      ;
; 0.269 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.174      ; 0.547      ;
; 0.269 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.172      ; 0.545      ;
; 0.271 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                           ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.391      ;
; 0.272 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                             ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.391      ;
; 0.272 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~portb_address_reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.170      ; 0.546      ;
; 0.273 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                          ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.392      ;
; 0.280 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.400      ;
; 0.281 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                             ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.400      ;
; 0.283 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                  ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                  ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.403      ;
; 0.284 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                             ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.403      ;
; 0.284 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.403      ;
; 0.284 ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                  ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.404      ;
; 0.285 ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.404      ;
; 0.291 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                             ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.409      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.585 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 0.686      ;
; 98.562 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.408      ;
; 98.562 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.408      ;
; 98.583 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.386      ;
; 98.583 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.386      ;
; 98.583 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.386      ;
; 98.583 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.386      ;
; 98.583 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.386      ;
; 98.583 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.386      ;
; 98.583 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.386      ;
; 98.583 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.386      ;
; 98.583 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.386      ;
; 98.583 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.386      ;
; 98.583 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.386      ;
; 98.583 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.386      ;
; 98.583 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.386      ;
; 98.583 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.386      ;
; 98.583 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.386      ;
; 98.799 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.172      ;
; 98.826 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.147      ;
; 98.826 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.147      ;
; 98.826 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.147      ;
; 98.826 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.147      ;
; 98.836 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.137      ;
; 98.836 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.137      ;
; 98.836 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.137      ;
; 98.836 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.137      ;
; 98.847 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.125      ;
; 98.847 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.125      ;
; 98.847 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.125      ;
; 98.847 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.125      ;
; 98.847 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.125      ;
; 98.847 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.125      ;
; 98.847 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.125      ;
; 98.860 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.112      ;
; 98.860 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.112      ;
; 98.868 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.104      ;
; 98.868 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.104      ;
; 98.868 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.104      ;
; 98.868 ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.104      ;
; 98.960 ; sld_hub:auto_hub|irf_reg[2][4]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.012      ;
; 98.960 ; sld_hub:auto_hub|irf_reg[2][4]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.012      ;
; 98.960 ; sld_hub:auto_hub|irf_reg[2][4]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.012      ;
; 98.960 ; sld_hub:auto_hub|irf_reg[2][4]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.012      ;
; 98.986 ; sld_hub:auto_hub|irf_reg[1][3]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.983      ;
; 98.986 ; sld_hub:auto_hub|irf_reg[1][3]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.983      ;
; 98.986 ; sld_hub:auto_hub|irf_reg[1][3]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.983      ;
; 98.986 ; sld_hub:auto_hub|irf_reg[1][3]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.983      ;
; 99.006 ; sld_hub:auto_hub|irf_reg[1][4]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.967      ;
; 99.006 ; sld_hub:auto_hub|irf_reg[1][4]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.967      ;
; 99.006 ; sld_hub:auto_hub|irf_reg[1][4]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.967      ;
; 99.006 ; sld_hub:auto_hub|irf_reg[1][4]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.967      ;
; 99.037 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.936      ;
; 99.037 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.936      ;
; 99.037 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.936      ;
; 99.037 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.936      ;
; 99.037 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.936      ;
; 99.056 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.915      ;
; 99.056 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.915      ;
; 99.056 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.915      ;
; 99.180 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.792      ;
; 99.180 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.792      ;
; 99.180 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.792      ;
; 99.180 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.792      ;
; 99.180 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.792      ;
; 99.180 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.792      ;
; 99.180 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.792      ;
; 99.180 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.792      ;
; 99.180 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.792      ;
; 99.180 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.792      ;
; 99.180 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.792      ;
; 99.180 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.792      ;
; 99.222 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.750      ;
; 99.222 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.750      ;
; 99.222 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.750      ;
; 99.222 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.750      ;
; 99.222 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.750      ;
; 99.222 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.750      ;
; 99.222 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.750      ;
; 99.222 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.750      ;
; 99.274 ; sld_hub:auto_hub|irf_reg[2][3]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.698      ;
; 99.274 ; sld_hub:auto_hub|irf_reg[2][3]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.698      ;
; 99.274 ; sld_hub:auto_hub|irf_reg[2][3]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.698      ;
; 99.274 ; sld_hub:auto_hub|irf_reg[2][3]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.698      ;
; 99.278 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.694      ;
; 99.278 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.694      ;
; 99.278 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.694      ;
; 99.278 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.694      ;
; 99.278 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.694      ;
; 99.278 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.694      ;
; 99.278 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.694      ;
; 99.278 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.694      ;
; 99.278 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.694      ;
; 99.278 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.694      ;
; 99.278 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.694      ;
; 99.278 ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.694      ;
; 99.287 ; sld_hub:auto_hub|clr_reg                            ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.685      ;
; 99.287 ; sld_hub:auto_hub|clr_reg                            ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.685      ;
; 99.287 ; sld_hub:auto_hub|clr_reg                            ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.685      ;
; 99.287 ; sld_hub:auto_hub|clr_reg                            ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.685      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.493  ; sld_hub:auto_hub|clr_reg                            ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.612      ;
; 0.493  ; sld_hub:auto_hub|clr_reg                            ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.612      ;
; 0.493  ; sld_hub:auto_hub|clr_reg                            ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.612      ;
; 0.493  ; sld_hub:auto_hub|clr_reg                            ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.612      ;
; 0.500  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.619      ;
; 0.500  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.619      ;
; 0.500  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.619      ;
; 0.500  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.619      ;
; 0.500  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.619      ;
; 0.500  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.619      ;
; 0.500  ; sld_hub:auto_hub|irf_reg[2][3]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.619      ;
; 0.500  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.619      ;
; 0.500  ; sld_hub:auto_hub|irf_reg[2][3]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.619      ;
; 0.500  ; sld_hub:auto_hub|irf_reg[2][3]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.619      ;
; 0.500  ; sld_hub:auto_hub|irf_reg[2][3]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.619      ;
; 0.500  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.619      ;
; 0.500  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.619      ;
; 0.500  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.619      ;
; 0.500  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.619      ;
; 0.500  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.619      ;
; 0.557  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.676      ;
; 0.557  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.676      ;
; 0.557  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.676      ;
; 0.557  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.676      ;
; 0.557  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.676      ;
; 0.557  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.676      ;
; 0.557  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.676      ;
; 0.557  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.676      ;
; 0.559  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.678      ;
; 0.559  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.678      ;
; 0.559  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.678      ;
; 0.559  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.678      ;
; 0.559  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.678      ;
; 0.559  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.678      ;
; 0.559  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.678      ;
; 0.559  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.678      ;
; 0.559  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.678      ;
; 0.559  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.678      ;
; 0.559  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.678      ;
; 0.559  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.678      ;
; 0.700  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.818      ;
; 0.700  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.818      ;
; 0.700  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.818      ;
; 0.712  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.832      ;
; 0.712  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.832      ;
; 0.712  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.832      ;
; 0.712  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.832      ;
; 0.712  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.832      ;
; 0.732  ; sld_hub:auto_hub|irf_reg[1][4]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.852      ;
; 0.732  ; sld_hub:auto_hub|irf_reg[1][4]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.852      ;
; 0.732  ; sld_hub:auto_hub|irf_reg[1][4]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.852      ;
; 0.732  ; sld_hub:auto_hub|irf_reg[1][4]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.852      ;
; 0.738  ; sld_hub:auto_hub|irf_reg[1][3]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.853      ;
; 0.738  ; sld_hub:auto_hub|irf_reg[1][3]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.853      ;
; 0.738  ; sld_hub:auto_hub|irf_reg[1][3]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.853      ;
; 0.738  ; sld_hub:auto_hub|irf_reg[1][3]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.853      ;
; 0.773  ; sld_hub:auto_hub|irf_reg[2][4]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.892      ;
; 0.773  ; sld_hub:auto_hub|irf_reg[2][4]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.892      ;
; 0.773  ; sld_hub:auto_hub|irf_reg[2][4]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.892      ;
; 0.773  ; sld_hub:auto_hub|irf_reg[2][4]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.892      ;
; 0.813  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.932      ;
; 0.813  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.932      ;
; 0.813  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.932      ;
; 0.813  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.932      ;
; 0.856  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.976      ;
; 0.856  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.976      ;
; 0.856  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.976      ;
; 0.856  ; sld_hub:auto_hub|irf_reg[1][0]                      ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.976      ;
; 0.865  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.984      ;
; 0.865  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.984      ;
; 0.869  ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.987      ;
; 0.870  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.989      ;
; 0.870  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.989      ;
; 0.870  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.989      ;
; 0.870  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.989      ;
; 0.870  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.989      ;
; 0.870  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.989      ;
; 0.870  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.989      ;
; 0.877  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.997      ;
; 0.877  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.997      ;
; 0.877  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.997      ;
; 0.877  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.997      ;
; 1.104  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.221      ;
; 1.104  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.221      ;
; 1.104  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.221      ;
; 1.104  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.221      ;
; 1.104  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.221      ;
; 1.104  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.221      ;
; 1.104  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.221      ;
; 1.104  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.221      ;
; 1.104  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.221      ;
; 1.104  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.221      ;
; 1.104  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.221      ;
; 1.104  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.221      ;
; 1.104  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.221      ;
; 1.104  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.221      ;
; 1.104  ; sld_hub:auto_hub|irf_reg[2][0]                      ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.221      ;
; 1.123  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.240      ;
; 1.123  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.240      ;
; 50.189 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.340      ; 0.613      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Clk'                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                   ;
+-------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; 9.383 ; 9.613        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a2~porta_address_reg0     ;
; 9.383 ; 9.613        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a2~porta_datain_reg0      ;
; 9.383 ; 9.613        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a2~porta_we_reg           ;
; 9.385 ; 9.615        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a36~porta_address_reg0    ;
; 9.385 ; 9.615        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a36~porta_datain_reg0     ;
; 9.385 ; 9.615        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a36~porta_we_reg          ;
; 9.385 ; 9.615        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a47~porta_address_reg0    ;
; 9.385 ; 9.615        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a47~porta_datain_reg0     ;
; 9.385 ; 9.615        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a47~porta_we_reg          ;
; 9.385 ; 9.615        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_address_reg0  ;
; 9.385 ; 9.615        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_datain_reg0   ;
; 9.385 ; 9.615        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~porta_we_reg        ;
; 9.386 ; 9.616        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a10~porta_address_reg0    ;
; 9.386 ; 9.616        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a10~porta_datain_reg0     ;
; 9.386 ; 9.616        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a10~porta_we_reg          ;
; 9.386 ; 9.616        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a11~porta_address_reg0    ;
; 9.386 ; 9.616        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a11~porta_datain_reg0     ;
; 9.386 ; 9.616        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a11~porta_we_reg          ;
; 9.386 ; 9.616        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a13~porta_address_reg0    ;
; 9.386 ; 9.616        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a13~porta_datain_reg0     ;
; 9.386 ; 9.616        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a13~porta_we_reg          ;
; 9.386 ; 9.616        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a14~porta_address_reg0    ;
; 9.386 ; 9.616        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a14~porta_datain_reg0     ;
; 9.386 ; 9.616        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a14~porta_we_reg          ;
; 9.386 ; 9.616        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a1~porta_address_reg0     ;
; 9.386 ; 9.616        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a1~porta_datain_reg0      ;
; 9.386 ; 9.616        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a1~porta_we_reg           ;
; 9.386 ; 9.616        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a37~porta_address_reg0    ;
; 9.386 ; 9.616        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a37~porta_datain_reg0     ;
; 9.386 ; 9.616        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a37~porta_we_reg          ;
; 9.386 ; 9.616        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a38~porta_address_reg0    ;
; 9.386 ; 9.616        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a38~porta_datain_reg0     ;
; 9.386 ; 9.616        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a38~porta_we_reg          ;
; 9.386 ; 9.616        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a46~porta_address_reg0    ;
; 9.386 ; 9.616        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a46~porta_datain_reg0     ;
; 9.386 ; 9.616        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a46~porta_we_reg          ;
; 9.386 ; 9.616        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_address_reg0 ;
; 9.386 ; 9.616        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_datain_reg0  ;
; 9.386 ; 9.616        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~porta_we_reg       ;
; 9.386 ; 9.616        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_address_reg0  ;
; 9.386 ; 9.616        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_datain_reg0   ;
; 9.386 ; 9.616        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~porta_we_reg        ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a0~porta_address_reg0     ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a0~porta_datain_reg0      ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a0~porta_we_reg           ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~porta_address_reg0    ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~porta_datain_reg0     ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~porta_we_reg          ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a15~porta_address_reg0    ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a15~porta_datain_reg0     ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a15~porta_we_reg          ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a16~porta_address_reg0    ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a16~porta_datain_reg0     ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a16~porta_we_reg          ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a17~porta_address_reg0    ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a17~porta_datain_reg0     ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a17~porta_we_reg          ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a18~porta_address_reg0    ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a18~porta_datain_reg0     ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a18~porta_we_reg          ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a19~porta_address_reg0    ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a19~porta_datain_reg0     ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a19~porta_we_reg          ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a20~porta_address_reg0    ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a20~porta_datain_reg0     ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a20~porta_we_reg          ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a21~porta_address_reg0    ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a21~porta_datain_reg0     ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a21~porta_we_reg          ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a22~porta_address_reg0    ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a22~porta_datain_reg0     ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a22~porta_we_reg          ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a23~porta_address_reg0    ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a23~porta_datain_reg0     ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a23~porta_we_reg          ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a24~porta_address_reg0    ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a24~porta_datain_reg0     ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a24~porta_we_reg          ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a25~porta_address_reg0    ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a25~porta_datain_reg0     ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a25~porta_we_reg          ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a26~porta_address_reg0    ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a26~porta_datain_reg0     ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a26~porta_we_reg          ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a27~porta_address_reg0    ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a27~porta_datain_reg0     ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a27~porta_we_reg          ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a28~porta_address_reg0    ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a28~porta_datain_reg0     ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a28~porta_we_reg          ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a29~porta_address_reg0    ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a29~porta_datain_reg0     ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a29~porta_we_reg          ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a30~porta_address_reg0    ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a30~porta_datain_reg0     ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a30~porta_we_reg          ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a31~porta_address_reg0    ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a31~porta_datain_reg0     ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a31~porta_we_reg          ;
; 9.387 ; 9.617        ; 0.230          ; High Pulse Width ; Clk   ; Fall       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a32~porta_address_reg0    ;
+-------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                        ;
+--------+--------------+----------------+-----------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock               ; Clock Edge ; Target                                                                                                                                   ;
+--------+--------------+----------------+-----------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; 49.470 ; 49.700       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a23~portb_address_reg0    ;
; 49.470 ; 49.700       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a23~portb_we_reg          ;
; 49.470 ; 49.700       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a41~portb_address_reg0    ;
; 49.470 ; 49.700       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a41~portb_we_reg          ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a10~portb_address_reg0    ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a10~portb_we_reg          ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a11~portb_address_reg0    ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a11~portb_we_reg          ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a13~portb_address_reg0    ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a13~portb_we_reg          ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a14~portb_address_reg0    ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a14~portb_we_reg          ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a15~portb_address_reg0    ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a15~portb_we_reg          ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a16~portb_address_reg0    ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a16~portb_we_reg          ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a17~portb_address_reg0    ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a17~portb_we_reg          ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a18~portb_address_reg0    ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a18~portb_we_reg          ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a1~portb_address_reg0     ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a1~portb_we_reg           ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a20~portb_address_reg0    ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a20~portb_we_reg          ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a22~portb_address_reg0    ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a22~portb_we_reg          ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a24~portb_address_reg0    ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a24~portb_we_reg          ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a25~portb_address_reg0    ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a25~portb_we_reg          ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a26~portb_address_reg0    ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a26~portb_we_reg          ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a28~portb_address_reg0    ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a28~portb_we_reg          ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a29~portb_address_reg0    ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a29~portb_we_reg          ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a30~portb_address_reg0    ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a30~portb_we_reg          ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a31~portb_address_reg0    ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a31~portb_we_reg          ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a32~portb_address_reg0    ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a32~portb_we_reg          ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a36~portb_address_reg0    ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a36~portb_we_reg          ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a37~portb_address_reg0    ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a37~portb_we_reg          ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a38~portb_address_reg0    ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a38~portb_we_reg          ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a39~portb_address_reg0    ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a39~portb_we_reg          ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a3~portb_address_reg0     ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a3~portb_we_reg           ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a42~portb_address_reg0    ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a42~portb_we_reg          ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a43~portb_address_reg0    ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a43~portb_we_reg          ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a44~portb_address_reg0    ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a44~portb_we_reg          ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a46~portb_address_reg0    ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a46~portb_we_reg          ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a47~portb_address_reg0    ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a47~portb_we_reg          ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a5~portb_address_reg0     ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a5~portb_we_reg           ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a6~portb_address_reg0     ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a6~portb_we_reg           ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a7~portb_address_reg0     ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a7~portb_we_reg           ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a8~portb_address_reg0     ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a8~portb_we_reg           ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~portb_address_reg0  ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a0~portb_we_reg        ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~portb_address_reg0 ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a10~portb_we_reg       ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~portb_address_reg0  ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a2~portb_we_reg        ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~portb_address_reg0  ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a4~portb_we_reg        ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~portb_address_reg0  ;
; 49.471 ; 49.701       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ram_block3a8~portb_we_reg        ;
; 49.472 ; 49.702       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a0~portb_address_reg0     ;
; 49.472 ; 49.702       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a0~portb_we_reg           ;
; 49.472 ; 49.702       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_address_reg0    ;
; 49.472 ; 49.702       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a12~portb_we_reg          ;
; 49.472 ; 49.702       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a19~portb_address_reg0    ;
; 49.472 ; 49.702       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a19~portb_we_reg          ;
; 49.472 ; 49.702       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a21~portb_address_reg0    ;
; 49.472 ; 49.702       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a21~portb_we_reg          ;
; 49.472 ; 49.702       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a23~portb_datain_reg0     ;
; 49.472 ; 49.702       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a27~portb_address_reg0    ;
; 49.472 ; 49.702       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a27~portb_we_reg          ;
; 49.472 ; 49.702       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a2~portb_address_reg0     ;
; 49.472 ; 49.702       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a2~portb_we_reg           ;
; 49.472 ; 49.702       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a33~portb_address_reg0    ;
; 49.472 ; 49.702       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a33~portb_we_reg          ;
; 49.472 ; 49.702       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a34~portb_address_reg0    ;
; 49.472 ; 49.702       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a34~portb_we_reg          ;
; 49.472 ; 49.702       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a35~portb_address_reg0    ;
; 49.472 ; 49.702       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a35~portb_we_reg          ;
; 49.472 ; 49.702       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ram_block3a40~portb_address_reg0    ;
+--------+--------------+----------------+-----------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Reset               ; Clk                 ; 1.697 ; 2.050 ; Rise       ; Clk                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.168 ; 1.352 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.407 ; 3.795 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Reset               ; Clk                 ; -0.494 ; -0.761 ; Rise       ; Clk                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.245  ; 0.004  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.529 ; -0.786 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Led[*]              ; Clk                 ; 4.195 ; 4.442 ; Rise       ; Clk                 ;
;  Led[0]             ; Clk                 ; 4.195 ; 4.442 ; Rise       ; Clk                 ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.936 ; 7.363 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Led[*]              ; Clk                 ; 4.085 ; 4.322 ; Rise       ; Clk                 ;
;  Led[0]             ; Clk                 ; 4.085 ; 4.322 ; Rise       ; Clk                 ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.765 ; 6.193 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                               ;
+----------------------+--------+--------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack     ; 1.777  ; -0.101 ; 48.885   ; 0.493   ; 9.383               ;
;  Clk                 ; 1.777  ; -0.101 ; N/A      ; N/A     ; 9.383               ;
;  altera_reserved_tck ; 46.418 ; 0.186  ; 48.885   ; 0.493   ; 49.470              ;
; Design-wide TNS      ; 0.0    ; -0.101 ; 0.0      ; 0.0     ; 0.0                 ;
;  Clk                 ; 0.000  ; -0.101 ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck ; 0.000  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Reset               ; Clk                 ; 2.985 ; 3.081 ; Rise       ; Clk                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.713 ; 2.959 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.843 ; 8.052 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Reset               ; Clk                 ; -0.494 ; -0.761 ; Rise       ; Clk                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.245  ; 0.004  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.529 ; -0.786 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Led[*]              ; Clk                 ; 7.168  ; 7.310  ; Rise       ; Clk                 ;
;  Led[0]             ; Clk                 ; 7.168  ; 7.310  ; Rise       ; Clk                 ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.024 ; 12.681 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Led[*]              ; Clk                 ; 4.085 ; 4.322 ; Rise       ; Clk                 ;
;  Led[0]             ; Clk                 ; 4.085 ; 4.322 ; Rise       ; Clk                 ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.765 ; 6.193 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Tx_out              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Led[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Led[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Led[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Led[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; Reset               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Rx_in               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Tx_out              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; Led[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Led[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.36 V              ; -0.00477 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-10 s                   ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.36 V             ; -0.00477 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-10 s                  ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; Led[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Led[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.85e-06 V                   ; 2.33 V              ; 4.85e-06 V          ; 0.039 V                              ; 0.054 V                              ; 1.03e-09 s                  ; 2.36e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.85e-06 V                  ; 2.33 V             ; 4.85e-06 V         ; 0.039 V                             ; 0.054 V                             ; 1.03e-09 s                 ; 2.36e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Tx_out              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; Led[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Led[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; Led[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Led[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.76e-07 V                   ; 2.66 V              ; -0.011 V            ; 0.185 V                              ; 0.17 V                               ; 6.62e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.76e-07 V                  ; 2.66 V             ; -0.011 V           ; 0.185 V                             ; 0.17 V                              ; 6.62e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 3566     ; 0        ; 29       ; 1        ;
; Clk                 ; Clk                 ; 20223    ; 649      ; 1922     ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 3566     ; 0        ; 29       ; 1        ;
; Clk                 ; Clk                 ; 20223    ; 649      ; 1922     ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 99       ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 99       ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 255   ; 255  ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition
    Info: Processing started: Sun May 26 22:30:48 2013
Info: Command: quartus_sta PDP8L -c PDP8L
Info: qsta_default_script.tcl version: #1
Warning: Parallel compilation is not licensed and has been disabled
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Evaluating HDL-embedded SDC commands
    Info: Entity sld_hub
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info: set_clock_groups -asynchronous -group {altera_reserved_tck}
Info: Reading SDC File: 'PDP8L.sdc'
Warning: Overwriting existing clock: altera_reserved_tck
Warning: Node: divider:DIVIDER1|drxclk was determined to be a clock but was found without an associated clock assignment.
Warning: Node: divider:DIVIDER1|dtxclk was determined to be a clock but was found without an associated clock assignment.
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning: From Clk (Rise) to Clk (Rise) (setup and hold)
    Critical Warning: From Clk (Fall) to Clk (Rise) (setup and hold)
    Critical Warning: From Clk (Rise) to Clk (Fall) (setup and hold)
Info: Analyzing Slow 1200mV 85C Model
Info: Worst-case setup slack is 1.777
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.777         0.000 Clk 
    Info:    46.418         0.000 altera_reserved_tck 
Info: Worst-case hold slack is 0.025
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.025         0.000 Clk 
    Info:     0.357         0.000 altera_reserved_tck 
Info: Worst-case recovery slack is 48.885
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    48.885         0.000 altera_reserved_tck 
Info: Worst-case removal slack is 0.884
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.884         0.000 altera_reserved_tck 
Info: Worst-case minimum pulse width slack is 9.602
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.602         0.000 Clk 
    Info:    49.585         0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Node: divider:DIVIDER1|drxclk was determined to be a clock but was found without an associated clock assignment.
Warning: Node: divider:DIVIDER1|dtxclk was determined to be a clock but was found without an associated clock assignment.
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning: From Clk (Rise) to Clk (Rise) (setup and hold)
    Critical Warning: From Clk (Fall) to Clk (Rise) (setup and hold)
    Critical Warning: From Clk (Rise) to Clk (Fall) (setup and hold)
Info: Worst-case setup slack is 2.551
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.551         0.000 Clk 
    Info:    46.880         0.000 altera_reserved_tck 
Critical Warning: Timing requirements not met
Info: Worst-case hold slack is -0.009
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.009        -0.009 Clk 
    Info:     0.311         0.000 altera_reserved_tck 
Info: Worst-case recovery slack is 49.064
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    49.064         0.000 altera_reserved_tck 
Info: Worst-case removal slack is 0.789
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.789         0.000 altera_reserved_tck 
Info: Worst-case minimum pulse width slack is 9.597
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.597         0.000 Clk 
    Info:    49.529         0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Node: divider:DIVIDER1|drxclk was determined to be a clock but was found without an associated clock assignment.
Warning: Node: divider:DIVIDER1|dtxclk was determined to be a clock but was found without an associated clock assignment.
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning: From Clk (Rise) to Clk (Rise) (setup and hold)
    Critical Warning: From Clk (Fall) to Clk (Rise) (setup and hold)
    Critical Warning: From Clk (Rise) to Clk (Fall) (setup and hold)
Info: Worst-case setup slack is 5.286
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     5.286         0.000 Clk 
    Info:    48.181         0.000 altera_reserved_tck 
Critical Warning: Timing requirements not met
Info: Worst-case hold slack is -0.101
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.101        -0.101 Clk 
    Info:     0.186         0.000 altera_reserved_tck 
Info: Worst-case recovery slack is 49.585
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    49.585         0.000 altera_reserved_tck 
Info: Worst-case removal slack is 0.493
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.493         0.000 altera_reserved_tck 
Info: Worst-case minimum pulse width slack is 9.383
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.383         0.000 Clk 
    Info:    49.470         0.000 altera_reserved_tck 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 246 megabytes
    Info: Processing ended: Sun May 26 22:31:01 2013
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:06


