$date
	Thu Oct  6 09:07:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q3_tb $end
$var wire 4 ! bcd [3:0] $end
$var reg 4 " w [3:0] $end
$scope module Q $end
$var wire 4 # w [3:0] $end
$var wire 4 $ bcd [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1001 $
b1111 #
b1111 "
b1001 !
$end
#20
b101 !
b101 $
b1011 "
b1011 #
#40
b11 !
b11 $
b101 "
b101 #
#60
b10 !
b10 $
b110 "
b110 #
#80
