<?xml version="1.0" encoding="UTF-8"?>
<spirit:design xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>xci</spirit:library>
  <spirit:name>unknown</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:componentInstances>
    <spirit:componentInstance>
      <spirit:instanceName>cmac_usplus_0</spirit:instanceName>
      <spirit:componentRef spirit:vendor="xilinx.com" spirit:library="ip" spirit:name="cmac_usplus" spirit:version="3.1"/>
      <spirit:configurableElementValues>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXIS_RX.CLK_DOMAIN"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXIS_RX.FREQ_HZ">100000000</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXIS_RX.HAS_TKEEP">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXIS_RX.HAS_TLAST">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXIS_RX.HAS_TREADY">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXIS_RX.HAS_TSTRB">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXIS_RX.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXIS_RX.LAYERED_METADATA">undef</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXIS_RX.PHASE">0.0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXIS_RX.TDATA_NUM_BYTES">64</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXIS_RX.TDEST_WIDTH">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXIS_RX.TID_WIDTH">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXIS_RX.TUSER_WIDTH">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXIS_TX.CLK_DOMAIN"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXIS_TX.FREQ_HZ">100000000</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXIS_TX.HAS_TKEEP">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXIS_TX.HAS_TLAST">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXIS_TX.HAS_TREADY">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXIS_TX.HAS_TSTRB">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXIS_TX.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXIS_TX.LAYERED_METADATA">undef</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXIS_TX.PHASE">0.0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXIS_TX.TDATA_NUM_BYTES">64</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXIS_TX.TDEST_WIDTH">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXIS_TX.TID_WIDTH">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXIS_TX.TUSER_WIDTH">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXI_GT_RESET_ALL_RESET.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXI_USR_RX_RESET_PORT.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXI_USR_RX_SERDES_RESET_PORT.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.AXI_USR_TX_RESET_PORT.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CORE_DRP_RESET_PORT.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CORE_RX_RESET_PORT.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CORE_TX_RESET_PORT.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.DRP_CLK_PORT.ASSOCIATED_PORT"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.DRP_CLK_PORT.CLK_DOMAIN"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.DRP_CLK_PORT.FREQ_HZ">100000000</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.DRP_CLK_PORT.FREQ_TOLERANCE_HZ">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.DRP_CLK_PORT.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.DRP_CLK_PORT.PHASE">0.0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.DUAL0_GT_REF_CLK.CAN_DEBUG">false</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.DUAL0_GT_REF_CLK.FREQ_HZ">100000000</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.DUAL1_GT_REF_CLK.CAN_DEBUG">false</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.DUAL1_GT_REF_CLK.FREQ_HZ">100000000</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GTWIZ_RESET_QPLL0RESET_OUT_PORT.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GTWIZ_RESET_QPLL1RESET_OUT_PORT.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GTWIZ_RESET_RX_DATAPATH_PORT.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GTWIZ_RESET_TX_DATAPATH_PORT.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GT_DRPCLK_PORT.ASSOCIATED_PORT"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GT_DRPCLK_PORT.ASSOCIATED_RESET"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GT_DRPCLK_PORT.CLK_DOMAIN"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GT_DRPCLK_PORT.FREQ_HZ">100000000</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GT_DRPCLK_PORT.FREQ_TOLERANCE_HZ">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GT_DRPCLK_PORT.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GT_DRPCLK_PORT.PHASE">0.0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GT_DRP_DONE.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GT_REF_CLK.CAN_DEBUG">false</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GT_REF_CLK.FREQ_HZ">100000000</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GT_REF_CLK_OUT_PORT.ASSOCIATED_BUSIF"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GT_REF_CLK_OUT_PORT.ASSOCIATED_PORT"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GT_REF_CLK_OUT_PORT.ASSOCIATED_RESET"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GT_REF_CLK_OUT_PORT.CLK_DOMAIN"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GT_REF_CLK_OUT_PORT.FREQ_TOLERANCE_HZ">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GT_REF_CLK_OUT_PORT.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GT_REF_CLK_OUT_PORT.PHASE">0.0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GT_RESET_RX_DONE_OUT_PORT.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GT_RESET_TX_DONE_OUT_PORT.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GT_RXRECCLKOUT_PORT.ASSOCIATED_BUSIF"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GT_RXRECCLKOUT_PORT.ASSOCIATED_PORT"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GT_RXRECCLKOUT_PORT.ASSOCIATED_RESET"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GT_RXRECCLKOUT_PORT.CLK_DOMAIN"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GT_RXRECCLKOUT_PORT.FREQ_TOLERANCE_HZ">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GT_RXRECCLKOUT_PORT.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GT_RXRECCLKOUT_PORT.PHASE">0.0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GT_RXUSRCLK2_OUT_PORT.ASSOCIATED_PORT"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GT_RXUSRCLK2_OUT_PORT.ASSOCIATED_RESET"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GT_RXUSRCLK2_OUT_PORT.CLK_DOMAIN"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GT_RXUSRCLK2_OUT_PORT.FREQ_TOLERANCE_HZ">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GT_RXUSRCLK2_OUT_PORT.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GT_RXUSRCLK2_OUT_PORT.PHASE">0.0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GT_SERIAL_PORT.CAN_DEBUG">false</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GT_TXUSRCLK2_OUT_PORT.ASSOCIATED_PORT"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GT_TXUSRCLK2_OUT_PORT.ASSOCIATED_RESET"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GT_TXUSRCLK2_OUT_PORT.CLK_DOMAIN"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GT_TXUSRCLK2_OUT_PORT.FREQ_TOLERANCE_HZ">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GT_TXUSRCLK2_OUT_PORT.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.GT_TXUSRCLK2_OUT_PORT.PHASE">0.0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.INIT_CLK_PORT.ASSOCIATED_BUSIF"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.INIT_CLK_PORT.ASSOCIATED_PORT"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.INIT_CLK_PORT.CLK_DOMAIN"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.INIT_CLK_PORT.FREQ_HZ">100000000</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.INIT_CLK_PORT.FREQ_TOLERANCE_HZ">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.INIT_CLK_PORT.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.INIT_CLK_PORT.PHASE">0.0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.KP4_FEC_RX_SERDES_CLK_IN_PORT.ASSOCIATED_BUSIF"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.KP4_FEC_RX_SERDES_CLK_IN_PORT.ASSOCIATED_PORT"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.KP4_FEC_RX_SERDES_CLK_IN_PORT.ASSOCIATED_RESET"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.KP4_FEC_RX_SERDES_CLK_IN_PORT.CLK_DOMAIN"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.KP4_FEC_RX_SERDES_CLK_IN_PORT.FREQ_TOLERANCE_HZ">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.KP4_FEC_RX_SERDES_CLK_IN_PORT.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.KP4_FEC_RX_SERDES_CLK_IN_PORT.PHASE">0.0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.KP4_FEC_TX_SERDES_CLK_IN_PORT.ASSOCIATED_BUSIF"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.KP4_FEC_TX_SERDES_CLK_IN_PORT.ASSOCIATED_PORT"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.KP4_FEC_TX_SERDES_CLK_IN_PORT.ASSOCIATED_RESET"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.KP4_FEC_TX_SERDES_CLK_IN_PORT.CLK_DOMAIN"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.KP4_FEC_TX_SERDES_CLK_IN_PORT.FREQ_TOLERANCE_HZ">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.KP4_FEC_TX_SERDES_CLK_IN_PORT.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.KP4_FEC_TX_SERDES_CLK_IN_PORT.PHASE">0.0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.QPLL0CLK_IN_PORT.ASSOCIATED_BUSIF"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.QPLL0CLK_IN_PORT.ASSOCIATED_PORT"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.QPLL0CLK_IN_PORT.ASSOCIATED_RESET"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.QPLL0CLK_IN_PORT.CLK_DOMAIN"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.QPLL0CLK_IN_PORT.FREQ_HZ">100000000</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.QPLL0CLK_IN_PORT.FREQ_TOLERANCE_HZ">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.QPLL0CLK_IN_PORT.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.QPLL0CLK_IN_PORT.PHASE">0.0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.QPLL0REFCLK_IN_PORT.ASSOCIATED_BUSIF"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.QPLL0REFCLK_IN_PORT.ASSOCIATED_PORT"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.QPLL0REFCLK_IN_PORT.ASSOCIATED_RESET"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.QPLL0REFCLK_IN_PORT.CLK_DOMAIN"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.QPLL0REFCLK_IN_PORT.FREQ_HZ">100000000</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.QPLL0REFCLK_IN_PORT.FREQ_TOLERANCE_HZ">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.QPLL0REFCLK_IN_PORT.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.QPLL0REFCLK_IN_PORT.PHASE">0.0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.QPLL1CLK_IN_PORT.ASSOCIATED_BUSIF"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.QPLL1CLK_IN_PORT.ASSOCIATED_PORT"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.QPLL1CLK_IN_PORT.ASSOCIATED_RESET"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.QPLL1CLK_IN_PORT.CLK_DOMAIN"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.QPLL1CLK_IN_PORT.FREQ_HZ">100000000</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.QPLL1CLK_IN_PORT.FREQ_TOLERANCE_HZ">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.QPLL1CLK_IN_PORT.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.QPLL1CLK_IN_PORT.PHASE">0.0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.QPLL1REFCLK_IN_PORT.ASSOCIATED_BUSIF"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.QPLL1REFCLK_IN_PORT.ASSOCIATED_PORT"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.QPLL1REFCLK_IN_PORT.ASSOCIATED_RESET"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.QPLL1REFCLK_IN_PORT.CLK_DOMAIN"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.QPLL1REFCLK_IN_PORT.FREQ_HZ">100000000</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.QPLL1REFCLK_IN_PORT.FREQ_TOLERANCE_HZ">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.QPLL1REFCLK_IN_PORT.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.QPLL1REFCLK_IN_PORT.PHASE">0.0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.RX_CLK_PORT.ASSOCIATED_PORT"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.RX_CLK_PORT.ASSOCIATED_RESET"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.RX_CLK_PORT.CLK_DOMAIN"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.RX_CLK_PORT.FREQ_TOLERANCE_HZ">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.RX_CLK_PORT.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.RX_CLK_PORT.PHASE">0.0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.RX_RESET_DONE_PORT.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.RX_RESET_DONE_SYNC_PORT.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.RX_RESET_PORT.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.RX_SERDES_CLK_IN_PORT.ASSOCIATED_BUSIF"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.RX_SERDES_CLK_IN_PORT.ASSOCIATED_PORT"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.RX_SERDES_CLK_IN_PORT.ASSOCIATED_RESET"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.RX_SERDES_CLK_IN_PORT.CLK_DOMAIN"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.RX_SERDES_CLK_IN_PORT.FREQ_TOLERANCE_HZ">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.RX_SERDES_CLK_IN_PORT.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.RX_SERDES_CLK_IN_PORT.PHASE">0.0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.RX_SERDES_CLK_PORT.ASSOCIATED_BUSIF"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.RX_SERDES_CLK_PORT.ASSOCIATED_PORT"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.RX_SERDES_CLK_PORT.ASSOCIATED_RESET"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.RX_SERDES_CLK_PORT.CLK_DOMAIN"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.RX_SERDES_CLK_PORT.FREQ_TOLERANCE_HZ">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.RX_SERDES_CLK_PORT.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.RX_SERDES_CLK_PORT.PHASE">0.0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.RX_SERDES_RESET_DONE_PORT.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.SYS_RESET_PORT.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.S_AXI.ADDR_WIDTH">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.S_AXI.ARUSER_WIDTH">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.S_AXI.AWUSER_WIDTH">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.S_AXI.BUSER_WIDTH">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.S_AXI.CLK_DOMAIN"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.S_AXI.DATA_WIDTH">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.S_AXI.FREQ_HZ">100000000</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_BRESP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_BURST">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_CACHE">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_LOCK">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_PROT">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_QOS">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_REGION">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_RRESP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_WSTRB">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.S_AXI.ID_WIDTH">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.S_AXI.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.S_AXI.MAX_BURST_LENGTH">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.S_AXI.NUM_READ_OUTSTANDING">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.S_AXI.NUM_READ_THREADS">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.S_AXI.NUM_WRITE_OUTSTANDING">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.S_AXI.NUM_WRITE_THREADS">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.S_AXI.PHASE">0.0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.S_AXI.PROTOCOL">AXI4LITE</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.S_AXI.READ_WRITE_MODE">READ_WRITE</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.S_AXI.RUSER_BITS_PER_BYTE">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.S_AXI.RUSER_WIDTH">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.S_AXI.SUPPORTS_NARROW_BURST">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.S_AXI.WUSER_BITS_PER_BYTE">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.S_AXI.WUSER_WIDTH">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.S_AXI_SIGNAL_CLOCK.ASSOCIATED_PORT"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.S_AXI_SIGNAL_CLOCK.CLK_DOMAIN"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.S_AXI_SIGNAL_CLOCK.FREQ_HZ">100000000</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.S_AXI_SIGNAL_CLOCK.FREQ_TOLERANCE_HZ">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.S_AXI_SIGNAL_CLOCK.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.S_AXI_SIGNAL_CLOCK.PHASE">0.0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.S_AXI_SIGNAL_RESET.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.TX_CLK_PORT.ASSOCIATED_BUSIF"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.TX_CLK_PORT.ASSOCIATED_PORT"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.TX_CLK_PORT.ASSOCIATED_RESET"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.TX_CLK_PORT.CLK_DOMAIN"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.TX_CLK_PORT.FREQ_HZ">100000000</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.TX_CLK_PORT.FREQ_TOLERANCE_HZ">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.TX_CLK_PORT.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.TX_CLK_PORT.PHASE">0.0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.TX_RESET_DONE_PORT.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.TX_RESET_DONE_SYNC_PORT.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.TX_RESET_PORT.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.USR_RX_RESET_PORT.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.USR_TX_RESET_PORT.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_ADD_GT_CNRL_STS_PORTS">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_CLOCKING_MODE">Asynchronous</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_CMAC_CAUI4_MODE">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_CMAC_CORE_SELECT">CMACE4_X0Y0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_ENABLE_AXIS">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_ENABLE_AXI_INTERFACE">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_ENABLE_PIPELINE_REG">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_ENABLE_TIME_STAMPING">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_EXDES_AXI4LITE_INTERFACE">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_FAMILY_CHK">virtexuplus</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_FAST_SIM_MODE">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_GT_DRP_CLK">100.00</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_GT_GROUP_SELECT">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_GT_LOCATION">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_GT_REF_CLK_FREQ">156.25</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_GT_RX_BUFFER_BYPASS">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_GT_TYPE">GTY</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_INCLUDE_AN_LT_TX_TRAINER">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_INCLUDE_AUTO_NEG_LT_LOGIC">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_INCLUDE_RS_FEC">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_INCLUDE_SHARED_LOGIC">2</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_INCLUDE_STATISTICS_COUNTERS">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_INS_LOSS_NYQ">12</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_LANE10_GT_LOC">NA</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_LANE1_GT_LOC">X0Y0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_LANE2_GT_LOC">X0Y1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_LANE3_GT_LOC">X0Y2</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_LANE4_GT_LOC">X0Y3</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_LANE5_GT_LOC">NA</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_LANE6_GT_LOC">NA</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_LANE7_GT_LOC">NA</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_LANE8_GT_LOC">NA</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_LANE9_GT_LOC">NA</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_LINE_RATE">25.78125</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_NUM_LANES">4</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_OPERATING_MODE">3</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_PLL_TYPE">QPLL1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_PTP_TRANSPCLK_MODE">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_QPLL_FRACN_NUMERATOR">8388608</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_RS_FEC_CORE_SEL">CMACE4_X0Y0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_RS_FEC_TRANSCODE_BYPASS">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_RX_CHECK_ACK">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_RX_CHECK_PREAMBLE">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_RX_CHECK_SFD">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_RX_DELETE_FCS">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_RX_EQ_MODE">AUTO</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_RX_ETYPE_GCP">0x8808</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_RX_ETYPE_GPP">0x8808</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_RX_ETYPE_PCP">0x8808</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_RX_ETYPE_PPP">0x8808</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_RX_FLOW_CONTROL">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_RX_FORWARD_CONTROL_FRAMES">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_RX_FRAME_CRC_CHECKING">Enable FCS Stripping</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_RX_GT_BUFFER">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_RX_IGNORE_FCS">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_RX_MAX_PACKET_LEN">9600</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_RX_MIN_PACKET_LEN">64</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_RX_OPCODE_GPP">0x0001</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_RX_OPCODE_MAX_GCP">0xFFFF</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_RX_OPCODE_MAX_PCP">0xFFFF</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_RX_OPCODE_MIN_GCP">0x0000</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_RX_OPCODE_MIN_PCP">0x0000</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_RX_OPCODE_PPP">0x0101</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_RX_PAUSE_DA_MCAST">0x0180C2000001</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_RX_PAUSE_DA_UCAST">0x000000000000</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_RX_PAUSE_SA">0x000000000000</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_RX_PROCESS_LFI">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_STATISTICS_REGS_TYPE">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_TX_DA_GPP">0x0180C2000001</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_TX_DA_PPP">0x0180C2000001</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_TX_ETHERTYPE_GPP">0x8808</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_TX_ETHERTYPE_PPP">0x8808</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_TX_FCS_INS_ENABLE">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_TX_FLOW_CONTROL">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_TX_FRAME_CRC_CHECKING">Enable FCS Insertion</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_TX_IGNORE_FCS">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_TX_IPG_VALUE">12</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_TX_LANE0_VLM_BIP7_OVERRIDE">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_TX_OPCODE_GPP">0x0001</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_TX_OPCODE_PPP">0x0101</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_TX_OTN_INTERFACE">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_TX_PTP_1STEP_ENABLE">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_TX_PTP_LATENCY_ADJUST">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_TX_PTP_VLANE_ADJUST_MODE">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_TX_SA_GPP">0x000000000000</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_TX_SA_PPP">0x000000000000</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_UPDATE_LT_COEFF">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.C_USER_INTERFACE">AXIS</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.IS_BOARD_PROJECT">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.ADD_GT_CNRL_STS_PORTS">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.CLOCKING_MODE">Asynchronous</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.CMAC_CAUI4_MODE">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.CMAC_CORE_SELECT">CMACE4_X0Y0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Component_Name">cmac_usplus_0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.DIFFCLK_BOARD_INTERFACE">Custom</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.ENABLE_AXIS">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.ENABLE_AXI_INTERFACE">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.ENABLE_PIPELINE_REG">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.ENABLE_TIME_STAMPING">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.ETHERNET_BOARD_INTERFACE">Custom</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.EXDES_AXI4LITE_INTERFACE">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.FAST_SIM_MODE">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.GT_DRP_CLK">100.00</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.GT_GROUP_SELECT">X0Y0~X0Y3</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.GT_LOCATION">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.GT_REF_CLK_FREQ">156.25</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.GT_RX_BUFFER_BYPASS">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.GT_TYPE">GTY</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.INCLUDE_AN_LT_TX_TRAINER">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.INCLUDE_AUTO_NEG_LT_LOGIC">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.INCLUDE_RS_FEC">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.INCLUDE_SHARED_LOGIC">2</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.INCLUDE_STATISTICS_COUNTERS">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.INS_LOSS_NYQ">12</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.LANE10_GT_LOC">NA</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.LANE1_GT_LOC">X0Y0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.LANE2_GT_LOC">X0Y1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.LANE3_GT_LOC">X0Y2</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.LANE4_GT_LOC">X0Y3</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.LANE5_GT_LOC">NA</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.LANE6_GT_LOC">NA</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.LANE7_GT_LOC">NA</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.LANE8_GT_LOC">NA</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.LANE9_GT_LOC">NA</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.NUM_LANES">4x25</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.OPERATING_MODE">Duplex</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.PLL_TYPE">QPLL1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.PTP_TRANSPCLK_MODE">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.RS_FEC_CORE_SEL">CMACE4_X0Y0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.RS_FEC_TRANSCODE_BYPASS">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.RX_CHECK_ACK">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.RX_CHECK_PREAMBLE">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.RX_CHECK_SFD">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.RX_EQ_MODE">AUTO</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.RX_ETYPE_GCP">0x8808</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.RX_ETYPE_GPP">0x8808</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.RX_ETYPE_PCP">0x8808</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.RX_ETYPE_PPP">0x8808</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.RX_FLOW_CONTROL">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.RX_FORWARD_CONTROL_FRAMES">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.RX_FRAME_CRC_CHECKING">Enable FCS Stripping</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.RX_GT_BUFFER">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.RX_MAX_PACKET_LEN">9600</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.RX_MIN_PACKET_LEN">64</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.RX_OPCODE_GPP">0x0001</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.RX_OPCODE_MAX_GCP">0xFFFF</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.RX_OPCODE_MAX_PCP">0xFFFF</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.RX_OPCODE_MIN_GCP">0x0000</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.RX_OPCODE_MIN_PCP">0x0000</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.RX_OPCODE_PPP">0x0101</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.RX_PAUSE_DA_MCAST">0x0180C2000001</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.RX_PAUSE_DA_UCAST">0x000000000000</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.RX_PAUSE_SA">0x000000000000</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.RX_PROCESS_LFI">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.STATISTICS_REGS_TYPE">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.TX_DA_GPP">0x0180C2000001</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.TX_DA_PPP">0x0180C2000001</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.TX_ETHERTYPE_GPP">0x8808</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.TX_ETHERTYPE_PPP">0x8808</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.TX_FLOW_CONTROL">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.TX_FRAME_CRC_CHECKING">Enable FCS Insertion</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.TX_IPG_VALUE">12</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.TX_LANE0_VLM_BIP7_OVERRIDE">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.TX_OPCODE_GPP">0x0001</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.TX_OPCODE_PPP">0x0101</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.TX_OTN_INTERFACE">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.TX_PTP_1STEP_ENABLE">2</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.TX_PTP_LATENCY_ADJUST">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.TX_PTP_VLANE_ADJUST_MODE">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.TX_SA_GPP">0x000000000000</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.TX_SA_PPP">0x000000000000</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.UPDATE_LT_COEFF">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.USER_INTERFACE">AXIS</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.USE_BOARD_FLOW">false</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.ARCHITECTURE">virtexuplus</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.BASE_BOARD_PART"/>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.BOARD_CONNECTIONS"/>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.DEVICE">xcvu3p</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.PACKAGE">ffvc1517</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.PREFHDL">VERILOG</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.SILICON_REVISION"/>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.SIMULATOR_LANGUAGE">MIXED</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.SPEEDGRADE">-2</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.STATIC_POWER"/>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.TEMPERATURE_GRADE">I</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.USE_RDI_CUSTOMIZATION">TRUE</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.USE_RDI_GENERATION">TRUE</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.IPCONTEXT">IP_Flow</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.IPREVISION">9</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.MANAGED">TRUE</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.OUTPUTDIR">../../../../cmac_100g_demo.gen/sources_1/ip/cmac_usplus_0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.SELECTEDSIMMODEL"/>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.SHAREDDIR">.</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.SWVERSION">2022.1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.SYNTHESISFLOW">OUT_OF_CONTEXT</spirit:configurableElementValue>
      </spirit:configurableElementValues>
      <spirit:vendorExtensions>
        <xilinx:componentInstanceExtensions>
          <xilinx:configElementInfos>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_RX.HAS_TKEEP" xilinx:valueSource="auto"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_RX.HAS_TLAST" xilinx:valueSource="auto"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_RX.HAS_TREADY" xilinx:valueSource="constant"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_RX.HAS_TSTRB" xilinx:valueSource="constant"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_RX.TDATA_NUM_BYTES" xilinx:valueSource="auto"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_RX.TDEST_WIDTH" xilinx:valueSource="constant"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_RX.TID_WIDTH" xilinx:valueSource="constant"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_RX.TUSER_WIDTH" xilinx:valueSource="auto"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_TX.HAS_TKEEP" xilinx:valueSource="auto"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_TX.HAS_TLAST" xilinx:valueSource="auto"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_TX.HAS_TSTRB" xilinx:valueSource="constant"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_TX.TDATA_NUM_BYTES" xilinx:valueSource="auto"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_TX.TDEST_WIDTH" xilinx:valueSource="constant"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_TX.TID_WIDTH" xilinx:valueSource="constant"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_TX.TUSER_WIDTH" xilinx:valueSource="auto"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.ADDR_WIDTH" xilinx:valueSource="auto"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.ARUSER_WIDTH" xilinx:valueSource="constant"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.AWUSER_WIDTH" xilinx:valueSource="constant"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.BUSER_WIDTH" xilinx:valueSource="constant"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.DATA_WIDTH" xilinx:valueSource="auto"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_BRESP" xilinx:valueSource="auto"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_BURST" xilinx:valueSource="constant"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_CACHE" xilinx:valueSource="constant"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_LOCK" xilinx:valueSource="constant"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_PROT" xilinx:valueSource="constant"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_QOS" xilinx:valueSource="constant"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_REGION" xilinx:valueSource="constant"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_RRESP" xilinx:valueSource="auto"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_WSTRB" xilinx:valueSource="auto"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.ID_WIDTH" xilinx:valueSource="constant"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.PROTOCOL" xilinx:valueSource="constant"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.RUSER_WIDTH" xilinx:valueSource="constant"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.WUSER_WIDTH" xilinx:valueSource="constant"/>
            <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CMAC_CAUI4_MODE" xilinx:valueSource="user"/>
            <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CMAC_CORE_SELECT" xilinx:valueSource="user"/>
            <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GT_GROUP_SELECT" xilinx:valueSource="user"/>
            <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GT_REF_CLK_FREQ" xilinx:valueSource="user"/>
            <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.INCLUDE_SHARED_LOGIC" xilinx:valueSource="user"/>
            <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.LANE10_GT_LOC" xilinx:valueSource="user"/>
            <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.LANE1_GT_LOC" xilinx:valueSource="user"/>
            <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.LANE2_GT_LOC" xilinx:valueSource="user"/>
            <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.LANE3_GT_LOC" xilinx:valueSource="user"/>
            <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.LANE4_GT_LOC" xilinx:valueSource="user"/>
            <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.LANE5_GT_LOC" xilinx:valueSource="user"/>
            <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.LANE6_GT_LOC" xilinx:valueSource="user"/>
            <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.LANE7_GT_LOC" xilinx:valueSource="user"/>
            <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.LANE8_GT_LOC" xilinx:valueSource="user"/>
            <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.LANE9_GT_LOC" xilinx:valueSource="user"/>
            <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.NUM_LANES" xilinx:valueSource="user"/>
            <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.PLL_TYPE" xilinx:valueSource="user"/>
            <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.USER_INTERFACE" xilinx:valueSource="user"/>
          </xilinx:configElementInfos>
          <xilinx:boundaryDescriptionInfo>
            <xilinx:boundaryDescription xilinx:boundaryDescriptionJSON="{
              &quot;schema&quot;: &quot;xilinx.com:schema:json_boundary:1.0&quot;,
              &quot;boundary&quot;: {
                &quot;ports&quot;: {
                  &quot;gt_txp_out&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;3&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;gt_txn_out&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;3&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;gt_rxp_in&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;size_left&quot;: &quot;3&quot;, &quot;size_right&quot;: &quot;0&quot;, &quot;driver_value&quot;: &quot;1&quot; } ],
                  &quot;gt_rxn_in&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;size_left&quot;: &quot;3&quot;, &quot;size_right&quot;: &quot;0&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;gt_txusrclk2&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;gt_loopback_in&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;size_left&quot;: &quot;11&quot;, &quot;size_right&quot;: &quot;0&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;gt_ref_clk_out&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;gt_rxrecclkout&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;3&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;gt_powergoodout&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;3&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;gtwiz_reset_tx_datapath&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;gtwiz_reset_rx_datapath&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;sys_reset&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;gt_ref_clk_p&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;1&quot; } ],
                  &quot;gt_ref_clk_n&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;init_clk&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;rx_axis_tvalid&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;rx_axis_tdata&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;511&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;rx_axis_tlast&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;rx_axis_tkeep&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;63&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;rx_axis_tuser&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;rx_otn_bip8_0&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;7&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;rx_otn_bip8_1&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;7&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;rx_otn_bip8_2&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;7&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;rx_otn_bip8_3&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;7&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;rx_otn_bip8_4&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;7&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;rx_otn_data_0&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;65&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;rx_otn_data_1&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;65&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;rx_otn_data_2&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;65&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;rx_otn_data_3&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;65&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;rx_otn_data_4&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;65&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;rx_otn_ena&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;rx_otn_lane0&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;rx_otn_vlmarker&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;rx_preambleout&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;55&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;usr_rx_reset&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;gt_rxusrclk2&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_aligned&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_aligned_err&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_bad_code&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;2&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_bad_fcs&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;2&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_bad_preamble&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_bad_sfd&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_bip_err_0&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_bip_err_1&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_bip_err_10&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_bip_err_11&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_bip_err_12&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_bip_err_13&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_bip_err_14&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_bip_err_15&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_bip_err_16&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_bip_err_17&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_bip_err_18&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_bip_err_19&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_bip_err_2&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_bip_err_3&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_bip_err_4&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_bip_err_5&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_bip_err_6&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_bip_err_7&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_bip_err_8&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_bip_err_9&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_block_lock&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;19&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_broadcast&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_fragment&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;2&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_framing_err_0&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;1&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_framing_err_1&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;1&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_framing_err_10&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;1&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_framing_err_11&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;1&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_framing_err_12&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;1&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_framing_err_13&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;1&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_framing_err_14&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;1&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_framing_err_15&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;1&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_framing_err_16&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;1&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_framing_err_17&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;1&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_framing_err_18&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;1&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_framing_err_19&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;1&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_framing_err_2&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;1&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_framing_err_3&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;1&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_framing_err_4&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;1&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_framing_err_5&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;1&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_framing_err_6&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;1&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_framing_err_7&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;1&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_framing_err_8&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;1&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_framing_err_9&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;1&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_framing_err_valid_0&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_framing_err_valid_1&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_framing_err_valid_10&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_framing_err_valid_11&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_framing_err_valid_12&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_framing_err_valid_13&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_framing_err_valid_14&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_framing_err_valid_15&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_framing_err_valid_16&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_framing_err_valid_17&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_framing_err_valid_18&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_framing_err_valid_19&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_framing_err_valid_2&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_framing_err_valid_3&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_framing_err_valid_4&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_framing_err_valid_5&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_framing_err_valid_6&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_framing_err_valid_7&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_framing_err_valid_8&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_framing_err_valid_9&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_got_signal_os&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_hi_ber&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_inrangeerr&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_internal_local_fault&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_jabber&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_local_fault&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_mf_err&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;19&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_mf_len_err&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;19&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_mf_repeat_err&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;19&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_misaligned&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_multicast&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_oversize&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_packet_1024_1518_bytes&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_packet_128_255_bytes&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_packet_1519_1522_bytes&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_packet_1523_1548_bytes&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_packet_1549_2047_bytes&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_packet_2048_4095_bytes&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_packet_256_511_bytes&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_packet_4096_8191_bytes&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_packet_512_1023_bytes&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_packet_64_bytes&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_packet_65_127_bytes&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_packet_8192_9215_bytes&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_packet_bad_fcs&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_packet_large&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_packet_small&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;2&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_pause&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_pause_quanta0&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;15&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_pause_quanta1&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;15&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_pause_quanta2&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;15&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_pause_quanta3&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;15&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_pause_quanta4&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;15&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_pause_quanta5&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;15&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_pause_quanta6&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;15&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_pause_quanta7&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;15&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_pause_quanta8&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;15&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_pause_req&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;8&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_pause_valid&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;8&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_user_pause&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;ctl_rx_check_etype_gcp&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_rx_check_etype_gpp&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_rx_check_etype_pcp&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_rx_check_etype_ppp&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_rx_check_mcast_gcp&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_rx_check_mcast_gpp&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_rx_check_mcast_pcp&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_rx_check_mcast_ppp&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_rx_check_opcode_gcp&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_rx_check_opcode_gpp&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_rx_check_opcode_pcp&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_rx_check_opcode_ppp&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_rx_check_sa_gcp&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_rx_check_sa_gpp&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_rx_check_sa_pcp&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_rx_check_sa_ppp&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_rx_check_ucast_gcp&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_rx_check_ucast_gpp&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_rx_check_ucast_pcp&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_rx_check_ucast_ppp&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_rx_enable_gcp&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_rx_enable_gpp&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_rx_enable_pcp&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_rx_enable_ppp&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_rx_pause_ack&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;size_left&quot;: &quot;8&quot;, &quot;size_right&quot;: &quot;0&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_rx_pause_enable&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;size_left&quot;: &quot;8&quot;, &quot;size_right&quot;: &quot;0&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_rx_enable&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_rx_force_resync&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_rx_test_pattern&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;core_rx_reset&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;rx_clk&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_received_local_fault&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_remote_fault&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_status&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_stomped_fcs&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;2&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_synced&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;19&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_synced_err&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;19&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_test_pattern_mismatch&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;2&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_toolong&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_total_bytes&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;6&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_total_good_bytes&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;13&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_total_good_packets&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_total_packets&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;2&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_truncated&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_undersize&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;2&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_unicast&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_vlan&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_rx_pcsl_demuxed&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;19&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_pcsl_number_0&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;4&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_pcsl_number_1&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;4&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_pcsl_number_10&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;4&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_pcsl_number_11&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;4&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_pcsl_number_12&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;4&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_pcsl_number_13&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;4&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_pcsl_number_14&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;4&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_pcsl_number_15&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;4&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_pcsl_number_16&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;4&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_pcsl_number_17&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;4&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_pcsl_number_18&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;4&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_pcsl_number_19&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;4&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_pcsl_number_2&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;4&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_pcsl_number_3&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;4&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_pcsl_number_4&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;4&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_pcsl_number_5&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;4&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_pcsl_number_6&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;4&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_pcsl_number_7&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;4&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_pcsl_number_8&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;4&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_rx_pcsl_number_9&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;4&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_tx_bad_fcs&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_tx_broadcast&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_tx_frame_error&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_tx_local_fault&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_tx_multicast&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_tx_packet_1024_1518_bytes&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_tx_packet_128_255_bytes&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_tx_packet_1519_1522_bytes&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_tx_packet_1523_1548_bytes&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_tx_packet_1549_2047_bytes&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_tx_packet_2048_4095_bytes&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_tx_packet_256_511_bytes&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_tx_packet_4096_8191_bytes&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_tx_packet_512_1023_bytes&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_tx_packet_64_bytes&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_tx_packet_65_127_bytes&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_tx_packet_8192_9215_bytes&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_tx_packet_large&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_tx_packet_small&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_tx_total_bytes&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;5&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_tx_total_good_bytes&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;13&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_tx_total_good_packets&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_tx_total_packets&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_tx_unicast&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_tx_vlan&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;ctl_tx_enable&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_tx_send_idle&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_tx_send_rfi&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_tx_send_lfi&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_tx_test_pattern&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;core_tx_reset&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;stat_tx_pause_valid&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;8&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;stat_tx_pause&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;stat_tx_user_pause&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;ctl_tx_pause_enable&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;size_left&quot;: &quot;8&quot;, &quot;size_right&quot;: &quot;0&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_tx_pause_quanta0&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;size_left&quot;: &quot;15&quot;, &quot;size_right&quot;: &quot;0&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_tx_pause_quanta1&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;size_left&quot;: &quot;15&quot;, &quot;size_right&quot;: &quot;0&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_tx_pause_quanta2&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;size_left&quot;: &quot;15&quot;, &quot;size_right&quot;: &quot;0&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_tx_pause_quanta3&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;size_left&quot;: &quot;15&quot;, &quot;size_right&quot;: &quot;0&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_tx_pause_quanta4&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;size_left&quot;: &quot;15&quot;, &quot;size_right&quot;: &quot;0&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_tx_pause_quanta5&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;size_left&quot;: &quot;15&quot;, &quot;size_right&quot;: &quot;0&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_tx_pause_quanta6&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;size_left&quot;: &quot;15&quot;, &quot;size_right&quot;: &quot;0&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_tx_pause_quanta7&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;size_left&quot;: &quot;15&quot;, &quot;size_right&quot;: &quot;0&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_tx_pause_quanta8&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;size_left&quot;: &quot;15&quot;, &quot;size_right&quot;: &quot;0&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_tx_pause_refresh_timer0&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;size_left&quot;: &quot;15&quot;, &quot;size_right&quot;: &quot;0&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_tx_pause_refresh_timer1&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;size_left&quot;: &quot;15&quot;, &quot;size_right&quot;: &quot;0&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_tx_pause_refresh_timer2&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;size_left&quot;: &quot;15&quot;, &quot;size_right&quot;: &quot;0&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_tx_pause_refresh_timer3&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;size_left&quot;: &quot;15&quot;, &quot;size_right&quot;: &quot;0&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_tx_pause_refresh_timer4&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;size_left&quot;: &quot;15&quot;, &quot;size_right&quot;: &quot;0&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_tx_pause_refresh_timer5&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;size_left&quot;: &quot;15&quot;, &quot;size_right&quot;: &quot;0&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_tx_pause_refresh_timer6&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;size_left&quot;: &quot;15&quot;, &quot;size_right&quot;: &quot;0&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_tx_pause_refresh_timer7&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;size_left&quot;: &quot;15&quot;, &quot;size_right&quot;: &quot;0&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_tx_pause_refresh_timer8&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;size_left&quot;: &quot;15&quot;, &quot;size_right&quot;: &quot;0&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_tx_pause_req&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;size_left&quot;: &quot;8&quot;, &quot;size_right&quot;: &quot;0&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;ctl_tx_resend_pause&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;tx_axis_tready&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;tx_axis_tvalid&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;tx_axis_tdata&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;size_left&quot;: &quot;511&quot;, &quot;size_right&quot;: &quot;0&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;tx_axis_tlast&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;tx_axis_tkeep&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;size_left&quot;: &quot;63&quot;, &quot;size_right&quot;: &quot;0&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;tx_axis_tuser&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;tx_ovfout&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;tx_unfout&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;tx_preamblein&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;size_left&quot;: &quot;55&quot;, &quot;size_right&quot;: &quot;0&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;usr_tx_reset&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;core_drp_reset&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;drp_clk&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;drp_addr&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;size_left&quot;: &quot;9&quot;, &quot;size_right&quot;: &quot;0&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;drp_di&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;size_left&quot;: &quot;15&quot;, &quot;size_right&quot;: &quot;0&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;drp_en&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ],
                  &quot;drp_do&quot;: [ { &quot;direction&quot;: &quot;out&quot;, &quot;size_left&quot;: &quot;15&quot;, &quot;size_right&quot;: &quot;0&quot; } ],
                  &quot;drp_rdy&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;drp_we&quot;: [ { &quot;direction&quot;: &quot;in&quot;, &quot;driver_value&quot;: &quot;0&quot; } ]
                },
                &quot;interfaces&quot;: {
                  &quot;gt_serial_port&quot;: {
                    &quot;vlnv&quot;: &quot;xilinx.com:interface:gt:1.0&quot;,
                    &quot;abstraction_type&quot;: &quot;xilinx.com:interface:gt_rtl:1.0&quot;,
                    &quot;mode&quot;: &quot;master&quot;,
                    &quot;parameters&quot;: {
                      &quot;BOARD.ASSOCIATED_PARAM&quot;: [ { &quot;value&quot;: &quot;ETHERNET_BOARD_INTERFACE&quot;, &quot;value_src&quot;: &quot;constant&quot;, &quot;usage&quot;: &quot;all&quot; } ],
                      &quot;CAN_DEBUG&quot;: [ { &quot;value&quot;: &quot;false&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;format&quot;: &quot;bool&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ]
                    },
                    &quot;port_maps&quot;: {
                      &quot;GRX_N&quot;: [ { &quot;physical_name&quot;: &quot;gt_rxn_in&quot; } ],
                      &quot;GRX_P&quot;: [ { &quot;physical_name&quot;: &quot;gt_rxp_in&quot; } ],
                      &quot;GTX_N&quot;: [ { &quot;physical_name&quot;: &quot;gt_txn_out&quot; } ],
                      &quot;GTX_P&quot;: [ { &quot;physical_name&quot;: &quot;gt_txp_out&quot; } ]
                    }
                  },
                  &quot;gt_ref_clk&quot;: {
                    &quot;vlnv&quot;: &quot;xilinx.com:interface:diff_clock:1.0&quot;,
                    &quot;abstraction_type&quot;: &quot;xilinx.com:interface:diff_clock_rtl:1.0&quot;,
                    &quot;mode&quot;: &quot;slave&quot;,
                    &quot;parameters&quot;: {
                      &quot;BOARD.ASSOCIATED_PARAM&quot;: [ { &quot;value&quot;: &quot;DIFFCLK_BOARD_INTERFACE&quot;, &quot;value_src&quot;: &quot;constant&quot;, &quot;usage&quot;: &quot;all&quot; } ],
                      &quot;CAN_DEBUG&quot;: [ { &quot;value&quot;: &quot;false&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;format&quot;: &quot;bool&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;FREQ_HZ&quot;: [ { &quot;value&quot;: &quot;100000000&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;format&quot;: &quot;long&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ]
                    },
                    &quot;port_maps&quot;: {
                      &quot;CLK_N&quot;: [ { &quot;physical_name&quot;: &quot;gt_ref_clk_n&quot; } ],
                      &quot;CLK_P&quot;: [ { &quot;physical_name&quot;: &quot;gt_ref_clk_p&quot; } ]
                    }
                  },
                  &quot;init_clk_port&quot;: {
                    &quot;vlnv&quot;: &quot;xilinx.com:signal:clock:1.0&quot;,
                    &quot;abstraction_type&quot;: &quot;xilinx.com:signal:clock_rtl:1.0&quot;,
                    &quot;mode&quot;: &quot;slave&quot;,
                    &quot;parameters&quot;: {
                      &quot;ASSOCIATED_RESET&quot;: [ { &quot;value&quot;: &quot;sys_reset&quot;, &quot;value_src&quot;: &quot;constant&quot;, &quot;usage&quot;: &quot;all&quot; } ],
                      &quot;FREQ_HZ&quot;: [ { &quot;value&quot;: &quot;100000000&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;format&quot;: &quot;long&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;FREQ_TOLERANCE_HZ&quot;: [ { &quot;value&quot;: &quot;0&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;format&quot;: &quot;long&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;PHASE&quot;: [ { &quot;value&quot;: &quot;0.0&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;format&quot;: &quot;float&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;CLK_DOMAIN&quot;: [ { &quot;value&quot;: &quot;&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;ASSOCIATED_BUSIF&quot;: [ { &quot;value&quot;: &quot;&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;ASSOCIATED_PORT&quot;: [ { &quot;value&quot;: &quot;&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;INSERT_VIP&quot;: [ { &quot;value&quot;: &quot;0&quot;, &quot;resolve_type&quot;: &quot;user&quot;, &quot;format&quot;: &quot;long&quot;, &quot;usage&quot;: &quot;simulation.rtl&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ]
                    },
                    &quot;port_maps&quot;: {
                      &quot;CLK&quot;: [ { &quot;physical_name&quot;: &quot;init_clk&quot; } ]
                    }
                  },
                  &quot;drp_clk_port&quot;: {
                    &quot;vlnv&quot;: &quot;xilinx.com:signal:clock:1.0&quot;,
                    &quot;abstraction_type&quot;: &quot;xilinx.com:signal:clock_rtl:1.0&quot;,
                    &quot;mode&quot;: &quot;slave&quot;,
                    &quot;parameters&quot;: {
                      &quot;ASSOCIATED_RESET&quot;: [ { &quot;value&quot;: &quot;core_drp_reset&quot;, &quot;value_src&quot;: &quot;constant&quot;, &quot;usage&quot;: &quot;all&quot; } ],
                      &quot;ASSOCIATED_BUSIF&quot;: [ { &quot;value&quot;: &quot;core_drp&quot;, &quot;value_src&quot;: &quot;constant&quot;, &quot;usage&quot;: &quot;all&quot; } ],
                      &quot;FREQ_HZ&quot;: [ { &quot;value&quot;: &quot;100000000&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;format&quot;: &quot;long&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;FREQ_TOLERANCE_HZ&quot;: [ { &quot;value&quot;: &quot;0&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;format&quot;: &quot;long&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;PHASE&quot;: [ { &quot;value&quot;: &quot;0.0&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;format&quot;: &quot;float&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;CLK_DOMAIN&quot;: [ { &quot;value&quot;: &quot;&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;ASSOCIATED_PORT&quot;: [ { &quot;value&quot;: &quot;&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;INSERT_VIP&quot;: [ { &quot;value&quot;: &quot;0&quot;, &quot;resolve_type&quot;: &quot;user&quot;, &quot;format&quot;: &quot;long&quot;, &quot;usage&quot;: &quot;simulation.rtl&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ]
                    },
                    &quot;port_maps&quot;: {
                      &quot;CLK&quot;: [ { &quot;physical_name&quot;: &quot;drp_clk&quot; } ]
                    }
                  },
                  &quot;rx_clk_port&quot;: {
                    &quot;vlnv&quot;: &quot;xilinx.com:signal:clock:1.0&quot;,
                    &quot;abstraction_type&quot;: &quot;xilinx.com:signal:clock_rtl:1.0&quot;,
                    &quot;mode&quot;: &quot;slave&quot;,
                    &quot;parameters&quot;: {
                      &quot;FREQ_HZ&quot;: [ { &quot;value&quot;: &quot;322265625&quot;, &quot;value_src&quot;: &quot;constant&quot;, &quot;usage&quot;: &quot;all&quot; } ],
                      &quot;ASSOCIATED_BUSIF&quot;: [ { &quot;value&quot;: &quot;lbus_rx:axis_rx:ctl_rx:flowctrl_rx&quot;, &quot;value_src&quot;: &quot;constant&quot;, &quot;usage&quot;: &quot;all&quot; } ],
                      &quot;FREQ_TOLERANCE_HZ&quot;: [ { &quot;value&quot;: &quot;0&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;format&quot;: &quot;long&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;PHASE&quot;: [ { &quot;value&quot;: &quot;0.0&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;format&quot;: &quot;float&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;CLK_DOMAIN&quot;: [ { &quot;value&quot;: &quot;&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;ASSOCIATED_PORT&quot;: [ { &quot;value&quot;: &quot;&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;ASSOCIATED_RESET&quot;: [ { &quot;value&quot;: &quot;&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;INSERT_VIP&quot;: [ { &quot;value&quot;: &quot;0&quot;, &quot;resolve_type&quot;: &quot;user&quot;, &quot;format&quot;: &quot;long&quot;, &quot;usage&quot;: &quot;simulation.rtl&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ]
                    },
                    &quot;port_maps&quot;: {
                      &quot;CLK&quot;: [ { &quot;physical_name&quot;: &quot;rx_clk&quot; } ]
                    }
                  },
                  &quot;gt_txusrclk2_out_port&quot;: {
                    &quot;vlnv&quot;: &quot;xilinx.com:signal:clock:1.0&quot;,
                    &quot;abstraction_type&quot;: &quot;xilinx.com:signal:clock_rtl:1.0&quot;,
                    &quot;mode&quot;: &quot;master&quot;,
                    &quot;parameters&quot;: {
                      &quot;FREQ_HZ&quot;: [ { &quot;value&quot;: &quot;322265625&quot;, &quot;value_src&quot;: &quot;constant&quot;, &quot;usage&quot;: &quot;all&quot; } ],
                      &quot;ASSOCIATED_BUSIF&quot;: [ { &quot;value&quot;: &quot;lbus_tx:axis_tx:ctl_tx:flowctrl_tx:stat_tx:stat_rx:rs_fec_in:rs_fec_out&quot;, &quot;value_src&quot;: &quot;constant&quot;, &quot;usage&quot;: &quot;all&quot; } ],
                      &quot;FREQ_TOLERANCE_HZ&quot;: [ { &quot;value&quot;: &quot;0&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;format&quot;: &quot;long&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;PHASE&quot;: [ { &quot;value&quot;: &quot;0.0&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;format&quot;: &quot;float&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;CLK_DOMAIN&quot;: [ { &quot;value&quot;: &quot;&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;ASSOCIATED_PORT&quot;: [ { &quot;value&quot;: &quot;&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;ASSOCIATED_RESET&quot;: [ { &quot;value&quot;: &quot;&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;INSERT_VIP&quot;: [ { &quot;value&quot;: &quot;0&quot;, &quot;resolve_type&quot;: &quot;user&quot;, &quot;format&quot;: &quot;long&quot;, &quot;usage&quot;: &quot;simulation.rtl&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ]
                    },
                    &quot;port_maps&quot;: {
                      &quot;CLK&quot;: [ { &quot;physical_name&quot;: &quot;gt_txusrclk2&quot; } ]
                    }
                  },
                  &quot;gt_rxusrclk2_out_port&quot;: {
                    &quot;vlnv&quot;: &quot;xilinx.com:signal:clock:1.0&quot;,
                    &quot;abstraction_type&quot;: &quot;xilinx.com:signal:clock_rtl:1.0&quot;,
                    &quot;mode&quot;: &quot;master&quot;,
                    &quot;parameters&quot;: {
                      &quot;FREQ_HZ&quot;: [ { &quot;value&quot;: &quot;322265625&quot;, &quot;value_src&quot;: &quot;constant&quot;, &quot;usage&quot;: &quot;all&quot; } ],
                      &quot;ASSOCIATED_BUSIF&quot;: [ { &quot;value&quot;: &quot;ptp_1588_in:ptp_1588_out&quot;, &quot;value_src&quot;: &quot;constant&quot;, &quot;usage&quot;: &quot;all&quot; } ],
                      &quot;FREQ_TOLERANCE_HZ&quot;: [ { &quot;value&quot;: &quot;0&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;format&quot;: &quot;long&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;PHASE&quot;: [ { &quot;value&quot;: &quot;0.0&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;format&quot;: &quot;float&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;CLK_DOMAIN&quot;: [ { &quot;value&quot;: &quot;&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;ASSOCIATED_PORT&quot;: [ { &quot;value&quot;: &quot;&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;ASSOCIATED_RESET&quot;: [ { &quot;value&quot;: &quot;&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;INSERT_VIP&quot;: [ { &quot;value&quot;: &quot;0&quot;, &quot;resolve_type&quot;: &quot;user&quot;, &quot;format&quot;: &quot;long&quot;, &quot;usage&quot;: &quot;simulation.rtl&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ]
                    },
                    &quot;port_maps&quot;: {
                      &quot;CLK&quot;: [ { &quot;physical_name&quot;: &quot;gt_rxusrclk2&quot; } ]
                    }
                  },
                  &quot;gt_ref_clk_out_port&quot;: {
                    &quot;vlnv&quot;: &quot;xilinx.com:signal:clock:1.0&quot;,
                    &quot;abstraction_type&quot;: &quot;xilinx.com:signal:clock_rtl:1.0&quot;,
                    &quot;mode&quot;: &quot;master&quot;,
                    &quot;parameters&quot;: {
                      &quot;FREQ_HZ&quot;: [ { &quot;value&quot;: &quot;322265625&quot;, &quot;value_src&quot;: &quot;constant&quot;, &quot;usage&quot;: &quot;all&quot; } ],
                      &quot;FREQ_TOLERANCE_HZ&quot;: [ { &quot;value&quot;: &quot;0&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;format&quot;: &quot;long&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;PHASE&quot;: [ { &quot;value&quot;: &quot;0.0&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;format&quot;: &quot;float&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;CLK_DOMAIN&quot;: [ { &quot;value&quot;: &quot;&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;ASSOCIATED_BUSIF&quot;: [ { &quot;value&quot;: &quot;&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;ASSOCIATED_PORT&quot;: [ { &quot;value&quot;: &quot;&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;ASSOCIATED_RESET&quot;: [ { &quot;value&quot;: &quot;&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;INSERT_VIP&quot;: [ { &quot;value&quot;: &quot;0&quot;, &quot;resolve_type&quot;: &quot;user&quot;, &quot;format&quot;: &quot;long&quot;, &quot;usage&quot;: &quot;simulation.rtl&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ]
                    },
                    &quot;port_maps&quot;: {
                      &quot;CLK&quot;: [ { &quot;physical_name&quot;: &quot;gt_ref_clk_out&quot; } ]
                    }
                  },
                  &quot;gt_rxrecclkout_port&quot;: {
                    &quot;vlnv&quot;: &quot;xilinx.com:signal:clock:1.0&quot;,
                    &quot;abstraction_type&quot;: &quot;xilinx.com:signal:clock_rtl:1.0&quot;,
                    &quot;mode&quot;: &quot;master&quot;,
                    &quot;parameters&quot;: {
                      &quot;FREQ_HZ&quot;: [ { &quot;value&quot;: &quot;322265625&quot;, &quot;value_src&quot;: &quot;constant&quot;, &quot;usage&quot;: &quot;all&quot; } ],
                      &quot;FREQ_TOLERANCE_HZ&quot;: [ { &quot;value&quot;: &quot;0&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;format&quot;: &quot;long&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;PHASE&quot;: [ { &quot;value&quot;: &quot;0.0&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;format&quot;: &quot;float&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;CLK_DOMAIN&quot;: [ { &quot;value&quot;: &quot;&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;ASSOCIATED_BUSIF&quot;: [ { &quot;value&quot;: &quot;&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;ASSOCIATED_PORT&quot;: [ { &quot;value&quot;: &quot;&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;ASSOCIATED_RESET&quot;: [ { &quot;value&quot;: &quot;&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;INSERT_VIP&quot;: [ { &quot;value&quot;: &quot;0&quot;, &quot;resolve_type&quot;: &quot;user&quot;, &quot;format&quot;: &quot;long&quot;, &quot;usage&quot;: &quot;simulation.rtl&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ]
                    },
                    &quot;port_maps&quot;: {
                      &quot;CLK&quot;: [ { &quot;physical_name&quot;: &quot;gt_rxrecclkout&quot; } ]
                    }
                  },
                  &quot;sys_reset_port&quot;: {
                    &quot;vlnv&quot;: &quot;xilinx.com:signal:reset:1.0&quot;,
                    &quot;abstraction_type&quot;: &quot;xilinx.com:signal:reset_rtl:1.0&quot;,
                    &quot;mode&quot;: &quot;slave&quot;,
                    &quot;parameters&quot;: {
                      &quot;POLARITY&quot;: [ { &quot;value&quot;: &quot;ACTIVE_HIGH&quot;, &quot;value_src&quot;: &quot;constant&quot;, &quot;usage&quot;: &quot;all&quot; } ],
                      &quot;INSERT_VIP&quot;: [ { &quot;value&quot;: &quot;0&quot;, &quot;resolve_type&quot;: &quot;user&quot;, &quot;format&quot;: &quot;long&quot;, &quot;usage&quot;: &quot;simulation.rtl&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ]
                    },
                    &quot;port_maps&quot;: {
                      &quot;RST&quot;: [ { &quot;physical_name&quot;: &quot;sys_reset&quot; } ]
                    }
                  },
                  &quot;core_tx_reset_port&quot;: {
                    &quot;vlnv&quot;: &quot;xilinx.com:signal:reset:1.0&quot;,
                    &quot;abstraction_type&quot;: &quot;xilinx.com:signal:reset_rtl:1.0&quot;,
                    &quot;mode&quot;: &quot;slave&quot;,
                    &quot;parameters&quot;: {
                      &quot;POLARITY&quot;: [ { &quot;value&quot;: &quot;ACTIVE_HIGH&quot;, &quot;value_src&quot;: &quot;constant&quot;, &quot;usage&quot;: &quot;all&quot; } ],
                      &quot;INSERT_VIP&quot;: [ { &quot;value&quot;: &quot;0&quot;, &quot;resolve_type&quot;: &quot;user&quot;, &quot;format&quot;: &quot;long&quot;, &quot;usage&quot;: &quot;simulation.rtl&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ]
                    },
                    &quot;port_maps&quot;: {
                      &quot;RST&quot;: [ { &quot;physical_name&quot;: &quot;core_tx_reset&quot; } ]
                    }
                  },
                  &quot;core_rx_reset_port&quot;: {
                    &quot;vlnv&quot;: &quot;xilinx.com:signal:reset:1.0&quot;,
                    &quot;abstraction_type&quot;: &quot;xilinx.com:signal:reset_rtl:1.0&quot;,
                    &quot;mode&quot;: &quot;slave&quot;,
                    &quot;parameters&quot;: {
                      &quot;POLARITY&quot;: [ { &quot;value&quot;: &quot;ACTIVE_HIGH&quot;, &quot;value_src&quot;: &quot;constant&quot;, &quot;usage&quot;: &quot;all&quot; } ],
                      &quot;INSERT_VIP&quot;: [ { &quot;value&quot;: &quot;0&quot;, &quot;resolve_type&quot;: &quot;user&quot;, &quot;format&quot;: &quot;long&quot;, &quot;usage&quot;: &quot;simulation.rtl&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ]
                    },
                    &quot;port_maps&quot;: {
                      &quot;RST&quot;: [ { &quot;physical_name&quot;: &quot;core_rx_reset&quot; } ]
                    }
                  },
                  &quot;core_drp_reset_port&quot;: {
                    &quot;vlnv&quot;: &quot;xilinx.com:signal:reset:1.0&quot;,
                    &quot;abstraction_type&quot;: &quot;xilinx.com:signal:reset_rtl:1.0&quot;,
                    &quot;mode&quot;: &quot;slave&quot;,
                    &quot;parameters&quot;: {
                      &quot;POLARITY&quot;: [ { &quot;value&quot;: &quot;ACTIVE_HIGH&quot;, &quot;value_src&quot;: &quot;constant&quot;, &quot;usage&quot;: &quot;all&quot; } ],
                      &quot;INSERT_VIP&quot;: [ { &quot;value&quot;: &quot;0&quot;, &quot;resolve_type&quot;: &quot;user&quot;, &quot;format&quot;: &quot;long&quot;, &quot;usage&quot;: &quot;simulation.rtl&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ]
                    },
                    &quot;port_maps&quot;: {
                      &quot;RST&quot;: [ { &quot;physical_name&quot;: &quot;core_drp_reset&quot; } ]
                    }
                  },
                  &quot;gtwiz_reset_tx_datapath_port&quot;: {
                    &quot;vlnv&quot;: &quot;xilinx.com:signal:reset:1.0&quot;,
                    &quot;abstraction_type&quot;: &quot;xilinx.com:signal:reset_rtl:1.0&quot;,
                    &quot;mode&quot;: &quot;slave&quot;,
                    &quot;parameters&quot;: {
                      &quot;POLARITY&quot;: [ { &quot;value&quot;: &quot;ACTIVE_HIGH&quot;, &quot;value_src&quot;: &quot;constant&quot;, &quot;usage&quot;: &quot;all&quot; } ],
                      &quot;INSERT_VIP&quot;: [ { &quot;value&quot;: &quot;0&quot;, &quot;resolve_type&quot;: &quot;user&quot;, &quot;format&quot;: &quot;long&quot;, &quot;usage&quot;: &quot;simulation.rtl&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ]
                    },
                    &quot;port_maps&quot;: {
                      &quot;RST&quot;: [ { &quot;physical_name&quot;: &quot;gtwiz_reset_tx_datapath&quot; } ]
                    }
                  },
                  &quot;gtwiz_reset_rx_datapath_port&quot;: {
                    &quot;vlnv&quot;: &quot;xilinx.com:signal:reset:1.0&quot;,
                    &quot;abstraction_type&quot;: &quot;xilinx.com:signal:reset_rtl:1.0&quot;,
                    &quot;mode&quot;: &quot;slave&quot;,
                    &quot;parameters&quot;: {
                      &quot;POLARITY&quot;: [ { &quot;value&quot;: &quot;ACTIVE_HIGH&quot;, &quot;value_src&quot;: &quot;constant&quot;, &quot;usage&quot;: &quot;all&quot; } ],
                      &quot;INSERT_VIP&quot;: [ { &quot;value&quot;: &quot;0&quot;, &quot;resolve_type&quot;: &quot;user&quot;, &quot;format&quot;: &quot;long&quot;, &quot;usage&quot;: &quot;simulation.rtl&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ]
                    },
                    &quot;port_maps&quot;: {
                      &quot;RST&quot;: [ { &quot;physical_name&quot;: &quot;gtwiz_reset_rx_datapath&quot; } ]
                    }
                  },
                  &quot;usr_tx_reset_port&quot;: {
                    &quot;vlnv&quot;: &quot;xilinx.com:signal:reset:1.0&quot;,
                    &quot;abstraction_type&quot;: &quot;xilinx.com:signal:reset_rtl:1.0&quot;,
                    &quot;mode&quot;: &quot;master&quot;,
                    &quot;parameters&quot;: {
                      &quot;POLARITY&quot;: [ { &quot;value&quot;: &quot;ACTIVE_HIGH&quot;, &quot;value_src&quot;: &quot;constant&quot;, &quot;usage&quot;: &quot;all&quot; } ],
                      &quot;INSERT_VIP&quot;: [ { &quot;value&quot;: &quot;0&quot;, &quot;resolve_type&quot;: &quot;user&quot;, &quot;format&quot;: &quot;long&quot;, &quot;usage&quot;: &quot;simulation.rtl&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ]
                    },
                    &quot;port_maps&quot;: {
                      &quot;RST&quot;: [ { &quot;physical_name&quot;: &quot;usr_tx_reset&quot; } ]
                    }
                  },
                  &quot;usr_rx_reset_port&quot;: {
                    &quot;vlnv&quot;: &quot;xilinx.com:signal:reset:1.0&quot;,
                    &quot;abstraction_type&quot;: &quot;xilinx.com:signal:reset_rtl:1.0&quot;,
                    &quot;mode&quot;: &quot;master&quot;,
                    &quot;parameters&quot;: {
                      &quot;POLARITY&quot;: [ { &quot;value&quot;: &quot;ACTIVE_HIGH&quot;, &quot;value_src&quot;: &quot;constant&quot;, &quot;usage&quot;: &quot;all&quot; } ],
                      &quot;INSERT_VIP&quot;: [ { &quot;value&quot;: &quot;0&quot;, &quot;resolve_type&quot;: &quot;user&quot;, &quot;format&quot;: &quot;long&quot;, &quot;usage&quot;: &quot;simulation.rtl&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ]
                    },
                    &quot;port_maps&quot;: {
                      &quot;RST&quot;: [ { &quot;physical_name&quot;: &quot;usr_rx_reset&quot; } ]
                    }
                  },
                  &quot;axis_tx&quot;: {
                    &quot;vlnv&quot;: &quot;xilinx.com:interface:axis:1.0&quot;,
                    &quot;abstraction_type&quot;: &quot;xilinx.com:interface:axis_rtl:1.0&quot;,
                    &quot;mode&quot;: &quot;slave&quot;,
                    &quot;parameters&quot;: {
                      &quot;TDATA_NUM_BYTES&quot;: [ { &quot;value&quot;: &quot;64&quot;, &quot;value_src&quot;: &quot;auto&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;format&quot;: &quot;long&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;TDEST_WIDTH&quot;: [ { &quot;value&quot;: &quot;0&quot;, &quot;value_src&quot;: &quot;constant&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;format&quot;: &quot;long&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;TID_WIDTH&quot;: [ { &quot;value&quot;: &quot;0&quot;, &quot;value_src&quot;: &quot;constant&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;format&quot;: &quot;long&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;TUSER_WIDTH&quot;: [ { &quot;value&quot;: &quot;1&quot;, &quot;value_src&quot;: &quot;auto&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;format&quot;: &quot;long&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;HAS_TREADY&quot;: [ { &quot;value&quot;: &quot;1&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;format&quot;: &quot;long&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;HAS_TSTRB&quot;: [ { &quot;value&quot;: &quot;0&quot;, &quot;value_src&quot;: &quot;constant&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;format&quot;: &quot;long&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;HAS_TKEEP&quot;: [ { &quot;value&quot;: &quot;1&quot;, &quot;value_src&quot;: &quot;auto&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;format&quot;: &quot;long&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;HAS_TLAST&quot;: [ { &quot;value&quot;: &quot;1&quot;, &quot;value_src&quot;: &quot;auto&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;format&quot;: &quot;long&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;FREQ_HZ&quot;: [ { &quot;value&quot;: &quot;100000000&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;format&quot;: &quot;long&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;PHASE&quot;: [ { &quot;value&quot;: &quot;0.0&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;format&quot;: &quot;float&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;CLK_DOMAIN&quot;: [ { &quot;value&quot;: &quot;&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;LAYERED_METADATA&quot;: [ { &quot;value&quot;: &quot;undef&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;INSERT_VIP&quot;: [ { &quot;value&quot;: &quot;0&quot;, &quot;resolve_type&quot;: &quot;user&quot;, &quot;format&quot;: &quot;long&quot;, &quot;usage&quot;: &quot;simulation.rtl&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ]
                    },
                    &quot;port_maps&quot;: {
                      &quot;TDATA&quot;: [ { &quot;physical_name&quot;: &quot;tx_axis_tdata&quot; } ],
                      &quot;TKEEP&quot;: [ { &quot;physical_name&quot;: &quot;tx_axis_tkeep&quot; } ],
                      &quot;TLAST&quot;: [ { &quot;physical_name&quot;: &quot;tx_axis_tlast&quot; } ],
                      &quot;TREADY&quot;: [ { &quot;physical_name&quot;: &quot;tx_axis_tready&quot; } ],
                      &quot;TUSER&quot;: [ { &quot;physical_name&quot;: &quot;tx_axis_tuser&quot; } ],
                      &quot;TVALID&quot;: [ { &quot;physical_name&quot;: &quot;tx_axis_tvalid&quot; } ]
                    }
                  },
                  &quot;axis_rx&quot;: {
                    &quot;vlnv&quot;: &quot;xilinx.com:interface:axis:1.0&quot;,
                    &quot;abstraction_type&quot;: &quot;xilinx.com:interface:axis_rtl:1.0&quot;,
                    &quot;mode&quot;: &quot;master&quot;,
                    &quot;parameters&quot;: {
                      &quot;TDATA_NUM_BYTES&quot;: [ { &quot;value&quot;: &quot;64&quot;, &quot;value_src&quot;: &quot;auto&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;format&quot;: &quot;long&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;TDEST_WIDTH&quot;: [ { &quot;value&quot;: &quot;0&quot;, &quot;value_src&quot;: &quot;constant&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;format&quot;: &quot;long&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;TID_WIDTH&quot;: [ { &quot;value&quot;: &quot;0&quot;, &quot;value_src&quot;: &quot;constant&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;format&quot;: &quot;long&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;TUSER_WIDTH&quot;: [ { &quot;value&quot;: &quot;1&quot;, &quot;value_src&quot;: &quot;auto&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;format&quot;: &quot;long&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;HAS_TREADY&quot;: [ { &quot;value&quot;: &quot;0&quot;, &quot;value_src&quot;: &quot;constant&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;format&quot;: &quot;long&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;HAS_TSTRB&quot;: [ { &quot;value&quot;: &quot;0&quot;, &quot;value_src&quot;: &quot;constant&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;format&quot;: &quot;long&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;HAS_TKEEP&quot;: [ { &quot;value&quot;: &quot;1&quot;, &quot;value_src&quot;: &quot;auto&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;format&quot;: &quot;long&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;HAS_TLAST&quot;: [ { &quot;value&quot;: &quot;1&quot;, &quot;value_src&quot;: &quot;auto&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;format&quot;: &quot;long&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;FREQ_HZ&quot;: [ { &quot;value&quot;: &quot;100000000&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;format&quot;: &quot;long&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;PHASE&quot;: [ { &quot;value&quot;: &quot;0.0&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;format&quot;: &quot;float&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;CLK_DOMAIN&quot;: [ { &quot;value&quot;: &quot;&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;LAYERED_METADATA&quot;: [ { &quot;value&quot;: &quot;undef&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ],
                      &quot;INSERT_VIP&quot;: [ { &quot;value&quot;: &quot;0&quot;, &quot;resolve_type&quot;: &quot;user&quot;, &quot;format&quot;: &quot;long&quot;, &quot;usage&quot;: &quot;simulation.rtl&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ]
                    },
                    &quot;port_maps&quot;: {
                      &quot;TDATA&quot;: [ { &quot;physical_name&quot;: &quot;rx_axis_tdata&quot; } ],
                      &quot;TKEEP&quot;: [ { &quot;physical_name&quot;: &quot;rx_axis_tkeep&quot; } ],
                      &quot;TLAST&quot;: [ { &quot;physical_name&quot;: &quot;rx_axis_tlast&quot; } ],
                      &quot;TUSER&quot;: [ { &quot;physical_name&quot;: &quot;rx_axis_tuser&quot; } ],
                      &quot;TVALID&quot;: [ { &quot;physical_name&quot;: &quot;rx_axis_tvalid&quot; } ]
                    }
                  },
                  &quot;stat_tx&quot;: {
                    &quot;vlnv&quot;: &quot;xilinx.com:display_cmac_usplus:statistics_ports_int:2.0&quot;,
                    &quot;abstraction_type&quot;: &quot;xilinx.com:display_cmac_usplus:statistics_ports:2.0&quot;,
                    &quot;mode&quot;: &quot;master&quot;,
                    &quot;port_maps&quot;: {
                      &quot;stat_tx_bad_fcs&quot;: [ { &quot;physical_name&quot;: &quot;stat_tx_bad_fcs&quot; } ],
                      &quot;stat_tx_broadcast&quot;: [ { &quot;physical_name&quot;: &quot;stat_tx_broadcast&quot; } ],
                      &quot;stat_tx_frame_error&quot;: [ { &quot;physical_name&quot;: &quot;stat_tx_frame_error&quot; } ],
                      &quot;stat_tx_local_fault&quot;: [ { &quot;physical_name&quot;: &quot;stat_tx_local_fault&quot; } ],
                      &quot;stat_tx_multicast&quot;: [ { &quot;physical_name&quot;: &quot;stat_tx_multicast&quot; } ],
                      &quot;stat_tx_packet_64_bytes&quot;: [ { &quot;physical_name&quot;: &quot;stat_tx_packet_64_bytes&quot; } ],
                      &quot;stat_tx_packet_65_127_bytes&quot;: [ { &quot;physical_name&quot;: &quot;stat_tx_packet_65_127_bytes&quot; } ],
                      &quot;stat_tx_packet_128_255_bytes&quot;: [ { &quot;physical_name&quot;: &quot;stat_tx_packet_128_255_bytes&quot; } ],
                      &quot;stat_tx_packet_256_511_bytes&quot;: [ { &quot;physical_name&quot;: &quot;stat_tx_packet_256_511_bytes&quot; } ],
                      &quot;stat_tx_packet_512_1023_bytes&quot;: [ { &quot;physical_name&quot;: &quot;stat_tx_packet_512_1023_bytes&quot; } ],
                      &quot;stat_tx_packet_1024_1518_bytes&quot;: [ { &quot;physical_name&quot;: &quot;stat_tx_packet_1024_1518_bytes&quot; } ],
                      &quot;stat_tx_packet_1519_1522_bytes&quot;: [ { &quot;physical_name&quot;: &quot;stat_tx_packet_1519_1522_bytes&quot; } ],
                      &quot;stat_tx_packet_1523_1548_bytes&quot;: [ { &quot;physical_name&quot;: &quot;stat_tx_packet_1523_1548_bytes&quot; } ],
                      &quot;stat_tx_packet_1549_2047_bytes&quot;: [ { &quot;physical_name&quot;: &quot;stat_tx_packet_1549_2047_bytes&quot; } ],
                      &quot;stat_tx_packet_2048_4095_bytes&quot;: [ { &quot;physical_name&quot;: &quot;stat_tx_packet_2048_4095_bytes&quot; } ],
                      &quot;stat_tx_packet_4096_8191_bytes&quot;: [ { &quot;physical_name&quot;: &quot;stat_tx_packet_4096_8191_bytes&quot; } ],
                      &quot;stat_tx_packet_8192_9215_bytes&quot;: [ { &quot;physical_name&quot;: &quot;stat_tx_packet_8192_9215_bytes&quot; } ],
                      &quot;stat_tx_packet_large&quot;: [ { &quot;physical_name&quot;: &quot;stat_tx_packet_large&quot; } ],
                      &quot;stat_tx_packet_small&quot;: [ { &quot;physical_name&quot;: &quot;stat_tx_packet_small&quot; } ],
                      &quot;stat_tx_pause&quot;: [ { &quot;physical_name&quot;: &quot;stat_tx_pause&quot; } ],
                      &quot;stat_tx_pause_valid&quot;: [ { &quot;physical_name&quot;: &quot;stat_tx_pause_valid&quot; } ],
                      &quot;stat_tx_total_bytes&quot;: [ { &quot;physical_name&quot;: &quot;stat_tx_total_bytes&quot; } ],
                      &quot;stat_tx_total_good_bytes&quot;: [ { &quot;physical_name&quot;: &quot;stat_tx_total_good_bytes&quot; } ],
                      &quot;stat_tx_total_good_packets&quot;: [ { &quot;physical_name&quot;: &quot;stat_tx_total_good_packets&quot; } ],
                      &quot;stat_tx_total_packets&quot;: [ { &quot;physical_name&quot;: &quot;stat_tx_total_packets&quot; } ],
                      &quot;stat_tx_unicast&quot;: [ { &quot;physical_name&quot;: &quot;stat_tx_unicast&quot; } ],
                      &quot;stat_tx_user_pause&quot;: [ { &quot;physical_name&quot;: &quot;stat_tx_user_pause&quot; } ],
                      &quot;stat_tx_vlan&quot;: [ { &quot;physical_name&quot;: &quot;stat_tx_vlan&quot; } ]
                    }
                  },
                  &quot;stat_rx&quot;: {
                    &quot;vlnv&quot;: &quot;xilinx.com:display_cmac_usplus:statistics_ports_int:2.0&quot;,
                    &quot;abstraction_type&quot;: &quot;xilinx.com:display_cmac_usplus:statistics_ports:2.0&quot;,
                    &quot;mode&quot;: &quot;master&quot;,
                    &quot;port_maps&quot;: {
                      &quot;stat_rx_aligned&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_aligned&quot; } ],
                      &quot;stat_rx_aligned_err&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_aligned_err&quot; } ],
                      &quot;stat_rx_bad_code&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_bad_code&quot; } ],
                      &quot;stat_rx_bad_fcs&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_bad_fcs&quot; } ],
                      &quot;stat_rx_bad_preamble&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_bad_preamble&quot; } ],
                      &quot;stat_rx_bad_sfd&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_bad_sfd&quot; } ],
                      &quot;stat_rx_bip_err_0&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_bip_err_0&quot; } ],
                      &quot;stat_rx_bip_err_1&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_bip_err_1&quot; } ],
                      &quot;stat_rx_bip_err_2&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_bip_err_2&quot; } ],
                      &quot;stat_rx_bip_err_3&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_bip_err_3&quot; } ],
                      &quot;stat_rx_bip_err_4&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_bip_err_4&quot; } ],
                      &quot;stat_rx_bip_err_5&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_bip_err_5&quot; } ],
                      &quot;stat_rx_bip_err_6&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_bip_err_6&quot; } ],
                      &quot;stat_rx_bip_err_7&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_bip_err_7&quot; } ],
                      &quot;stat_rx_bip_err_8&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_bip_err_8&quot; } ],
                      &quot;stat_rx_bip_err_9&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_bip_err_9&quot; } ],
                      &quot;stat_rx_bip_err_10&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_bip_err_10&quot; } ],
                      &quot;stat_rx_bip_err_11&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_bip_err_11&quot; } ],
                      &quot;stat_rx_bip_err_12&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_bip_err_12&quot; } ],
                      &quot;stat_rx_bip_err_13&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_bip_err_13&quot; } ],
                      &quot;stat_rx_bip_err_14&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_bip_err_14&quot; } ],
                      &quot;stat_rx_bip_err_15&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_bip_err_15&quot; } ],
                      &quot;stat_rx_bip_err_16&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_bip_err_16&quot; } ],
                      &quot;stat_rx_bip_err_17&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_bip_err_17&quot; } ],
                      &quot;stat_rx_bip_err_18&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_bip_err_18&quot; } ],
                      &quot;stat_rx_bip_err_19&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_bip_err_19&quot; } ],
                      &quot;stat_rx_block_lock&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_block_lock&quot; } ],
                      &quot;stat_rx_broadcast&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_broadcast&quot; } ],
                      &quot;stat_rx_fragment&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_fragment&quot; } ],
                      &quot;stat_rx_framing_err_0&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_framing_err_0&quot; } ],
                      &quot;stat_rx_framing_err_1&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_framing_err_1&quot; } ],
                      &quot;stat_rx_framing_err_2&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_framing_err_2&quot; } ],
                      &quot;stat_rx_framing_err_3&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_framing_err_3&quot; } ],
                      &quot;stat_rx_framing_err_4&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_framing_err_4&quot; } ],
                      &quot;stat_rx_framing_err_5&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_framing_err_5&quot; } ],
                      &quot;stat_rx_framing_err_6&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_framing_err_6&quot; } ],
                      &quot;stat_rx_framing_err_7&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_framing_err_7&quot; } ],
                      &quot;stat_rx_framing_err_8&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_framing_err_8&quot; } ],
                      &quot;stat_rx_framing_err_9&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_framing_err_9&quot; } ],
                      &quot;stat_rx_framing_err_10&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_framing_err_10&quot; } ],
                      &quot;stat_rx_framing_err_11&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_framing_err_11&quot; } ],
                      &quot;stat_rx_framing_err_12&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_framing_err_12&quot; } ],
                      &quot;stat_rx_framing_err_13&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_framing_err_13&quot; } ],
                      &quot;stat_rx_framing_err_14&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_framing_err_14&quot; } ],
                      &quot;stat_rx_framing_err_15&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_framing_err_15&quot; } ],
                      &quot;stat_rx_framing_err_16&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_framing_err_16&quot; } ],
                      &quot;stat_rx_framing_err_17&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_framing_err_17&quot; } ],
                      &quot;stat_rx_framing_err_18&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_framing_err_18&quot; } ],
                      &quot;stat_rx_framing_err_19&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_framing_err_19&quot; } ],
                      &quot;stat_rx_framing_err_valid_0&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_framing_err_valid_0&quot; } ],
                      &quot;stat_rx_framing_err_valid_1&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_framing_err_valid_1&quot; } ],
                      &quot;stat_rx_framing_err_valid_2&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_framing_err_valid_2&quot; } ],
                      &quot;stat_rx_framing_err_valid_3&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_framing_err_valid_3&quot; } ],
                      &quot;stat_rx_framing_err_valid_4&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_framing_err_valid_4&quot; } ],
                      &quot;stat_rx_framing_err_valid_5&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_framing_err_valid_5&quot; } ],
                      &quot;stat_rx_framing_err_valid_6&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_framing_err_valid_6&quot; } ],
                      &quot;stat_rx_framing_err_valid_7&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_framing_err_valid_7&quot; } ],
                      &quot;stat_rx_framing_err_valid_8&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_framing_err_valid_8&quot; } ],
                      &quot;stat_rx_framing_err_valid_9&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_framing_err_valid_9&quot; } ],
                      &quot;stat_rx_framing_err_valid_10&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_framing_err_valid_10&quot; } ],
                      &quot;stat_rx_framing_err_valid_11&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_framing_err_valid_11&quot; } ],
                      &quot;stat_rx_framing_err_valid_12&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_framing_err_valid_12&quot; } ],
                      &quot;stat_rx_framing_err_valid_13&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_framing_err_valid_13&quot; } ],
                      &quot;stat_rx_framing_err_valid_14&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_framing_err_valid_14&quot; } ],
                      &quot;stat_rx_framing_err_valid_15&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_framing_err_valid_15&quot; } ],
                      &quot;stat_rx_framing_err_valid_16&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_framing_err_valid_16&quot; } ],
                      &quot;stat_rx_framing_err_valid_17&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_framing_err_valid_17&quot; } ],
                      &quot;stat_rx_framing_err_valid_18&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_framing_err_valid_18&quot; } ],
                      &quot;stat_rx_framing_err_valid_19&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_framing_err_valid_19&quot; } ],
                      &quot;stat_rx_got_signal_os&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_got_signal_os&quot; } ],
                      &quot;stat_rx_hi_ber&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_hi_ber&quot; } ],
                      &quot;stat_rx_inrangeerr&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_inrangeerr&quot; } ],
                      &quot;stat_rx_internal_local_fault&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_internal_local_fault&quot; } ],
                      &quot;stat_rx_jabber&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_jabber&quot; } ],
                      &quot;stat_rx_local_fault&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_local_fault&quot; } ],
                      &quot;stat_rx_mf_err&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_mf_err&quot; } ],
                      &quot;stat_rx_mf_len_err&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_mf_len_err&quot; } ],
                      &quot;stat_rx_mf_repeat_err&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_mf_repeat_err&quot; } ],
                      &quot;stat_rx_misaligned&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_misaligned&quot; } ],
                      &quot;stat_rx_multicast&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_multicast&quot; } ],
                      &quot;stat_rx_oversize&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_oversize&quot; } ],
                      &quot;stat_rx_packet_64_bytes&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_packet_64_bytes&quot; } ],
                      &quot;stat_rx_packet_65_127_bytes&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_packet_65_127_bytes&quot; } ],
                      &quot;stat_rx_packet_128_255_bytes&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_packet_128_255_bytes&quot; } ],
                      &quot;stat_rx_packet_256_511_bytes&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_packet_256_511_bytes&quot; } ],
                      &quot;stat_rx_packet_512_1023_bytes&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_packet_512_1023_bytes&quot; } ],
                      &quot;stat_rx_packet_1024_1518_bytes&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_packet_1024_1518_bytes&quot; } ],
                      &quot;stat_rx_packet_1519_1522_bytes&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_packet_1519_1522_bytes&quot; } ],
                      &quot;stat_rx_packet_1523_1548_bytes&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_packet_1523_1548_bytes&quot; } ],
                      &quot;stat_rx_packet_1549_2047_bytes&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_packet_1549_2047_bytes&quot; } ],
                      &quot;stat_rx_packet_2048_4095_bytes&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_packet_2048_4095_bytes&quot; } ],
                      &quot;stat_rx_packet_4096_8191_bytes&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_packet_4096_8191_bytes&quot; } ],
                      &quot;stat_rx_packet_8192_9215_bytes&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_packet_8192_9215_bytes&quot; } ],
                      &quot;stat_rx_packet_bad_fcs&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_packet_bad_fcs&quot; } ],
                      &quot;stat_rx_packet_large&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_packet_large&quot; } ],
                      &quot;stat_rx_packet_small&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_packet_small&quot; } ],
                      &quot;stat_rx_pause&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_pause&quot; } ],
                      &quot;stat_rx_pause_quanta0&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_pause_quanta0&quot; } ],
                      &quot;stat_rx_pause_quanta1&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_pause_quanta1&quot; } ],
                      &quot;stat_rx_pause_quanta2&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_pause_quanta2&quot; } ],
                      &quot;stat_rx_pause_quanta3&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_pause_quanta3&quot; } ],
                      &quot;stat_rx_pause_quanta4&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_pause_quanta4&quot; } ],
                      &quot;stat_rx_pause_quanta5&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_pause_quanta5&quot; } ],
                      &quot;stat_rx_pause_quanta6&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_pause_quanta6&quot; } ],
                      &quot;stat_rx_pause_quanta7&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_pause_quanta7&quot; } ],
                      &quot;stat_rx_pause_quanta8&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_pause_quanta8&quot; } ],
                      &quot;stat_rx_pause_req&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_pause_req&quot; } ],
                      &quot;stat_rx_pause_valid&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_pause_valid&quot; } ],
                      &quot;stat_rx_pcsl_demuxed&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_pcsl_demuxed&quot; } ],
                      &quot;stat_rx_pcsl_number_0&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_pcsl_number_0&quot; } ],
                      &quot;stat_rx_pcsl_number_1&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_pcsl_number_1&quot; } ],
                      &quot;stat_rx_pcsl_number_2&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_pcsl_number_2&quot; } ],
                      &quot;stat_rx_pcsl_number_3&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_pcsl_number_3&quot; } ],
                      &quot;stat_rx_pcsl_number_4&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_pcsl_number_4&quot; } ],
                      &quot;stat_rx_pcsl_number_5&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_pcsl_number_5&quot; } ],
                      &quot;stat_rx_pcsl_number_6&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_pcsl_number_6&quot; } ],
                      &quot;stat_rx_pcsl_number_7&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_pcsl_number_7&quot; } ],
                      &quot;stat_rx_pcsl_number_8&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_pcsl_number_8&quot; } ],
                      &quot;stat_rx_pcsl_number_9&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_pcsl_number_9&quot; } ],
                      &quot;stat_rx_pcsl_number_10&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_pcsl_number_10&quot; } ],
                      &quot;stat_rx_pcsl_number_11&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_pcsl_number_11&quot; } ],
                      &quot;stat_rx_pcsl_number_12&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_pcsl_number_12&quot; } ],
                      &quot;stat_rx_pcsl_number_13&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_pcsl_number_13&quot; } ],
                      &quot;stat_rx_pcsl_number_14&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_pcsl_number_14&quot; } ],
                      &quot;stat_rx_pcsl_number_15&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_pcsl_number_15&quot; } ],
                      &quot;stat_rx_pcsl_number_16&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_pcsl_number_16&quot; } ],
                      &quot;stat_rx_pcsl_number_17&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_pcsl_number_17&quot; } ],
                      &quot;stat_rx_pcsl_number_18&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_pcsl_number_18&quot; } ],
                      &quot;stat_rx_pcsl_number_19&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_pcsl_number_19&quot; } ],
                      &quot;stat_rx_received_local_fault&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_received_local_fault&quot; } ],
                      &quot;stat_rx_remote_fault&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_remote_fault&quot; } ],
                      &quot;stat_rx_status&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_status&quot; } ],
                      &quot;stat_rx_stomped_fcs&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_stomped_fcs&quot; } ],
                      &quot;stat_rx_synced&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_synced&quot; } ],
                      &quot;stat_rx_synced_err&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_synced_err&quot; } ],
                      &quot;stat_rx_test_pattern_mismatch&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_test_pattern_mismatch&quot; } ],
                      &quot;stat_rx_toolong&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_toolong&quot; } ],
                      &quot;stat_rx_total_bytes&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_total_bytes&quot; } ],
                      &quot;stat_rx_total_good_bytes&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_total_good_bytes&quot; } ],
                      &quot;stat_rx_total_good_packets&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_total_good_packets&quot; } ],
                      &quot;stat_rx_total_packets&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_total_packets&quot; } ],
                      &quot;stat_rx_truncated&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_truncated&quot; } ],
                      &quot;stat_rx_undersize&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_undersize&quot; } ],
                      &quot;stat_rx_unicast&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_unicast&quot; } ],
                      &quot;stat_rx_user_pause&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_user_pause&quot; } ],
                      &quot;stat_rx_vlan&quot;: [ { &quot;physical_name&quot;: &quot;stat_rx_vlan&quot; } ]
                    }
                  },
                  &quot;ctl_tx&quot;: {
                    &quot;vlnv&quot;: &quot;xilinx.com:display_cmac_usplus:ctrl_ports_int:2.0&quot;,
                    &quot;abstraction_type&quot;: &quot;xilinx.com:display_cmac_usplus:ctrl_ports:2.0&quot;,
                    &quot;mode&quot;: &quot;slave&quot;,
                    &quot;port_maps&quot;: {
                      &quot;ctl_enable&quot;: [ { &quot;physical_name&quot;: &quot;ctl_tx_enable&quot; } ],
                      &quot;ctl_test_pattern&quot;: [ { &quot;physical_name&quot;: &quot;ctl_tx_test_pattern&quot; } ],
                      &quot;ctl_tx_send_idle&quot;: [ { &quot;physical_name&quot;: &quot;ctl_tx_send_idle&quot; } ],
                      &quot;ctl_tx_send_lfi&quot;: [ { &quot;physical_name&quot;: &quot;ctl_tx_send_lfi&quot; } ],
                      &quot;ctl_tx_send_rfi&quot;: [ { &quot;physical_name&quot;: &quot;ctl_tx_send_rfi&quot; } ]
                    }
                  },
                  &quot;ctl_rx&quot;: {
                    &quot;vlnv&quot;: &quot;xilinx.com:display_cmac_usplus:ctrl_ports_int:2.0&quot;,
                    &quot;abstraction_type&quot;: &quot;xilinx.com:display_cmac_usplus:ctrl_ports:2.0&quot;,
                    &quot;mode&quot;: &quot;slave&quot;,
                    &quot;port_maps&quot;: {
                      &quot;ctl_enable&quot;: [ { &quot;physical_name&quot;: &quot;ctl_rx_enable&quot; } ],
                      &quot;ctl_rx_force_resync&quot;: [ { &quot;physical_name&quot;: &quot;ctl_rx_force_resync&quot; } ],
                      &quot;ctl_test_pattern&quot;: [ { &quot;physical_name&quot;: &quot;ctl_rx_test_pattern&quot; } ]
                    }
                  },
                  &quot;flowctrl_tx&quot;: {
                    &quot;vlnv&quot;: &quot;xilinx.com:display_cmac_usplus:flowctrl_ports_int:2.0&quot;,
                    &quot;abstraction_type&quot;: &quot;xilinx.com:display_cmac_usplus:flowctrl_ports:2.0&quot;,
                    &quot;mode&quot;: &quot;slave&quot;,
                    &quot;port_maps&quot;: {
                      &quot;ctl_tx_pause_enable&quot;: [ { &quot;physical_name&quot;: &quot;ctl_tx_pause_enable&quot; } ],
                      &quot;ctl_tx_pause_quanta0&quot;: [ { &quot;physical_name&quot;: &quot;ctl_tx_pause_quanta0&quot; } ],
                      &quot;ctl_tx_pause_quanta1&quot;: [ { &quot;physical_name&quot;: &quot;ctl_tx_pause_quanta1&quot; } ],
                      &quot;ctl_tx_pause_quanta2&quot;: [ { &quot;physical_name&quot;: &quot;ctl_tx_pause_quanta2&quot; } ],
                      &quot;ctl_tx_pause_quanta3&quot;: [ { &quot;physical_name&quot;: &quot;ctl_tx_pause_quanta3&quot; } ],
                      &quot;ctl_tx_pause_quanta4&quot;: [ { &quot;physical_name&quot;: &quot;ctl_tx_pause_quanta4&quot; } ],
                      &quot;ctl_tx_pause_quanta5&quot;: [ { &quot;physical_name&quot;: &quot;ctl_tx_pause_quanta5&quot; } ],
                      &quot;ctl_tx_pause_quanta6&quot;: [ { &quot;physical_name&quot;: &quot;ctl_tx_pause_quanta6&quot; } ],
                      &quot;ctl_tx_pause_quanta7&quot;: [ { &quot;physical_name&quot;: &quot;ctl_tx_pause_quanta7&quot; } ],
                      &quot;ctl_tx_pause_quanta8&quot;: [ { &quot;physical_name&quot;: &quot;ctl_tx_pause_quanta8&quot; } ],
                      &quot;ctl_tx_pause_refresh_timer0&quot;: [ { &quot;physical_name&quot;: &quot;ctl_tx_pause_refresh_timer0&quot; } ],
                      &quot;ctl_tx_pause_refresh_timer1&quot;: [ { &quot;physical_name&quot;: &quot;ctl_tx_pause_refresh_timer1&quot; } ],
                      &quot;ctl_tx_pause_refresh_timer2&quot;: [ { &quot;physical_name&quot;: &quot;ctl_tx_pause_refresh_timer2&quot; } ],
                      &quot;ctl_tx_pause_refresh_timer3&quot;: [ { &quot;physical_name&quot;: &quot;ctl_tx_pause_refresh_timer3&quot; } ],
                      &quot;ctl_tx_pause_refresh_timer4&quot;: [ { &quot;physical_name&quot;: &quot;ctl_tx_pause_refresh_timer4&quot; } ],
                      &quot;ctl_tx_pause_refresh_timer5&quot;: [ { &quot;physical_name&quot;: &quot;ctl_tx_pause_refresh_timer5&quot; } ],
                      &quot;ctl_tx_pause_refresh_timer6&quot;: [ { &quot;physical_name&quot;: &quot;ctl_tx_pause_refresh_timer6&quot; } ],
                      &quot;ctl_tx_pause_refresh_timer7&quot;: [ { &quot;physical_name&quot;: &quot;ctl_tx_pause_refresh_timer7&quot; } ],
                      &quot;ctl_tx_pause_refresh_timer8&quot;: [ { &quot;physical_name&quot;: &quot;ctl_tx_pause_refresh_timer8&quot; } ],
                      &quot;ctl_tx_pause_req&quot;: [ { &quot;physical_name&quot;: &quot;ctl_tx_pause_req&quot; } ],
                      &quot;ctl_tx_resend_pause&quot;: [ { &quot;physical_name&quot;: &quot;ctl_tx_resend_pause&quot; } ]
                    }
                  },
                  &quot;flowctrl_rx&quot;: {
                    &quot;vlnv&quot;: &quot;xilinx.com:display_cmac_usplus:flowctrl_ports_int:2.0&quot;,
                    &quot;abstraction_type&quot;: &quot;xilinx.com:display_cmac_usplus:flowctrl_ports:2.0&quot;,
                    &quot;mode&quot;: &quot;slave&quot;,
                    &quot;port_maps&quot;: {
                      &quot;ctl_rx_check_etype_gcp&quot;: [ { &quot;physical_name&quot;: &quot;ctl_rx_check_etype_gcp&quot; } ],
                      &quot;ctl_rx_check_etype_gpp&quot;: [ { &quot;physical_name&quot;: &quot;ctl_rx_check_etype_gpp&quot; } ],
                      &quot;ctl_rx_check_etype_pcp&quot;: [ { &quot;physical_name&quot;: &quot;ctl_rx_check_etype_pcp&quot; } ],
                      &quot;ctl_rx_check_etype_ppp&quot;: [ { &quot;physical_name&quot;: &quot;ctl_rx_check_etype_ppp&quot; } ],
                      &quot;ctl_rx_check_mcast_gcp&quot;: [ { &quot;physical_name&quot;: &quot;ctl_rx_check_mcast_gcp&quot; } ],
                      &quot;ctl_rx_check_mcast_gpp&quot;: [ { &quot;physical_name&quot;: &quot;ctl_rx_check_mcast_gpp&quot; } ],
                      &quot;ctl_rx_check_mcast_pcp&quot;: [ { &quot;physical_name&quot;: &quot;ctl_rx_check_mcast_pcp&quot; } ],
                      &quot;ctl_rx_check_mcast_ppp&quot;: [ { &quot;physical_name&quot;: &quot;ctl_rx_check_mcast_ppp&quot; } ],
                      &quot;ctl_rx_check_opcode_gcp&quot;: [ { &quot;physical_name&quot;: &quot;ctl_rx_check_opcode_gcp&quot; } ],
                      &quot;ctl_rx_check_opcode_gpp&quot;: [ { &quot;physical_name&quot;: &quot;ctl_rx_check_opcode_gpp&quot; } ],
                      &quot;ctl_rx_check_opcode_pcp&quot;: [ { &quot;physical_name&quot;: &quot;ctl_rx_check_opcode_pcp&quot; } ],
                      &quot;ctl_rx_check_opcode_ppp&quot;: [ { &quot;physical_name&quot;: &quot;ctl_rx_check_opcode_ppp&quot; } ],
                      &quot;ctl_rx_check_sa_gcp&quot;: [ { &quot;physical_name&quot;: &quot;ctl_rx_check_sa_gcp&quot; } ],
                      &quot;ctl_rx_check_sa_gpp&quot;: [ { &quot;physical_name&quot;: &quot;ctl_rx_check_sa_gpp&quot; } ],
                      &quot;ctl_rx_check_sa_pcp&quot;: [ { &quot;physical_name&quot;: &quot;ctl_rx_check_sa_pcp&quot; } ],
                      &quot;ctl_rx_check_sa_ppp&quot;: [ { &quot;physical_name&quot;: &quot;ctl_rx_check_sa_ppp&quot; } ],
                      &quot;ctl_rx_check_ucast_gcp&quot;: [ { &quot;physical_name&quot;: &quot;ctl_rx_check_ucast_gcp&quot; } ],
                      &quot;ctl_rx_check_ucast_gpp&quot;: [ { &quot;physical_name&quot;: &quot;ctl_rx_check_ucast_gpp&quot; } ],
                      &quot;ctl_rx_check_ucast_pcp&quot;: [ { &quot;physical_name&quot;: &quot;ctl_rx_check_ucast_pcp&quot; } ],
                      &quot;ctl_rx_check_ucast_ppp&quot;: [ { &quot;physical_name&quot;: &quot;ctl_rx_check_ucast_ppp&quot; } ],
                      &quot;ctl_rx_enable_gcp&quot;: [ { &quot;physical_name&quot;: &quot;ctl_rx_enable_gcp&quot; } ],
                      &quot;ctl_rx_enable_gpp&quot;: [ { &quot;physical_name&quot;: &quot;ctl_rx_enable_gpp&quot; } ],
                      &quot;ctl_rx_enable_pcp&quot;: [ { &quot;physical_name&quot;: &quot;ctl_rx_enable_pcp&quot; } ],
                      &quot;ctl_rx_enable_ppp&quot;: [ { &quot;physical_name&quot;: &quot;ctl_rx_enable_ppp&quot; } ],
                      &quot;ctl_rx_pause_ack&quot;: [ { &quot;physical_name&quot;: &quot;ctl_rx_pause_ack&quot; } ],
                      &quot;ctl_rx_pause_enable&quot;: [ { &quot;physical_name&quot;: &quot;ctl_rx_pause_enable&quot; } ]
                    }
                  },
                  &quot;core_drp&quot;: {
                    &quot;vlnv&quot;: &quot;xilinx.com:interface:drp:1.0&quot;,
                    &quot;abstraction_type&quot;: &quot;xilinx.com:interface:drp_rtl:1.0&quot;,
                    &quot;mode&quot;: &quot;slave&quot;,
                    &quot;port_maps&quot;: {
                      &quot;DADDR&quot;: [ { &quot;physical_name&quot;: &quot;drp_addr&quot; } ],
                      &quot;DEN&quot;: [ { &quot;physical_name&quot;: &quot;drp_en&quot; } ],
                      &quot;DI&quot;: [ { &quot;physical_name&quot;: &quot;drp_di&quot; } ],
                      &quot;DO&quot;: [ { &quot;physical_name&quot;: &quot;drp_do&quot; } ],
                      &quot;DRDY&quot;: [ { &quot;physical_name&quot;: &quot;drp_rdy&quot; } ],
                      &quot;DWE&quot;: [ { &quot;physical_name&quot;: &quot;drp_we&quot; } ]
                    }
                  },
                  &quot;rx_otn_out&quot;: {
                    &quot;vlnv&quot;: &quot;xilinx.com:display_cmac_usplus:otn_ports_int:2.0&quot;,
                    &quot;abstraction_type&quot;: &quot;xilinx.com:display_cmac_usplus:otn_ports:2.0&quot;,
                    &quot;mode&quot;: &quot;master&quot;,
                    &quot;port_maps&quot;: {
                      &quot;rx_otn_bip8_0&quot;: [ { &quot;physical_name&quot;: &quot;rx_otn_bip8_0&quot; } ],
                      &quot;rx_otn_bip8_1&quot;: [ { &quot;physical_name&quot;: &quot;rx_otn_bip8_1&quot; } ],
                      &quot;rx_otn_bip8_2&quot;: [ { &quot;physical_name&quot;: &quot;rx_otn_bip8_2&quot; } ],
                      &quot;rx_otn_bip8_3&quot;: [ { &quot;physical_name&quot;: &quot;rx_otn_bip8_3&quot; } ],
                      &quot;rx_otn_bip8_4&quot;: [ { &quot;physical_name&quot;: &quot;rx_otn_bip8_4&quot; } ],
                      &quot;rx_otn_data_0&quot;: [ { &quot;physical_name&quot;: &quot;rx_otn_data_0&quot; } ],
                      &quot;rx_otn_data_1&quot;: [ { &quot;physical_name&quot;: &quot;rx_otn_data_1&quot; } ],
                      &quot;rx_otn_data_2&quot;: [ { &quot;physical_name&quot;: &quot;rx_otn_data_2&quot; } ],
                      &quot;rx_otn_data_3&quot;: [ { &quot;physical_name&quot;: &quot;rx_otn_data_3&quot; } ],
                      &quot;rx_otn_data_4&quot;: [ { &quot;physical_name&quot;: &quot;rx_otn_data_4&quot; } ],
                      &quot;rx_otn_ena&quot;: [ { &quot;physical_name&quot;: &quot;rx_otn_ena&quot; } ],
                      &quot;rx_otn_lane0&quot;: [ { &quot;physical_name&quot;: &quot;rx_otn_lane0&quot; } ],
                      &quot;rx_otn_vlmarker&quot;: [ { &quot;physical_name&quot;: &quot;rx_otn_vlmarker&quot; } ]
                    }
                  }
                }
              }
            }"/>
          </xilinx:boundaryDescriptionInfo>
        </xilinx:componentInstanceExtensions>
      </spirit:vendorExtensions>
    </spirit:componentInstance>
  </spirit:componentInstances>
</spirit:design>
