// Seed: 2138478734
module module_0 ();
  reg id_2 = 1;
  always id_1 <= 1;
  reg id_3 = id_1;
  always return "";
  assign id_1 = id_3;
  assign id_2 = id_3;
endmodule
module module_1;
  wor id_1;
  assign id_1 = id_2 - 1;
  assign id_1 = id_2;
  module_0 modCall_1 ();
  wire id_3;
  for (id_4 = id_4; id_1; id_1 = -1) genvar id_5;
  assign id_1 = 1 && id_2;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  bit id_5;
  id_6 :
  assert property (@(posedge -1 or id_5) -1'd0) @(posedge -1) @* disable id_7;
  wire id_8, id_9;
  initial id_1 <= id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
