# //  Questa Sim-64
# //  Version 2022.2 linux_x86_64 Apr 25 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Project file /home/jmhafele/Documents/Spring_2023/CPRE_381/Lab1/Lab1_code/AddSub/modelsim/AdderSubber.mpf was not found.
# Unable to open project.
# Loading project RegFile
# Compile of dffg.vhd was successful.
# Compile of tb_dffg.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim work.tb_dffg
# vsim work.tb_dffg 
# Start time: 21:08:39 on Jan 30,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_dffg(behavior)#1
run 200
add wave -position insertpoint  \
sim:/tb_dffg/s_CLK \
sim:/tb_dffg/s_RST \
sim:/tb_dffg/s_WE \
sim:/tb_dffg/s_D \
sim:/tb_dffg/cCLK_PER
run 200
run 200
run 200
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
run 200
run 200
run 200
run 200
add wave -position insertpoint  \
sim:/tb_dffg/DUT/s_Q
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
run 200
run 200
run 200
run 200
# Causality operation skipped due to absence of debug database file
quit -sim
# End time: 21:47:35 on Jan 30,2023, Elapsed time: 0:38:56
# Errors: 0, Warnings: 1
do tb_reg_N.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 21:48:08 on Jan 30,2023
# vcom -reportprogress 300 ../src/dffg.vhd ../src/reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# End time: 21:48:08 on Jan 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 21:48:08 on Jan 30,2023
# vcom -reportprogress 300 ../src/testbench/tb_dffg.vhd ../src/testbench/tb_reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# ** Error: ../src/testbench/tb_reg_N.vhd(50): Length field for bit string literal is not defined until VHDL 2008.
# ** Error (suppressible): ../src/testbench/tb_reg_N.vhd(50): (vcom-1272) Length of expected is 32; length of actual is 0.
# ** Note: ../src/testbench/tb_reg_N.vhd(140): VHDL Compiler exiting
# End time: 21:48:08 on Jan 30,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_reg_N.do line 18
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom ../src/testbench/*.vhd"
do tb_reg_N.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 21:48:56 on Jan 30,2023
# vcom -reportprogress 300 ../src/dffg.vhd ../src/reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# End time: 21:48:56 on Jan 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 21:48:56 on Jan 30,2023
# vcom -reportprogress 300 ../src/testbench/tb_dffg.vhd ../src/testbench/tb_reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# End time: 21:48:56 on Jan 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_reg_N 
# Start time: 21:48:56 on Jan 30,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_reg_n(behavior)#1
# Loading work.reg_n(structural)#1
# Loading work.dffg(mixed)#1
# 0 ns
# 525 ns
do tb_reg_N.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 21:49:22 on Jan 30,2023
# vcom -reportprogress 300 ../src/dffg.vhd ../src/reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# End time: 21:49:22 on Jan 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 21:49:22 on Jan 30,2023
# vcom -reportprogress 300 ../src/testbench/tb_dffg.vhd ../src/testbench/tb_reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# End time: 21:49:22 on Jan 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:49:22 on Jan 30,2023, Elapsed time: 0:00:26
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.tb_reg_N 
# Start time: 21:49:22 on Jan 30,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_reg_n(behavior)#1
# Loading work.reg_n(structural)#1
# Loading work.dffg(mixed)#1
# 0 ns
# 158 ns
do tb_reg_N.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 21:49:36 on Jan 30,2023
# vcom -reportprogress 300 ../src/dffg.vhd ../src/reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# End time: 21:49:37 on Jan 30,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 21:49:37 on Jan 30,2023
# vcom -reportprogress 300 ../src/testbench/tb_dffg.vhd ../src/testbench/tb_reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# End time: 21:49:37 on Jan 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:49:37 on Jan 30,2023, Elapsed time: 0:00:15
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb_reg_N 
# Start time: 21:49:37 on Jan 30,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_reg_n(behavior)#1
# Loading work.reg_n(structural)#1
# Loading work.dffg(mixed)#1
# 0 ns
# 315 ns
do tb_reg_N.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 21:50:15 on Jan 30,2023
# vcom -reportprogress 300 ../src/dffg.vhd ../src/reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# End time: 21:50:16 on Jan 30,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 21:50:16 on Jan 30,2023
# vcom -reportprogress 300 ../src/testbench/tb_dffg.vhd ../src/testbench/tb_reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# End time: 21:50:16 on Jan 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:50:16 on Jan 30,2023, Elapsed time: 0:00:39
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb_reg_N 
# Start time: 21:50:16 on Jan 30,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_reg_n(behavior)#1
# Loading work.reg_n(structural)#1
# Loading work.dffg(mixed)#1
# 0 ns
# 210 ns
do tb_reg_N.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 21:50:28 on Jan 30,2023
# vcom -reportprogress 300 ../src/dffg.vhd ../src/reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# End time: 21:50:28 on Jan 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 21:50:28 on Jan 30,2023
# vcom -reportprogress 300 ../src/testbench/tb_dffg.vhd ../src/testbench/tb_reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# End time: 21:50:29 on Jan 30,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 21:50:29 on Jan 30,2023, Elapsed time: 0:00:13
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_reg_N 
# Start time: 21:50:29 on Jan 30,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_reg_n(behavior)#1
# Loading work.reg_n(structural)#1
# Loading work.dffg(mixed)#1
# 0 ns
# 168 ns
do tb_reg_N.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 21:50:49 on Jan 30,2023
# vcom -reportprogress 300 ../src/dffg.vhd ../src/reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# End time: 21:50:49 on Jan 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 21:50:49 on Jan 30,2023
# vcom -reportprogress 300 ../src/testbench/tb_dffg.vhd ../src/testbench/tb_reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# End time: 21:50:49 on Jan 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:50:50 on Jan 30,2023, Elapsed time: 0:00:21
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb_reg_N 
# Start time: 21:50:50 on Jan 30,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_reg_n(behavior)#1
# Loading work.reg_n(structural)#1
# Loading work.dffg(mixed)#1
# 0 ns
# 168 ns
do tb_reg_N.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 21:52:11 on Jan 30,2023
# vcom -reportprogress 300 ../src/dffg.vhd ../src/reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# End time: 21:52:12 on Jan 30,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 21:52:12 on Jan 30,2023
# vcom -reportprogress 300 ../src/testbench/tb_dffg.vhd ../src/testbench/tb_reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# End time: 21:52:12 on Jan 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:52:12 on Jan 30,2023, Elapsed time: 0:01:22
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb_reg_N 
# Start time: 21:52:12 on Jan 30,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_reg_n(behavior)#1
# Loading work.reg_n(structural)#1
# Loading work.dffg(mixed)#1
# 0 ns
# 168 ns
do tb_reg_N.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 21:52:29 on Jan 30,2023
# vcom -reportprogress 300 ../src/dffg.vhd ../src/reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# End time: 21:52:29 on Jan 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 21:52:29 on Jan 30,2023
# vcom -reportprogress 300 ../src/testbench/tb_dffg.vhd ../src/testbench/tb_reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# End time: 21:52:29 on Jan 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:52:30 on Jan 30,2023, Elapsed time: 0:00:18
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb_reg_N 
# Start time: 21:52:30 on Jan 30,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_reg_n(behavior)#1
# Loading work.reg_n(structural)#1
# Loading work.dffg(mixed)#1
# 0 ns
# 168 ns
do tb_reg_N.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 21:52:46 on Jan 30,2023
# vcom -reportprogress 300 ../src/dffg.vhd ../src/reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# End time: 21:52:46 on Jan 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 21:52:46 on Jan 30,2023
# vcom -reportprogress 300 ../src/testbench/tb_dffg.vhd ../src/testbench/tb_reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# End time: 21:52:46 on Jan 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:52:46 on Jan 30,2023, Elapsed time: 0:00:16
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb_reg_N 
# Start time: 21:52:47 on Jan 30,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_reg_n(behavior)#1
# Loading work.reg_n(structural)#1
# Loading work.dffg(mixed)#1
# 0 ns
# 168 ns
do tb_reg_N.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 21:53:26 on Jan 30,2023
# vcom -reportprogress 300 ../src/dffg.vhd ../src/reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# End time: 21:53:27 on Jan 30,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 21:53:27 on Jan 30,2023
# vcom -reportprogress 300 ../src/testbench/tb_dffg.vhd ../src/testbench/tb_reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# End time: 21:53:27 on Jan 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:53:27 on Jan 30,2023, Elapsed time: 0:00:40
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb_reg_N 
# Start time: 21:53:27 on Jan 30,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_reg_n(behavior)#1
# Loading work.reg_n(structural)#1
# Loading work.dffg(mixed)#1
# 0 ns
# 168 ns
run 200
do tb_decoder_5t32.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 22:44:05 on Jan 30,2023
# vcom -reportprogress 300 ../src/decoder_5t32.vhd ../src/dffg.vhd ../src/reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_5t32
# -- Compiling architecture dataflow of decoder_5t32
# ** Error (suppressible): ../src/decoder_5t32.vhd(28): (vcom-1339) Selected signal assignment choices cover only 32 out of 59049 cases.
# ** Note: ../src/decoder_5t32.vhd(62): VHDL Compiler exiting
# End time: 22:44:06 on Jan 30,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_decoder_5t32.do line 17
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom ../src/*.vhd"
do tb_decoder_5t32.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 22:44:58 on Jan 30,2023
# vcom -reportprogress 300 ../src/decoder_5t32.vhd ../src/dffg.vhd ../src/reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_5t32
# -- Compiling architecture dataflow of decoder_5t32
# ** Error (suppressible): ../src/decoder_5t32.vhd(28): (vcom-1339) Selected signal assignment choices cover only 32 out of 59049 cases.
# ** Note: ../src/decoder_5t32.vhd(62): VHDL Compiler exiting
# End time: 22:44:58 on Jan 30,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_decoder_5t32.do line 17
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom ../src/*.vhd"
do tb_decoder_5t32.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 22:48:58 on Jan 30,2023
# vcom -reportprogress 300 ../src/decoder_5t32.vhd ../src/dffg.vhd ../src/reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_5t32
# -- Compiling architecture dataflow of decoder_5t32
# ** Error (suppressible): ../src/decoder_5t32.vhd(28): (vcom-1339) Selected signal assignment choices cover only 32 out of 59049 cases.
# ** Note: ../src/decoder_5t32.vhd(62): VHDL Compiler exiting
# End time: 22:48:59 on Jan 30,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_decoder_5t32.do line 17
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom ../src/*.vhd"
do tb_decoder_5t32.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 22:50:28 on Jan 30,2023
# vcom -reportprogress 300 ../src/decoder_5t32.vhd ../src/dffg.vhd ../src/reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_5t32
# -- Compiling architecture dataflow of decoder_5t32
# ** Error (suppressible): ../src/decoder_5t32.vhd(28): (vcom-1339) Selected signal assignment choices cover only 32 out of 59049 cases.
# ** Note: ../src/decoder_5t32.vhd(62): VHDL Compiler exiting
# End time: 22:50:28 on Jan 30,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_decoder_5t32.do line 17
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom ../src/*.vhd"

do tb_decoder_5t32.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 22:55:10 on Jan 30,2023
# vcom -reportprogress 300 ../src/decoder_5t32.vhd ../src/dffg.vhd ../src/reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_5t32
# -- Compiling architecture dataflow of decoder_5t32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# End time: 22:55:10 on Jan 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 22:55:10 on Jan 30,2023
# vcom -reportprogress 300 ../src/testbench/tb_decoder_5t32.vhd ../src/testbench/tb_dffg.vhd ../src/testbench/tb_reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_5t32
# -- Compiling architecture mixed of tb_decoder_5t32
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# End time: 22:55:10 on Jan 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:55:11 on Jan 30,2023, Elapsed time: 1:01:44
# Errors: 4, Warnings: 4
# vsim -voptargs="+acc" work.tb_decoder_5t32 
# Start time: 22:55:11 on Jan 30,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_decoder_5t32(mixed)#1
# Loading work.decoder_5t32(dataflow)#1
# 0 ns
# 168 ns
do tb_decoder_5t32.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 22:55:44 on Jan 30,2023
# vcom -reportprogress 300 ../src/decoder_5t32.vhd ../src/dffg.vhd ../src/reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_5t32
# -- Compiling architecture dataflow of decoder_5t32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# End time: 22:55:44 on Jan 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 22:55:44 on Jan 30,2023
# vcom -reportprogress 300 ../src/testbench/tb_decoder_5t32.vhd ../src/testbench/tb_dffg.vhd ../src/testbench/tb_reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_5t32
# -- Compiling architecture mixed of tb_decoder_5t32
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# End time: 22:55:44 on Jan 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:55:45 on Jan 30,2023, Elapsed time: 0:00:34
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_decoder_5t32 
# Start time: 22:55:45 on Jan 30,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_decoder_5t32(mixed)#1
# Loading work.decoder_5t32(dataflow)#1
# 0 ns
# 1680 ns
do tb_decoder_5t32.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 22:56:15 on Jan 30,2023
# vcom -reportprogress 300 ../src/decoder_5t32.vhd ../src/dffg.vhd ../src/reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_5t32
# -- Compiling architecture dataflow of decoder_5t32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# End time: 22:56:15 on Jan 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 22:56:15 on Jan 30,2023
# vcom -reportprogress 300 ../src/testbench/tb_decoder_5t32.vhd ../src/testbench/tb_dffg.vhd ../src/testbench/tb_reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_5t32
# -- Compiling architecture mixed of tb_decoder_5t32
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# End time: 22:56:16 on Jan 30,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 22:56:16 on Jan 30,2023, Elapsed time: 0:00:31
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb_decoder_5t32 
# Start time: 22:56:16 on Jan 30,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_decoder_5t32(mixed)#1
# Loading work.decoder_5t32(dataflow)#1
# 0 ns
# 1344 ns
do tb_decoder_5t32.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 22:56:45 on Jan 30,2023
# vcom -reportprogress 300 ../src/decoder_5t32.vhd ../src/dffg.vhd ../src/reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_5t32
# -- Compiling architecture dataflow of decoder_5t32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# End time: 22:56:45 on Jan 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 22:56:45 on Jan 30,2023
# vcom -reportprogress 300 ../src/testbench/tb_decoder_5t32.vhd ../src/testbench/tb_dffg.vhd ../src/testbench/tb_reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_5t32
# -- Compiling architecture mixed of tb_decoder_5t32
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# End time: 22:56:45 on Jan 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:56:46 on Jan 30,2023, Elapsed time: 0:00:30
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb_decoder_5t32 
# Start time: 22:56:46 on Jan 30,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_decoder_5t32(mixed)#1
# Loading work.decoder_5t32(dataflow)#1
# 0 ns
# 1344 ns
do tb_mux_32t1_32b.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 00:36:42 on Jan 31,2023
# vcom -reportprogress 300 ../src/decoder_5t32.vhd ../src/dffg.vhd ../src/mux32t1.vhd ../src/mux_32t1_32b.vhd ../src/reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_5t32
# -- Compiling architecture dataflow of decoder_5t32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity mux32t1
# -- Compiling architecture dataflow of mux32t1
# ** Error: ../src/mux32t1.vhd(61): Illegal target for signal assignment.
# ** Error: ../src/mux32t1.vhd(61): (vcom-1136) Unknown identifier "o_F".
# ** Error: ../src/mux32t1.vhd(62): Signal [mode IN port] "i_D1" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(63): Signal [mode IN port] "i_D2" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(64): Signal [mode IN port] "i_D3" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(65): Signal [mode IN port] "i_D4" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(66): Signal [mode IN port] "i_D5" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(67): Signal [mode IN port] "i_D6" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(68): Signal [mode IN port] "i_D7" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(69): Signal [mode IN port] "i_D8" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(70): Signal [mode IN port] "i_D9" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(71): Signal [mode IN port] "i_D10" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(72): Signal [mode IN port] "i_D11" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(73): Signal [mode IN port] "i_D12" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(74): Signal [mode IN port] "i_D13" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(75): Signal [mode IN port] "i_D14" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(76): Signal [mode IN port] "i_D15" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(77): Signal [mode IN port] "i_D16" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(78): Signal [mode IN port] "i_D17" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(79): Signal [mode IN port] "i_D18" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(80): Signal [mode IN port] "i_D19" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(81): Signal [mode IN port] "i_D20" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(82): Signal [mode IN port] "i_D21" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(83): Signal [mode IN port] "i_D22" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(84): Signal [mode IN port] "i_D23" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(85): Signal [mode IN port] "i_D24" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(86): Signal [mode IN port] "i_D25" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(87): Signal [mode IN port] "i_D26" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(88): Signal [mode IN port] "i_D27" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(89): Signal [mode IN port] "i_D28" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(90): Signal [mode IN port] "i_D29" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(91): Signal [mode IN port] "i_D30" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(92): Signal [mode IN port] "i_D31" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(93): Enumeration literal '0' is not of type (error).
# ** Note: ../src/mux32t1.vhd(95): VHDL Compiler exiting
# End time: 00:36:42 on Jan 31,2023, Elapsed time: 0:00:00
# Errors: 34, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_mux_32t1_32b.do line 17
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom ../src/*.vhd"
do tb_mux_32t1_32b.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 00:37:23 on Jan 31,2023
# vcom -reportprogress 300 ../src/decoder_5t32.vhd ../src/dffg.vhd ../src/mux32t1.vhd ../src/mux_32t1_32b.vhd ../src/reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_5t32
# -- Compiling architecture dataflow of decoder_5t32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity mux32t1
# -- Compiling architecture dataflow of mux32t1
# ** Error: ../src/mux32t1.vhd(61): Illegal target for signal assignment.
# ** Error: ../src/mux32t1.vhd(61): (vcom-1136) Unknown identifier "o_F".
# ** Error: ../src/mux32t1.vhd(62): Signal [mode IN port] "i_D1" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(63): Signal [mode IN port] "i_D2" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(64): Signal [mode IN port] "i_D3" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(65): Signal [mode IN port] "i_D4" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(66): Signal [mode IN port] "i_D5" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(67): Signal [mode IN port] "i_D6" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(68): Signal [mode IN port] "i_D7" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(69): Signal [mode IN port] "i_D8" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(70): Signal [mode IN port] "i_D9" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(71): Signal [mode IN port] "i_D10" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(72): Signal [mode IN port] "i_D11" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(73): Signal [mode IN port] "i_D12" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(74): Signal [mode IN port] "i_D13" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(75): Signal [mode IN port] "i_D14" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(76): Signal [mode IN port] "i_D15" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(77): Signal [mode IN port] "i_D16" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(78): Signal [mode IN port] "i_D17" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(79): Signal [mode IN port] "i_D18" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(80): Signal [mode IN port] "i_D19" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(81): Signal [mode IN port] "i_D20" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(82): Signal [mode IN port] "i_D21" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(83): Signal [mode IN port] "i_D22" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(84): Signal [mode IN port] "i_D23" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(85): Signal [mode IN port] "i_D24" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(86): Signal [mode IN port] "i_D25" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(87): Signal [mode IN port] "i_D26" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(88): Signal [mode IN port] "i_D27" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(89): Signal [mode IN port] "i_D28" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(90): Signal [mode IN port] "i_D29" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(91): Signal [mode IN port] "i_D30" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(92): Signal [mode IN port] "i_D31" is type ieee.std_logic_1164.STD_LOGIC; expecting type (error).
# ** Error: ../src/mux32t1.vhd(93): Enumeration literal '0' is not of type (error).
# ** Note: ../src/mux32t1.vhd(95): VHDL Compiler exiting
# End time: 00:37:23 on Jan 31,2023, Elapsed time: 0:00:00
# Errors: 34, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_mux_32t1_32b.do line 17
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom ../src/*.vhd"
do tb_mux_32t1_32b.do1
# Cannot open macro file: tb_mux_32t1_32b.do1
do tb_mux_32t1_32b.do1
# Cannot open macro file: tb_mux_32t1_32b.do1
do tb_mux_32t1_32b.do1
# Cannot open macro file: tb_mux_32t1_32b.do1
do tb_mux_32t1_32b.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 00:38:28 on Jan 31,2023
# vcom -reportprogress 300 ../src/decoder_5t32.vhd ../src/dffg.vhd ../src/mux32t1.vhd ../src/mux_32t1_32b.vhd ../src/reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_5t32
# -- Compiling architecture dataflow of decoder_5t32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity mux32t1
# -- Compiling architecture dataflow of mux32t1
# -- Compiling entity mux_32t1_32b
# -- Compiling architecture structural of mux_32t1_32b
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# End time: 00:38:29 on Jan 31,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 00:38:29 on Jan 31,2023
# vcom -reportprogress 300 ../src/testbench/tb_decoder_5t32.vhd ../src/testbench/tb_dffg.vhd ../src/testbench/tb_mux_32t1_32b.vhd ../src/testbench/tb_reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_5t32
# -- Compiling architecture mixed of tb_decoder_5t32
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_mux_32t1_32b
# -- Compiling architecture mixed of tb_mux_32t1_32b
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(73): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(74): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(75): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(76): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(77): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(78): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(79): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(80): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(81): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(82): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(83): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(84): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(85): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(86): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(87): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(88): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(89): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(90): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(91): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(92): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(93): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(94): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(95): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(96): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(97): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(98): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(99): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(100): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(101): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(102): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(103): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(104): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(119): (vcom-1136) Unknown identifier "s_i_D0".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(120): (vcom-1136) Unknown identifier "s_i_D1".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(121): (vcom-1136) Unknown identifier "s_i_D2".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(122): (vcom-1136) Unknown identifier "s_i_D3".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(123): (vcom-1136) Unknown identifier "s_i_D4".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(124): (vcom-1136) Unknown identifier "s_i_D5".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(125): (vcom-1136) Unknown identifier "s_i_D6".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(126): (vcom-1136) Unknown identifier "s_i_D7".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(127): (vcom-1136) Unknown identifier "s_i_D8".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(128): (vcom-1136) Unknown identifier "s_i_D9".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(129): (vcom-1136) Unknown identifier "s_i_D10".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(130): (vcom-1136) Unknown identifier "s_i_D11".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(131): (vcom-1136) Unknown identifier "s_i_D12".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(132): (vcom-1136) Unknown identifier "s_i_D13".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(133): (vcom-1136) Unknown identifier "s_i_D14".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(134): (vcom-1136) Unknown identifier "s_i_D15".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(135): (vcom-1136) Unknown identifier "s_i_D16".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(136): (vcom-1136) Unknown identifier "s_i_D17".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(137): (vcom-1136) Unknown identifier "s_i_D18".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(138): (vcom-1136) Unknown identifier "s_i_D19".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(139): (vcom-1136) Unknown identifier "s_i_D20".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(140): (vcom-1136) Unknown identifier "s_i_D21".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(141): (vcom-1136) Unknown identifier "s_i_D22".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(142): (vcom-1136) Unknown identifier "s_i_D23".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(143): (vcom-1136) Unknown identifier "s_i_D24".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(144): (vcom-1136) Unknown identifier "s_i_D25".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(145): (vcom-1136) Unknown identifier "s_i_D26".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(146): (vcom-1136) Unknown identifier "s_i_D27".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(147): (vcom-1136) Unknown identifier "s_i_D28".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(148): (vcom-1136) Unknown identifier "s_i_D29".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(149): (vcom-1136) Unknown identifier "s_i_D30".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(150): (vcom-1136) Unknown identifier "s_i_D31".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(156): near "end": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(159): Illegal sequential statement.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(188): near "mixed": (vcom-1576) expecting PROCESS.
# ** Error: ../src/testbench/tb_reg_N.vhd(19): near "is": (vcom-1576) expecting ';'.
# ** Error: ../src/testbench/tb_reg_N.vhd(21): Labels do not match: 'mixed' and 'tb_reg_N'.
# ** Note: ../src/testbench/tb_reg_N.vhd(21): VHDL Compiler exiting
# End time: 00:38:29 on Jan 31,2023, Elapsed time: 0:00:00
# Errors: 69, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_mux_32t1_32b.do line 18
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom ../src/testbench/*.vhd"
do tb_mux_32t1_32b.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 00:39:35 on Jan 31,2023
# vcom -reportprogress 300 ../src/decoder_5t32.vhd ../src/dffg.vhd ../src/mux32t1.vhd ../src/mux_32t1_32b.vhd ../src/reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_5t32
# -- Compiling architecture dataflow of decoder_5t32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity mux32t1
# -- Compiling architecture dataflow of mux32t1
# -- Compiling entity mux_32t1_32b
# -- Compiling architecture structural of mux_32t1_32b
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# End time: 00:39:35 on Jan 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 00:39:35 on Jan 31,2023
# vcom -reportprogress 300 ../src/testbench/tb_decoder_5t32.vhd ../src/testbench/tb_dffg.vhd ../src/testbench/tb_mux_32t1_32b.vhd ../src/testbench/tb_reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_5t32
# -- Compiling architecture mixed of tb_decoder_5t32
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_mux_32t1_32b
# -- Compiling architecture mixed of tb_mux_32t1_32b
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(73): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(119): (vcom-1136) Unknown identifier "s_i_D0".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(120): (vcom-1136) Unknown identifier "s_i_D1".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(121): (vcom-1136) Unknown identifier "s_i_D2".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(122): (vcom-1136) Unknown identifier "s_i_D3".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(123): (vcom-1136) Unknown identifier "s_i_D4".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(124): (vcom-1136) Unknown identifier "s_i_D5".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(125): (vcom-1136) Unknown identifier "s_i_D6".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(126): (vcom-1136) Unknown identifier "s_i_D7".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(127): (vcom-1136) Unknown identifier "s_i_D8".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(128): (vcom-1136) Unknown identifier "s_i_D9".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(129): (vcom-1136) Unknown identifier "s_i_D10".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(130): (vcom-1136) Unknown identifier "s_i_D11".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(131): (vcom-1136) Unknown identifier "s_i_D12".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(132): (vcom-1136) Unknown identifier "s_i_D13".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(133): (vcom-1136) Unknown identifier "s_i_D14".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(134): (vcom-1136) Unknown identifier "s_i_D15".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(135): (vcom-1136) Unknown identifier "s_i_D16".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(136): (vcom-1136) Unknown identifier "s_i_D17".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(137): (vcom-1136) Unknown identifier "s_i_D18".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(138): (vcom-1136) Unknown identifier "s_i_D19".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(139): (vcom-1136) Unknown identifier "s_i_D20".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(140): (vcom-1136) Unknown identifier "s_i_D21".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(141): (vcom-1136) Unknown identifier "s_i_D22".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(142): (vcom-1136) Unknown identifier "s_i_D23".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(143): (vcom-1136) Unknown identifier "s_i_D24".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(144): (vcom-1136) Unknown identifier "s_i_D25".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(145): (vcom-1136) Unknown identifier "s_i_D26".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(146): (vcom-1136) Unknown identifier "s_i_D27".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(147): (vcom-1136) Unknown identifier "s_i_D28".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(148): (vcom-1136) Unknown identifier "s_i_D29".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(149): (vcom-1136) Unknown identifier "s_i_D30".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(150): (vcom-1136) Unknown identifier "s_i_D31".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(156): near "end": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(159): Illegal sequential statement.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(188): near "mixed": (vcom-1576) expecting PROCESS.
# ** Error: ../src/testbench/tb_reg_N.vhd(19): near "is": (vcom-1576) expecting ';'.
# ** Error: ../src/testbench/tb_reg_N.vhd(21): Labels do not match: 'mixed' and 'tb_reg_N'.
# ** Note: ../src/testbench/tb_reg_N.vhd(21): VHDL Compiler exiting
# End time: 00:39:36 on Jan 31,2023, Elapsed time: 0:00:01
# Errors: 38, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_mux_32t1_32b.do line 18
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom ../src/testbench/*.vhd"
do tb_mux_32t1_32b.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 00:39:58 on Jan 31,2023
# vcom -reportprogress 300 ../src/decoder_5t32.vhd ../src/dffg.vhd ../src/mux32t1.vhd ../src/mux_32t1_32b.vhd ../src/reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_5t32
# -- Compiling architecture dataflow of decoder_5t32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity mux32t1
# -- Compiling architecture dataflow of mux32t1
# -- Compiling entity mux_32t1_32b
# -- Compiling architecture structural of mux_32t1_32b
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# End time: 00:39:58 on Jan 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 00:39:58 on Jan 31,2023
# vcom -reportprogress 300 ../src/testbench/tb_decoder_5t32.vhd ../src/testbench/tb_dffg.vhd ../src/testbench/tb_mux_32t1_32b.vhd ../src/testbench/tb_reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_5t32
# -- Compiling architecture mixed of tb_decoder_5t32
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_mux_32t1_32b
# -- Compiling architecture mixed of tb_mux_32t1_32b
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(72): near ",": (vcom-1576) expecting ';'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(118): (vcom-1136) Unknown identifier "s_i_S".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(119): (vcom-1136) Unknown identifier "s_i_D0".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(120): (vcom-1136) Unknown identifier "s_i_D1".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(121): (vcom-1136) Unknown identifier "s_i_D2".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(122): (vcom-1136) Unknown identifier "s_i_D3".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(123): (vcom-1136) Unknown identifier "s_i_D4".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(124): (vcom-1136) Unknown identifier "s_i_D5".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(125): (vcom-1136) Unknown identifier "s_i_D6".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(126): (vcom-1136) Unknown identifier "s_i_D7".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(127): (vcom-1136) Unknown identifier "s_i_D8".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(128): (vcom-1136) Unknown identifier "s_i_D9".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(129): (vcom-1136) Unknown identifier "s_i_D10".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(130): (vcom-1136) Unknown identifier "s_i_D11".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(131): (vcom-1136) Unknown identifier "s_i_D12".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(132): (vcom-1136) Unknown identifier "s_i_D13".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(133): (vcom-1136) Unknown identifier "s_i_D14".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(134): (vcom-1136) Unknown identifier "s_i_D15".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(135): (vcom-1136) Unknown identifier "s_i_D16".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(136): (vcom-1136) Unknown identifier "s_i_D17".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(137): (vcom-1136) Unknown identifier "s_i_D18".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(138): (vcom-1136) Unknown identifier "s_i_D19".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(139): (vcom-1136) Unknown identifier "s_i_D20".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(140): (vcom-1136) Unknown identifier "s_i_D21".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(141): (vcom-1136) Unknown identifier "s_i_D22".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(142): (vcom-1136) Unknown identifier "s_i_D23".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(143): (vcom-1136) Unknown identifier "s_i_D24".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(144): (vcom-1136) Unknown identifier "s_i_D25".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(145): (vcom-1136) Unknown identifier "s_i_D26".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(146): (vcom-1136) Unknown identifier "s_i_D27".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(147): (vcom-1136) Unknown identifier "s_i_D28".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(148): (vcom-1136) Unknown identifier "s_i_D29".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(149): (vcom-1136) Unknown identifier "s_i_D30".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(150): (vcom-1136) Unknown identifier "s_i_D31".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(156): near "end": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(159): Illegal sequential statement.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(161): Illegal target for signal assignment.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(161): (vcom-1136) Unknown identifier "s_i_S".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(161): (vcom-1136) Unknown identifier "s_i_S".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(167): Illegal target for signal assignment.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(167): (vcom-1136) Unknown identifier "s_i_S".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(167): (vcom-1136) Unknown identifier "s_i_S".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(173): Illegal target for signal assignment.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(173): (vcom-1136) Unknown identifier "s_i_S".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(173): (vcom-1136) Unknown identifier "s_i_S".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(179): Illegal target for signal assignment.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(179): (vcom-1136) Unknown identifier "s_i_S".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(179): (vcom-1136) Unknown identifier "s_i_S".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(185): Illegal target for signal assignment.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(185): (vcom-1136) Unknown identifier "s_i_S".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(185): (vcom-1136) Unknown identifier "s_i_S".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(188): near "mixed": (vcom-1576) expecting PROCESS.
# ** Error: ../src/testbench/tb_reg_N.vhd(19): near "is": (vcom-1576) expecting ';'.
# ** Error: ../src/testbench/tb_reg_N.vhd(21): Labels do not match: 'mixed' and 'tb_reg_N'.
# ** Note: ../src/testbench/tb_reg_N.vhd(21): VHDL Compiler exiting
# End time: 00:39:58 on Jan 31,2023, Elapsed time: 0:00:00
# Errors: 54, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_mux_32t1_32b.do line 18
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom ../src/testbench/*.vhd"
do tb_mux_32t1_32b.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 00:40:45 on Jan 31,2023
# vcom -reportprogress 300 ../src/decoder_5t32.vhd ../src/dffg.vhd ../src/mux32t1.vhd ../src/mux_32t1_32b.vhd ../src/reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_5t32
# -- Compiling architecture dataflow of decoder_5t32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity mux32t1
# -- Compiling architecture dataflow of mux32t1
# -- Compiling entity mux_32t1_32b
# -- Compiling architecture structural of mux_32t1_32b
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# End time: 00:40:45 on Jan 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 00:40:45 on Jan 31,2023
# vcom -reportprogress 300 ../src/testbench/tb_decoder_5t32.vhd ../src/testbench/tb_dffg.vhd ../src/testbench/tb_mux_32t1_32b.vhd ../src/testbench/tb_reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_5t32
# -- Compiling architecture mixed of tb_decoder_5t32
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_mux_32t1_32b
# -- Compiling architecture mixed of tb_mux_32t1_32b
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(73): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(74): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(75): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(76): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(77): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(78): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(79): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(80): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(81): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(82): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(83): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(84): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(85): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(86): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(87): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(88): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(89): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(90): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(91): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(92): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(93): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(94): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(95): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(96): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(97): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(98): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(99): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(100): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(101): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(102): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(103): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(104): near "std_logic_vector": (vcom-1576) expecting ':'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(119): (vcom-1136) Unknown identifier "s_i_D0".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(120): (vcom-1136) Unknown identifier "s_i_D1".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(121): (vcom-1136) Unknown identifier "s_i_D2".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(122): (vcom-1136) Unknown identifier "s_i_D3".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(123): (vcom-1136) Unknown identifier "s_i_D4".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(124): (vcom-1136) Unknown identifier "s_i_D5".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(125): (vcom-1136) Unknown identifier "s_i_D6".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(126): (vcom-1136) Unknown identifier "s_i_D7".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(127): (vcom-1136) Unknown identifier "s_i_D8".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(128): (vcom-1136) Unknown identifier "s_i_D9".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(129): (vcom-1136) Unknown identifier "s_i_D10".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(130): (vcom-1136) Unknown identifier "s_i_D11".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(131): (vcom-1136) Unknown identifier "s_i_D12".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(132): (vcom-1136) Unknown identifier "s_i_D13".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(133): (vcom-1136) Unknown identifier "s_i_D14".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(134): (vcom-1136) Unknown identifier "s_i_D15".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(135): (vcom-1136) Unknown identifier "s_i_D16".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(136): (vcom-1136) Unknown identifier "s_i_D17".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(137): (vcom-1136) Unknown identifier "s_i_D18".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(138): (vcom-1136) Unknown identifier "s_i_D19".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(139): (vcom-1136) Unknown identifier "s_i_D20".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(140): (vcom-1136) Unknown identifier "s_i_D21".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(141): (vcom-1136) Unknown identifier "s_i_D22".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(142): (vcom-1136) Unknown identifier "s_i_D23".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(143): (vcom-1136) Unknown identifier "s_i_D24".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(144): (vcom-1136) Unknown identifier "s_i_D25".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(145): (vcom-1136) Unknown identifier "s_i_D26".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(146): (vcom-1136) Unknown identifier "s_i_D27".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(147): (vcom-1136) Unknown identifier "s_i_D28".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(148): (vcom-1136) Unknown identifier "s_i_D29".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(149): (vcom-1136) Unknown identifier "s_i_D30".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(150): (vcom-1136) Unknown identifier "s_i_D31".
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(156): near "end": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(159): Illegal sequential statement.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(188): near "mixed": (vcom-1576) expecting PROCESS.
# ** Error: ../src/testbench/tb_reg_N.vhd(19): near "is": (vcom-1576) expecting ';'.
# ** Error: ../src/testbench/tb_reg_N.vhd(21): Labels do not match: 'mixed' and 'tb_reg_N'.
# ** Note: ../src/testbench/tb_reg_N.vhd(21): VHDL Compiler exiting
# End time: 00:40:45 on Jan 31,2023, Elapsed time: 0:00:00
# Errors: 69, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_mux_32t1_32b.do line 18
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom ../src/testbench/*.vhd"
do tb_mux_32t1_32b.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 00:41:51 on Jan 31,2023
# vcom -reportprogress 300 ../src/decoder_5t32.vhd ../src/dffg.vhd ../src/mux32t1.vhd ../src/mux_32t1_32b.vhd ../src/reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_5t32
# -- Compiling architecture dataflow of decoder_5t32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity mux32t1
# -- Compiling architecture dataflow of mux32t1
# -- Compiling entity mux_32t1_32b
# -- Compiling architecture structural of mux_32t1_32b
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# End time: 00:41:51 on Jan 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 00:41:51 on Jan 31,2023
# vcom -reportprogress 300 ../src/testbench/tb_decoder_5t32.vhd ../src/testbench/tb_dffg.vhd ../src/testbench/tb_mux_32t1_32b.vhd ../src/testbench/tb_reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_5t32
# -- Compiling architecture mixed of tb_decoder_5t32
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_mux_32t1_32b
# -- Compiling architecture mixed of tb_mux_32t1_32b
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(156): near "end": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(159): Illegal sequential statement.
# ** Error: ../src/testbench/tb_mux_32t1_32b.vhd(188): near "mixed": (vcom-1576) expecting PROCESS.
# ** Error: ../src/testbench/tb_reg_N.vhd(19): near "is": (vcom-1576) expecting ';'.
# ** Error: ../src/testbench/tb_reg_N.vhd(21): Labels do not match: 'mixed' and 'tb_reg_N'.
# ** Note: ../src/testbench/tb_reg_N.vhd(21): VHDL Compiler exiting
# End time: 00:41:51 on Jan 31,2023, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_mux_32t1_32b.do line 18
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom ../src/testbench/*.vhd"
do tb_mux_32t1_32b.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 00:42:10 on Jan 31,2023
# vcom -reportprogress 300 ../src/decoder_5t32.vhd ../src/dffg.vhd ../src/mux32t1.vhd ../src/mux_32t1_32b.vhd ../src/reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_5t32
# -- Compiling architecture dataflow of decoder_5t32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity mux32t1
# -- Compiling architecture dataflow of mux32t1
# -- Compiling entity mux_32t1_32b
# -- Compiling architecture structural of mux_32t1_32b
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# End time: 00:42:11 on Jan 31,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 00:42:11 on Jan 31,2023
# vcom -reportprogress 300 ../src/testbench/tb_decoder_5t32.vhd ../src/testbench/tb_dffg.vhd ../src/testbench/tb_mux_32t1_32b.vhd ../src/testbench/tb_reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_5t32
# -- Compiling architecture mixed of tb_decoder_5t32
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_mux_32t1_32b
# -- Compiling architecture mixed of tb_mux_32t1_32b
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# End time: 00:42:11 on Jan 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:42:11 on Jan 31,2023, Elapsed time: 1:45:25
# Errors: 7, Warnings: 3
# vsim -voptargs="+acc" work.tb_mux_32t1_32b 
# Start time: 00:42:11 on Jan 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_mux_32t1_32b(mixed)#1
# Loading work.mux_32t1_32b(structural)#1
# Loading work.mux32t1(dataflow)#1
# 0 ns
# 1344 ns
do tb_mux_32t1_32b.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 00:42:53 on Jan 31,2023
# vcom -reportprogress 300 ../src/decoder_5t32.vhd ../src/dffg.vhd ../src/mux32t1.vhd ../src/mux_32t1_32b.vhd ../src/reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_5t32
# -- Compiling architecture dataflow of decoder_5t32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity mux32t1
# -- Compiling architecture dataflow of mux32t1
# -- Compiling entity mux_32t1_32b
# -- Compiling architecture structural of mux_32t1_32b
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# End time: 00:42:53 on Jan 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 00:42:53 on Jan 31,2023
# vcom -reportprogress 300 ../src/testbench/tb_decoder_5t32.vhd ../src/testbench/tb_dffg.vhd ../src/testbench/tb_mux_32t1_32b.vhd ../src/testbench/tb_reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_5t32
# -- Compiling architecture mixed of tb_decoder_5t32
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_mux_32t1_32b
# -- Compiling architecture mixed of tb_mux_32t1_32b
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# End time: 00:42:54 on Jan 31,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 00:42:54 on Jan 31,2023, Elapsed time: 0:00:43
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_mux_32t1_32b 
# Start time: 00:42:54 on Jan 31,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_mux_32t1_32b(mixed)#1
# Loading work.mux_32t1_32b(structural)#1
# Loading work.mux32t1(dataflow)#1
# 0 ns
# 1344 ns
do tb_mux_32t1_32b.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 00:43:28 on Jan 31,2023
# vcom -reportprogress 300 ../src/decoder_5t32.vhd ../src/dffg.vhd ../src/mux32t1.vhd ../src/mux_32t1_32b.vhd ../src/reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_5t32
# -- Compiling architecture dataflow of decoder_5t32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity mux32t1
# -- Compiling architecture dataflow of mux32t1
# -- Compiling entity mux_32t1_32b
# -- Compiling architecture structural of mux_32t1_32b
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# End time: 00:43:28 on Jan 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 00:43:28 on Jan 31,2023
# vcom -reportprogress 300 ../src/testbench/tb_decoder_5t32.vhd ../src/testbench/tb_dffg.vhd ../src/testbench/tb_mux_32t1_32b.vhd ../src/testbench/tb_reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_5t32
# -- Compiling architecture mixed of tb_decoder_5t32
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_mux_32t1_32b
# -- Compiling architecture mixed of tb_mux_32t1_32b
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# End time: 00:43:28 on Jan 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:43:29 on Jan 31,2023, Elapsed time: 0:00:35
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_mux_32t1_32b 
# Start time: 00:43:29 on Jan 31,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_mux_32t1_32b(mixed)#1
# Loading work.mux_32t1_32b(structural)#1
# Loading work.mux32t1(dataflow)#1
# 0 ns
# 1344 ns
do tb_mux_32t1_32b.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 00:43:38 on Jan 31,2023
# vcom -reportprogress 300 ../src/decoder_5t32.vhd ../src/dffg.vhd ../src/mux32t1.vhd ../src/mux_32t1_32b.vhd ../src/reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_5t32
# -- Compiling architecture dataflow of decoder_5t32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity mux32t1
# -- Compiling architecture dataflow of mux32t1
# -- Compiling entity mux_32t1_32b
# -- Compiling architecture structural of mux_32t1_32b
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# End time: 00:43:38 on Jan 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 00:43:38 on Jan 31,2023
# vcom -reportprogress 300 ../src/testbench/tb_decoder_5t32.vhd ../src/testbench/tb_dffg.vhd ../src/testbench/tb_mux_32t1_32b.vhd ../src/testbench/tb_reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_5t32
# -- Compiling architecture mixed of tb_decoder_5t32
# -- Compiling entity tb_dffg
# -- Compiling architecture behavior of tb_dffg
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_mux_32t1_32b
# -- Compiling architecture mixed of tb_mux_32t1_32b
# -- Compiling entity tb_reg_N
# -- Compiling architecture behavior of tb_reg_N
# End time: 00:43:38 on Jan 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:43:39 on Jan 31,2023, Elapsed time: 0:00:10
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb_mux_32t1_32b 
# Start time: 00:43:39 on Jan 31,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_mux_32t1_32b(mixed)#1
# Loading work.mux_32t1_32b(structural)#1
# Loading work.mux32t1(dataflow)#1
# 0 ns
# 1344 ns
# End time: 00:47:02 on Jan 31,2023, Elapsed time: 0:03:23
# Errors: 0, Warnings: 1
