/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [9:0] _01_;
  wire [3:0] _02_;
  wire [6:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire celloutsig_0_14z;
  reg [7:0] celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire [9:0] celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_21z;
  wire [17:0] celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [23:0] celloutsig_0_5z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [12:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [15:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [25:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [16:0] celloutsig_1_7z;
  reg [9:0] celloutsig_1_8z;
  wire [13:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = celloutsig_1_17z | celloutsig_1_10z;
  assign celloutsig_0_8z = celloutsig_0_5z[4] | celloutsig_0_3z;
  assign celloutsig_0_14z = in_data[66] | celloutsig_0_11z[8];
  assign celloutsig_1_5z = _00_ | in_data[136];
  assign celloutsig_1_9z = { in_data[122:121], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_5z } + celloutsig_1_7z[14:1];
  assign celloutsig_1_18z = { celloutsig_1_2z[17:3], celloutsig_1_4z } + { celloutsig_1_2z[12:10], celloutsig_1_14z };
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _01_ <= 10'h000;
    else _01_ <= { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z };
  reg [3:0] _10_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _10_ <= 4'h0;
    else _10_ <= { in_data[115:113], celloutsig_1_0z };
  assign { _02_[3:1], _00_ } = _10_;
  assign celloutsig_0_0z = in_data[27:21] & in_data[21:15];
  assign celloutsig_1_12z = { celloutsig_1_2z[15], celloutsig_1_9z } == { celloutsig_1_8z[7:0], celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_2z = { celloutsig_0_0z[6], celloutsig_0_1z } == in_data[79:71];
  assign celloutsig_0_3z = celloutsig_0_0z[6:4] <= celloutsig_0_1z[2:0];
  assign celloutsig_1_4z = in_data[121:109] <= { in_data[179:170], celloutsig_1_1z };
  assign celloutsig_0_11z = { _01_, celloutsig_0_3z } % { 1'h1, _01_[1:0], celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_10z = { _01_[8:1], celloutsig_0_3z } * celloutsig_0_5z[8:0];
  assign celloutsig_0_19z = { celloutsig_0_11z[9:1], celloutsig_0_3z } * celloutsig_0_11z[9:0];
  assign celloutsig_0_16z = celloutsig_0_11z[1] ? { celloutsig_0_0z[4], celloutsig_0_15z } : celloutsig_0_10z;
  assign celloutsig_1_11z = ~ celloutsig_1_8z[5:3];
  assign celloutsig_1_17z = & { celloutsig_1_16z, _00_, _02_[3:1] };
  assign celloutsig_1_0z = & in_data[152:147];
  assign celloutsig_1_10z = ^ celloutsig_1_9z[9:2];
  assign celloutsig_1_16z = ^ in_data[124:120];
  assign celloutsig_0_5z = in_data[41:18] << { in_data[4], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[44:37] << in_data[27:20];
  assign celloutsig_0_21z = celloutsig_0_10z[8:2] << celloutsig_0_15z[7:1];
  assign celloutsig_0_22z = { in_data[81:65], celloutsig_0_14z } << { celloutsig_0_16z[7:0], celloutsig_0_19z };
  assign celloutsig_1_2z = { in_data[184:174], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } << { in_data[160:137], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, _02_[3:1], _00_, celloutsig_1_5z, _02_[3:1], _00_, celloutsig_1_5z, celloutsig_1_1z } << { celloutsig_1_2z[20:8], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_1z = { in_data[119:118], celloutsig_1_0z } >> { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_14z = { celloutsig_1_8z[7:3], celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_4z } - { in_data[158:147], celloutsig_1_4z };
  always_latch
    if (clkin_data[64]) celloutsig_0_15z = 8'h00;
    else if (clkin_data[128]) celloutsig_0_15z = { celloutsig_0_11z[10:4], celloutsig_0_14z };
  always_latch
    if (clkin_data[96]) celloutsig_1_8z = 10'h000;
    else if (!clkin_data[160]) celloutsig_1_8z = celloutsig_1_7z[13:4];
  assign _02_[0] = _00_;
  assign { out_data[143:128], out_data[96], out_data[38:32], out_data[17:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
