// Seed: 1595457029
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  localparam id_7 = -1 >= 1 === 1;
  if (1) begin : LABEL_0
    supply1 id_8 = 1;
  end else supply1 id_9, id_10, id_11, id_12, id_13;
  assign id_11 = -1'b0;
  logic id_14;
  wire  id_15;
endmodule
module module_1 #(
    parameter id_5 = 32'd59
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5
);
  inout wire _id_5;
  input wire id_4;
  xor primCall (id_2, id_1, id_3);
  inout uwire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4
  );
  output wire id_2;
  inout wire id_1;
  wire [-1 'b0 : id_5] id_6;
  assign id_5 = id_1;
  logic id_7;
  generate
    logic id_8;
  endgenerate
  logic id_9;
  assign id_3 = -1;
endmodule
