{"Source Block": ["hdl/library/cn0363/cn0363_phase_data_sync/cn0363_phase_data_sync.v@151:166@HdlStmProcess", "  end\nend\n\nassign sync = s_axis_sample_data[3:0] == 'h00 && data_counter == 'h3;\n\nalways @(posedge clk) begin\n  if (processing_resetn == 1'b0) begin\n    synced <= ~sample_has_stat;\n  end else begin\n    if (s_axis_sample_valid == 1'b1 && sync == 1'b1) begin\n      synced <= 1'b1;\n    end\n  end\nend\n\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[156, "always @(posedge clk) begin\n"], [157, "  if (processing_resetn == 1'b0) begin\n"], [158, "    synced <= ~sample_has_stat;\n"], [159, "  end else begin\n"], [160, "    if (s_axis_sample_valid == 1'b1 && sync == 1'b1) begin\n"], [161, "      synced <= 1'b1;\n"], [164, "end\n"]], "Add": [[161, "  always @(posedge clk) begin\n"], [161, "    if (processing_resetn == 1'b0) begin\n"], [161, "      synced <= ~sample_has_stat;\n"], [161, "    end else begin\n"], [161, "      if (s_axis_sample_valid == 1'b1 && sync == 1'b1) begin\n"], [161, "        synced <= 1'b1;\n"], [161, "      end\n"]]}}