Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Mar  2 15:00:36 2025
| Host         : DESKTOP-MCR5VBE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file seg_static_timing_summary_routed.rpt -pb seg_static_timing_summary_routed.pb -rpx seg_static_timing_summary_routed.rpx -warn_on_violation
| Design       : seg_static
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  48          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (48)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (107)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (48)
-------------------------
 There are 48 register/latch pins with no clock driven by root clock pin: sys_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (107)
--------------------------------------------------
 There are 107 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  120          inf        0.000                      0                  120           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           120 Endpoints
Min Delay           120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            sel_reg[0]_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.699ns  (logic 1.547ns (27.136%)  route 4.153ns (72.864%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    R16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.703     3.145    sys_rst_n_IBUF
    SLICE_X0Y84          LUT1 (Prop_lut1_I0_O)        0.105     3.250 f  cnt[24]_i_2/O
                         net (fo=48, routed)          2.449     5.699    cnt[24]_i_2_n_0
    SLICE_X0Y122         FDCE                                         f  sel_reg[0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            sel_reg[4]_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.699ns  (logic 1.547ns (27.136%)  route 4.153ns (72.864%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    R16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.703     3.145    sys_rst_n_IBUF
    SLICE_X0Y84          LUT1 (Prop_lut1_I0_O)        0.105     3.250 f  cnt[24]_i_2/O
                         net (fo=48, routed)          2.449     5.699    cnt[24]_i_2_n_0
    SLICE_X0Y122         FDCE                                         f  sel_reg[4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            sel_reg[5]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.699ns  (logic 1.547ns (27.136%)  route 4.153ns (72.864%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    R16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.703     3.145    sys_rst_n_IBUF
    SLICE_X0Y84          LUT1 (Prop_lut1_I0_O)        0.105     3.250 f  cnt[24]_i_2/O
                         net (fo=48, routed)          2.449     5.699    cnt[24]_i_2_n_0
    SLICE_X0Y122         FDPE                                         f  sel_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            sel_reg[5]_lopt_replica/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.699ns  (logic 1.547ns (27.136%)  route 4.153ns (72.864%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    R16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.703     3.145    sys_rst_n_IBUF
    SLICE_X0Y84          LUT1 (Prop_lut1_I0_O)        0.105     3.250 f  cnt[24]_i_2/O
                         net (fo=48, routed)          2.449     5.699    cnt[24]_i_2_n_0
    SLICE_X0Y122         FDPE                                         f  sel_reg[5]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            sel_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.695ns  (logic 1.547ns (27.154%)  route 4.149ns (72.846%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    R16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.703     3.145    sys_rst_n_IBUF
    SLICE_X0Y84          LUT1 (Prop_lut1_I0_O)        0.105     3.250 f  cnt[24]_i_2/O
                         net (fo=48, routed)          2.445     5.695    cnt[24]_i_2_n_0
    SLICE_X1Y122         FDCE                                         f  sel_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.627ns  (logic 3.834ns (68.139%)  route 1.793ns (31.861%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE                         0.000     0.000 r  seg_reg[4]/C
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  seg_reg[4]/Q
                         net (fo=1, routed)           1.793     2.141    seg_OBUF[4]
    AB20                 OBUF (Prop_obuf_I_O)         3.486     5.627 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.627    seg[4]
    AB20                                                              r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            sel_reg[3]_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.584ns  (logic 1.547ns (27.694%)  route 4.038ns (72.306%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    R16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.703     3.145    sys_rst_n_IBUF
    SLICE_X0Y84          LUT1 (Prop_lut1_I0_O)        0.105     3.250 f  cnt[24]_i_2/O
                         net (fo=48, routed)          2.334     5.584    cnt[24]_i_2_n_0
    SLICE_X0Y121         FDCE                                         f  sel_reg[3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            sel_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.584ns  (logic 1.547ns (27.694%)  route 4.038ns (72.306%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    R16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.703     3.145    sys_rst_n_IBUF
    SLICE_X0Y84          LUT1 (Prop_lut1_I0_O)        0.105     3.250 f  cnt[24]_i_2/O
                         net (fo=48, routed)          2.334     5.584    cnt[24]_i_2_n_0
    SLICE_X0Y121         FDCE                                         f  sel_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDPE)
  Destination:            sel[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.556ns  (logic 3.659ns (65.862%)  route 1.897ns (34.138%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDPE                         0.000     0.000 r  sel_reg[5]_lopt_replica/C
    SLICE_X0Y122         FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  sel_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.897     2.276    sel_reg[5]_lopt_replica_1
    H18                  OBUF (Prop_obuf_I_O)         3.280     5.556 r  sel_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.556    sel[5]
    H18                                                               r  sel[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            sel_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.526ns  (logic 1.547ns (27.985%)  route 3.980ns (72.015%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    R16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.703     3.145    sys_rst_n_IBUF
    SLICE_X0Y84          LUT1 (Prop_lut1_I0_O)        0.105     3.250 f  cnt[24]_i_2/O
                         net (fo=48, routed)          2.276     5.526    cnt[24]_i_2_n_0
    SLICE_X0Y116         FDCE                                         f  sel_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sel_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sel_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.802%)  route 0.116ns (45.198%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDCE                         0.000     0.000 r  sel_reg[0]/C
    SLICE_X1Y122         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sel_reg[0]/Q
                         net (fo=2, routed)           0.116     0.257    sel_OBUF[0]
    SLICE_X0Y122         FDPE                                         r  sel_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sel_reg[5]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.263%)  route 0.119ns (45.737%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDCE                         0.000     0.000 r  sel_reg[0]/C
    SLICE_X1Y122         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sel_reg[0]/Q
                         net (fo=2, routed)           0.119     0.260    sel_OBUF[0]
    SLICE_X0Y122         FDPE                                         r  sel_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sel_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.217%)  route 0.185ns (56.783%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDCE                         0.000     0.000 r  sel_reg[3]/C
    SLICE_X0Y114         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sel_reg[3]/Q
                         net (fo=2, routed)           0.185     0.326    sel_OBUF[3]
    SLICE_X0Y111         FDCE                                         r  sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sel_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.141ns (42.195%)  route 0.193ns (57.805%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDCE                         0.000     0.000 r  sel_reg[4]/C
    SLICE_X0Y121         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sel_reg[4]/Q
                         net (fo=2, routed)           0.193     0.334    sel_OBUF[4]
    SLICE_X0Y121         FDCE                                         r  sel_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.141ns (39.676%)  route 0.214ns (60.324%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE                         0.000     0.000 r  sel_reg[2]/C
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sel_reg[2]/Q
                         net (fo=2, routed)           0.214     0.355    sel_OBUF[2]
    SLICE_X0Y116         FDCE                                         r  sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.186ns (49.592%)  route 0.189ns (50.408%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_reg[0]/Q
                         net (fo=28, routed)          0.189     0.330    cnt_reg_n_0_[0]
    SLICE_X3Y88          LUT1 (Prop_lut1_I0_O)        0.045     0.375 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.375    cnt[0]
    SLICE_X3Y88          FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.141ns (37.352%)  route 0.236ns (62.648%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE                         0.000     0.000 r  sel_reg[1]/C
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sel_reg[1]/Q
                         net (fo=2, routed)           0.236     0.377    sel_OBUF[1]
    SLICE_X1Y122         FDCE                                         r  sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flag_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            flag_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.184ns (48.339%)  route 0.197ns (51.661%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDCE                         0.000     0.000 r  flag_reg[0]/C
    SLICE_X4Y88          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  flag_reg[0]/Q
                         net (fo=11, routed)          0.197     0.338    flag_reg[0]
    SLICE_X4Y88          LUT4 (Prop_lut4_I1_O)        0.043     0.381 r  flag[3]_i_2/O
                         net (fo=1, routed)           0.000     0.381    p_0_in[3]
    SLICE_X4Y88          FDCE                                         r  flag_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flag_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            flag_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.609%)  route 0.197ns (51.391%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDCE                         0.000     0.000 r  flag_reg[0]/C
    SLICE_X4Y88          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  flag_reg[0]/Q
                         net (fo=11, routed)          0.197     0.338    flag_reg[0]
    SLICE_X4Y88          LUT3 (Prop_lut3_I1_O)        0.045     0.383 r  flag[2]_i_1/O
                         net (fo=1, routed)           0.000     0.383    p_0_in[2]
    SLICE_X4Y88          FDCE                                         r  flag_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sel_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.141ns (36.773%)  route 0.242ns (63.227%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDCE                         0.000     0.000 r  sel_reg[4]/C
    SLICE_X0Y121         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sel_reg[4]/Q
                         net (fo=2, routed)           0.242     0.383    sel_OBUF[4]
    SLICE_X0Y114         FDCE                                         r  sel_reg[3]/D
  -------------------------------------------------------------------    -------------------





