// SPDX-License-Identifier: (GPL-2.0+ OR MIT)

/dts-v1/;
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/reset/nexell,nxp3220-reset.h>
#include "sip-s31nx-artik310s.dtsi"

/ {
	model = "Samsung artik310s explorer board based on sip-s31nx";
	compatible = "samsung,artik310s-explorer", "samsung,artik310s",
		   "nexell,nxp3220";

	chosen {
		stdout-path = &uart0;
	};

	/* Null codec for PDM reference i2s */
	snd_null_codec0: snd_null_codec@0 {
		#sound-dai-cells = <0>;
		compatible = "nexell,snd-null-codec";
		status = "okay";
	};

	sound0: sound@0 {
		compatible = "simple-audio-card";
		simple-audio-card,name = "nxp3220 Audio Card Loopback";
		status = "okay";

		simple-audio-card,dai-link@0 {
			mclk-fs = <256>;
			format = "i2s";
			frame-master = <&sndcpu0>;
			bitclock-master = <&sndcpu0>;

			sndcpu0: cpu  {
				sound-dai = <&i2s0 0>;
			};

			sndcodec0: codec {
				sound-dai = <&snd_null_codec0>;
			};
		};

		simple-audio-card,dai-link@1 {
			mclk-fs = <256>;
			format = "i2s";
			frame-master = <&sndcodec2>;
			bitclock-master = <&sndcodec2>;

			sndcpu2: cpu  {
				sound-dai = <&i2s1 0>;
			};

			sndcodec2: codec {
				sound-dai = <&snd_null_codec0>;
			};
		};
	};

	sound-pdm {
		compatible = "nexell,nxp3220-pdm-card";
		snd-controller = <&pdm>;
	};

};

&adc {
	status = "okay";
};

&dwc2otg {
	status = "okay";
};

&dwmmc_2 {
	cap-sd-highspeed;
	cd-gpios = <&gpio_b 24 0>;
	cd-inverted;
	clock-frequency = <200000000>;
	nexell,drive_shift = <0x01>;
	nexell,sample_shift = <0x00>;
	card-detect-delay = <200>;
	disable-wp;
	status = "okay";
};

&ehci {
	status = "okay";
};

&gmac0 {
	status = "okay";

	pinctrl-names = "default";
	pinctrl-0 = <&gmac0_pins>;
	phy-mode = "rgmii";
	phy-handle = <&ethphy0>;
	assigned-clocks = <&cmu CLK_GMAC_RGMII0_AXI>,
			  <&cmu CLK_GMAC_RGMII0_APB>,
			  <&cmu CLK_GMAC_RGMII0_PTP_REF>;
	assigned-clock-rates = <250000000>, <125000000>, <25000000>;

	phy-reset-gpios = <&alive_0 9 GPIO_ACTIVE_LOW>;
	phy-intr-gpios = <&alive_0 5 GPIO_ACTIVE_LOW>;
	phy-pme-gpios = <&alive_0 2 GPIO_ACTIVE_LOW>;

	mdio@3 {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@3 {
			reg = <3>;
		};
	};
};

&gmac0_phyint {
	nexell,pins = "alive-5";
};

&gmac0_pme {
	nexell,pins = "alive-2";
};

&i2s0 {
	frame-bit = <32>;
	sample-rate = <48000>;
	assigned-clock-rates = <12288000>;
	status = "okay";
};

&i2s1 {
	frame-bit = <32>;
	sample-rate = <48000>;
	assigned-clock-rates = <12288000>;
	status = "okay";
};

&m_can0 {
	status = "okay";
	assigned-clocks = <&cmu CLK_CAN0_CORE>;
	assigned-clock-rates = <10000000>;
};

&m_can1 {
	status = "okay";
	assigned-clocks = <&cmu CLK_CAN1_CORE>;
	assigned-clock-rates = <10000000>;
};

&mmc2_clk {
	nexell,pin-strength = <NX_PIN_STR1>;
};

&ohci {
	status = "okay";
};

&pdm {
	ref-iis = <1>;
	sample-rate = <16000>;
	assigned-clocks = <&cmu CLK_PDM0_AXI>;
	assigned-clock-rates = <200000000>;
	strobe-hz = <1024000>;
	status = "okay";
};

&pwm {
	status = "okay";
	nexell,pwm-outputs = <0>, <1>, <2>, <3>;
	assigned-clocks = <&cmu CLK_PWM0_APB>;
	assigned-clock-rates = <166000000>;
};

&rtc {
	status = "okay";
};

&spi_1 {
	status = "okay";
	syscon0 = <&sys_reg_sys>;
	assigned-clocks = <&cmu CLK_SPI1_APB>, <&cmu CLK_SPI1_CORE>;
	assigned-clock-rates = <200000000>, <200000000>;
	cs-gpios = <&gpio_a 9 0>;

	spi-dma;
	spi-slave;
	slave-sel-offset = <0x34>;

	resets = <&cmu CLK_RESET_SPI1_CORE>;

	slave {
		compatible = "linux,spidev";
	};
};

&uart0 {
	status = "okay";
};

&uart4 {
	status = "okay";
	pinctrl-0 = <&uart4_bus &uart4_485>;
	linux,rs485-enabled-at-boot-time;
	rs485-rts-active-low;
};

&uart5 {
	status = "okay";
	pinctrl-0 = <&uart5_bus &uart5_485>;
	linux,rs485-enabled-at-boot-time;
	rs485-rts-active-low;
};

&usb2phy {
	status = "okay";
	otg,vbus-tune = <1>;
};
