{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1545082257313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition " "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545082257314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 17 22:30:57 2018 " "Processing started: Mon Dec 17 22:30:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545082257314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta trx -c trx " "Command: quartus_sta trx -c trx" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257314 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "TimeQuest Timing Analyzer" 0 0 1545082257394 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257512 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257569 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257569 ""}
{ "Info" "ISTA_SDC_FOUND" "trx.sdc " "Reading SDC File: 'trx.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257804 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 18 inst8\|clk_out net " "Ignored filter at trx.sdc(18): inst8\|clk_out could not be matched with a net" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 18 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name tx_rx_sample_clk -period 25000.000 -waveform \{ 0.000 800.000 \} \[get_nets \{inst8\|clk_out\}\] " "create_clock -name tx_rx_sample_clk -period 25000.000 -waveform \{ 0.000 800.000 \} \[get_nets \{inst8\|clk_out\}\]" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545082257815 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257815 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 19 inst19\|clk_out net " "Ignored filter at trx.sdc(19): inst19\|clk_out could not be matched with a net" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 19 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name tx_upsample_clk -period 10000.000 -waveform \{ 0.000 800.000 \} \[get_nets \{inst19\|clk_out\}\] " "create_clock -name tx_upsample_clk -period 10000.000 -waveform \{ 0.000 800.000 \} \[get_nets \{inst19\|clk_out\}\]" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545082257815 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257815 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 21 SDA port " "Ignored filter at trx.sdc(21): SDA could not be matched with a port" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 21 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(21): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name SDA_clk -period 1000.000 -waveform \{ 0.000 100.000 \} \[get_ports \{SDA\}\] " "create_clock -name SDA_clk -period 1000.000 -waveform \{ 0.000 100.000 \} \[get_ports \{SDA\}\]" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545082257816 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257816 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 22 SCL port " "Ignored filter at trx.sdc(22): SCL could not be matched with a port" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 22 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(22): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name SCL_clk -period 1000.000 -waveform \{ 0.000 100.000 \} \[get_ports \{SCL\}\] " "create_clock -name SCL_clk -period 1000.000 -waveform \{ 0.000 100.000 \} \[get_ports \{SCL\}\]" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545082257816 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257816 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 23 inst11\|Strobe net " "Ignored filter at trx.sdc(23): inst11\|Strobe could not be matched with a net" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 23 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(23): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name I2C_Strobe_clk -period 100000.000 -waveform \{ 0.000 800.000 \} \[get_nets \{inst11\|Strobe\}\] " "create_clock -name I2C_Strobe_clk -period 100000.000 -waveform \{ 0.000 800.000 \} \[get_nets \{inst11\|Strobe\}\]" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545082257816 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257816 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 24 inst4\|ClkCounter\[10\] net " "Ignored filter at trx.sdc(24): inst4\|ClkCounter\[10\] could not be matched with a net" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 24 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(24): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name ADC_slow_clk -period 100000.000 -waveform \{ 0.000 50000.000 \} \[get_nets \{inst4\|ClkCounter\[10\]\}\] " "create_clock -name ADC_slow_clk -period 100000.000 -waveform \{ 0.000 50000.000 \} \[get_nets \{inst4\|ClkCounter\[10\]\}\]" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545082257816 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257816 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 42 PLL_C0 clock " "Ignored filter at trx.sdc(42): PLL_C0 could not be matched with a clock" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257817 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 42 Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(42): Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{B_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{B_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545082257818 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 43 Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(43): Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{B_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{B_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545082257818 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 46 Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(46): Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{B_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{B_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545082257818 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 47 Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(47): Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{B_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{B_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545082257818 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 62 Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(62): Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{A_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{A_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545082257819 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257819 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 63 Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(63): Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{A_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{A_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545082257819 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257819 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 66 Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(66): Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{A_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{A_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545082257819 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257819 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 67 Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(67): Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{A_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{A_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545082257819 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257819 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 70 tx_rx_sample_clk clock " "Ignored filter at trx.sdc(70): tx_rx_sample_clk could not be matched with a clock" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257819 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 70 Argument -rise_from with value \[get_clocks \{tx_rx_sample_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(70): Argument -rise_from with value \[get_clocks \{tx_rx_sample_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{tx_rx_sample_clk\}\] -rise_to \[get_clocks \{FS_clk\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{tx_rx_sample_clk\}\] -rise_to \[get_clocks \{FS_clk\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545082257820 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 71 Argument -rise_from with value \[get_clocks \{tx_rx_sample_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(71): Argument -rise_from with value \[get_clocks \{tx_rx_sample_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{tx_rx_sample_clk\}\] -fall_to \[get_clocks \{FS_clk\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{tx_rx_sample_clk\}\] -fall_to \[get_clocks \{FS_clk\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545082257820 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 72 Argument -rise_from with value \[get_clocks \{tx_rx_sample_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(72): Argument -rise_from with value \[get_clocks \{tx_rx_sample_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{tx_rx_sample_clk\}\] -rise_to \[get_clocks \{tx_rx_sample_clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{tx_rx_sample_clk\}\] -rise_to \[get_clocks \{tx_rx_sample_clk\}\]  0.020  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545082257820 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 72 Argument -rise_to with value \[get_clocks \{tx_rx_sample_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(72): Argument -rise_to with value \[get_clocks \{tx_rx_sample_clk\}\] contains zero elements" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 73 Argument -rise_from with value \[get_clocks \{tx_rx_sample_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(73): Argument -rise_from with value \[get_clocks \{tx_rx_sample_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{tx_rx_sample_clk\}\] -fall_to \[get_clocks \{tx_rx_sample_clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{tx_rx_sample_clk\}\] -fall_to \[get_clocks \{tx_rx_sample_clk\}\]  0.020  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545082257820 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 73 Argument -fall_to with value \[get_clocks \{tx_rx_sample_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(73): Argument -fall_to with value \[get_clocks \{tx_rx_sample_clk\}\] contains zero elements" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 74 Argument -rise_from with value \[get_clocks \{tx_rx_sample_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(74): Argument -rise_from with value \[get_clocks \{tx_rx_sample_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{tx_rx_sample_clk\}\] -rise_to \[get_clocks \{clk20\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{tx_rx_sample_clk\}\] -rise_to \[get_clocks \{clk20\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545082257820 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 75 Argument -rise_from with value \[get_clocks \{tx_rx_sample_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(75): Argument -rise_from with value \[get_clocks \{tx_rx_sample_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{tx_rx_sample_clk\}\] -fall_to \[get_clocks \{clk20\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{tx_rx_sample_clk\}\] -fall_to \[get_clocks \{clk20\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545082257820 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 76 Argument -fall_from with value \[get_clocks \{tx_rx_sample_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(76): Argument -fall_from with value \[get_clocks \{tx_rx_sample_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{tx_rx_sample_clk\}\] -rise_to \[get_clocks \{FS_clk\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{tx_rx_sample_clk\}\] -rise_to \[get_clocks \{FS_clk\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545082257821 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 77 Argument -fall_from with value \[get_clocks \{tx_rx_sample_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(77): Argument -fall_from with value \[get_clocks \{tx_rx_sample_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{tx_rx_sample_clk\}\] -fall_to \[get_clocks \{FS_clk\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{tx_rx_sample_clk\}\] -fall_to \[get_clocks \{FS_clk\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545082257821 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 78 Argument -fall_from with value \[get_clocks \{tx_rx_sample_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(78): Argument -fall_from with value \[get_clocks \{tx_rx_sample_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{tx_rx_sample_clk\}\] -rise_to \[get_clocks \{tx_rx_sample_clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{tx_rx_sample_clk\}\] -rise_to \[get_clocks \{tx_rx_sample_clk\}\]  0.020  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545082257821 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 78 Argument -rise_to with value \[get_clocks \{tx_rx_sample_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(78): Argument -rise_to with value \[get_clocks \{tx_rx_sample_clk\}\] contains zero elements" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 79 Argument -fall_from with value \[get_clocks \{tx_rx_sample_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(79): Argument -fall_from with value \[get_clocks \{tx_rx_sample_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{tx_rx_sample_clk\}\] -fall_to \[get_clocks \{tx_rx_sample_clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{tx_rx_sample_clk\}\] -fall_to \[get_clocks \{tx_rx_sample_clk\}\]  0.020  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545082257821 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 79 Argument -fall_to with value \[get_clocks \{tx_rx_sample_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(79): Argument -fall_to with value \[get_clocks \{tx_rx_sample_clk\}\] contains zero elements" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 80 Argument -fall_from with value \[get_clocks \{tx_rx_sample_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(80): Argument -fall_from with value \[get_clocks \{tx_rx_sample_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{tx_rx_sample_clk\}\] -rise_to \[get_clocks \{clk20\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{tx_rx_sample_clk\}\] -rise_to \[get_clocks \{clk20\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545082257821 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 81 Argument -fall_from with value \[get_clocks \{tx_rx_sample_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(81): Argument -fall_from with value \[get_clocks \{tx_rx_sample_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{tx_rx_sample_clk\}\] -fall_to \[get_clocks \{clk20\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{tx_rx_sample_clk\}\] -fall_to \[get_clocks \{clk20\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545082257821 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 84 Argument -rise_to with value \[get_clocks \{tx_rx_sample_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(84): Argument -rise_to with value \[get_clocks \{tx_rx_sample_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk20\}\] -rise_to \[get_clocks \{tx_rx_sample_clk\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{clk20\}\] -rise_to \[get_clocks \{tx_rx_sample_clk\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545082257821 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 85 Argument -fall_to with value \[get_clocks \{tx_rx_sample_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(85): Argument -fall_to with value \[get_clocks \{tx_rx_sample_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk20\}\] -fall_to \[get_clocks \{tx_rx_sample_clk\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{clk20\}\] -fall_to \[get_clocks \{tx_rx_sample_clk\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545082257822 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 90 Argument -rise_to with value \[get_clocks \{tx_rx_sample_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(90): Argument -rise_to with value \[get_clocks \{tx_rx_sample_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk20\}\] -rise_to \[get_clocks \{tx_rx_sample_clk\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{clk20\}\] -rise_to \[get_clocks \{tx_rx_sample_clk\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545082257822 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 91 Argument -fall_to with value \[get_clocks \{tx_rx_sample_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(91): Argument -fall_to with value \[get_clocks \{tx_rx_sample_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk20\}\] -fall_to \[get_clocks \{tx_rx_sample_clk\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{clk20\}\] -fall_to \[get_clocks \{tx_rx_sample_clk\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545082257822 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257822 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2s_master:inst9\|bclk " "Node: i2s_master:inst9\|bclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2s_master:inst9\|lrclk i2s_master:inst9\|bclk " "Register i2s_master:inst9\|lrclk is being clocked by i2s_master:inst9\|bclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545082257829 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257829 "|trx|i2s_master:inst9|bclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ad7760_interface:inst0\|clk_counter\[10\] " "Node: ad7760_interface:inst0\|clk_counter\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ad7760_interface:inst0\|init_done ad7760_interface:inst0\|clk_counter\[10\] " "Register ad7760_interface:inst0\|init_done is being clocked by ad7760_interface:inst0\|clk_counter\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545082257829 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257829 "|trx|ad7760_interface:inst0|clk_counter[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_nDRDY " "Node: ADC_nDRDY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ad7760_interface:inst0\|sample ADC_nDRDY " "Register ad7760_interface:inst0\|sample is being clocked by ADC_nDRDY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545082257830 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257830 "|trx|ADC_nDRDY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "JP1 " "Node: JP1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register setup_interface:inst12\|tx JP1 " "Register setup_interface:inst12\|tx is being clocked by JP1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545082257830 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257830 "|trx|JP1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCL_RXD " "Node: SCL_RXD was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_interface:inst11\|i2c_slave:inst\|indata\[44\] SCL_RXD " "Register control_interface:inst11\|i2c_slave:inst\|indata\[44\] is being clocked by SCL_RXD" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545082257830 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257830 "|trx|SCL_RXD"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SDA_TXD " "Node: SDA_TXD was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_interface:inst11\|i2c_slave:inst\|start SDA_TXD " "Register control_interface:inst11\|i2c_slave:inst\|start is being clocked by SDA_TXD" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545082257830 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257830 "|trx|SDA_TXD"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2s_master:inst9\|lrclk " "Node: i2s_master:inst9\|lrclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register tx_mod_blocks:inst10\|tx_synchbuff:inst2\|req i2s_master:inst9\|lrclk " "Register tx_mod_blocks:inst10\|tx_synchbuff:inst2\|req is being clocked by i2s_master:inst9\|lrclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545082257830 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257830 "|trx|i2s_master:inst9|lrclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TLV320AIC20K_interface:inst4\|clk_counter\[7\] " "Node: TLV320AIC20K_interface:inst4\|clk_counter\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TLV320AIC20K_interface:inst4\|clk_I2C\[1\] TLV320AIC20K_interface:inst4\|clk_counter\[7\] " "Register TLV320AIC20K_interface:inst4\|clk_I2C\[1\] is being clocked by TLV320AIC20K_interface:inst4\|clk_counter\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545082257830 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257830 "|trx|TLV320AIC20K_interface:inst4|clk_counter[7]"}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "A_clk_DAC inst3\|A_clk\|q " "No paths exist between clock target \"inst3\|A_clk\|q\" of clock \"A_clk_DAC\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257885 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "B_clk_DAC inst3\|B_clk\|q " "No paths exist between clock target \"inst3\|B_clk\|q\" of clock \"B_clk_DAC\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257885 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) clk20 (Rise) setup and hold " "From Slow_clk (Rise) to clk20 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082257891 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Fall) clk20 (Rise) setup and hold " "From Slow_clk (Fall) to clk20 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082257891 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk60 (Rise) ADC_clk (Rise) setup and hold " "From clk60 (Rise) to ADC_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082257891 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) Slow_clk (Rise) setup and hold " "From Slow_clk (Rise) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082257891 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Rise) Slow_clk (Rise) setup and hold " "From POR_clk (Rise) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082257891 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Fall) Slow_clk (Rise) setup and hold " "From POR_clk (Fall) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082257891 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk240 (Rise) clk240 (Rise) setup and hold " "From clk240 (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082257891 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "A_clk_DAC (Rise) clk240 (Rise) setup and hold " "From A_clk_DAC (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082257891 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "B_clk_DAC (Rise) clk240 (Rise) setup and hold " "From B_clk_DAC (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082257891 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ADC_clk (Rise) clk60 (Rise) setup and hold " "From ADC_clk (Rise) to clk60 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082257891 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk60 (Rise) clk60 (Rise) setup and hold " "From clk60 (Rise) to clk60 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082257891 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) A_clk_DAC (Fall) setup and hold " "From Slow_clk (Rise) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082257891 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Rise) A_clk_DAC (Fall) setup and hold " "From POR_clk (Rise) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082257891 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Fall) A_clk_DAC (Fall) setup and hold " "From POR_clk (Fall) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082257891 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "A_clk_DAC (Rise) B_clk_DAC (Rise) setup and hold " "From A_clk_DAC (Rise) to B_clk_DAC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082257891 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257891 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk20 (Rise) ADC_clk (Rise) 0.020 0.030 " "Setup clock transfer from clk20 (Rise) to ADC_clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545082257891 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk20 (Rise) ADC_clk (Rise) 0.020 0.030 " "Hold clock transfer from clk20 (Rise) to ADC_clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545082257891 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257891 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1545082257892 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1545082257900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.165 " "Worst-case setup slack is 1.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082257953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082257953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.165               0.000 A_clk_DAC  " "    1.165               0.000 A_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082257953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.509               0.000 clk240  " "    1.509               0.000 clk240 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082257953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.919               0.000 clk60  " "    3.919               0.000 clk60 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082257953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.712               0.000 B_clk_DAC  " "    4.712               0.000 B_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082257953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.096               0.000 ADC_clk  " "   11.096               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082257953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.960               0.000 clk20  " "   39.960               0.000 clk20 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082257953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  494.361               0.000 CODEC_Serial_clk  " "  494.361               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082257953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49997.711               0.000 Slow_clk  " "49997.711               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082257953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082257966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082257966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 clk20  " "    0.453               0.000 clk20 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082257966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 clk60  " "    0.453               0.000 clk60 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082257966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 A_clk_DAC  " "    0.454               0.000 A_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082257966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 B_clk_DAC  " "    0.454               0.000 B_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082257966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 clk240  " "    0.454               0.000 clk240 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082257966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.527               0.000 CODEC_Serial_clk  " "    0.527               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082257966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.658               0.000 ADC_clk  " "    0.658               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082257966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.846               0.000 Slow_clk  " "    0.846               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082257966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.049 " "Worst-case recovery slack is 12.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082257967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082257967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.049               0.000 ADC_clk  " "   12.049               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082257967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.743 " "Worst-case removal slack is 3.743" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082257967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082257967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.743               0.000 ADC_clk  " "    3.743               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082257967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.679 " "Worst-case minimum pulse width slack is 1.679" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082257969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082257969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.679               0.000 clk240  " "    1.679               0.000 clk240 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082257969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.333               0.000 A_clk_DAC  " "    3.333               0.000 A_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082257969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.833               0.000 B_clk_DAC  " "    3.833               0.000 B_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082257969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.863               0.000 clk60  " "    7.863               0.000 clk60 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082257969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.598               0.000 clk20  " "   24.598               0.000 clk20 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082257969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.783               0.000 ADC_clk  " "   24.783               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082257969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.683               0.000 CODEC_Serial_clk  " "  499.683               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082257969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  799.737               0.000 rx_sample_clk  " "  799.737               0.000 rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082257969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "39996.000               0.000 FS_clk  " "39996.000               0.000 FS_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082257969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.659               0.000 POR_clk  " "49999.659               0.000 POR_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082257969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.675               0.000 Slow_clk  " "49999.675               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082257969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082257969 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545082258138 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545082258138 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545082258138 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545082258138 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.726 ns " "Worst Case Available Settling Time: 15.726 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545082258138 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545082258138 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082258138 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1545082258145 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082258181 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082259436 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2s_master:inst9\|bclk " "Node: i2s_master:inst9\|bclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2s_master:inst9\|lrclk i2s_master:inst9\|bclk " "Register i2s_master:inst9\|lrclk is being clocked by i2s_master:inst9\|bclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545082259656 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082259656 "|trx|i2s_master:inst9|bclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ad7760_interface:inst0\|clk_counter\[10\] " "Node: ad7760_interface:inst0\|clk_counter\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ad7760_interface:inst0\|init_done ad7760_interface:inst0\|clk_counter\[10\] " "Register ad7760_interface:inst0\|init_done is being clocked by ad7760_interface:inst0\|clk_counter\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545082259656 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082259656 "|trx|ad7760_interface:inst0|clk_counter[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_nDRDY " "Node: ADC_nDRDY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ad7760_interface:inst0\|sample ADC_nDRDY " "Register ad7760_interface:inst0\|sample is being clocked by ADC_nDRDY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545082259656 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082259656 "|trx|ADC_nDRDY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "JP1 " "Node: JP1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register setup_interface:inst12\|tx JP1 " "Register setup_interface:inst12\|tx is being clocked by JP1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545082259656 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082259656 "|trx|JP1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCL_RXD " "Node: SCL_RXD was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_interface:inst11\|i2c_slave:inst\|indata\[44\] SCL_RXD " "Register control_interface:inst11\|i2c_slave:inst\|indata\[44\] is being clocked by SCL_RXD" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545082259656 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082259656 "|trx|SCL_RXD"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SDA_TXD " "Node: SDA_TXD was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_interface:inst11\|i2c_slave:inst\|start SDA_TXD " "Register control_interface:inst11\|i2c_slave:inst\|start is being clocked by SDA_TXD" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545082259656 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082259656 "|trx|SDA_TXD"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2s_master:inst9\|lrclk " "Node: i2s_master:inst9\|lrclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register tx_mod_blocks:inst10\|tx_synchbuff:inst2\|req i2s_master:inst9\|lrclk " "Register tx_mod_blocks:inst10\|tx_synchbuff:inst2\|req is being clocked by i2s_master:inst9\|lrclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545082259656 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082259656 "|trx|i2s_master:inst9|lrclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TLV320AIC20K_interface:inst4\|clk_counter\[7\] " "Node: TLV320AIC20K_interface:inst4\|clk_counter\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TLV320AIC20K_interface:inst4\|clk_I2C\[1\] TLV320AIC20K_interface:inst4\|clk_counter\[7\] " "Register TLV320AIC20K_interface:inst4\|clk_I2C\[1\] is being clocked by TLV320AIC20K_interface:inst4\|clk_counter\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545082259656 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082259656 "|trx|TLV320AIC20K_interface:inst4|clk_counter[7]"}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "A_clk_DAC inst3\|A_clk\|q " "No paths exist between clock target \"inst3\|A_clk\|q\" of clock \"A_clk_DAC\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082259658 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "B_clk_DAC inst3\|B_clk\|q " "No paths exist between clock target \"inst3\|B_clk\|q\" of clock \"B_clk_DAC\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082259659 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) clk20 (Rise) setup and hold " "From Slow_clk (Rise) to clk20 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082259660 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Fall) clk20 (Rise) setup and hold " "From Slow_clk (Fall) to clk20 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082259660 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk60 (Rise) ADC_clk (Rise) setup and hold " "From clk60 (Rise) to ADC_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082259660 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) Slow_clk (Rise) setup and hold " "From Slow_clk (Rise) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082259660 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Rise) Slow_clk (Rise) setup and hold " "From POR_clk (Rise) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082259660 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Fall) Slow_clk (Rise) setup and hold " "From POR_clk (Fall) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082259660 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk240 (Rise) clk240 (Rise) setup and hold " "From clk240 (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082259660 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "A_clk_DAC (Rise) clk240 (Rise) setup and hold " "From A_clk_DAC (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082259660 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "B_clk_DAC (Rise) clk240 (Rise) setup and hold " "From B_clk_DAC (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082259660 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ADC_clk (Rise) clk60 (Rise) setup and hold " "From ADC_clk (Rise) to clk60 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082259660 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk60 (Rise) clk60 (Rise) setup and hold " "From clk60 (Rise) to clk60 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082259660 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) A_clk_DAC (Fall) setup and hold " "From Slow_clk (Rise) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082259660 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Rise) A_clk_DAC (Fall) setup and hold " "From POR_clk (Rise) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082259660 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Fall) A_clk_DAC (Fall) setup and hold " "From POR_clk (Fall) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082259660 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "A_clk_DAC (Rise) B_clk_DAC (Rise) setup and hold " "From A_clk_DAC (Rise) to B_clk_DAC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082259660 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082259660 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk20 (Rise) ADC_clk (Rise) 0.020 0.030 " "Setup clock transfer from clk20 (Rise) to ADC_clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545082259660 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk20 (Rise) ADC_clk (Rise) 0.020 0.030 " "Hold clock transfer from clk20 (Rise) to ADC_clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545082259660 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082259660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.459 " "Worst-case setup slack is 1.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082259694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082259694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.459               0.000 clk240  " "    1.459               0.000 clk240 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082259694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.703               0.000 A_clk_DAC  " "    1.703               0.000 A_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082259694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.034               0.000 clk60  " "    5.034               0.000 clk60 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082259694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.048               0.000 B_clk_DAC  " "    5.048               0.000 B_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082259694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.556               0.000 ADC_clk  " "   11.556               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082259694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.578               0.000 clk20  " "   40.578               0.000 clk20 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082259694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  494.691               0.000 CODEC_Serial_clk  " "  494.691               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082259694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49997.865               0.000 Slow_clk  " "49997.865               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082259694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082259694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082259708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082259708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk60  " "    0.401               0.000 clk60 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082259708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 B_clk_DAC  " "    0.402               0.000 B_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082259708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clk20  " "    0.402               0.000 clk20 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082259708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clk240  " "    0.402               0.000 clk240 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082259708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 A_clk_DAC  " "    0.405               0.000 A_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082259708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494               0.000 CODEC_Serial_clk  " "    0.494               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082259708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.636               0.000 ADC_clk  " "    0.636               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082259708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.761               0.000 Slow_clk  " "    0.761               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082259708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082259708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.543 " "Worst-case recovery slack is 12.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082259712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082259712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.543               0.000 ADC_clk  " "   12.543               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082259712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082259712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.367 " "Worst-case removal slack is 3.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082259716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082259716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.367               0.000 ADC_clk  " "    3.367               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082259716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082259716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.679 " "Worst-case minimum pulse width slack is 1.679" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082259720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082259720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.679               0.000 clk240  " "    1.679               0.000 clk240 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082259720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.333               0.000 A_clk_DAC  " "    3.333               0.000 A_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082259720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.828               0.000 B_clk_DAC  " "    3.828               0.000 B_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082259720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.884               0.000 clk60  " "    7.884               0.000 clk60 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082259720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.545               0.000 clk20  " "   24.545               0.000 clk20 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082259720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.770               0.000 ADC_clk  " "   24.770               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082259720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.573               0.000 CODEC_Serial_clk  " "  499.573               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082259720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  799.681               0.000 rx_sample_clk  " "  799.681               0.000 rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082259720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "39996.000               0.000 FS_clk  " "39996.000               0.000 FS_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082259720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.473               0.000 POR_clk  " "49999.473               0.000 POR_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082259720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.561               0.000 Slow_clk  " "49999.561               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082259720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082259720 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545082259945 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545082259945 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545082259945 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545082259945 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.821 ns " "Worst Case Available Settling Time: 15.821 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545082259945 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545082259945 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082259945 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1545082259955 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2s_master:inst9\|bclk " "Node: i2s_master:inst9\|bclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2s_master:inst9\|lrclk i2s_master:inst9\|bclk " "Register i2s_master:inst9\|lrclk is being clocked by i2s_master:inst9\|bclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545082260132 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082260132 "|trx|i2s_master:inst9|bclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ad7760_interface:inst0\|clk_counter\[10\] " "Node: ad7760_interface:inst0\|clk_counter\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ad7760_interface:inst0\|init_done ad7760_interface:inst0\|clk_counter\[10\] " "Register ad7760_interface:inst0\|init_done is being clocked by ad7760_interface:inst0\|clk_counter\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545082260132 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082260132 "|trx|ad7760_interface:inst0|clk_counter[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_nDRDY " "Node: ADC_nDRDY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ad7760_interface:inst0\|sample ADC_nDRDY " "Register ad7760_interface:inst0\|sample is being clocked by ADC_nDRDY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545082260132 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082260132 "|trx|ADC_nDRDY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "JP1 " "Node: JP1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register setup_interface:inst12\|tx JP1 " "Register setup_interface:inst12\|tx is being clocked by JP1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545082260132 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082260132 "|trx|JP1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCL_RXD " "Node: SCL_RXD was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_interface:inst11\|i2c_slave:inst\|indata\[44\] SCL_RXD " "Register control_interface:inst11\|i2c_slave:inst\|indata\[44\] is being clocked by SCL_RXD" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545082260132 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082260132 "|trx|SCL_RXD"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SDA_TXD " "Node: SDA_TXD was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_interface:inst11\|i2c_slave:inst\|start SDA_TXD " "Register control_interface:inst11\|i2c_slave:inst\|start is being clocked by SDA_TXD" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545082260132 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082260132 "|trx|SDA_TXD"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2s_master:inst9\|lrclk " "Node: i2s_master:inst9\|lrclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register tx_mod_blocks:inst10\|tx_synchbuff:inst2\|req i2s_master:inst9\|lrclk " "Register tx_mod_blocks:inst10\|tx_synchbuff:inst2\|req is being clocked by i2s_master:inst9\|lrclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545082260132 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082260132 "|trx|i2s_master:inst9|lrclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TLV320AIC20K_interface:inst4\|clk_counter\[7\] " "Node: TLV320AIC20K_interface:inst4\|clk_counter\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TLV320AIC20K_interface:inst4\|clk_I2C\[1\] TLV320AIC20K_interface:inst4\|clk_counter\[7\] " "Register TLV320AIC20K_interface:inst4\|clk_I2C\[1\] is being clocked by TLV320AIC20K_interface:inst4\|clk_counter\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545082260132 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082260132 "|trx|TLV320AIC20K_interface:inst4|clk_counter[7]"}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "A_clk_DAC inst3\|A_clk\|q " "No paths exist between clock target \"inst3\|A_clk\|q\" of clock \"A_clk_DAC\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082260135 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "B_clk_DAC inst3\|B_clk\|q " "No paths exist between clock target \"inst3\|B_clk\|q\" of clock \"B_clk_DAC\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082260135 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) clk20 (Rise) setup and hold " "From Slow_clk (Rise) to clk20 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082260136 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Fall) clk20 (Rise) setup and hold " "From Slow_clk (Fall) to clk20 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082260136 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk60 (Rise) ADC_clk (Rise) setup and hold " "From clk60 (Rise) to ADC_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082260136 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) Slow_clk (Rise) setup and hold " "From Slow_clk (Rise) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082260136 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Rise) Slow_clk (Rise) setup and hold " "From POR_clk (Rise) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082260136 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Fall) Slow_clk (Rise) setup and hold " "From POR_clk (Fall) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082260136 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk240 (Rise) clk240 (Rise) setup and hold " "From clk240 (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082260136 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "A_clk_DAC (Rise) clk240 (Rise) setup and hold " "From A_clk_DAC (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082260136 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "B_clk_DAC (Rise) clk240 (Rise) setup and hold " "From B_clk_DAC (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082260136 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ADC_clk (Rise) clk60 (Rise) setup and hold " "From ADC_clk (Rise) to clk60 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082260136 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk60 (Rise) clk60 (Rise) setup and hold " "From clk60 (Rise) to clk60 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082260136 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) A_clk_DAC (Fall) setup and hold " "From Slow_clk (Rise) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082260136 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Rise) A_clk_DAC (Fall) setup and hold " "From POR_clk (Rise) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082260136 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Fall) A_clk_DAC (Fall) setup and hold " "From POR_clk (Fall) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082260136 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "A_clk_DAC (Rise) B_clk_DAC (Rise) setup and hold " "From A_clk_DAC (Rise) to B_clk_DAC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1545082260136 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082260136 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk20 (Rise) ADC_clk (Rise) 0.020 0.030 " "Setup clock transfer from clk20 (Rise) to ADC_clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545082260136 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk20 (Rise) ADC_clk (Rise) 0.020 0.030 " "Hold clock transfer from clk20 (Rise) to ADC_clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545082260136 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082260136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.971 " "Worst-case setup slack is 2.971" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082260154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082260154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.971               0.000 clk240  " "    2.971               0.000 clk240 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082260154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.097               0.000 A_clk_DAC  " "    3.097               0.000 A_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082260154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.780               0.000 B_clk_DAC  " "    6.780               0.000 B_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082260154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.940               0.000 clk60  " "   10.940               0.000 clk60 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082260154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.133               0.000 ADC_clk  " "   14.133               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082260154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.787               0.000 clk20  " "   45.787               0.000 clk20 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082260154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  497.846               0.000 CODEC_Serial_clk  " "  497.846               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082260154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49998.882               0.000 Slow_clk  " "49998.882               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082260154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082260154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.157 " "Worst-case hold slack is 0.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082260173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082260173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 clk60  " "    0.157               0.000 clk60 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082260173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clk240  " "    0.178               0.000 clk240 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082260173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 A_clk_DAC  " "    0.184               0.000 A_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082260173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 ADC_clk  " "    0.186               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082260173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 B_clk_DAC  " "    0.187               0.000 B_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082260173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 clk20  " "    0.187               0.000 clk20 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082260173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 CODEC_Serial_clk  " "    0.206               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082260173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 Slow_clk  " "    0.379               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082260173 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082260173 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.580 " "Worst-case recovery slack is 14.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082260181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082260181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.580               0.000 ADC_clk  " "   14.580               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082260181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082260181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.687 " "Worst-case removal slack is 1.687" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082260188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082260188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.687               0.000 ADC_clk  " "    1.687               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082260188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082260188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.881 " "Worst-case minimum pulse width slack is 1.881" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082260196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082260196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.881               0.000 clk240  " "    1.881               0.000 clk240 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082260196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.746               0.000 B_clk_DAC  " "    3.746               0.000 B_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082260196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.790               0.000 A_clk_DAC  " "    3.790               0.000 A_clk_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082260196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.066               0.000 clk60  " "    8.066               0.000 clk60 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082260196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.200               0.000 clk20  " "   24.200               0.000 clk20 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082260196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.829               0.000 ADC_clk  " "   24.829               0.000 ADC_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082260196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.152               0.000 CODEC_Serial_clk  " "  499.152               0.000 CODEC_Serial_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082260196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  799.847               0.000 rx_sample_clk  " "  799.847               0.000 rx_sample_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082260196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "39996.000               0.000 FS_clk  " "39996.000               0.000 FS_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082260196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.657               0.000 POR_clk  " "49999.657               0.000 POR_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082260196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.704               0.000 Slow_clk  " "49999.704               0.000 Slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545082260196 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082260196 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545082260482 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545082260482 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545082260482 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545082260482 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.264 ns " "Worst Case Available Settling Time: 16.264 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545082260482 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545082260482 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082260482 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082260910 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082260912 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 121 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 121 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1041 " "Peak virtual memory: 1041 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545082261046 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 17 22:31:01 2018 " "Processing ended: Mon Dec 17 22:31:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545082261046 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545082261046 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545082261046 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545082261046 ""}
