Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: cm0_wrapper.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cm0_wrapper.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cm0_wrapper"
Output Format                      : NGC
Target Device                      : xc6slx100-3-fgg676

---- Source Options
Top Module Name                    : cm0_wrapper
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\ERTS\ERTS-lab\cortexm0ds_logic.v" into library work
Parsing module <cortexm0ds_logic>.
Analyzing Verilog file "C:\ERTS\ERTS-lab\CORTEXM0DS.v" into library work
Parsing module <CORTEXM0DS>.
Parsing VHDL file "C:\ERTS\grlib-gpl-1.1.0-b4108\lib\grlib\stdlib\version.vhd" into library grlib
Parsing package <version>.
Parsing VHDL file "C:\ERTS\grlib-gpl-1.1.0-b4108\lib\grlib\stdlib\stdlib.vhd" into library grlib
Parsing package <stdlib>.
Parsing package body <stdlib>.
Parsing VHDL file "C:\ERTS\grlib-gpl-1.1.0-b4108\lib\grlib\stdlib\config.vhd" into library grlib
Parsing package <config>.
Parsing VHDL file "C:\ERTS\grlib-gpl-1.1.0-b4108\lib\grlib\amba\amba.vhd" into library grlib
Parsing package <amba>.
Parsing package body <amba>.
Parsing VHDL file "C:\ERTS\grlib-gpl-1.1.0-b4108\lib\techmap\gencomp\gencomp.vhd" into library techmap
Parsing package <gencomp>.
Parsing VHDL file "C:\ERTS\grlib-gpl-1.1.0-b4108\lib\grlib\amba\devices.vhd" into library grlib
Parsing package <devices>.
Parsing VHDL file "C:\ERTS\grlib-gpl-1.1.0-b4108\lib\gaisler\misc\misc.vhd" into library gaisler
Parsing package <misc>.
Parsing package body <misc>.
Parsing VHDL file "C:\ERTS\grlib-gpl-1.1.0-b4108\lib\gaisler\misc\ahbmst.vhd" into library gaisler
Parsing entity <ahbmst>.
Parsing architecture <rtl> of entity <ahbmst>.
Parsing VHDL file "C:\ERTS\ERTS-lab\state_machine.vhd" into library work
Parsing entity <state_machine>.
Parsing architecture <statemachine> of entity <state_machine>.
Parsing VHDL file "C:\ERTS\ERTS-lab\data_swapper.vhd" into library work
Parsing entity <data_swapper>.
Parsing architecture <dataswap> of entity <data_swapper>.
Parsing VHDL file "C:\ERTS\ERTS-lab\AHB_bridge.vhd" into library work
Parsing entity <AHB_bridge>.
Parsing architecture <AHBbridge> of entity <ahb_bridge>.
Parsing VHDL file "C:\ERTS\ERTS-lab\cm0_wrapper.vhd" into library work
Parsing entity <cm0_wrapper>.
Parsing architecture <cm0wrapper> of entity <cm0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <cm0_wrapper> (architecture <cm0wrapper>) from library <work>.
Going to verilog side to elaborate module CORTEXM0DS

Elaborating module <CORTEXM0DS>.

Elaborating module <cortexm0ds_logic>.
WARNING:HDLCompiler:1127 - "C:\ERTS\ERTS-lab\cortexm0ds_logic.v" Line 2069: Assignment to N4i2z4 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\ERTS\ERTS-lab\cortexm0ds_logic.v" Line 2072: Assignment to L5i2z4 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" Line 119: Assignment to cm0_r00 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" Line 120: Assignment to cm0_r01 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" Line 121: Assignment to cm0_r02 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" Line 122: Assignment to cm0_r03 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" Line 123: Assignment to cm0_r04 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" Line 124: Assignment to cm0_r05 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" Line 125: Assignment to cm0_r06 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" Line 126: Assignment to cm0_r07 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" Line 127: Assignment to cm0_r08 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" Line 128: Assignment to cm0_r09 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" Line 129: Assignment to cm0_r10 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" Line 130: Assignment to cm0_r11 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" Line 131: Assignment to cm0_r12 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" Line 134: Assignment to cm0_r14 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" Line 147: Assignment to cm0_msp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" Line 148: Assignment to cm0_psp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" Line 149: Assignment to cm0_pc ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" Line 150: Assignment to cm0_xpsr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" Line 151: Assignment to cm0_control ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" Line 152: Assignment to cm0_primask ignored, since the identifier is never used
Back to vhdl to continue elaboration

Elaborating entity <AHB_bridge> (architecture <AHBbridge>) from library <work>.

Elaborating entity <state_machine> (architecture <statemachine>) from library <work>.

Elaborating entity <ahbmst> (architecture <rtl>) with generics from library <gaisler>.

Elaborating entity <data_swapper> (architecture <dataswap>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cm0_wrapper>.
    Related source file is "C:\ERTS\ERTS-lab\cm0_wrapper.vhd".
INFO:Xst:3210 - "C:\ERTS\ERTS-lab\cm0_wrapper.vhd" line 92: Output port <HBURST> of the instance <cortexm0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\ERTS\ERTS-lab\cm0_wrapper.vhd" line 92: Output port <HPROT> of the instance <cortexm0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\ERTS\ERTS-lab\cm0_wrapper.vhd" line 92: Output port <HMASTLOCK> of the instance <cortexm0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\ERTS\ERTS-lab\cm0_wrapper.vhd" line 92: Output port <TXEV> of the instance <cortexm0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\ERTS\ERTS-lab\cm0_wrapper.vhd" line 92: Output port <LOCKUP> of the instance <cortexm0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\ERTS\ERTS-lab\cm0_wrapper.vhd" line 92: Output port <SYSRESETREQ> of the instance <cortexm0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\ERTS\ERTS-lab\cm0_wrapper.vhd" line 92: Output port <SLEEPING> of the instance <cortexm0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <cm0_led>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <cm0_wrapper> synthesized.

Synthesizing Unit <CORTEXM0DS>.
    Related source file is "C:\ERTS\ERTS-lab\CORTEXM0DS.v".
INFO:Xst:3210 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" line 94: Output port <vis_r0_o> of the instance <u_logic> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" line 94: Output port <vis_r1_o> of the instance <u_logic> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" line 94: Output port <vis_r2_o> of the instance <u_logic> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" line 94: Output port <vis_r3_o> of the instance <u_logic> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" line 94: Output port <vis_r4_o> of the instance <u_logic> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" line 94: Output port <vis_r5_o> of the instance <u_logic> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" line 94: Output port <vis_r6_o> of the instance <u_logic> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" line 94: Output port <vis_r7_o> of the instance <u_logic> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" line 94: Output port <vis_r8_o> of the instance <u_logic> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" line 94: Output port <vis_r9_o> of the instance <u_logic> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" line 94: Output port <vis_r10_o> of the instance <u_logic> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" line 94: Output port <vis_r11_o> of the instance <u_logic> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" line 94: Output port <vis_r12_o> of the instance <u_logic> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" line 94: Output port <vis_r14_o> of the instance <u_logic> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" line 94: Output port <vis_msp_o> of the instance <u_logic> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" line 94: Output port <vis_psp_o> of the instance <u_logic> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" line 94: Output port <vis_pc_o> of the instance <u_logic> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" line 94: Output port <vis_apsr_o> of the instance <u_logic> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" line 94: Output port <vis_ipsr_o> of the instance <u_logic> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" line 94: Output port <vis_tbit_o> of the instance <u_logic> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" line 94: Output port <vis_control_o> of the instance <u_logic> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\ERTS\ERTS-lab\CORTEXM0DS.v" line 94: Output port <vis_primask_o> of the instance <u_logic> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <CORTEXM0DS> synthesized.

Synthesizing Unit <cortexm0ds_logic>.
    Related source file is "C:\ERTS\ERTS-lab\cortexm0ds_logic.v".
    Found 1-bit register for signal <H9i2z4>.
    Found 1-bit register for signal <Wai2z4>.
    Found 1-bit register for signal <Gci2z4>.
    Found 1-bit register for signal <Pdi2z4>.
    Found 1-bit register for signal <Igi2z4>.
    Found 1-bit register for signal <Rhi2z4>.
    Found 1-bit register for signal <Rni2z4>.
    Found 1-bit register for signal <Fpi2z4>.
    Found 1-bit register for signal <Isi2z4>.
    Found 1-bit register for signal <Xti2z4>.
    Found 1-bit register for signal <Kyi2z4>.
    Found 1-bit register for signal <Yzi2z4>.
    Found 1-bit register for signal <M1j2z4>.
    Found 1-bit register for signal <X2j2z4>.
    Found 1-bit register for signal <M4j2z4>.
    Found 1-bit register for signal <B6j2z4>.
    Found 1-bit register for signal <Q7j2z4>.
    Found 1-bit register for signal <F9j2z4>.
    Found 1-bit register for signal <Fcj2z4>.
    Found 1-bit register for signal <Qdj2z4>.
    Found 1-bit register for signal <Sjj2z4>.
    Found 1-bit register for signal <Glj2z4>.
    Found 1-bit register for signal <Vmj2z4>.
    Found 1-bit register for signal <Koj2z4>.
    Found 1-bit register for signal <Zpj2z4>.
    Found 1-bit register for signal <Orj2z4>.
    Found 1-bit register for signal <Dtj2z4>.
    Found 1-bit register for signal <Ruj2z4>.
    Found 1-bit register for signal <Fwj2z4>.
    Found 1-bit register for signal <Txj2z4>.
    Found 1-bit register for signal <V0k2z4>.
    Found 1-bit register for signal <K2k2z4>.
    Found 1-bit register for signal <Z3k2z4>.
    Found 1-bit register for signal <O5k2z4>.
    Found 1-bit register for signal <D7k2z4>.
    Found 1-bit register for signal <S8k2z4>.
    Found 1-bit register for signal <Hak2z4>.
    Found 1-bit register for signal <Rek2z4>.
    Found 1-bit register for signal <Ggk2z4>.
    Found 1-bit register for signal <Vhk2z4>.
    Found 1-bit register for signal <Kjk2z4>.
    Found 1-bit register for signal <Zkk2z4>.
    Found 1-bit register for signal <Omk2z4>.
    Found 1-bit register for signal <Auk2z4>.
    Found 1-bit register for signal <Svk2z4>.
    Found 1-bit register for signal <Xyk2z4>.
    Found 1-bit register for signal <J0l2z4>.
    Found 1-bit register for signal <V1l2z4>.
    Found 1-bit register for signal <Pbl2z4>.
    Found 1-bit register for signal <Edl2z4>.
    Found 1-bit register for signal <Tel2z4>.
    Found 1-bit register for signal <Igl2z4>.
    Found 1-bit register for signal <Xhl2z4>.
    Found 1-bit register for signal <Cll2z4>.
    Found 1-bit register for signal <Qml2z4>.
    Found 1-bit register for signal <Eol2z4>.
    Found 1-bit register for signal <Spl2z4>.
    Found 1-bit register for signal <Grl2z4>.
    Found 1-bit register for signal <Dwl2z4>.
    Found 1-bit register for signal <Rxl2z4>.
    Found 1-bit register for signal <Fzl2z4>.
    Found 1-bit register for signal <T0m2z4>.
    Found 1-bit register for signal <H2m2z4>.
    Found 1-bit register for signal <V3m2z4>.
    Found 1-bit register for signal <J5m2z4>.
    Found 1-bit register for signal <X6m2z4>.
    Found 1-bit register for signal <L8m2z4>.
    Found 1-bit register for signal <Bdm2z4>.
    Found 1-bit register for signal <Qem2z4>.
    Found 1-bit register for signal <Fgm2z4>.
    Found 1-bit register for signal <Ejm2z4>.
    Found 1-bit register for signal <Skm2z4>.
    Found 1-bit register for signal <Gmm2z4>.
    Found 1-bit register for signal <Unm2z4>.
    Found 1-bit register for signal <Ipm2z4>.
    Found 1-bit register for signal <Wqm2z4>.
    Found 1-bit register for signal <Ksm2z4>.
    Found 1-bit register for signal <Ytm2z4>.
    Found 1-bit register for signal <Mvm2z4>.
    Found 1-bit register for signal <J0n2z4>.
    Found 1-bit register for signal <Y1n2z4>.
    Found 1-bit register for signal <N3n2z4>.
    Found 1-bit register for signal <C5n2z4>.
    Found 1-bit register for signal <R6n2z4>.
    Found 1-bit register for signal <Lbn2z4>.
    Found 1-bit register for signal <Zcn2z4>.
    Found 1-bit register for signal <Yfn2z4>.
    Found 1-bit register for signal <Mhn2z4>.
    Found 1-bit register for signal <Ajn2z4>.
    Found 1-bit register for signal <Okn2z4>.
    Found 1-bit register for signal <Cmn2z4>.
    Found 1-bit register for signal <Arn2z4>.
    Found 1-bit register for signal <Psn2z4>.
    Found 1-bit register for signal <Eun2z4>.
    Found 1-bit register for signal <Tvn2z4>.
    Found 1-bit register for signal <Ixn2z4>.
    Found 1-bit register for signal <Xyn2z4>.
    Found 1-bit register for signal <O0o2z4>.
    Found 1-bit register for signal <F2o2z4>.
    Found 1-bit register for signal <J5o2z4>.
    Found 1-bit register for signal <Y6o2z4>.
    Found 1-bit register for signal <N8o2z4>.
    Found 1-bit register for signal <Cao2z4>.
    Found 1-bit register for signal <Rbo2z4>.
    Found 1-bit register for signal <Gdo2z4>.
    Found 1-bit register for signal <Xeo2z4>.
    Found 1-bit register for signal <Ogo2z4>.
    Found 1-bit register for signal <Fio2z4>.
    Found 1-bit register for signal <Ujo2z4>.
    Found 1-bit register for signal <Jlo2z4>.
    Found 1-bit register for signal <Ymo2z4>.
    Found 1-bit register for signal <Noo2z4>.
    Found 1-bit register for signal <Cqo2z4>.
    Found 1-bit register for signal <Rro2z4>.
    Found 1-bit register for signal <Gto2z4>.
    Found 1-bit register for signal <Vuo2z4>.
    Found 1-bit register for signal <Kwo2z4>.
    Found 1-bit register for signal <Zxo2z4>.
    Found 1-bit register for signal <Ozo2z4>.
    Found 1-bit register for signal <D1p2z4>.
    Found 1-bit register for signal <S2p2z4>.
    Found 1-bit register for signal <H4p2z4>.
    Found 1-bit register for signal <W5p2z4>.
    Found 1-bit register for signal <L7p2z4>.
    Found 1-bit register for signal <A9p2z4>.
    Found 1-bit register for signal <Pap2z4>.
    Found 1-bit register for signal <Ecp2z4>.
    Found 1-bit register for signal <Efp2z4>.
    Found 1-bit register for signal <Sgp2z4>.
    Found 1-bit register for signal <Gip2z4>.
    Found 1-bit register for signal <Ujp2z4>.
    Found 1-bit register for signal <Ilp2z4>.
    Found 1-bit register for signal <Wmp2z4>.
    Found 1-bit register for signal <Gtp2z4>.
    Found 1-bit register for signal <Uup2z4>.
    Found 1-bit register for signal <Iwp2z4>.
    Found 1-bit register for signal <Mzp2z4>.
    Found 1-bit register for signal <B1q2z4>.
    Found 1-bit register for signal <Q2q2z4>.
    Found 1-bit register for signal <F4q2z4>.
    Found 1-bit register for signal <U5q2z4>.
    Found 1-bit register for signal <J7q2z4>.
    Found 1-bit register for signal <Y8q2z4>.
    Found 1-bit register for signal <Naq2z4>.
    Found 1-bit register for signal <Ccq2z4>.
    Found 1-bit register for signal <Rdq2z4>.
    Found 1-bit register for signal <Gfq2z4>.
    Found 1-bit register for signal <Vgq2z4>.
    Found 1-bit register for signal <Kiq2z4>.
    Found 1-bit register for signal <Zjq2z4>.
    Found 1-bit register for signal <Llq2z4>.
    Found 1-bit register for signal <Anq2z4>.
    Found 1-bit register for signal <Poq2z4>.
    Found 1-bit register for signal <Eqq2z4>.
    Found 1-bit register for signal <Owq2z4>.
    Found 1-bit register for signal <Cyq2z4>.
    Found 1-bit register for signal <Qzq2z4>.
    Found 1-bit register for signal <E1r2z4>.
    Found 1-bit register for signal <S2r2z4>.
    Found 1-bit register for signal <G4r2z4>.
    Found 1-bit register for signal <U5r2z4>.
    Found 1-bit register for signal <I7r2z4>.
    Found 1-bit register for signal <Gcr2z4>.
    Found 1-bit register for signal <Vdr2z4>.
    Found 1-bit register for signal <Kfr2z4>.
    Found 1-bit register for signal <Zgr2z4>.
    Found 1-bit register for signal <Oir2z4>.
    Found 1-bit register for signal <Dkr2z4>.
    Found 1-bit register for signal <Slr2z4>.
    Found 1-bit register for signal <Hnr2z4>.
    Found 1-bit register for signal <Wor2z4>.
    Found 1-bit register for signal <Lqr2z4>.
    Found 1-bit register for signal <Asr2z4>.
    Found 1-bit register for signal <Otr2z4>.
    Found 1-bit register for signal <Cvr2z4>.
    Found 1-bit register for signal <Qwr2z4>.
    Found 1-bit register for signal <Eyr2z4>.
    Found 1-bit register for signal <Szr2z4>.
    Found 1-bit register for signal <G1s2z4>.
    Found 1-bit register for signal <U2s2z4>.
    Found 1-bit register for signal <I4s2z4>.
    Found 1-bit register for signal <W5s2z4>.
    Found 1-bit register for signal <K7s2z4>.
    Found 1-bit register for signal <Z8s2z4>.
    Found 1-bit register for signal <Oas2z4>.
    Found 1-bit register for signal <Dcs2z4>.
    Found 1-bit register for signal <Rds2z4>.
    Found 1-bit register for signal <I2t2z4>.
    Found 1-bit register for signal <O5t2z4>.
    Found 1-bit register for signal <Cgt2z4>.
    Found 1-bit register for signal <Rht2z4>.
    Found 1-bit register for signal <Gjt2z4>.
    Found 1-bit register for signal <Ukt2z4>.
    Found 1-bit register for signal <Imt2z4>.
    Found 1-bit register for signal <Wnt2z4>.
    Found 1-bit register for signal <Lpt2z4>.
    Found 1-bit register for signal <Art2z4>.
    Found 1-bit register for signal <Pst2z4>.
    Found 1-bit register for signal <Eut2z4>.
    Found 1-bit register for signal <Tvt2z4>.
    Found 1-bit register for signal <Ixt2z4>.
    Found 1-bit register for signal <Wyt2z4>.
    Found 1-bit register for signal <K0u2z4>.
    Found 1-bit register for signal <Y1u2z4>.
    Found 1-bit register for signal <M3u2z4>.
    Found 1-bit register for signal <B5u2z4>.
    Found 1-bit register for signal <Q6u2z4>.
    Found 1-bit register for signal <F8u2z4>.
    Found 1-bit register for signal <U9u2z4>.
    Found 1-bit register for signal <Jbu2z4>.
    Found 1-bit register for signal <Ycu2z4>.
    Found 1-bit register for signal <Neu2z4>.
    Found 1-bit register for signal <Cgu2z4>.
    Found 1-bit register for signal <Rhu2z4>.
    Found 1-bit register for signal <Gju2z4>.
    Found 1-bit register for signal <Uku2z4>.
    Found 1-bit register for signal <Imu2z4>.
    Found 1-bit register for signal <Wnu2z4>.
    Found 1-bit register for signal <Lpu2z4>.
    Found 1-bit register for signal <Aru2z4>.
    Found 1-bit register for signal <Psu2z4>.
    Found 1-bit register for signal <Duu2z4>.
    Found 1-bit register for signal <Rvu2z4>.
    Found 1-bit register for signal <Fxu2z4>.
    Found 1-bit register for signal <Uyu2z4>.
    Found 1-bit register for signal <J0v2z4>.
    Found 1-bit register for signal <Y1v2z4>.
    Found 1-bit register for signal <N3v2z4>.
    Found 1-bit register for signal <C5v2z4>.
    Found 1-bit register for signal <R6v2z4>.
    Found 1-bit register for signal <F8v2z4>.
    Found 1-bit register for signal <T9v2z4>.
    Found 1-bit register for signal <Hbv2z4>.
    Found 1-bit register for signal <Vcv2z4>.
    Found 1-bit register for signal <Kev2z4>.
    Found 1-bit register for signal <Zfv2z4>.
    Found 1-bit register for signal <Ohv2z4>.
    Found 1-bit register for signal <Djv2z4>.
    Found 1-bit register for signal <Skv2z4>.
    Found 1-bit register for signal <Hmv2z4>.
    Found 1-bit register for signal <Wnv2z4>.
    Found 1-bit register for signal <Lpv2z4>.
    Found 1-bit register for signal <Arv2z4>.
    Found 1-bit register for signal <Psv2z4>.
    Found 1-bit register for signal <Duv2z4>.
    Found 1-bit register for signal <Rvv2z4>.
    Found 1-bit register for signal <Fxv2z4>.
    Found 1-bit register for signal <G0w2z4>.
    Found 1-bit register for signal <R1w2z4>.
    Found 1-bit register for signal <G9w2z4>.
    Found 1-bit register for signal <Jcw2z4>.
    Found 1-bit register for signal <Ydw2z4>.
    Found 1-bit register for signal <Mfw2z4>.
    Found 1-bit register for signal <Ahw2z4>.
    Found 1-bit register for signal <Oiw2z4>.
    Found 1-bit register for signal <Ckw2z4>.
    Found 1-bit register for signal <Qlw2z4>.
    Found 1-bit register for signal <Enw2z4>.
    Found 1-bit register for signal <Sow2z4>.
    Found 1-bit register for signal <Gqw2z4>.
    Found 1-bit register for signal <Urw2z4>.
    Found 1-bit register for signal <Itw2z4>.
    Found 1-bit register for signal <Xuw2z4>.
    Found 1-bit register for signal <Mww2z4>.
    Found 1-bit register for signal <Byw2z4>.
    Found 1-bit register for signal <Qzw2z4>.
    Found 1-bit register for signal <F1x2z4>.
    Found 1-bit register for signal <U2x2z4>.
    Found 1-bit register for signal <J4x2z4>.
    Found 1-bit register for signal <G7x2z4>.
    Found 1-bit register for signal <R8x2z4>.
    Found 1-bit register for signal <Cax2z4>.
    Found 1-bit register for signal <Nbx2z4>.
    Found 1-bit register for signal <Ycx2z4>.
    Found 1-bit register for signal <Jex2z4>.
    Found 1-bit register for signal <Ufx2z4>.
    Found 1-bit register for signal <Fhx2z4>.
    Found 1-bit register for signal <Rix2z4>.
    Found 1-bit register for signal <Dkx2z4>.
    Found 1-bit register for signal <Plx2z4>.
    Found 1-bit register for signal <Bnx2z4>.
    Found 1-bit register for signal <Nox2z4>.
    Found 1-bit register for signal <Zpx2z4>.
    Found 1-bit register for signal <Lrx2z4>.
    Found 1-bit register for signal <Xsx2z4>.
    Found 1-bit register for signal <Jux2z4>.
    Found 1-bit register for signal <Vvx2z4>.
    Found 1-bit register for signal <Hxx2z4>.
    Found 1-bit register for signal <Tyx2z4>.
    Found 1-bit register for signal <F0y2z4>.
    Found 1-bit register for signal <T1y2z4>.
    Found 1-bit register for signal <I3y2z4>.
    Found 1-bit register for signal <W4y2z4>.
    Found 1-bit register for signal <K6y2z4>.
    Found 1-bit register for signal <Y7y2z4>.
    Found 1-bit register for signal <M9y2z4>.
    Found 1-bit register for signal <Bby2z4>.
    Found 1-bit register for signal <Qcy2z4>.
    Found 1-bit register for signal <Fey2z4>.
    Found 1-bit register for signal <Ufy2z4>.
    Found 1-bit register for signal <Viy2z4>.
    Found 1-bit register for signal <Jky2z4>.
    Found 1-bit register for signal <Xly2z4>.
    Found 1-bit register for signal <Lny2z4>.
    Found 1-bit register for signal <Zoy2z4>.
    Found 1-bit register for signal <Nqy2z4>.
    Found 1-bit register for signal <Bsy2z4>.
    Found 1-bit register for signal <Pty2z4>.
    Found 1-bit register for signal <Dvy2z4>.
    Found 1-bit register for signal <Swy2z4>.
    Found 1-bit register for signal <Hyy2z4>.
    Found 1-bit register for signal <Wzy2z4>.
    Found 1-bit register for signal <K1z2z4>.
    Found 1-bit register for signal <C3z2z4>.
    Found 1-bit register for signal <U4z2z4>.
    Found 1-bit register for signal <I6z2z4>.
    Found 1-bit register for signal <W7z2z4>.
    Found 1-bit register for signal <K9z2z4>.
    Found 1-bit register for signal <Yaz2z4>.
    Found 1-bit register for signal <Mcz2z4>.
    Found 1-bit register for signal <Aez2z4>.
    Found 1-bit register for signal <Pfz2z4>.
    Found 1-bit register for signal <Ehz2z4>.
    Found 1-bit register for signal <Tiz2z4>.
    Found 1-bit register for signal <Ikz2z4>.
    Found 1-bit register for signal <Wlz2z4>.
    Found 1-bit register for signal <Knz2z4>.
    Found 1-bit register for signal <Yoz2z4>.
    Found 1-bit register for signal <Nqz2z4>.
    Found 1-bit register for signal <Csz2z4>.
    Found 1-bit register for signal <Rtz2z4>.
    Found 1-bit register for signal <Fvz2z4>.
    Found 1-bit register for signal <Twz2z4>.
    Found 1-bit register for signal <Hyz2z4>.
    Found 1-bit register for signal <Vzz2z4>.
    Found 1-bit register for signal <K103z4>.
    Found 1-bit register for signal <Z203z4>.
    Found 1-bit register for signal <O403z4>.
    Found 1-bit register for signal <D603z4>.
    Found 1-bit register for signal <S703z4>.
    Found 1-bit register for signal <H903z4>.
    Found 1-bit register for signal <Wa03z4>.
    Found 1-bit register for signal <Kc03z4>.
    Found 1-bit register for signal <Yd03z4>.
    Found 1-bit register for signal <Nf03z4>.
    Found 1-bit register for signal <Ch03z4>.
    Found 1-bit register for signal <Qi03z4>.
    Found 1-bit register for signal <Ek03z4>.
    Found 1-bit register for signal <Sl03z4>.
    Found 1-bit register for signal <Hn03z4>.
    Found 1-bit register for signal <Wo03z4>.
    Found 1-bit register for signal <Lq03z4>.
    Found 1-bit register for signal <Zr03z4>.
    Found 1-bit register for signal <Nt03z4>.
    Found 1-bit register for signal <Bv03z4>.
    Found 1-bit register for signal <Pw03z4>.
    Found 1-bit register for signal <Ey03z4>.
    Found 1-bit register for signal <Tz03z4>.
    Found 1-bit register for signal <I113z4>.
    Found 1-bit register for signal <X213z4>.
    Found 1-bit register for signal <M413z4>.
    Found 1-bit register for signal <B613z4>.
    Found 1-bit register for signal <Q713z4>.
    Found 1-bit register for signal <E913z4>.
    Found 1-bit register for signal <Sa13z4>.
    Found 1-bit register for signal <Hc13z4>.
    Found 1-bit register for signal <Wd13z4>.
    Found 1-bit register for signal <Kf13z4>.
    Found 1-bit register for signal <Yg13z4>.
    Found 1-bit register for signal <Mi13z4>.
    Found 1-bit register for signal <Bk13z4>.
    Found 1-bit register for signal <Ql13z4>.
    Found 1-bit register for signal <Fn13z4>.
    Found 1-bit register for signal <Uo13z4>.
    Found 1-bit register for signal <Jq13z4>.
    Found 1-bit register for signal <Yr13z4>.
    Found 1-bit register for signal <Mt13z4>.
    Found 1-bit register for signal <Av13z4>.
    Found 1-bit register for signal <Ow13z4>.
    Found 1-bit register for signal <Cy13z4>.
    Found 1-bit register for signal <Rz13z4>.
    Found 1-bit register for signal <G123z4>.
    Found 1-bit register for signal <V223z4>.
    Found 1-bit register for signal <K423z4>.
    Found 1-bit register for signal <Z523z4>.
    Found 1-bit register for signal <O723z4>.
    Found 1-bit register for signal <D923z4>.
    Found 1-bit register for signal <Sa23z4>.
    Found 1-bit register for signal <Hc23z4>.
    Found 1-bit register for signal <Wd23z4>.
    Found 1-bit register for signal <Kf23z4>.
    Found 1-bit register for signal <Yg23z4>.
    Found 1-bit register for signal <Mi23z4>.
    Found 1-bit register for signal <Bk23z4>.
    Found 1-bit register for signal <Ql23z4>.
    Found 1-bit register for signal <Fn23z4>.
    Found 1-bit register for signal <To23z4>.
    Found 1-bit register for signal <Hq23z4>.
    Found 1-bit register for signal <Vr23z4>.
    Found 1-bit register for signal <Kt23z4>.
    Found 1-bit register for signal <Zu23z4>.
    Found 1-bit register for signal <Ow23z4>.
    Found 1-bit register for signal <Dy23z4>.
    Found 1-bit register for signal <Sz23z4>.
    Found 1-bit register for signal <H133z4>.
    Found 1-bit register for signal <V233z4>.
    Found 1-bit register for signal <J433z4>.
    Found 1-bit register for signal <X533z4>.
    Found 1-bit register for signal <L733z4>.
    Found 1-bit register for signal <A933z4>.
    Found 1-bit register for signal <Pa33z4>.
    Found 1-bit register for signal <Ec33z4>.
    Found 1-bit register for signal <Td33z4>.
    Found 1-bit register for signal <If33z4>.
    Found 1-bit register for signal <Xg33z4>.
    Found 1-bit register for signal <Mi33z4>.
    Found 1-bit register for signal <Bk33z4>.
    Found 1-bit register for signal <Ql33z4>.
    Found 1-bit register for signal <Fn33z4>.
    Found 1-bit register for signal <To33z4>.
    Found 1-bit register for signal <Hq33z4>.
    Found 1-bit register for signal <Vr33z4>.
    Found 1-bit register for signal <Kt33z4>.
    Found 1-bit register for signal <Zu33z4>.
    Found 1-bit register for signal <Ow33z4>.
    Found 1-bit register for signal <Cy33z4>.
    Found 1-bit register for signal <Qz33z4>.
    Found 1-bit register for signal <E143z4>.
    Found 1-bit register for signal <T243z4>.
    Found 1-bit register for signal <I443z4>.
    Found 1-bit register for signal <X543z4>.
    Found 1-bit register for signal <M743z4>.
    Found 1-bit register for signal <B943z4>.
    Found 1-bit register for signal <Qa43z4>.
    Found 1-bit register for signal <Ec43z4>.
    Found 1-bit register for signal <Sd43z4>.
    Found 1-bit register for signal <Gf43z4>.
    Found 1-bit register for signal <Ug43z4>.
    Found 1-bit register for signal <Ji43z4>.
    Found 1-bit register for signal <Yj43z4>.
    Found 1-bit register for signal <Nl43z4>.
    Found 1-bit register for signal <Cn43z4>.
    Found 1-bit register for signal <Ro43z4>.
    Found 1-bit register for signal <Gq43z4>.
    Found 1-bit register for signal <Vr43z4>.
    Found 1-bit register for signal <Kt43z4>.
    Found 1-bit register for signal <Zu43z4>.
    Found 1-bit register for signal <Ow43z4>.
    Found 1-bit register for signal <Cy43z4>.
    Found 1-bit register for signal <Qz43z4>.
    Found 1-bit register for signal <E153z4>.
    Found 1-bit register for signal <T253z4>.
    Found 1-bit register for signal <I453z4>.
    Found 1-bit register for signal <X553z4>.
    Found 1-bit register for signal <L753z4>.
    Found 1-bit register for signal <Z853z4>.
    Found 1-bit register for signal <Na53z4>.
    Found 1-bit register for signal <Cc53z4>.
    Found 1-bit register for signal <Rd53z4>.
    Found 1-bit register for signal <Gf53z4>.
    Found 1-bit register for signal <Vg53z4>.
    Found 1-bit register for signal <Ki53z4>.
    Found 1-bit register for signal <Zj53z4>.
    Found 1-bit register for signal <Nl53z4>.
    Found 1-bit register for signal <Bn53z4>.
    Found 1-bit register for signal <Po53z4>.
    Found 1-bit register for signal <Dq53z4>.
    Found 1-bit register for signal <Sr53z4>.
    Found 1-bit register for signal <Ht53z4>.
    Found 1-bit register for signal <Wu53z4>.
    Found 1-bit register for signal <Lw53z4>.
    Found 1-bit register for signal <Ay53z4>.
    Found 1-bit register for signal <Pz53z4>.
    Found 1-bit register for signal <E163z4>.
    Found 1-bit register for signal <T263z4>.
    Found 1-bit register for signal <I463z4>.
    Found 1-bit register for signal <X563z4>.
    Found 1-bit register for signal <L763z4>.
    Found 1-bit register for signal <Z863z4>.
    Found 1-bit register for signal <Na63z4>.
    Found 1-bit register for signal <Cc63z4>.
    Found 1-bit register for signal <Rd63z4>.
    Found 1-bit register for signal <Gf63z4>.
    Found 1-bit register for signal <Ug63z4>.
    Found 1-bit register for signal <Ii63z4>.
    Found 1-bit register for signal <Wj63z4>.
    Found 1-bit register for signal <Ll63z4>.
    Found 1-bit register for signal <An63z4>.
    Found 1-bit register for signal <Po63z4>.
    Found 1-bit register for signal <Eq63z4>.
    Found 1-bit register for signal <Tr63z4>.
    Found 1-bit register for signal <It63z4>.
    Found 1-bit register for signal <Wu63z4>.
    Found 1-bit register for signal <Kw63z4>.
    Found 1-bit register for signal <Yx63z4>.
    Found 1-bit register for signal <Mz63z4>.
    Found 1-bit register for signal <B173z4>.
    Found 1-bit register for signal <Q273z4>.
    Found 1-bit register for signal <F473z4>.
    Found 1-bit register for signal <U573z4>.
    Found 1-bit register for signal <J773z4>.
    Found 1-bit register for signal <Y873z4>.
    Found 1-bit register for signal <Na73z4>.
    Found 1-bit register for signal <Cc73z4>.
    Found 1-bit register for signal <Rd73z4>.
    Found 1-bit register for signal <Gf73z4>.
    Found 1-bit register for signal <Ug73z4>.
    Found 1-bit register for signal <Ii73z4>.
    Found 1-bit register for signal <Wj73z4>.
    Found 1-bit register for signal <Ll73z4>.
    Found 1-bit register for signal <An73z4>.
    Found 1-bit register for signal <Po73z4>.
    Found 1-bit register for signal <Dq73z4>.
    Found 1-bit register for signal <Rr73z4>.
    Found 1-bit register for signal <Ft73z4>.
    Found 1-bit register for signal <Uu73z4>.
    Found 1-bit register for signal <Jw73z4>.
    Found 1-bit register for signal <Yx73z4>.
    Found 1-bit register for signal <Nz73z4>.
    Found 1-bit register for signal <C183z4>.
    Found 1-bit register for signal <R283z4>.
    Found 1-bit register for signal <F483z4>.
    Found 1-bit register for signal <T583z4>.
    Found 1-bit register for signal <H783z4>.
    Found 1-bit register for signal <V883z4>.
    Found 1-bit register for signal <Ka83z4>.
    Found 1-bit register for signal <Zb83z4>.
    Found 1-bit register for signal <Od83z4>.
    Found 1-bit register for signal <Df83z4>.
    Found 1-bit register for signal <Sg83z4>.
    Found 1-bit register for signal <Hi83z4>.
    Found 1-bit register for signal <Wj83z4>.
    Found 1-bit register for signal <Ll83z4>.
    Found 1-bit register for signal <An83z4>.
    Found 1-bit register for signal <Po83z4>.
    Found 1-bit register for signal <Dq83z4>.
    Found 1-bit register for signal <Rr83z4>.
    Found 1-bit register for signal <Ft83z4>.
    Found 1-bit register for signal <Uu83z4>.
    Found 1-bit register for signal <Jw83z4>.
    Found 1-bit register for signal <Yx83z4>.
    Found 1-bit register for signal <Nz83z4>.
    Found 1-bit register for signal <C193z4>.
    Found 1-bit register for signal <R293z4>.
    Found 1-bit register for signal <G493z4>.
    Found 1-bit register for signal <U593z4>.
    Found 1-bit register for signal <I793z4>.
    Found 1-bit register for signal <W893z4>.
    Found 1-bit register for signal <Ka93z4>.
    Found 1-bit register for signal <Yb93z4>.
    Found 1-bit register for signal <Md93z4>.
    Found 1-bit register for signal <Bf93z4>.
    Found 1-bit register for signal <Qg93z4>.
    Found 1-bit register for signal <Fi93z4>.
    Found 1-bit register for signal <Uj93z4>.
    Found 1-bit register for signal <Jl93z4>.
    Found 1-bit register for signal <Ym93z4>.
    Found 1-bit register for signal <No93z4>.
    Found 1-bit register for signal <Cq93z4>.
    Found 1-bit register for signal <Rr93z4>.
    Found 1-bit register for signal <Gt93z4>.
    Found 1-bit register for signal <Vu93z4>.
    Found 1-bit register for signal <Jw93z4>.
    Found 1-bit register for signal <Xx93z4>.
    Found 1-bit register for signal <D4a3z4>.
    Found 1-bit register for signal <U5a3z4>.
    Found 1-bit register for signal <L7a3z4>.
    Found 1-bit register for signal <C9a3z4>.
    Found 1-bit register for signal <Taa3z4>.
    Found 1-bit register for signal <Jca3z4>.
    Found 1-bit register for signal <Aea3z4>.
    Found 1-bit register for signal <Qfa3z4>.
    Found 1-bit register for signal <Gha3z4>.
    Found 1-bit register for signal <Wia3z4>.
    Found 1-bit register for signal <Mka3z4>.
    Found 1-bit register for signal <Cma3z4>.
    Found 1-bit register for signal <Jpa3z4>.
    Found 1-bit register for signal <Ara3z4>.
    Found 1-bit register for signal <Rsa3z4>.
    Found 1-bit register for signal <Iua3z4>.
    Found 1-bit register for signal <Zva3z4>.
    Found 1-bit register for signal <Qxa3z4>.
    Found 1-bit register for signal <Gza3z4>.
    Found 1-bit register for signal <W0b3z4>.
    Found 1-bit register for signal <M2b3z4>.
    Found 1-bit register for signal <C4b3z4>.
    Found 1-bit register for signal <J7b3z4>.
    Found 1-bit register for signal <Z8b3z4>.
    Found 1-bit register for signal <Nfb3z4>.
    Found 1-bit register for signal <Dhb3z4>.
    Found 1-bit register for signal <Ovc3z4>.
    Found 1-bit register for signal <Cxc3z4>.
    Found 1-bit register for signal <Qyc3z4>.
    Found 1-bit register for signal <E0d3z4>.
    Found 1-bit register for signal <T1d3z4>.
    Found 1-bit register for signal <H3d3z4>.
    Found 1-bit register for signal <V4d3z4>.
    Found 1-bit register for signal <G6d3z4>.
    Found 1-bit register for signal <Rkd3z4>.
    Found 1-bit register for signal <Gmd3z4>.
    Found 1-bit register for signal <Snd3z4>.
    Found 1-bit register for signal <Hpd3z4>.
    Found 1-bit register for signal <Wqd3z4>.
    Found 1-bit register for signal <Lsd3z4>.
    Found 1-bit register for signal <Aud3z4>.
    Found 1-bit register for signal <Pvd3z4>.
    Found 1-bit register for signal <Exd3z4>.
    Found 1-bit register for signal <Tyd3z4>.
    Found 1-bit register for signal <I0e3z4>.
    Found 1-bit register for signal <X1e3z4>.
    Found 1-bit register for signal <M3e3z4>.
    Found 1-bit register for signal <B5e3z4>.
    Found 1-bit register for signal <Q6e3z4>.
    Found 1-bit register for signal <F8e3z4>.
    Found 1-bit register for signal <U9e3z4>.
    Found 1-bit register for signal <Ibe3z4>.
    Found 1-bit register for signal <Wce3z4>.
    Found 1-bit register for signal <Bge3z4>.
    Found 1-bit register for signal <She3z4>.
    Found 1-bit register for signal <Tme3z4>.
    Found 1-bit register for signal <Foe3z4>.
    Found 1-bit register for signal <Rpe3z4>.
    Found 1-bit register for signal <Fre3z4>.
    Found 1-bit register for signal <Tse3z4>.
    Found 1-bit register for signal <Hue3z4>.
    Found 1-bit register for signal <Kxe3z4>.
    Found 1-bit register for signal <Aze3z4>.
    Found 1-bit register for signal <W3f3z4>.
    Found 1-bit register for signal <M5f3z4>.
    Found 1-bit register for signal <Kaf3z4>.
    Found 1-bit register for signal <Wbf3z4>.
    Found 1-bit register for signal <Ldf3z4>.
    Found 1-bit register for signal <Aff3z4>.
    Found 1-bit register for signal <Pgf3z4>.
    Found 1-bit register for signal <Eif3z4>.
    Found 1-bit register for signal <Tjf3z4>.
    Found 1-bit register for signal <Ilf3z4>.
    Found 1-bit register for signal <Xmf3z4>.
    Found 1-bit register for signal <Mof3z4>.
    Found 1-bit register for signal <Bqf3z4>.
    Found 1-bit register for signal <Qrf3z4>.
    Found 1-bit register for signal <Ftf3z4>.
    Found 1-bit register for signal <Uuf3z4>.
    Found 1-bit register for signal <Jwf3z4>.
    Found 1-bit register for signal <Vxf3z4>.
    Found 1-bit register for signal <Kzf3z4>.
    Found 1-bit register for signal <Z0g3z4>.
    Found 1-bit register for signal <O2g3z4>.
    Found 1-bit register for signal <T5g3z4>.
    Found 1-bit register for signal <K7g3z4>.
    Found 1-bit register for signal <B9g3z4>.
    Found 1-bit register for signal <Nag3z4>.
    Found 1-bit register for signal <Ccg3z4>.
    Found 1-bit register for signal <Rdg3z4>.
    Found 1-bit register for signal <Gfg3z4>.
    Found 1-bit register for signal <Vgg3z4>.
    Found 1-bit register for signal <Kig3z4>.
    Found 1-bit register for signal <Zjg3z4>.
    Found 1-bit register for signal <Olg3z4>.
    Found 1-bit register for signal <Dng3z4>.
    Found 1-bit register for signal <Sog3z4>.
    Found 1-bit register for signal <Hqg3z4>.
    Found 1-bit register for signal <Wrg3z4>.
    Found 1-bit register for signal <Ltg3z4>.
    Found 1-bit register for signal <Avg3z4>.
    Found 1-bit register for signal <Pwg3z4>.
    Found 1-bit register for signal <Eyg3z4>.
    Found 1-bit register for signal <Tzg3z4>.
    Found 1-bit register for signal <I1h3z4>.
    Found 1-bit register for signal <Z2h3z4>.
    Found 1-bit register for signal <A8h3z4>.
    Found 1-bit register for signal <P9h3z4>.
    Found 1-bit register for signal <Ebh3z4>.
    Found 1-bit register for signal <Tch3z4>.
    Found 1-bit register for signal <Ieh3z4>.
    Found 1-bit register for signal <Zfh3z4>.
    Found 1-bit register for signal <Ohh3z4>.
    Found 1-bit register for signal <Djh3z4>.
    Found 1-bit register for signal <Skh3z4>.
    Found 1-bit register for signal <Hmh3z4>.
    Found 1-bit register for signal <Wnh3z4>.
    Found 1-bit register for signal <Lph3z4>.
    Found 1-bit register for signal <Arh3z4>.
    Found 1-bit register for signal <Psh3z4>.
    Found 1-bit register for signal <Euh3z4>.
    Found 1-bit register for signal <Tvh3z4>.
    Found 1-bit register for signal <Ixh3z4>.
    Found 1-bit register for signal <Xyh3z4>.
    Found 1-bit register for signal <M0i3z4>.
    Found 1-bit register for signal <B2i3z4>.
    Found 1-bit register for signal <S3i3z4>.
    Found 1-bit register for signal <J5i3z4>.
    Found 1-bit register for signal <Y6i3z4>.
    Found 1-bit register for signal <N8i3z4>.
    Found 1-bit register for signal <Cai3z4>.
    Found 1-bit register for signal <Rbi3z4>.
    Found 1-bit register for signal <Ddi3z4>.
    Found 1-bit register for signal <Uei3z4>.
    Found 1-bit register for signal <Lgi3z4>.
    Found 1-bit register for signal <Qji3z4>.
    Found 1-bit register for signal <Fli3z4>.
    Found 1-bit register for signal <Umi3z4>.
    Found 1-bit register for signal <Joi3z4>.
    Found 1-bit register for signal <Z7i2z4>.
    Found 1-bit register for signal <Zei2z4>.
    Found 1-bit register for signal <Gji2z4>.
    Found 1-bit register for signal <Tki2z4>.
    Found 1-bit register for signal <Emi2z4>.
    Found 1-bit register for signal <Uqi2z4>.
    Found 1-bit register for signal <Ywi2z4>.
    Found 1-bit register for signal <Uaj2z4>.
    Found 1-bit register for signal <Ffj2z4>.
    Found 1-bit register for signal <Sgj2z4>.
    Found 1-bit register for signal <Fij2z4>.
    Found 1-bit register for signal <Hzj2z4>.
    Found 1-bit register for signal <Wbk2z4>.
    Found 1-bit register for signal <Idk2z4>.
    Found 1-bit register for signal <Aok2z4>.
    Found 1-bit register for signal <Npk2z4>.
    Found 1-bit register for signal <Ark2z4>.
    Found 1-bit register for signal <Nsk2z4>.
    Found 1-bit register for signal <Gxk2z4>.
    Found 1-bit register for signal <K3l2z4>.
    Found 1-bit register for signal <Z4l2z4>.
    Found 1-bit register for signal <Q6l2z4>.
    Found 1-bit register for signal <H8l2z4>.
    Found 1-bit register for signal <Y9l2z4>.
    Found 1-bit register for signal <Mjl2z4>.
    Found 1-bit register for signal <Usl2z4>.
    Found 1-bit register for signal <Lul2z4>.
    Found 1-bit register for signal <Cam2z4>.
    Found 1-bit register for signal <Nbm2z4>.
    Found 1-bit register for signal <Thm2z4>.
    Found 1-bit register for signal <Axm2z4>.
    Found 1-bit register for signal <Rym2z4>.
    Found 1-bit register for signal <G8n2z4>.
    Found 1-bit register for signal <X9n2z4>.
    Found 1-bit register for signal <Nen2z4>.
    Found 1-bit register for signal <Ipn2z4>.
    Found 1-bit register for signal <V3o2z4>.
    Found 1-bit register for signal <Tdp2z4>.
    Found 1-bit register for signal <Kop2z4>.
    Found 1-bit register for signal <Aqp2z4>.
    Found 1-bit register for signal <Qrp2z4>.
    Found 1-bit register for signal <Wxp2z4>.
    Found 1-bit register for signal <Trq2z4>.
    Found 1-bit register for signal <Wuq2z4>.
    Found 1-bit register for signal <Oar2z4>.
    Found 1-bit register for signal <Ffs2z4>.
    Found 1-bit register for signal <Vgs2z4>.
    Found 1-bit register for signal <Mis2z4>.
    Found 1-bit register for signal <Dks2z4>.
    Found 1-bit register for signal <Uls2z4>.
    Found 1-bit register for signal <Lns2z4>.
    Found 1-bit register for signal <Cps2z4>.
    Found 1-bit register for signal <Tqs2z4>.
    Found 1-bit register for signal <Kss2z4>.
    Found 1-bit register for signal <Bus2z4>.
    Found 1-bit register for signal <Svs2z4>.
    Found 1-bit register for signal <Jxs2z4>.
    Found 1-bit register for signal <Azs2z4>.
    Found 1-bit register for signal <R0t2z4>.
    Found 1-bit register for signal <A4t2z4>.
    Found 1-bit register for signal <Y6t2z4>.
    Found 1-bit register for signal <L8t2z4>.
    Found 1-bit register for signal <Y9t2z4>.
    Found 1-bit register for signal <Mbt2z4>.
    Found 1-bit register for signal <Adt2z4>.
    Found 1-bit register for signal <Pet2z4>.
    Found 1-bit register for signal <Uyv2z4>.
    Found 1-bit register for signal <C3w2z4>.
    Found 1-bit register for signal <S4w2z4>.
    Found 1-bit register for signal <I6w2z4>.
    Found 1-bit register for signal <U7w2z4>.
    Found 1-bit register for signal <Vaw2z4>.
    Found 1-bit register for signal <U5x2z4>.
    Found 1-bit register for signal <Jhy2z4>.
    Found 1-bit register for signal <Lz93z4>.
    Found 1-bit register for signal <B1a3z4>.
    Found 1-bit register for signal <P2a3z4>.
    Found 1-bit register for signal <Tna3z4>.
    Found 1-bit register for signal <S5b3z4>.
    Found 1-bit register for signal <Pab3z4>.
    Found 1-bit register for signal <Gcb3z4>.
    Found 1-bit register for signal <Xdb3z4>.
    Found 1-bit register for signal <Tib3z4>.
    Found 1-bit register for signal <Kkb3z4>.
    Found 1-bit register for signal <Bmb3z4>.
    Found 1-bit register for signal <Ipb3z4>.
    Found 1-bit register for signal <Hub3z4>.
    Found 1-bit register for signal <Pxb3z4>.
    Found 1-bit register for signal <X0c3z4>.
    Found 1-bit register for signal <F4c3z4>.
    Found 1-bit register for signal <N7c3z4>.
    Found 1-bit register for signal <Vac3z4>.
    Found 1-bit register for signal <Mcc3z4>.
    Found 1-bit register for signal <Bec3z4>.
    Found 1-bit register for signal <Qfc3z4>.
    Found 1-bit register for signal <Fhc3z4>.
    Found 1-bit register for signal <Uic3z4>.
    Found 1-bit register for signal <Jkc3z4>.
    Found 1-bit register for signal <Ylc3z4>.
    Found 1-bit register for signal <Nnc3z4>.
    Found 1-bit register for signal <Dpc3z4>.
    Found 1-bit register for signal <Tqc3z4>.
    Found 1-bit register for signal <Jsc3z4>.
    Found 1-bit register for signal <Ztc3z4>.
    Found 1-bit register for signal <T7d3z4>.
    Found 1-bit register for signal <J9d3z4>.
    Found 1-bit register for signal <Zad3z4>.
    Found 1-bit register for signal <Pcd3z4>.
    Found 1-bit register for signal <Fed3z4>.
    Found 1-bit register for signal <Vfd3z4>.
    Found 1-bit register for signal <Lhd3z4>.
    Found 1-bit register for signal <Bjd3z4>.
    Found 1-bit register for signal <Lee3z4>.
    Found 1-bit register for signal <Ble3z4>.
    Found 1-bit register for signal <Vve3z4>.
    Found 1-bit register for signal <H2f3z4>.
    Found 1-bit register for signal <T8f3z4>.
    Found 1-bit register for signal <D4g3z4>.
    Found 1-bit register for signal <Aii3z4>.
    Found 1-bit register for signal <Ypi3z4>.
    Found 1-bit register for signal <J6i2z4>.
    Found 24-bit subtractor for signal <Iwh2z4> created at line 2068.
    Found 9-bit subtractor for signal <n16536> created at line 2069.
    Found 31-bit adder for signal <Roh2z4> created at line 2071.
    Found 30-bit adder for signal <n16534> created at line 2072.
    Found 34-bit adder for signal <Pri3z4> created at line 2073.
    Found 34-bit adder for signal <n16585> created at line 2082.
    WARNING:Xst:2404 -  FFs/Latches <W5c3z4<0:0>> (without init value) have a constant value of 0 in block <cortexm0ds_logic>.
    WARNING:Xst:2404 -  FFs/Latches <W8r2z4<0:0>> (without init value) have a constant value of 0 in block <cortexm0ds_logic>.
    WARNING:Xst:2404 -  FFs/Latches <Gzb3z4<0:0>> (without init value) have a constant value of 0 in block <cortexm0ds_logic>.
    WARNING:Xst:2404 -  FFs/Latches <I6h3z4<0:0>> (without init value) have a constant value of 0 in block <cortexm0ds_logic>.
    WARNING:Xst:2404 -  FFs/Latches <Etq2z4<0:0>> (without init value) have a constant value of 0 in block <cortexm0ds_logic>.
    WARNING:Xst:2404 -  FFs/Latches <Rnb3z4<0:0>> (without init value) have a constant value of 0 in block <cortexm0ds_logic>.
    WARNING:Xst:2404 -  FFs/Latches <Qsb3z4<0:0>> (without init value) have a constant value of 0 in block <cortexm0ds_logic>.
    WARNING:Xst:2404 -  FFs/Latches <E9c3z4<0:0>> (without init value) have a constant value of 0 in block <cortexm0ds_logic>.
    WARNING:Xst:2404 -  FFs/Latches <Q4h3z4<0:0>> (without init value) have a constant value of 0 in block <cortexm0ds_logic>.
    WARNING:Xst:2404 -  FFs/Latches <C7f3z4<0:0>> (without init value) have a constant value of 0 in block <cortexm0ds_logic>.
    WARNING:Xst:2404 -  FFs/Latches <Qnn2z4<0:0>> (without init value) have a constant value of 0 in block <cortexm0ds_logic>.
    WARNING:Xst:2404 -  FFs/Latches <Zqb3z4<0:0>> (without init value) have a constant value of 0 in block <cortexm0ds_logic>.
    WARNING:Xst:2404 -  FFs/Latches <Yvb3z4<0:0>> (without init value) have a constant value of 0 in block <cortexm0ds_logic>.
    WARNING:Xst:2404 -  FFs/Latches <Jje3z4<0:0>> (without init value) have a constant value of 0 in block <cortexm0ds_logic>.
    WARNING:Xst:2404 -  FFs/Latches <O2c3z4<0:0>> (without init value) have a constant value of 0 in block <cortexm0ds_logic>.
    WARNING:Xst:2404 -  FFs/Latches <Q0f3z4<0:0>> (without init value) have a constant value of 0 in block <cortexm0ds_logic>.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 824 D-type flip-flop(s).
	inferred 252 Multiplexer(s).
Unit <cortexm0ds_logic> synthesized.

Synthesizing Unit <AHB_bridge>.
    Related source file is "C:\ERTS\ERTS-lab\AHB_bridge.vhd".
    Summary:
	no macro.
Unit <AHB_bridge> synthesized.

Synthesizing Unit <state_machine>.
    Related source file is "C:\ERTS\ERTS-lab\state_machine.vhd".
WARNING:Xst:647 - Input <dmao_haddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dmao_rdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dmao_start> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dmao_active> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dmao_retry> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dmao_mexc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <curstate>.
    Found finite state machine <FSM_0> for signal <curstate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clkm (rising_edge)                             |
    | Reset              | rstn (negative)                                |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <state_machine> synthesized.

Synthesizing Unit <ahbmst>.
    Related source file is "C:\ERTS\grlib-gpl-1.1.0-b4108\lib\gaisler\misc\ahbmst.vhd".
        hindex = 0
        hirq = 0
        venid = 1
        devid = 0
        version = 0
        chprot = 3
        incaddr = 0
WARNING:Xst:647 - Input <ahbi_hgrant<1:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ahbi_hirq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ahbi_hcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ahbi_testen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ahbi_testrst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ahbi_scanen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ahbi_testoen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <n0083>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
Unit <ahbmst> synthesized.

Synthesizing Unit <data_swapper>.
    Related source file is "C:\ERTS\ERTS-lab\data_swapper.vhd".
WARNING:Xst:647 - Input <dmao_haddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dmao_start> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dmao_active> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dmao_ready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dmao_retry> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dmao_mexc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <data_swapper> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 24-bit subtractor                                     : 1
 30-bit adder                                          : 1
 31-bit adder                                          : 1
 34-bit adder                                          : 2
 9-bit subtractor                                      : 1
# Registers                                            : 826
 1-bit register                                        : 825
 4-bit register                                        : 1
# Multiplexers                                         : 271
 1-bit 2-to-1 multiplexer                              : 266
 2-bit 2-to-1 multiplexer                              : 3
 3-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1
# Xors                                                 : 59
 1-bit xor2                                            : 59

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <r_active_3> of sequential type is unconnected in block <ahbmaster>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 24-bit subtractor                                     : 1
 30-bit adder                                          : 1
 31-bit adder                                          : 1
 34-bit adder                                          : 2
 9-bit subtractor                                      : 1
# Registers                                            : 829
 Flip-Flops                                            : 829
# Multiplexers                                         : 246
 1-bit 2-to-1 multiplexer                              : 241
 2-bit 2-to-1 multiplexer                              : 3
 3-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1
# Xors                                                 : 59
 1-bit xor2                                            : 59

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <curstate[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 prefetch | 01
 fetch    | 10
----------------------

Optimizing unit <cm0_wrapper> ...

Optimizing unit <ahbmst> ...

Optimizing unit <cortexm0ds_logic> ...
WARNING:Xst:2677 - Node <ahbbridge/ahbmaster/r_active_3> of sequential type is unconnected in block <cm0_wrapper>.
WARNING:Xst:2677 - Node <cortexm0/u_logic/Aii3z4> of sequential type is unconnected in block <cm0_wrapper>.
WARNING:Xst:2677 - Node <cortexm0/u_logic/Ypi3z4> of sequential type is unconnected in block <cm0_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cm0_wrapper, actual ratio is 5.
FlipFlop cortexm0/u_logic/Ark2z4 has been replicated 1 time(s)
FlipFlop cortexm0/u_logic/Ffj2z4 has been replicated 1 time(s)
FlipFlop cortexm0/u_logic/Fgm2z4 has been replicated 3 time(s)
FlipFlop cortexm0/u_logic/H3d3z4 has been replicated 1 time(s)
FlipFlop cortexm0/u_logic/Svk2z4 has been replicated 2 time(s)
FlipFlop cortexm0/u_logic/T1d3z4 has been replicated 2 time(s)
FlipFlop cortexm0/u_logic/Wzy2z4 has been replicated 2 time(s)
FlipFlop cortexm0/u_logic/Yaz2z4 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 842
 Flip-Flops                                            : 842

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cm0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3756
#      GND                         : 1
#      INV                         : 27
#      LUT1                        : 91
#      LUT2                        : 180
#      LUT3                        : 189
#      LUT4                        : 325
#      LUT5                        : 509
#      LUT6                        : 2041
#      MUXCY                       : 146
#      MUXF7                       : 97
#      VCC                         : 1
#      XORCY                       : 149
# FlipFlops/Latches                : 842
#      FD                          : 3
#      FD_1                        : 1
#      FDC                         : 71
#      FDCE                        : 51
#      FDP                         : 154
#      FDPE                        : 562
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 408
#      IBUF                        : 36
#      OBUF                        : 372

Device utilization summary:
---------------------------

Selected Device : 6slx100fgg676-3 


Slice Logic Utilization: 
 Number of Slice Registers:             841  out of  126576     0%  
 Number of Slice LUTs:                 3362  out of  63288     5%  
    Number used as Logic:              3362  out of  63288     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3893
   Number with an unused Flip Flop:    3052  out of   3893    78%  
   Number with an unused LUT:           531  out of   3893    13%  
   Number of fully used LUT-FF pairs:   310  out of   3893     7%  
   Number of unique control sets:        39

IO Utilization: 
 Number of IOs:                         462
 Number of bonded IOBs:                 409  out of    480    85%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clkm                               | BUFGP                  | 842   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 15.706ns (Maximum Frequency: 63.669MHz)
   Minimum input arrival time before clock: 10.566ns
   Maximum output required time after clock: 14.559ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkm'
  Clock period: 15.706ns (frequency: 63.669MHz)
  Total number of paths / destination ports: 406821143 / 1454
-------------------------------------------------------------------------
Delay:               15.706ns (Levels of Logic = 16)
  Source:            cortexm0/u_logic/Lee3z4 (FF)
  Destination:       cortexm0/u_logic/Qcy2z4 (FF)
  Source Clock:      clkm rising
  Destination Clock: clkm rising

  Data Path: cortexm0/u_logic/Lee3z4 to cortexm0/u_logic/Qcy2z4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.447   0.849  cortexm0/u_logic/Lee3z4 (cortexm0/u_logic/Lee3z4)
     LUT2:I0->O           14   0.203   0.958  cortexm0/u_logic/T1i2z4[11]_L0i2z4[11]_AND_4597_o1 (cortexm0/u_logic/T1i2z4[11]_L0i2z4[11]_AND_4597_o)
     LUT6:I5->O            9   0.205   0.830  cortexm0/u_logic/Gyvwx4<10> (cortexm0/u_logic/Gyvwx4)
     LUT6:I5->O            1   0.205   0.580  cortexm0/u_logic/Viuwx46_SW3 (N495)
     LUT6:I5->O           13   0.205   0.932  cortexm0/u_logic/Viuwx46 (cortexm0/u_logic/Viuwx4)
     MUXF7:S->O            1   0.148   0.684  cortexm0/u_logic/Mmux_Mczwx411 (cortexm0/u_logic/Mczwx4)
     LUT6:I4->O            7   0.203   0.774  cortexm0/u_logic/Odzwx4_Vdzwx4_AND_4575_o1 (cortexm0/u_logic/Odzwx4_Vdzwx4_AND_4575_o1)
     LUT6:I5->O            1   0.205   0.000  cortexm0/u_logic/Mmux_H6zwx411_G (N1324)
     MUXF7:I1->O          11   0.140   0.883  cortexm0/u_logic/Mmux_H6zwx411 (cortexm0/u_logic/H6zwx4)
     LUT6:I5->O            1   0.205   0.808  cortexm0/u_logic/R3hvx4_N2zwx4_AND_4554_o_SW1_SW0 (N1099)
     LUT6:I3->O            1   0.205   0.580  cortexm0/u_logic/R3hvx4_N2zwx4_AND_4554_o_SW1 (N694)
     LUT6:I5->O           16   0.205   1.005  cortexm0/u_logic/E5owx42 (cortexm0/u_logic/E5owx42)
     LUT6:I5->O           11   0.205   0.987  cortexm0/u_logic/Tuvwx41 (cortexm0/u_logic/Tuvwx4)
     LUT6:I4->O            3   0.203   0.651  cortexm0/u_logic/Kkrvx46 (cortexm0/u_logic/Kkrvx4)
     LUT6:I5->O            1   0.205   0.684  cortexm0/u_logic/C9rvx43 (cortexm0/u_logic/C9rvx43)
     LUT6:I4->O            8   0.203   0.803  cortexm0/u_logic/C9rvx46 (cortexm0/u_logic/C9rvx4)
     LUT6:I5->O            1   0.205   0.000  cortexm0/u_logic/U8nvx42 (cortexm0/u_logic/U8nvx4)
     FDP:D                     0.102          cortexm0/u_logic/Bdm2z4
    ----------------------------------------
    Total                     15.706ns (3.699ns logic, 12.007ns route)
                                       (23.6% logic, 76.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkm'
  Total number of paths / destination ports: 18492 / 1442
-------------------------------------------------------------------------
Offset:              10.566ns (Levels of Logic = 10)
  Source:            ahbmi_hrdata<15> (PAD)
  Destination:       cortexm0/u_logic/Z7i2z4 (FF)
  Destination Clock: clkm rising

  Data Path: ahbmi_hrdata<15> to cortexm0/u_logic/Z7i2z4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   1.059  ahbmi_hrdata_15_IBUF (ahbmi_hrdata_15_IBUF)
     LUT5:I0->O            1   0.203   0.580  cortexm0/u_logic/I5xwx4_P5xwx4_AND_4368_o4 (cortexm0/u_logic/I5xwx4_P5xwx4_AND_4368_o5)
     LUT5:I4->O            1   0.205   0.684  cortexm0/u_logic/I5xwx4_P5xwx4_AND_4368_o5 (cortexm0/u_logic/I5xwx4_P5xwx4_AND_4368_o6)
     LUT6:I4->O            1   0.203   0.580  cortexm0/u_logic/I5xwx4_P5xwx4_AND_4368_o6 (cortexm0/u_logic/I5xwx4_P5xwx4_AND_4368_o7)
     LUT6:I5->O           13   0.205   0.933  cortexm0/u_logic/I5xwx4_P5xwx4_AND_4368_o7 (cortexm0/u_logic/I5xwx4_P5xwx4_AND_4368_o)
     LUT5:I4->O            8   0.205   0.803  cortexm0/u_logic/Uqwwx4_Brwwx4_AND_4325_o3 (cortexm0/u_logic/Uqwwx4_Brwwx4_AND_4325_o3)
     LUT6:I5->O            1   0.205   0.827  cortexm0/u_logic/Hfxwx4_Ofxwx4_AND_4394_o6_SW4 (N1009)
     LUT6:I2->O           17   0.203   1.256  cortexm0/u_logic/Uqwwx4_Brwwx4_AND_4325_o4 (cortexm0/u_logic/Uqwwx4_Brwwx4_AND_4325_o4)
     LUT6:I3->O            1   0.205   0.684  cortexm0/u_logic/O3pvx44 (cortexm0/u_logic/O3pvx4)
     LUT6:I4->O            1   0.203   0.000  cortexm0/u_logic/Ojnvx42 (cortexm0/u_logic/Ojnvx4)
     FDP:D                     0.102          cortexm0/u_logic/Z7i2z4
    ----------------------------------------
    Total                     10.566ns (3.161ns logic, 7.405ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkm'
  Total number of paths / destination ports: 2767906 / 70
-------------------------------------------------------------------------
Offset:              14.559ns (Levels of Logic = 23)
  Source:            cortexm0/u_logic/Npk2z4 (FF)
  Destination:       ahbmo_haddr<31> (PAD)
  Source Clock:      clkm rising

  Data Path: cortexm0/u_logic/Npk2z4 to ahbmo_haddr<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q            212   0.447   2.285  cortexm0/u_logic/Npk2z4 (cortexm0/u_logic/Npk2z4)
     LUT4:I1->O            1   0.205   0.580  cortexm0/u_logic/Kuc2z47 (cortexm0/u_logic/Kuc2z47)
     LUT6:I5->O            1   0.205   0.808  cortexm0/u_logic/Kuc2z48 (cortexm0/u_logic/Kuc2z48)
     LUT6:I3->O           53   0.205   1.568  cortexm0/u_logic/Kuc2z49 (cortexm0/u_logic/Kuc2z4)
     LUT4:I3->O            1   0.205   0.580  cortexm0/u_logic/Wo0wx46_SW0 (N830)
     LUT6:I5->O            8   0.205   0.803  cortexm0/u_logic/Wo0wx47 (cortexm0/u_logic/Wo0wx4)
     LUT3:I2->O            1   0.205   0.000  cortexm0/u_logic/Madd_n16585_lut<20> (cortexm0/u_logic/Madd_n16585_lut<20>)
     MUXCY:S->O            1   0.172   0.000  cortexm0/u_logic/Madd_n16585_cy<20> (cortexm0/u_logic/Madd_n16585_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  cortexm0/u_logic/Madd_n16585_cy<21> (cortexm0/u_logic/Madd_n16585_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  cortexm0/u_logic/Madd_n16585_cy<22> (cortexm0/u_logic/Madd_n16585_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  cortexm0/u_logic/Madd_n16585_cy<23> (cortexm0/u_logic/Madd_n16585_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  cortexm0/u_logic/Madd_n16585_cy<24> (cortexm0/u_logic/Madd_n16585_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  cortexm0/u_logic/Madd_n16585_cy<25> (cortexm0/u_logic/Madd_n16585_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  cortexm0/u_logic/Madd_n16585_cy<26> (cortexm0/u_logic/Madd_n16585_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  cortexm0/u_logic/Madd_n16585_cy<27> (cortexm0/u_logic/Madd_n16585_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  cortexm0/u_logic/Madd_n16585_cy<28> (cortexm0/u_logic/Madd_n16585_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  cortexm0/u_logic/Madd_n16585_cy<29> (cortexm0/u_logic/Madd_n16585_cy<29>)
     MUXCY:CI->O           1   0.019   0.000  cortexm0/u_logic/Madd_n16585_cy<30> (cortexm0/u_logic/Madd_n16585_cy<30>)
     XORCY:CI->O           1   0.180   0.580  cortexm0/u_logic/Madd_n16585_xor<31> (cortexm0/u_logic/n16585<31>)
     LUT1:I0->O            1   0.205   0.000  cortexm0/u_logic/Madd_Pri3z4_cy<31>_rt (cortexm0/u_logic/Madd_Pri3z4_cy<31>_rt)
     MUXCY:S->O            1   0.172   0.000  cortexm0/u_logic/Madd_Pri3z4_cy<31> (cortexm0/u_logic/Madd_Pri3z4_cy<31>)
     XORCY:CI->O          11   0.180   1.227  cortexm0/u_logic/Madd_Pri3z4_xor<32> (cortexm0/u_logic/Pri3z4<32>)
     LUT6:I1->O            1   0.203   0.579  cortexm0/u_logic/haddr_o<31>1 (HADDR<31>)
     OBUF:I->O                 2.571          ahbmo_haddr_31_OBUF (ahbmo_haddr<31>)
    ----------------------------------------
    Total                     14.559ns (5.550ns logic, 9.009ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clkm
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkm           |   15.706|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 50.00 secs
Total CPU time to Xst completion: 50.57 secs
 
--> 

Total memory usage is 4749900 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   62 (   0 filtered)
Number of infos    :   29 (   0 filtered)

