#Description: |
# This is a sample YAML file for the Formal
# Task name
task: Generate FRV for the design.
# Tool name
tool: VC-Formal

# Application mode for the Formal tool
appmode: FRV

# Enable tool variables
vars: 
  - a
  - b

blackbox:
  modules:
    - add.v
    - sub.v
  cells:
    - add0
    - sub0
  report: True  

ipxact: input.xml

read_file:
  top: adder
  format: verilog
  filelist: 
    - adder.v
    - adder_tb.v
    - mult.v

clock:
  name: clk
  period: 10

reset: 
  name: rst 
  sense: high

check-mode: block


  


