#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x12f75ad90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12f75aa70 .scope module, "addiu_tb" "addiu_tb" 3 1;
 .timescale 0 0;
v0x12f77ed40_0 .net "active", 0 0, L_0x12f7880c0;  1 drivers
v0x12f77edf0_0 .var "clk", 0 0;
v0x12f77ef00_0 .var "clk_enable", 0 0;
v0x12f77ef90_0 .net "data_address", 31 0, v0x12f77cb20_0;  1 drivers
v0x12f77f020_0 .net "data_read", 0 0, L_0x12f787820;  1 drivers
v0x12f77f0b0_0 .var "data_readdata", 31 0;
v0x12f77f140_0 .net "data_write", 0 0, L_0x12f787190;  1 drivers
v0x12f77f1d0_0 .net "data_writedata", 31 0, v0x12f7757c0_0;  1 drivers
v0x12f77f2a0_0 .net "instr_address", 31 0, L_0x12f7881f0;  1 drivers
v0x12f77f3b0_0 .var "instr_readdata", 31 0;
v0x12f77f440_0 .net "register_v0", 31 0, L_0x12f785a60;  1 drivers
v0x12f77f510_0 .var "reset", 0 0;
S_0x12f72b0a0 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x12f75aa70;
 .timescale 0 0;
v0x12f70f170_0 .var "imm", 15 0;
v0x12f772830_0 .var "imm_instr", 31 0;
v0x12f7728d0_0 .var "opcode", 5 0;
v0x12f772980_0 .var "rs", 4 0;
v0x12f772a30_0 .var "rt", 4 0;
E_0x12f73a4e0 .event posedge, v0x12f775b30_0;
S_0x12f772b20 .scope module, "dut" "mips_cpu_harvard" 3 113, 4 1 0, S_0x12f75aa70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x12f780bb0 .functor OR 1, L_0x12f780860, L_0x12f780a70, C4<0>, C4<0>;
L_0x12f780ca0 .functor BUFZ 1, L_0x12f780350, C4<0>, C4<0>, C4<0>;
L_0x12f781030 .functor BUFZ 1, L_0x12f780470, C4<0>, C4<0>, C4<0>;
L_0x12f781180 .functor AND 1, L_0x12f780350, L_0x12f7812d0, C4<1>, C4<1>;
L_0x12f781470 .functor OR 1, L_0x12f781180, L_0x12f7811f0, C4<0>, C4<0>;
L_0x12f7815b0 .functor OR 1, L_0x12f781470, L_0x12f780f50, C4<0>, C4<0>;
L_0x12f7816a0 .functor OR 1, L_0x12f7815b0, L_0x12f782940, C4<0>, C4<0>;
L_0x12f781790 .functor OR 1, L_0x12f7816a0, L_0x12f782420, C4<0>, C4<0>;
L_0x12f7822e0 .functor AND 1, L_0x12f781df0, L_0x12f781f10, C4<1>, C4<1>;
L_0x12f782420 .functor OR 1, L_0x12f781b90, L_0x12f7822e0, C4<0>, C4<0>;
L_0x12f782940 .functor AND 1, L_0x12f7820c0, L_0x12f7825b0, C4<1>, C4<1>;
L_0x12f782ec0 .functor OR 1, L_0x12f7827e0, L_0x12f782b70, C4<0>, C4<0>;
L_0x12f780100 .functor OR 1, L_0x12f783250, L_0x12f783500, C4<0>, C4<0>;
L_0x12f7838e0 .functor AND 1, L_0x12f780e50, L_0x12f780100, C4<1>, C4<1>;
L_0x12f783a70 .functor OR 1, L_0x12f7836c0, L_0x12f783bb0, C4<0>, C4<0>;
L_0x12f783870 .functor OR 1, L_0x12f783a70, L_0x12f783e60, C4<0>, C4<0>;
L_0x12f783fc0 .functor AND 1, L_0x12f780350, L_0x12f783870, C4<1>, C4<1>;
L_0x12f783c90 .functor AND 1, L_0x12f780350, L_0x12f784180, C4<1>, C4<1>;
L_0x12f782200 .functor AND 1, L_0x12f780350, L_0x12f783d00, C4<1>, C4<1>;
L_0x12f784bd0 .functor AND 1, v0x12f77ca00_0, v0x12f77ea40_0, C4<1>, C4<1>;
L_0x12f784c40 .functor AND 1, L_0x12f784bd0, L_0x12f781790, C4<1>, C4<1>;
L_0x12f784e20 .functor OR 1, L_0x12f782420, L_0x12f782940, C4<0>, C4<0>;
L_0x12f785ad0 .functor BUFZ 32, L_0x12f785700, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12f785c80 .functor BUFZ 32, L_0x12f7859b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12f786ae0 .functor AND 1, v0x12f77ef00_0, L_0x12f783fc0, C4<1>, C4<1>;
L_0x12f786c20 .functor AND 1, L_0x12f786ae0, v0x12f77ca00_0, C4<1>, C4<1>;
L_0x12f785460 .functor AND 1, L_0x12f786c20, L_0x12f786d30, C4<1>, C4<1>;
L_0x12f787120 .functor AND 1, v0x12f77ca00_0, v0x12f77ea40_0, C4<1>, C4<1>;
L_0x12f787190 .functor AND 1, L_0x12f787120, L_0x12f781920, C4<1>, C4<1>;
L_0x12f786e70 .functor OR 1, L_0x12f787040, L_0x12f787370, C4<0>, C4<0>;
L_0x12f7876b0 .functor AND 1, L_0x12f786e70, L_0x12f786f60, C4<1>, C4<1>;
L_0x12f787820 .functor OR 1, L_0x12f780f50, L_0x12f7876b0, C4<0>, C4<0>;
L_0x12f7880c0 .functor BUFZ 1, v0x12f77ca00_0, C4<0>, C4<0>, C4<0>;
L_0x12f7881f0 .functor BUFZ 32, v0x12f77ca90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12f777b70_0 .net *"_ivl_102", 31 0, L_0x12f782510;  1 drivers
L_0x1100404d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f777c00_0 .net *"_ivl_105", 25 0, L_0x1100404d8;  1 drivers
L_0x110040520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f777c90_0 .net/2u *"_ivl_106", 31 0, L_0x110040520;  1 drivers
v0x12f777d20_0 .net *"_ivl_108", 0 0, L_0x12f7820c0;  1 drivers
v0x12f777db0_0 .net *"_ivl_111", 5 0, L_0x12f782740;  1 drivers
L_0x110040568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x12f777e50_0 .net/2u *"_ivl_112", 5 0, L_0x110040568;  1 drivers
v0x12f777f00_0 .net *"_ivl_114", 0 0, L_0x12f7825b0;  1 drivers
v0x12f777fa0_0 .net *"_ivl_118", 31 0, L_0x12f782ad0;  1 drivers
L_0x1100400a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x12f778050_0 .net/2u *"_ivl_12", 5 0, L_0x1100400a0;  1 drivers
L_0x1100405b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f778160_0 .net *"_ivl_121", 25 0, L_0x1100405b0;  1 drivers
L_0x1100405f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x12f778210_0 .net/2u *"_ivl_122", 31 0, L_0x1100405f8;  1 drivers
v0x12f7782c0_0 .net *"_ivl_124", 0 0, L_0x12f7827e0;  1 drivers
v0x12f778360_0 .net *"_ivl_126", 31 0, L_0x12f782ca0;  1 drivers
L_0x110040640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f778410_0 .net *"_ivl_129", 25 0, L_0x110040640;  1 drivers
L_0x110040688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12f7784c0_0 .net/2u *"_ivl_130", 31 0, L_0x110040688;  1 drivers
v0x12f778570_0 .net *"_ivl_132", 0 0, L_0x12f782b70;  1 drivers
v0x12f778610_0 .net *"_ivl_136", 31 0, L_0x12f782fb0;  1 drivers
L_0x1100406d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f7787a0_0 .net *"_ivl_139", 25 0, L_0x1100406d0;  1 drivers
L_0x110040718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f778830_0 .net/2u *"_ivl_140", 31 0, L_0x110040718;  1 drivers
v0x12f7788e0_0 .net *"_ivl_142", 0 0, L_0x12f780e50;  1 drivers
v0x12f778980_0 .net *"_ivl_145", 5 0, L_0x12f783360;  1 drivers
L_0x110040760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x12f778a30_0 .net/2u *"_ivl_146", 5 0, L_0x110040760;  1 drivers
v0x12f778ae0_0 .net *"_ivl_148", 0 0, L_0x12f783250;  1 drivers
v0x12f778b80_0 .net *"_ivl_151", 5 0, L_0x12f783620;  1 drivers
L_0x1100407a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x12f778c30_0 .net/2u *"_ivl_152", 5 0, L_0x1100407a8;  1 drivers
v0x12f778ce0_0 .net *"_ivl_154", 0 0, L_0x12f783500;  1 drivers
v0x12f778d80_0 .net *"_ivl_157", 0 0, L_0x12f780100;  1 drivers
L_0x1100400e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x12f778e20_0 .net/2u *"_ivl_16", 5 0, L_0x1100400e8;  1 drivers
v0x12f778ed0_0 .net *"_ivl_161", 1 0, L_0x12f783990;  1 drivers
L_0x1100407f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x12f778f80_0 .net/2u *"_ivl_162", 1 0, L_0x1100407f0;  1 drivers
v0x12f779030_0 .net *"_ivl_164", 0 0, L_0x12f7836c0;  1 drivers
L_0x110040838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x12f7790d0_0 .net/2u *"_ivl_166", 5 0, L_0x110040838;  1 drivers
v0x12f779180_0 .net *"_ivl_168", 0 0, L_0x12f783bb0;  1 drivers
v0x12f7786b0_0 .net *"_ivl_171", 0 0, L_0x12f783a70;  1 drivers
L_0x110040880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x12f779410_0 .net/2u *"_ivl_172", 5 0, L_0x110040880;  1 drivers
v0x12f7794a0_0 .net *"_ivl_174", 0 0, L_0x12f783e60;  1 drivers
v0x12f779530_0 .net *"_ivl_177", 0 0, L_0x12f783870;  1 drivers
L_0x1100408c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x12f7795c0_0 .net/2u *"_ivl_180", 5 0, L_0x1100408c8;  1 drivers
v0x12f779660_0 .net *"_ivl_182", 0 0, L_0x12f784180;  1 drivers
L_0x110040910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x12f779700_0 .net/2u *"_ivl_186", 5 0, L_0x110040910;  1 drivers
v0x12f7797b0_0 .net *"_ivl_188", 0 0, L_0x12f783d00;  1 drivers
L_0x110040958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x12f779850_0 .net/2u *"_ivl_196", 4 0, L_0x110040958;  1 drivers
v0x12f779900_0 .net *"_ivl_199", 4 0, L_0x12f7842c0;  1 drivers
v0x12f7799b0_0 .net *"_ivl_20", 31 0, L_0x12f7806c0;  1 drivers
v0x12f779a60_0 .net *"_ivl_201", 4 0, L_0x12f784880;  1 drivers
v0x12f779b10_0 .net *"_ivl_202", 4 0, L_0x12f784920;  1 drivers
v0x12f779bc0_0 .net *"_ivl_207", 0 0, L_0x12f784bd0;  1 drivers
v0x12f779c60_0 .net *"_ivl_211", 0 0, L_0x12f784e20;  1 drivers
L_0x1100409a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12f779d00_0 .net/2u *"_ivl_212", 31 0, L_0x1100409a0;  1 drivers
v0x12f779db0_0 .net *"_ivl_214", 31 0, L_0x12f784e90;  1 drivers
v0x12f779e60_0 .net *"_ivl_216", 31 0, L_0x12f7849c0;  1 drivers
v0x12f779f10_0 .net *"_ivl_218", 31 0, L_0x12f785130;  1 drivers
v0x12f779fc0_0 .net *"_ivl_220", 31 0, L_0x12f784ff0;  1 drivers
v0x12f77a070_0 .net *"_ivl_229", 0 0, L_0x12f786ae0;  1 drivers
L_0x110040130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f77a110_0 .net *"_ivl_23", 25 0, L_0x110040130;  1 drivers
v0x12f77a1c0_0 .net *"_ivl_231", 0 0, L_0x12f786c20;  1 drivers
v0x12f77a260_0 .net *"_ivl_232", 31 0, L_0x12f786c90;  1 drivers
L_0x110040ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f77a310_0 .net *"_ivl_235", 30 0, L_0x110040ac0;  1 drivers
L_0x110040b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12f77a3c0_0 .net/2u *"_ivl_236", 31 0, L_0x110040b08;  1 drivers
v0x12f77a470_0 .net *"_ivl_238", 0 0, L_0x12f786d30;  1 drivers
L_0x110040178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12f77a510_0 .net/2u *"_ivl_24", 31 0, L_0x110040178;  1 drivers
v0x12f77a5c0_0 .net *"_ivl_243", 0 0, L_0x12f787120;  1 drivers
L_0x110040b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x12f77a660_0 .net/2u *"_ivl_246", 5 0, L_0x110040b50;  1 drivers
L_0x110040b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x12f77a710_0 .net/2u *"_ivl_250", 5 0, L_0x110040b98;  1 drivers
v0x12f77a7c0_0 .net *"_ivl_257", 0 0, L_0x12f786f60;  1 drivers
v0x12f779220_0 .net *"_ivl_259", 0 0, L_0x12f7876b0;  1 drivers
v0x12f7792c0_0 .net *"_ivl_26", 0 0, L_0x12f780860;  1 drivers
L_0x110040be0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x12f779360_0 .net/2u *"_ivl_262", 5 0, L_0x110040be0;  1 drivers
L_0x110040c28 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x12f77a850_0 .net/2u *"_ivl_266", 5 0, L_0x110040c28;  1 drivers
v0x12f77a900_0 .net *"_ivl_271", 15 0, L_0x12f787d60;  1 drivers
v0x12f77a9b0_0 .net *"_ivl_272", 17 0, L_0x12f787910;  1 drivers
L_0x110040cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12f77aa60_0 .net *"_ivl_275", 1 0, L_0x110040cb8;  1 drivers
v0x12f77ab10_0 .net *"_ivl_278", 15 0, L_0x12f788020;  1 drivers
v0x12f77abc0_0 .net *"_ivl_28", 31 0, L_0x12f780980;  1 drivers
L_0x110040d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12f77ac70_0 .net *"_ivl_280", 1 0, L_0x110040d00;  1 drivers
v0x12f77ad20_0 .net *"_ivl_283", 0 0, L_0x12f787f40;  1 drivers
L_0x110040d48 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x12f77add0_0 .net/2u *"_ivl_284", 13 0, L_0x110040d48;  1 drivers
L_0x110040d90 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f77ae80_0 .net/2u *"_ivl_286", 13 0, L_0x110040d90;  1 drivers
v0x12f77af30_0 .net *"_ivl_288", 13 0, L_0x12f7882e0;  1 drivers
L_0x1100401c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f77afe0_0 .net *"_ivl_31", 25 0, L_0x1100401c0;  1 drivers
L_0x110040208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12f77b090_0 .net/2u *"_ivl_32", 31 0, L_0x110040208;  1 drivers
v0x12f77b140_0 .net *"_ivl_34", 0 0, L_0x12f780a70;  1 drivers
v0x12f77b1e0_0 .net *"_ivl_4", 31 0, L_0x12f780220;  1 drivers
v0x12f77b290_0 .net *"_ivl_41", 2 0, L_0x12f780d50;  1 drivers
L_0x110040250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x12f77b340_0 .net/2u *"_ivl_42", 2 0, L_0x110040250;  1 drivers
v0x12f77b3f0_0 .net *"_ivl_49", 2 0, L_0x12f7810e0;  1 drivers
L_0x110040298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x12f77b4a0_0 .net/2u *"_ivl_50", 2 0, L_0x110040298;  1 drivers
v0x12f77b550_0 .net *"_ivl_55", 0 0, L_0x12f7812d0;  1 drivers
v0x12f77b5f0_0 .net *"_ivl_57", 0 0, L_0x12f781180;  1 drivers
v0x12f77b690_0 .net *"_ivl_59", 0 0, L_0x12f781470;  1 drivers
v0x12f77b730_0 .net *"_ivl_61", 0 0, L_0x12f7815b0;  1 drivers
v0x12f77b7d0_0 .net *"_ivl_63", 0 0, L_0x12f7816a0;  1 drivers
v0x12f77b870_0 .net *"_ivl_67", 2 0, L_0x12f781860;  1 drivers
L_0x1100402e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x12f77b920_0 .net/2u *"_ivl_68", 2 0, L_0x1100402e0;  1 drivers
L_0x110040010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f77b9d0_0 .net *"_ivl_7", 25 0, L_0x110040010;  1 drivers
v0x12f77ba80_0 .net *"_ivl_72", 31 0, L_0x12f781af0;  1 drivers
L_0x110040328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f77bb30_0 .net *"_ivl_75", 25 0, L_0x110040328;  1 drivers
L_0x110040370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12f77bbe0_0 .net/2u *"_ivl_76", 31 0, L_0x110040370;  1 drivers
v0x12f77bc90_0 .net *"_ivl_78", 0 0, L_0x12f781b90;  1 drivers
L_0x110040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f77bd30_0 .net/2u *"_ivl_8", 31 0, L_0x110040058;  1 drivers
v0x12f77bde0_0 .net *"_ivl_80", 31 0, L_0x12f781d50;  1 drivers
L_0x1100403b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f77be90_0 .net *"_ivl_83", 25 0, L_0x1100403b8;  1 drivers
L_0x110040400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12f77bf40_0 .net/2u *"_ivl_84", 31 0, L_0x110040400;  1 drivers
v0x12f77bff0_0 .net *"_ivl_86", 0 0, L_0x12f781df0;  1 drivers
v0x12f77c090_0 .net *"_ivl_89", 0 0, L_0x12f781cb0;  1 drivers
v0x12f77c140_0 .net *"_ivl_90", 31 0, L_0x12f781fc0;  1 drivers
L_0x110040448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f77c1f0_0 .net *"_ivl_93", 30 0, L_0x110040448;  1 drivers
L_0x110040490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12f77c2a0_0 .net/2u *"_ivl_94", 31 0, L_0x110040490;  1 drivers
v0x12f77c350_0 .net *"_ivl_96", 0 0, L_0x12f781f10;  1 drivers
v0x12f77c3f0_0 .net *"_ivl_99", 0 0, L_0x12f7822e0;  1 drivers
v0x12f77c490_0 .net "active", 0 0, L_0x12f7880c0;  alias, 1 drivers
v0x12f77c530_0 .net "alu_op1", 31 0, L_0x12f785ad0;  1 drivers
v0x12f77c5d0_0 .net "alu_op2", 31 0, L_0x12f785c80;  1 drivers
v0x12f77c670_0 .net "alui_instr", 0 0, L_0x12f7811f0;  1 drivers
v0x12f77c710_0 .net "b_flag", 0 0, v0x12f7737a0_0;  1 drivers
v0x12f77c7c0_0 .net "b_imm", 17 0, L_0x12f787e20;  1 drivers
v0x12f77c850_0 .net "b_offset", 31 0, L_0x12f788460;  1 drivers
v0x12f77c8e0_0 .net "clk", 0 0, v0x12f77edf0_0;  1 drivers
v0x12f77c970_0 .net "clk_enable", 0 0, v0x12f77ef00_0;  1 drivers
v0x12f77ca00_0 .var "cpu_active", 0 0;
v0x12f77ca90_0 .var "curr_addr", 31 0;
v0x12f77cb20_0 .var "data_address", 31 0;
v0x12f77cbc0_0 .net "data_read", 0 0, L_0x12f787820;  alias, 1 drivers
v0x12f77cc60_0 .net "data_readdata", 31 0, v0x12f77f0b0_0;  1 drivers
v0x12f77cd40_0 .net "data_write", 0 0, L_0x12f787190;  alias, 1 drivers
v0x12f77cde0_0 .net "data_writedata", 31 0, v0x12f7757c0_0;  alias, 1 drivers
v0x12f77ce80_0 .var "delay_slot", 31 0;
v0x12f77cf20_0 .net "effective_addr", 31 0, v0x12f773b60_0;  1 drivers
v0x12f77cfc0_0 .net "funct_code", 5 0, L_0x12f780180;  1 drivers
v0x12f77d070_0 .net "hi_out", 31 0, v0x12f775bc0_0;  1 drivers
v0x12f77d130_0 .net "hl_reg_enable", 0 0, L_0x12f785460;  1 drivers
v0x12f77d200_0 .net "instr_address", 31 0, L_0x12f7881f0;  alias, 1 drivers
v0x12f77d2a0_0 .net "instr_opcode", 5 0, L_0x12f780020;  1 drivers
v0x12f77d340_0 .net "instr_readdata", 31 0, v0x12f77f3b0_0;  1 drivers
v0x12f77d410_0 .net "j_imm", 0 0, L_0x12f782ec0;  1 drivers
v0x12f77d4b0_0 .net "j_reg", 0 0, L_0x12f7838e0;  1 drivers
v0x12f77d550_0 .net "link_const", 0 0, L_0x12f782420;  1 drivers
v0x12f77d5f0_0 .net "link_reg", 0 0, L_0x12f782940;  1 drivers
v0x12f77d690_0 .net "lo_out", 31 0, v0x12f7762d0_0;  1 drivers
v0x12f77d730_0 .net "load_data", 31 0, v0x12f774c10_0;  1 drivers
v0x12f77d7e0_0 .net "load_instr", 0 0, L_0x12f780f50;  1 drivers
v0x12f77d870_0 .net "lw", 0 0, L_0x12f780470;  1 drivers
v0x12f77d910_0 .net "lwl", 0 0, L_0x12f7872c0;  1 drivers
v0x12f77d9b0_0 .net "lwr", 0 0, L_0x12f787450;  1 drivers
v0x12f77da50_0 .net "mem_to_reg", 0 0, L_0x12f781030;  1 drivers
v0x12f77daf0_0 .net "mfhi", 0 0, L_0x12f783c90;  1 drivers
v0x12f77db90_0 .net "mflo", 0 0, L_0x12f782200;  1 drivers
v0x12f77dc30_0 .net "movefrom", 0 0, L_0x12f780bb0;  1 drivers
v0x12f77dcd0_0 .net "muldiv", 0 0, L_0x12f783fc0;  1 drivers
v0x12f77dd70_0 .var "next_delay_slot", 31 0;
v0x12f77de20_0 .net "partial_store", 0 0, L_0x12f786e70;  1 drivers
v0x12f77dec0_0 .net "r_format", 0 0, L_0x12f780350;  1 drivers
v0x12f77df60_0 .net "reg_a_read_data", 31 0, L_0x12f785700;  1 drivers
v0x12f77e020_0 .net "reg_a_read_index", 4 0, L_0x12f784620;  1 drivers
v0x12f77e0d0_0 .net "reg_b_read_data", 31 0, L_0x12f7859b0;  1 drivers
v0x12f77e1a0_0 .net "reg_b_read_index", 4 0, L_0x12f784220;  1 drivers
v0x12f77e240_0 .net "reg_dst", 0 0, L_0x12f780ca0;  1 drivers
v0x12f77e2d0_0 .net "reg_write", 0 0, L_0x12f781790;  1 drivers
v0x12f77e370_0 .net "reg_write_data", 31 0, L_0x12f7853c0;  1 drivers
v0x12f77e430_0 .net "reg_write_enable", 0 0, L_0x12f784c40;  1 drivers
v0x12f77e4e0_0 .net "reg_write_index", 4 0, L_0x12f784780;  1 drivers
v0x12f77e590_0 .net "register_v0", 31 0, L_0x12f785a60;  alias, 1 drivers
v0x12f77e640_0 .net "reset", 0 0, v0x12f77f510_0;  1 drivers
v0x12f77e6d0_0 .net "result", 31 0, v0x12f773fb0_0;  1 drivers
v0x12f77e780_0 .net "result_hi", 31 0, v0x12f773950_0;  1 drivers
v0x12f77e850_0 .net "result_lo", 31 0, v0x12f773ab0_0;  1 drivers
v0x12f77e920_0 .net "sb", 0 0, L_0x12f787040;  1 drivers
v0x12f77e9b0_0 .net "sh", 0 0, L_0x12f787370;  1 drivers
v0x12f77ea40_0 .var "state", 0 0;
v0x12f77eae0_0 .net "store_instr", 0 0, L_0x12f781920;  1 drivers
v0x12f77eb80_0 .net "sw", 0 0, L_0x12f7805e0;  1 drivers
E_0x12f772e70/0 .event edge, v0x12f7737a0_0, v0x12f77ce80_0, v0x12f77c850_0, v0x12f77d410_0;
E_0x12f772e70/1 .event edge, v0x12f773a00_0, v0x12f77d4b0_0, v0x12f776f90_0, v0x12f77ca90_0;
E_0x12f772e70 .event/or E_0x12f772e70/0, E_0x12f772e70/1;
E_0x12f772ee0 .event edge, v0x12f77d910_0, v0x12f77d9b0_0, v0x12f7754c0_0, v0x12f773b60_0;
L_0x12f780020 .part v0x12f77f3b0_0, 26, 6;
L_0x12f780180 .part v0x12f77f3b0_0, 0, 6;
L_0x12f780220 .concat [ 6 26 0 0], L_0x12f780020, L_0x110040010;
L_0x12f780350 .cmp/eq 32, L_0x12f780220, L_0x110040058;
L_0x12f780470 .cmp/eq 6, L_0x12f780020, L_0x1100400a0;
L_0x12f7805e0 .cmp/eq 6, L_0x12f780020, L_0x1100400e8;
L_0x12f7806c0 .concat [ 6 26 0 0], L_0x12f780020, L_0x110040130;
L_0x12f780860 .cmp/eq 32, L_0x12f7806c0, L_0x110040178;
L_0x12f780980 .concat [ 6 26 0 0], L_0x12f780020, L_0x1100401c0;
L_0x12f780a70 .cmp/eq 32, L_0x12f780980, L_0x110040208;
L_0x12f780d50 .part L_0x12f780020, 3, 3;
L_0x12f780f50 .cmp/eq 3, L_0x12f780d50, L_0x110040250;
L_0x12f7810e0 .part L_0x12f780020, 3, 3;
L_0x12f7811f0 .cmp/eq 3, L_0x12f7810e0, L_0x110040298;
L_0x12f7812d0 .reduce/nor L_0x12f783fc0;
L_0x12f781860 .part L_0x12f780020, 3, 3;
L_0x12f781920 .cmp/eq 3, L_0x12f781860, L_0x1100402e0;
L_0x12f781af0 .concat [ 6 26 0 0], L_0x12f780020, L_0x110040328;
L_0x12f781b90 .cmp/eq 32, L_0x12f781af0, L_0x110040370;
L_0x12f781d50 .concat [ 6 26 0 0], L_0x12f780020, L_0x1100403b8;
L_0x12f781df0 .cmp/eq 32, L_0x12f781d50, L_0x110040400;
L_0x12f781cb0 .part v0x12f77f3b0_0, 20, 1;
L_0x12f781fc0 .concat [ 1 31 0 0], L_0x12f781cb0, L_0x110040448;
L_0x12f781f10 .cmp/eq 32, L_0x12f781fc0, L_0x110040490;
L_0x12f782510 .concat [ 6 26 0 0], L_0x12f780020, L_0x1100404d8;
L_0x12f7820c0 .cmp/eq 32, L_0x12f782510, L_0x110040520;
L_0x12f782740 .part v0x12f77f3b0_0, 0, 6;
L_0x12f7825b0 .cmp/eq 6, L_0x12f782740, L_0x110040568;
L_0x12f782ad0 .concat [ 6 26 0 0], L_0x12f780020, L_0x1100405b0;
L_0x12f7827e0 .cmp/eq 32, L_0x12f782ad0, L_0x1100405f8;
L_0x12f782ca0 .concat [ 6 26 0 0], L_0x12f780020, L_0x110040640;
L_0x12f782b70 .cmp/eq 32, L_0x12f782ca0, L_0x110040688;
L_0x12f782fb0 .concat [ 6 26 0 0], L_0x12f780020, L_0x1100406d0;
L_0x12f780e50 .cmp/eq 32, L_0x12f782fb0, L_0x110040718;
L_0x12f783360 .part v0x12f77f3b0_0, 0, 6;
L_0x12f783250 .cmp/eq 6, L_0x12f783360, L_0x110040760;
L_0x12f783620 .part v0x12f77f3b0_0, 0, 6;
L_0x12f783500 .cmp/eq 6, L_0x12f783620, L_0x1100407a8;
L_0x12f783990 .part L_0x12f780180, 3, 2;
L_0x12f7836c0 .cmp/eq 2, L_0x12f783990, L_0x1100407f0;
L_0x12f783bb0 .cmp/eq 6, L_0x12f780180, L_0x110040838;
L_0x12f783e60 .cmp/eq 6, L_0x12f780180, L_0x110040880;
L_0x12f784180 .cmp/eq 6, L_0x12f780180, L_0x1100408c8;
L_0x12f783d00 .cmp/eq 6, L_0x12f780180, L_0x110040910;
L_0x12f784620 .part v0x12f77f3b0_0, 21, 5;
L_0x12f784220 .part v0x12f77f3b0_0, 16, 5;
L_0x12f7842c0 .part v0x12f77f3b0_0, 11, 5;
L_0x12f784880 .part v0x12f77f3b0_0, 16, 5;
L_0x12f784920 .functor MUXZ 5, L_0x12f784880, L_0x12f7842c0, L_0x12f780ca0, C4<>;
L_0x12f784780 .functor MUXZ 5, L_0x12f784920, L_0x110040958, L_0x12f782420, C4<>;
L_0x12f784e90 .arith/sum 32, v0x12f77ce80_0, L_0x1100409a0;
L_0x12f7849c0 .functor MUXZ 32, v0x12f773fb0_0, v0x12f774c10_0, L_0x12f781030, C4<>;
L_0x12f785130 .functor MUXZ 32, L_0x12f7849c0, v0x12f7762d0_0, L_0x12f782200, C4<>;
L_0x12f784ff0 .functor MUXZ 32, L_0x12f785130, v0x12f775bc0_0, L_0x12f783c90, C4<>;
L_0x12f7853c0 .functor MUXZ 32, L_0x12f784ff0, L_0x12f784e90, L_0x12f784e20, C4<>;
L_0x12f786c90 .concat [ 1 31 0 0], v0x12f77ea40_0, L_0x110040ac0;
L_0x12f786d30 .cmp/eq 32, L_0x12f786c90, L_0x110040b08;
L_0x12f787040 .cmp/eq 6, L_0x12f780020, L_0x110040b50;
L_0x12f787370 .cmp/eq 6, L_0x12f780020, L_0x110040b98;
L_0x12f786f60 .reduce/nor v0x12f77ea40_0;
L_0x12f7872c0 .cmp/eq 6, L_0x12f780020, L_0x110040be0;
L_0x12f787450 .cmp/eq 6, L_0x12f780020, L_0x110040c28;
L_0x12f787d60 .part v0x12f77f3b0_0, 0, 16;
L_0x12f787910 .concat [ 16 2 0 0], L_0x12f787d60, L_0x110040cb8;
L_0x12f788020 .part L_0x12f787910, 0, 16;
L_0x12f787e20 .concat [ 2 16 0 0], L_0x110040d00, L_0x12f788020;
L_0x12f787f40 .part L_0x12f787e20, 17, 1;
L_0x12f7882e0 .functor MUXZ 14, L_0x110040d90, L_0x110040d48, L_0x12f787f40, C4<>;
L_0x12f788460 .concat [ 18 14 0 0], L_0x12f787e20, L_0x12f7882e0;
S_0x12f772f10 .scope module, "cpu_alu" "alu" 4 138, 5 1 0, S_0x12f772b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x12f773270_0 .net *"_ivl_10", 15 0, L_0x12f786560;  1 drivers
L_0x110040a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f773330_0 .net/2u *"_ivl_14", 15 0, L_0x110040a78;  1 drivers
v0x12f7733e0_0 .net *"_ivl_17", 15 0, L_0x12f7866a0;  1 drivers
v0x12f7734a0_0 .net *"_ivl_5", 0 0, L_0x12f785eb0;  1 drivers
v0x12f773550_0 .net *"_ivl_6", 15 0, L_0x12f783400;  1 drivers
v0x12f773640_0 .net *"_ivl_9", 15 0, L_0x12f786260;  1 drivers
v0x12f7736f0_0 .net "addr_rt", 4 0, L_0x12f786880;  1 drivers
v0x12f7737a0_0 .var "b_flag", 0 0;
v0x12f773840_0 .net "funct", 5 0, L_0x12f785e10;  1 drivers
v0x12f773950_0 .var "hi", 31 0;
v0x12f773a00_0 .net "instructionword", 31 0, v0x12f77f3b0_0;  alias, 1 drivers
v0x12f773ab0_0 .var "lo", 31 0;
v0x12f773b60_0 .var "memaddroffset", 31 0;
v0x12f773c10_0 .var "multresult", 63 0;
v0x12f773cc0_0 .net "op1", 31 0, L_0x12f785ad0;  alias, 1 drivers
v0x12f773d70_0 .net "op2", 31 0, L_0x12f785c80;  alias, 1 drivers
v0x12f773e20_0 .net "opcode", 5 0, L_0x12f785d70;  1 drivers
v0x12f773fb0_0 .var "result", 31 0;
v0x12f774040_0 .net "shamt", 4 0, L_0x12f7867e0;  1 drivers
v0x12f7740f0_0 .net/s "sign_op1", 31 0, L_0x12f785ad0;  alias, 1 drivers
v0x12f7741b0_0 .net/s "sign_op2", 31 0, L_0x12f785c80;  alias, 1 drivers
v0x12f774240_0 .net "simmediatedata", 31 0, L_0x12f786600;  1 drivers
v0x12f7742d0_0 .net "simmediatedatas", 31 0, L_0x12f786600;  alias, 1 drivers
v0x12f774360_0 .net "uimmediatedata", 31 0, L_0x12f786740;  1 drivers
v0x12f7743f0_0 .net "unsign_op1", 31 0, L_0x12f785ad0;  alias, 1 drivers
v0x12f7744c0_0 .net "unsign_op2", 31 0, L_0x12f785c80;  alias, 1 drivers
v0x12f7745a0_0 .var "unsigned_result", 31 0;
E_0x12f7731e0/0 .event edge, v0x12f773e20_0, v0x12f773840_0, v0x12f773d70_0, v0x12f774040_0;
E_0x12f7731e0/1 .event edge, v0x12f773cc0_0, v0x12f773c10_0, v0x12f7736f0_0, v0x12f774240_0;
E_0x12f7731e0/2 .event edge, v0x12f774360_0, v0x12f7745a0_0;
E_0x12f7731e0 .event/or E_0x12f7731e0/0, E_0x12f7731e0/1, E_0x12f7731e0/2;
L_0x12f785d70 .part v0x12f77f3b0_0, 26, 6;
L_0x12f785e10 .part v0x12f77f3b0_0, 0, 6;
L_0x12f785eb0 .part v0x12f77f3b0_0, 15, 1;
LS_0x12f783400_0_0 .concat [ 1 1 1 1], L_0x12f785eb0, L_0x12f785eb0, L_0x12f785eb0, L_0x12f785eb0;
LS_0x12f783400_0_4 .concat [ 1 1 1 1], L_0x12f785eb0, L_0x12f785eb0, L_0x12f785eb0, L_0x12f785eb0;
LS_0x12f783400_0_8 .concat [ 1 1 1 1], L_0x12f785eb0, L_0x12f785eb0, L_0x12f785eb0, L_0x12f785eb0;
LS_0x12f783400_0_12 .concat [ 1 1 1 1], L_0x12f785eb0, L_0x12f785eb0, L_0x12f785eb0, L_0x12f785eb0;
L_0x12f783400 .concat [ 4 4 4 4], LS_0x12f783400_0_0, LS_0x12f783400_0_4, LS_0x12f783400_0_8, LS_0x12f783400_0_12;
L_0x12f786260 .part v0x12f77f3b0_0, 0, 16;
L_0x12f786560 .concat [ 16 0 0 0], L_0x12f786260;
L_0x12f786600 .concat [ 16 16 0 0], L_0x12f786560, L_0x12f783400;
L_0x12f7866a0 .part v0x12f77f3b0_0, 0, 16;
L_0x12f786740 .concat [ 16 16 0 0], L_0x12f7866a0, L_0x110040a78;
L_0x12f7867e0 .part v0x12f77f3b0_0, 6, 5;
L_0x12f786880 .part v0x12f77f3b0_0, 16, 5;
S_0x12f7746f0 .scope module, "cpu_load_block" "load_block" 4 151, 6 1 0, S_0x12f772b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /OUTPUT 32 "out_transformed";
v0x12f774940_0 .net "address", 31 0, v0x12f773b60_0;  alias, 1 drivers
v0x12f774a00_0 .net "datafromMem", 31 0, v0x12f77f0b0_0;  alias, 1 drivers
v0x12f774aa0_0 .net "instr_word", 31 0, v0x12f77f3b0_0;  alias, 1 drivers
v0x12f774b70_0 .net "opcode", 5 0, L_0x12f786920;  1 drivers
v0x12f774c10_0 .var "out_transformed", 31 0;
v0x12f774d00_0 .net "whichbyte", 1 0, L_0x12f7869c0;  1 drivers
E_0x12f774910 .event edge, v0x12f774b70_0, v0x12f774a00_0, v0x12f774d00_0, v0x12f773a00_0;
L_0x12f786920 .part v0x12f77f3b0_0, 26, 6;
L_0x12f7869c0 .part v0x12f773b60_0, 0, 2;
S_0x12f774df0 .scope module, "dut" "store_block" 4 214, 7 1 0, S_0x12f772b20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x12f7750c0_0 .net *"_ivl_1", 1 0, L_0x12f787530;  1 drivers
L_0x110040c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12f775180_0 .net *"_ivl_5", 0 0, L_0x110040c70;  1 drivers
v0x12f775230_0 .net "bytenum", 2 0, L_0x12f787b00;  1 drivers
v0x12f7752f0_0 .net "dataword", 31 0, v0x12f77f0b0_0;  alias, 1 drivers
v0x12f7753b0_0 .net "eff_addr", 31 0, v0x12f773b60_0;  alias, 1 drivers
v0x12f7754c0_0 .net "opcode", 5 0, L_0x12f780020;  alias, 1 drivers
v0x12f775550_0 .net "regbyte", 7 0, L_0x12f787be0;  1 drivers
v0x12f775600_0 .net "reghalfword", 15 0, L_0x12f787ca0;  1 drivers
v0x12f7756b0_0 .net "regword", 31 0, L_0x12f7859b0;  alias, 1 drivers
v0x12f7757c0_0 .var "storedata", 31 0;
E_0x12f775060/0 .event edge, v0x12f7754c0_0, v0x12f7756b0_0, v0x12f775230_0, v0x12f775550_0;
E_0x12f775060/1 .event edge, v0x12f774a00_0, v0x12f775600_0;
E_0x12f775060 .event/or E_0x12f775060/0, E_0x12f775060/1;
L_0x12f787530 .part v0x12f773b60_0, 0, 2;
L_0x12f787b00 .concat [ 2 1 0 0], L_0x12f787530, L_0x110040c70;
L_0x12f787be0 .part L_0x12f7859b0, 0, 8;
L_0x12f787ca0 .part L_0x12f7859b0, 0, 16;
S_0x12f7758f0 .scope module, "hi" "hl_reg" 4 174, 8 1 0, S_0x12f772b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x12f775b30_0 .net "clk", 0 0, v0x12f77edf0_0;  alias, 1 drivers
v0x12f775bc0_0 .var "data", 31 0;
v0x12f775c50_0 .net "data_in", 31 0, v0x12f773950_0;  alias, 1 drivers
v0x12f775d20_0 .net "data_out", 31 0, v0x12f775bc0_0;  alias, 1 drivers
v0x12f775dc0_0 .net "enable", 0 0, L_0x12f785460;  alias, 1 drivers
v0x12f775ea0_0 .net "reset", 0 0, v0x12f77f510_0;  alias, 1 drivers
S_0x12f775fc0 .scope module, "lo" "hl_reg" 4 166, 8 1 0, S_0x12f772b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x12f776240_0 .net "clk", 0 0, v0x12f77edf0_0;  alias, 1 drivers
v0x12f7762d0_0 .var "data", 31 0;
v0x12f776360_0 .net "data_in", 31 0, v0x12f773ab0_0;  alias, 1 drivers
v0x12f776430_0 .net "data_out", 31 0, v0x12f7762d0_0;  alias, 1 drivers
v0x12f7764d0_0 .net "enable", 0 0, L_0x12f785460;  alias, 1 drivers
v0x12f7765a0_0 .net "reset", 0 0, v0x12f77f510_0;  alias, 1 drivers
S_0x12f7766b0 .scope module, "register" "regfile" 4 109, 9 1 0, S_0x12f772b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x12f785700 .functor BUFZ 32, L_0x12f785290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12f7859b0 .functor BUFZ 32, L_0x12f7857f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12f777310_2 .array/port v0x12f777310, 2;
L_0x12f785a60 .functor BUFZ 32, v0x12f777310_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12f7769e0_0 .net *"_ivl_0", 31 0, L_0x12f785290;  1 drivers
v0x12f776aa0_0 .net *"_ivl_10", 6 0, L_0x12f785890;  1 drivers
L_0x110040a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12f776b40_0 .net *"_ivl_13", 1 0, L_0x110040a30;  1 drivers
v0x12f776be0_0 .net *"_ivl_2", 6 0, L_0x12f785620;  1 drivers
L_0x1100409e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12f776c90_0 .net *"_ivl_5", 1 0, L_0x1100409e8;  1 drivers
v0x12f776d80_0 .net *"_ivl_8", 31 0, L_0x12f7857f0;  1 drivers
v0x12f776e30_0 .net "r_clk", 0 0, v0x12f77edf0_0;  alias, 1 drivers
v0x12f776f00_0 .net "r_clk_enable", 0 0, v0x12f77ef00_0;  alias, 1 drivers
v0x12f776f90_0 .net "read_data1", 31 0, L_0x12f785700;  alias, 1 drivers
v0x12f7770a0_0 .net "read_data2", 31 0, L_0x12f7859b0;  alias, 1 drivers
v0x12f777150_0 .net "read_reg1", 4 0, L_0x12f784620;  alias, 1 drivers
v0x12f7771e0_0 .net "read_reg2", 4 0, L_0x12f784220;  alias, 1 drivers
v0x12f777270_0 .net "register_v0", 31 0, L_0x12f785a60;  alias, 1 drivers
v0x12f777310 .array "registers", 0 31, 31 0;
v0x12f7776b0_0 .net "reset", 0 0, v0x12f77f510_0;  alias, 1 drivers
v0x12f777780_0 .net "write_control", 0 0, L_0x12f784c40;  alias, 1 drivers
v0x12f777820_0 .net "write_data", 31 0, L_0x12f7853c0;  alias, 1 drivers
v0x12f7779b0_0 .net "write_reg", 4 0, L_0x12f784780;  alias, 1 drivers
L_0x12f785290 .array/port v0x12f777310, L_0x12f785620;
L_0x12f785620 .concat [ 5 2 0 0], L_0x12f784620, L_0x1100409e8;
L_0x12f7857f0 .array/port v0x12f777310, L_0x12f785890;
L_0x12f785890 .concat [ 5 2 0 0], L_0x12f784220, L_0x110040a30;
S_0x12f739170 .scope module, "alu_tb" "alu_tb" 10 1;
 .timescale 0 0;
S_0x12f7392e0 .scope module, "convert_endian" "convert_endian" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x11000b5e0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12f77f620_0 .net "in", 31 0, o0x11000b5e0;  0 drivers
v0x12f77f6b0_0 .var "out", 31 0;
S_0x12f72cf30 .scope module, "data_ram" "data_ram" 12 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x11000b6a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12f77f740_0 .net "clk", 0 0, o0x11000b6a0;  0 drivers
o0x11000b6d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12f77f7d0_0 .net "data_address", 31 0, o0x11000b6d0;  0 drivers
o0x11000b700 .functor BUFZ 1, C4<z>; HiZ drive
v0x12f77f880_0 .net "data_read", 0 0, o0x11000b700;  0 drivers
v0x12f77f930_0 .var "data_readdata", 31 0;
o0x11000b760 .functor BUFZ 1, C4<z>; HiZ drive
v0x12f77f9e0_0 .net "data_write", 0 0, o0x11000b760;  0 drivers
o0x11000b790 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12f77fac0_0 .net "data_writedata", 31 0, o0x11000b790;  0 drivers
S_0x12f72d0a0 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x11000b8e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12f77fc00_0 .net "clk", 0 0, o0x11000b8e0;  0 drivers
v0x12f77fcb0_0 .var "curr_addr", 31 0;
o0x11000b940 .functor BUFZ 1, C4<z>; HiZ drive
v0x12f77fd60_0 .net "enable", 0 0, o0x11000b940;  0 drivers
o0x11000b970 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12f77fe10_0 .net "next_addr", 31 0, o0x11000b970;  0 drivers
o0x11000b9a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12f77fec0_0 .net "reset", 0 0, o0x11000b9a0;  0 drivers
E_0x12f75a840 .event posedge, v0x12f77fc00_0;
    .scope S_0x12f7766b0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f777310, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f777310, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f777310, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f777310, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f777310, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f777310, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f777310, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f777310, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f777310, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f777310, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f777310, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f777310, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f777310, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f777310, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f777310, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f777310, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f777310, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f777310, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f777310, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f777310, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f777310, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f777310, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f777310, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f777310, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f777310, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f777310, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f777310, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f777310, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f777310, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f777310, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f777310, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f777310, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x12f7766b0;
T_1 ;
    %wait E_0x12f73a4e0;
    %load/vec4 v0x12f7776b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f777310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f777310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f777310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f777310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f777310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f777310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f777310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f777310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f777310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f777310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f777310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f777310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f777310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f777310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f777310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f777310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f777310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f777310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f777310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f777310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f777310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f777310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f777310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f777310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f777310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f777310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f777310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f777310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f777310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f777310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f777310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f777310, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x12f776f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x12f777780_0;
    %load/vec4 v0x12f7779b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x12f777820_0;
    %load/vec4 v0x12f7779b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f777310, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12f772f10;
T_2 ;
    %wait E_0x12f7731e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f7737a0_0, 0, 1;
    %load/vec4 v0x12f773e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x12f773840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x12f7741b0_0;
    %ix/getv 4, v0x12f774040_0;
    %shiftl 4;
    %store/vec4 v0x12f7745a0_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x12f7741b0_0;
    %ix/getv 4, v0x12f774040_0;
    %shiftr 4;
    %store/vec4 v0x12f7745a0_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x12f7741b0_0;
    %ix/getv 4, v0x12f774040_0;
    %shiftr/s 4;
    %store/vec4 v0x12f7745a0_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x12f7741b0_0;
    %load/vec4 v0x12f7743f0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x12f7745a0_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x12f7741b0_0;
    %load/vec4 v0x12f7743f0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x12f7745a0_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x12f7741b0_0;
    %load/vec4 v0x12f7743f0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x12f7745a0_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x12f7740f0_0;
    %pad/s 64;
    %load/vec4 v0x12f7741b0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x12f773c10_0, 0, 64;
    %load/vec4 v0x12f773c10_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x12f773950_0, 0, 32;
    %load/vec4 v0x12f773c10_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x12f773ab0_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x12f7743f0_0;
    %pad/u 64;
    %load/vec4 v0x12f7744c0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x12f773c10_0, 0, 64;
    %load/vec4 v0x12f773c10_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x12f773950_0, 0, 32;
    %load/vec4 v0x12f773c10_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x12f773ab0_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x12f7740f0_0;
    %load/vec4 v0x12f7741b0_0;
    %mod/s;
    %store/vec4 v0x12f773950_0, 0, 32;
    %load/vec4 v0x12f7740f0_0;
    %load/vec4 v0x12f7741b0_0;
    %div/s;
    %store/vec4 v0x12f773ab0_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x12f7743f0_0;
    %load/vec4 v0x12f7744c0_0;
    %mod;
    %store/vec4 v0x12f773950_0, 0, 32;
    %load/vec4 v0x12f7743f0_0;
    %load/vec4 v0x12f7744c0_0;
    %div;
    %store/vec4 v0x12f773ab0_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x12f773cc0_0;
    %store/vec4 v0x12f773950_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x12f773cc0_0;
    %store/vec4 v0x12f773ab0_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x12f7740f0_0;
    %load/vec4 v0x12f7741b0_0;
    %add;
    %store/vec4 v0x12f7745a0_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x12f7743f0_0;
    %load/vec4 v0x12f7744c0_0;
    %add;
    %store/vec4 v0x12f7745a0_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x12f7743f0_0;
    %load/vec4 v0x12f7744c0_0;
    %sub;
    %store/vec4 v0x12f7745a0_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x12f7743f0_0;
    %load/vec4 v0x12f7744c0_0;
    %and;
    %store/vec4 v0x12f7745a0_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x12f7743f0_0;
    %load/vec4 v0x12f7744c0_0;
    %or;
    %store/vec4 v0x12f7745a0_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x12f7743f0_0;
    %load/vec4 v0x12f7744c0_0;
    %xor;
    %store/vec4 v0x12f7745a0_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x12f7743f0_0;
    %load/vec4 v0x12f7744c0_0;
    %or;
    %inv;
    %store/vec4 v0x12f7745a0_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x12f7740f0_0;
    %load/vec4 v0x12f7741b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x12f7745a0_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x12f7743f0_0;
    %load/vec4 v0x12f7744c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x12f7745a0_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x12f7736f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x12f7740f0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12f7737a0_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f7737a0_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x12f7740f0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12f7737a0_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f7737a0_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x12f7740f0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12f7737a0_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f7737a0_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x12f7740f0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12f7737a0_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f7737a0_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x12f7740f0_0;
    %load/vec4 v0x12f7741b0_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12f7737a0_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f7737a0_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x12f7740f0_0;
    %load/vec4 v0x12f773d70_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12f7737a0_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f7737a0_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x12f7740f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12f7737a0_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f7737a0_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x12f7740f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12f7737a0_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f7737a0_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x12f7740f0_0;
    %load/vec4 v0x12f774240_0;
    %add;
    %store/vec4 v0x12f7745a0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x12f7743f0_0;
    %load/vec4 v0x12f774240_0;
    %add;
    %store/vec4 v0x12f7745a0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x12f7740f0_0;
    %load/vec4 v0x12f774240_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x12f7745a0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x12f7743f0_0;
    %load/vec4 v0x12f7742d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x12f7745a0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x12f7743f0_0;
    %load/vec4 v0x12f774360_0;
    %and;
    %store/vec4 v0x12f7745a0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x12f7743f0_0;
    %load/vec4 v0x12f774360_0;
    %or;
    %store/vec4 v0x12f7745a0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x12f7743f0_0;
    %load/vec4 v0x12f774360_0;
    %xor;
    %store/vec4 v0x12f7745a0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x12f774360_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12f7745a0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x12f7740f0_0;
    %load/vec4 v0x12f774240_0;
    %add;
    %store/vec4 v0x12f773b60_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x12f7740f0_0;
    %load/vec4 v0x12f774240_0;
    %add;
    %store/vec4 v0x12f773b60_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x12f7740f0_0;
    %load/vec4 v0x12f774240_0;
    %add;
    %store/vec4 v0x12f773b60_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x12f7740f0_0;
    %load/vec4 v0x12f774240_0;
    %add;
    %store/vec4 v0x12f773b60_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x12f7740f0_0;
    %load/vec4 v0x12f774240_0;
    %add;
    %store/vec4 v0x12f773b60_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x12f7740f0_0;
    %load/vec4 v0x12f774240_0;
    %add;
    %store/vec4 v0x12f773b60_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x12f7740f0_0;
    %load/vec4 v0x12f774240_0;
    %add;
    %store/vec4 v0x12f773b60_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x12f7740f0_0;
    %load/vec4 v0x12f774240_0;
    %add;
    %store/vec4 v0x12f773b60_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x12f7745a0_0;
    %store/vec4 v0x12f773fb0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x12f7746f0;
T_3 ;
    %wait E_0x12f774910;
    %load/vec4 v0x12f774b70_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x12f774a00_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x12f774a00_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12f774a00_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12f774a00_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12f774c10_0, 0, 32;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x12f774d00_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0x12f774a00_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x12f774a00_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12f774c10_0, 0, 32;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v0x12f774a00_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x12f774a00_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12f774c10_0, 0, 32;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v0x12f774a00_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x12f774a00_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12f774c10_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x12f774a00_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x12f774a00_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12f774c10_0, 0, 32;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x12f774d00_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12f774a00_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12f774c10_0, 0, 32;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12f774a00_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12f774c10_0, 0, 32;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12f774a00_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12f774c10_0, 0, 32;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12f774a00_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12f774c10_0, 0, 32;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x12f774d00_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %jmp T_3.19;
T_3.17 ;
    %load/vec4 v0x12f774a00_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x12f774a00_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12f774c10_0, 0, 32;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0x12f774a00_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x12f774a00_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12f774c10_0, 0, 32;
    %jmp T_3.19;
T_3.19 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x12f774d00_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %jmp T_3.22;
T_3.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x12f774a00_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12f774c10_0, 0, 32;
    %jmp T_3.22;
T_3.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x12f774a00_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12f774c10_0, 0, 32;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x12f774aa0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x12f774c10_0, 0, 32;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12f775fc0;
T_4 ;
    %wait E_0x12f73a4e0;
    %load/vec4 v0x12f7765a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12f7762d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x12f7764d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x12f776360_0;
    %assign/vec4 v0x12f7762d0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12f7758f0;
T_5 ;
    %wait E_0x12f73a4e0;
    %load/vec4 v0x12f775ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12f775bc0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x12f775dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x12f775c50_0;
    %assign/vec4 v0x12f775bc0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12f774df0;
T_6 ;
    %wait E_0x12f775060;
    %load/vec4 v0x12f7754c0_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x12f7756b0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12f7757c0_0, 4, 8;
    %load/vec4 v0x12f7756b0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12f7757c0_0, 4, 8;
    %load/vec4 v0x12f7756b0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12f7757c0_0, 4, 8;
    %load/vec4 v0x12f7756b0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12f7757c0_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x12f7754c0_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x12f775230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x12f775550_0;
    %load/vec4 v0x12f7752f0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12f7757c0_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x12f7752f0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x12f775550_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12f7752f0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x12f7757c0_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x12f7752f0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x12f775550_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12f7752f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12f7757c0_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x12f7752f0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x12f775550_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12f7757c0_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x12f7754c0_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x12f775230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x12f775600_0;
    %load/vec4 v0x12f7752f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12f7757c0_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x12f7752f0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x12f775600_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12f7757c0_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x12f772b20;
T_7 ;
    %wait E_0x12f772ee0;
    %load/vec4 v0x12f77d910_0;
    %flag_set/vec4 8;
    %load/vec4 v0x12f77d9b0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x12f77d2a0_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x12f77cf20_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x12f77cb20_0, 0, 32;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x12f772b20;
T_8 ;
    %wait E_0x12f772e70;
    %load/vec4 v0x12f77c710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x12f77ce80_0;
    %load/vec4 v0x12f77c850_0;
    %add;
    %store/vec4 v0x12f77dd70_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x12f77d410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x12f77ce80_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x12f77d340_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x12f77dd70_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x12f77d4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x12f77df60_0;
    %store/vec4 v0x12f77dd70_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x12f77ca90_0;
    %addi 4, 0, 32;
    %store/vec4 v0x12f77dd70_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x12f772b20;
T_9 ;
    %wait E_0x12f73a4e0;
    %load/vec4 v0x12f77c970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x12f77e640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x12f77ca90_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x12f77ce80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12f77ca00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f77ea40_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x12f77ca00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x12f77ea40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12f77ea40_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x12f77ea40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f77ea40_0, 0;
    %load/vec4 v0x12f77ce80_0;
    %assign/vec4 v0x12f77ca90_0, 0;
    %load/vec4 v0x12f77dd70_0;
    %assign/vec4 v0x12f77ce80_0, 0;
T_9.8 ;
T_9.7 ;
    %load/vec4 v0x12f77ce80_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f77ca00_0, 0;
T_9.10 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12f772b20;
T_10 ;
    %wait E_0x12f73a4e0;
    %vpi_call/w 4 281 "$display", "-------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 4 282 "$display", "reset=%h, clk_enable=%h", v0x12f77e640_0, v0x12f77c970_0 {0 0 0};
    %vpi_call/w 4 283 "$display", "i_word=%b, active=%h, reg_write=%h", v0x12f77d340_0, v0x12f77c490_0, v0x12f77e2d0_0 {0 0 0};
    %vpi_call/w 4 284 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x12f77e020_0, v0x12f77e1a0_0 {0 0 0};
    %vpi_call/w 4 285 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x12f77df60_0, v0x12f77e0d0_0 {0 0 0};
    %vpi_call/w 4 286 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x12f77e370_0, v0x12f77e6d0_0, v0x12f77e4e0_0 {0 0 0};
    %vpi_call/w 4 287 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x12f77dcd0_0, v0x12f77e850_0, v0x12f77e780_0, v0x12f77d690_0, v0x12f77d070_0 {0 0 0};
    %vpi_call/w 4 288 "$display", "pc=%h, state=%h", v0x12f77ca90_0, v0x12f77ea40_0 {0 0 0};
    %vpi_call/w 4 289 "$display", "data_writedata=%h, data_write=%b, data_address=%h", v0x12f77cde0_0, v0x12f77cd40_0, v0x12f77cb20_0 {0 0 0};
    %jmp T_10;
    .thread T_10;
    .scope S_0x12f75aa70;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f77edf0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12f77edf0_0;
    %inv;
    %store/vec4 v0x12f77edf0_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x12f75aa70;
T_12 ;
    %fork t_1, S_0x12f72b0a0;
    %jmp t_0;
    .scope S_0x12f72b0a0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12f77f510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12f77ef00_0, 0, 1;
    %wait E_0x12f73a4e0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f77f510_0, 0, 1;
    %wait E_0x12f73a4e0;
    %wait E_0x12f73a4e0;
    %delay 2, 0;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x12f7728d0_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x12f772980_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x12f772a30_0, 0, 5;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x12f70f170_0, 0, 16;
    %load/vec4 v0x12f7728d0_0;
    %load/vec4 v0x12f772980_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12f772a30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12f70f170_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12f772830_0, 0, 32;
    %load/vec4 v0x12f772830_0;
    %store/vec4 v0x12f77f3b0_0, 0, 32;
    %wait E_0x12f73a4e0;
    %wait E_0x12f73a4e0;
    %delay 2, 0;
    %load/vec4 v0x12f77f140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 69 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.1 ;
    %load/vec4 v0x12f77f020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 70 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.3 ;
    %load/vec4 v0x12f77f440_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 3 71 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=2, got output=%d", v0x12f77f440_0 {0 0 0};
T_12.5 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x12f7728d0_0, 0, 6;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x12f772980_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x12f772a30_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12f70f170_0, 0, 16;
    %load/vec4 v0x12f7728d0_0;
    %load/vec4 v0x12f772980_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12f772a30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12f70f170_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12f772830_0, 0, 32;
    %load/vec4 v0x12f772830_0;
    %store/vec4 v0x12f77f3b0_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x12f77f0b0_0, 0, 32;
    %delay 2, 0;
    %wait E_0x12f73a4e0;
    %wait E_0x12f73a4e0;
    %delay 2, 0;
    %load/vec4 v0x12f77f140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %jmp T_12.7;
T_12.6 ;
    %vpi_call/w 3 88 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.7 ;
    %load/vec4 v0x12f77f020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %jmp T_12.9;
T_12.8 ;
    %vpi_call/w 3 89 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.9 ;
    %load/vec4 v0x12f77ef90_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 3 90 "$fatal", 32'sb00000000000000000000000000000001, "expected data_addr=%h, got %h", 32'sb00000000000000000000000000000010, v0x12f77ef90_0 {0 0 0};
T_12.11 ;
    %load/vec4 v0x12f77f440_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.12, 4;
    %jmp T_12.13;
T_12.12 ;
    %vpi_call/w 3 91 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_12.13 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x12f7728d0_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x12f772980_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x12f772a30_0, 0, 5;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x12f70f170_0, 0, 16;
    %vpi_call/w 3 100 "$display", "%b", v0x12f70f170_0 {0 0 0};
    %load/vec4 v0x12f7728d0_0;
    %load/vec4 v0x12f772980_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12f772a30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12f70f170_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12f772830_0, 0, 32;
    %load/vec4 v0x12f772830_0;
    %store/vec4 v0x12f77f3b0_0, 0, 32;
    %wait E_0x12f73a4e0;
    %wait E_0x12f73a4e0;
    %delay 2, 0;
    %load/vec4 v0x12f77f140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.14, 8;
    %jmp T_12.15;
T_12.14 ;
    %vpi_call/w 3 107 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.15 ;
    %load/vec4 v0x12f77f020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.16, 8;
    %jmp T_12.17;
T_12.16 ;
    %vpi_call/w 3 108 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.17 ;
    %load/vec4 v0x12f77f440_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_12.18, 4;
    %jmp T_12.19;
T_12.18 ;
    %vpi_call/w 3 109 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=7, got output=%d", v0x12f77f440_0 {0 0 0};
T_12.19 ;
    %end;
    .scope S_0x12f75aa70;
t_0 %join;
    %end;
    .thread T_12;
    .scope S_0x12f72d0a0;
T_13 ;
    %wait E_0x12f75a840;
    %load/vec4 v0x12f77fec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x12f77fcb0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x12f77fd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x12f77fe10_0;
    %assign/vec4 v0x12f77fcb0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addiu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
