// Seed: 1562662173
module module_0 (
    output wor id_0,
    output wor id_1
);
  assign id_1 = 1'b0 == 1 << 1;
  assign module_1.type_8 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri1 id_1,
    output tri0 id_2,
    input  wor  id_3
);
  id_5(
      .id_0(1),
      .id_1(1),
      .id_2(1),
      .id_3(""),
      .id_4(),
      .id_5(1),
      .id_6(1),
      .id_7(1),
      .id_8(id_0 & !id_1)
  );
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
