// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module fmm_reduce_kernel_compute_pp_nn_Pipeline_VITIS_LOOP_104_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        cols_non_t,
        mul_ln106,
        mul_ln108,
        pp_write_assign_out,
        pp_write_assign_out_ap_vld,
        nn_write_assign_out,
        nn_write_assign_out_ap_vld,
        M_e_0_address0,
        M_e_0_ce0,
        M_e_0_q0,
        M_e_1_address0,
        M_e_1_ce0,
        M_e_1_q0,
        M_e_2_address0,
        M_e_2_ce0,
        M_e_2_q0,
        M_e_3_address0,
        M_e_3_ce0,
        M_e_3_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] cols_non_t;
input  [14:0] mul_ln106;
input  [14:0] mul_ln108;
output  [31:0] pp_write_assign_out;
output   pp_write_assign_out_ap_vld;
output  [31:0] nn_write_assign_out;
output   nn_write_assign_out_ap_vld;
output  [14:0] M_e_0_address0;
output   M_e_0_ce0;
input  [31:0] M_e_0_q0;
output  [14:0] M_e_1_address0;
output   M_e_1_ce0;
input  [31:0] M_e_1_q0;
output  [14:0] M_e_2_address0;
output   M_e_2_ce0;
input  [31:0] M_e_2_q0;
output  [14:0] M_e_3_address0;
output   M_e_3_ce0;
input  [31:0] M_e_3_q0;

reg ap_idle;
reg pp_write_assign_out_ap_vld;
reg nn_write_assign_out_ap_vld;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln104_reg_544;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [30:0] c_3_reg_538;
wire   [0:0] icmp_ln104_fu_242_p2;
wire   [14:0] add_ln108_fu_272_p2;
reg   [14:0] add_ln108_reg_553;
wire   [1:0] trunc_ln104_fu_283_p1;
reg   [1:0] trunc_ln104_reg_573;
wire    ap_block_pp0_stage1_11001;
wire  signed [31:0] e1_fu_293_p11;
reg  signed [31:0] e1_reg_598;
wire  signed [31:0] e2_fu_322_p11;
reg  signed [31:0] e2_reg_605;
wire   [63:0] zext_ln106_fu_264_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln108_fu_286_p1;
wire    ap_block_pp0_stage1;
reg   [31:0] empty_fu_74;
wire   [31:0] empty_29_fu_465_p3;
wire    ap_loop_init;
reg   [31:0] empty_27_fu_78;
wire   [31:0] empty_28_fu_457_p3;
reg   [30:0] c_fu_82;
wire   [30:0] add_ln104_fu_278_p2;
reg   [30:0] ap_sig_allocacmp_c_3;
reg   [31:0] nn_write_assign_fu_86;
wire   [31:0] nn_1_fu_449_p3;
reg   [31:0] pp_write_assign_fu_90;
wire   [31:0] pp_1_fu_435_p3;
wire    ap_block_pp0_stage1_01001;
reg    M_e_0_ce0_local;
reg   [14:0] M_e_0_address0_local;
reg    M_e_1_ce0_local;
reg   [14:0] M_e_1_address0_local;
reg    M_e_2_ce0_local;
reg   [14:0] M_e_2_address0_local;
reg    M_e_3_ce0_local;
reg   [14:0] M_e_3_address0_local;
wire   [31:0] zext_ln104_fu_238_p1;
wire   [14:0] lshr_ln_fu_248_p4;
wire   [14:0] add_ln106_fu_258_p2;
wire   [31:0] e1_fu_293_p9;
wire   [1:0] e1_fu_293_p10;
wire   [31:0] e2_fu_322_p9;
wire  signed [32:0] sext_ln111_fu_377_p1;
wire  signed [32:0] sext_ln111_1_fu_386_p1;
wire   [32:0] sub_ln111_fu_380_p2;
wire   [0:0] icmp_ln111_fu_389_p2;
wire   [31:0] add_ln111_fu_395_p2;
wire   [0:0] icmp_ln107_fu_357_p2;
wire   [0:0] icmp_ln109_fu_362_p2;
wire   [0:0] icmp_ln110_fu_367_p2;
wire   [0:0] or_ln109_fu_417_p2;
wire   [0:0] xor_ln110_fu_423_p2;
wire   [0:0] or_ln110_fu_429_p2;
wire   [31:0] add_ln110_fu_371_p2;
wire   [0:0] or_ln110_1_fu_443_p2;
wire   [31:0] select_ln111_fu_401_p3;
wire   [31:0] select_ln111_1_fu_409_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [1:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [1:0] e1_fu_293_p1;
wire   [1:0] e1_fu_293_p3;
wire  signed [1:0] e1_fu_293_p5;
wire  signed [1:0] e1_fu_293_p7;
wire   [1:0] e2_fu_322_p1;
wire   [1:0] e2_fu_322_p3;
wire  signed [1:0] e2_fu_322_p5;
wire  signed [1:0] e2_fu_322_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 empty_fu_74 = 32'd0;
#0 empty_27_fu_78 = 32'd0;
#0 c_fu_82 = 31'd0;
#0 nn_write_assign_fu_86 = 32'd0;
#0 pp_write_assign_fu_90 = 32'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) fmm_reduce_kernel_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U26(
    .din0(M_e_0_q0),
    .din1(M_e_1_q0),
    .din2(M_e_2_q0),
    .din3(M_e_3_q0),
    .def(e1_fu_293_p9),
    .sel(e1_fu_293_p10),
    .dout(e1_fu_293_p11)
);

(* dissolve_hierarchy = "yes" *) fmm_reduce_kernel_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U27(
    .din0(M_e_0_q0),
    .din1(M_e_1_q0),
    .din2(M_e_2_q0),
    .din3(M_e_3_q0),
    .def(e2_fu_322_p9),
    .sel(trunc_ln104_reg_573),
    .dout(e2_fu_322_p11)
);

fmm_reduce_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        c_fu_82 <= 31'd0;
    end else if (((icmp_ln104_reg_544 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        c_fu_82 <= add_ln104_fu_278_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        empty_27_fu_78 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        empty_27_fu_78 <= empty_28_fu_457_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        empty_fu_74 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        empty_fu_74 <= empty_29_fu_465_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        nn_write_assign_fu_86 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        nn_write_assign_fu_86 <= nn_1_fu_449_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        pp_write_assign_fu_90 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pp_write_assign_fu_90 <= pp_1_fu_435_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln108_reg_553 <= add_ln108_fu_272_p2;
        c_3_reg_538 <= ap_sig_allocacmp_c_3;
        e2_reg_605 <= e2_fu_322_p11;
        icmp_ln104_reg_544 <= icmp_ln104_fu_242_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        e1_reg_598 <= e1_fu_293_p11;
        trunc_ln104_reg_573 <= trunc_ln104_fu_283_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        M_e_0_address0_local = zext_ln108_fu_286_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        M_e_0_address0_local = zext_ln106_fu_264_p1;
    end else begin
        M_e_0_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        M_e_0_ce0_local = 1'b1;
    end else begin
        M_e_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        M_e_1_address0_local = zext_ln108_fu_286_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        M_e_1_address0_local = zext_ln106_fu_264_p1;
    end else begin
        M_e_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        M_e_1_ce0_local = 1'b1;
    end else begin
        M_e_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        M_e_2_address0_local = zext_ln108_fu_286_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        M_e_2_address0_local = zext_ln106_fu_264_p1;
    end else begin
        M_e_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        M_e_2_ce0_local = 1'b1;
    end else begin
        M_e_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        M_e_3_address0_local = zext_ln108_fu_286_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        M_e_3_address0_local = zext_ln106_fu_264_p1;
    end else begin
        M_e_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        M_e_3_ce0_local = 1'b1;
    end else begin
        M_e_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln104_reg_544 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_c_3 = 31'd0;
    end else begin
        ap_sig_allocacmp_c_3 = c_fu_82;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln104_reg_544 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        nn_write_assign_out_ap_vld = 1'b1;
    end else begin
        nn_write_assign_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln104_reg_544 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pp_write_assign_out_ap_vld = 1'b1;
    end else begin
        pp_write_assign_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign M_e_0_address0 = M_e_0_address0_local;

assign M_e_0_ce0 = M_e_0_ce0_local;

assign M_e_1_address0 = M_e_1_address0_local;

assign M_e_1_ce0 = M_e_1_ce0_local;

assign M_e_2_address0 = M_e_2_address0_local;

assign M_e_2_ce0 = M_e_2_ce0_local;

assign M_e_3_address0 = M_e_3_address0_local;

assign M_e_3_ce0 = M_e_3_ce0_local;

assign add_ln104_fu_278_p2 = (c_3_reg_538 + 31'd1);

assign add_ln106_fu_258_p2 = (mul_ln106 + lshr_ln_fu_248_p4);

assign add_ln108_fu_272_p2 = (mul_ln108 + lshr_ln_fu_248_p4);

assign add_ln110_fu_371_p2 = (empty_27_fu_78 + 32'd1);

assign add_ln111_fu_395_p2 = (empty_fu_74 + 32'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign ap_ready = ap_ready_sig;

assign e1_fu_293_p10 = c_3_reg_538[1:0];

assign e1_fu_293_p9 = 'bx;

assign e2_fu_322_p9 = 'bx;

assign empty_28_fu_457_p3 = ((or_ln110_fu_429_p2[0:0] == 1'b1) ? empty_27_fu_78 : add_ln110_fu_371_p2);

assign empty_29_fu_465_p3 = ((or_ln110_1_fu_443_p2[0:0] == 1'b1) ? empty_fu_74 : select_ln111_1_fu_409_p3);

assign icmp_ln104_fu_242_p2 = (($signed(zext_ln104_fu_238_p1) < $signed(cols_non_t)) ? 1'b1 : 1'b0);

assign icmp_ln107_fu_357_p2 = ((e1_reg_598 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln109_fu_362_p2 = ((e2_reg_605 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln110_fu_367_p2 = ((e1_reg_598 == e2_reg_605) ? 1'b1 : 1'b0);

assign icmp_ln111_fu_389_p2 = ((sext_ln111_1_fu_386_p1 == sub_ln111_fu_380_p2) ? 1'b1 : 1'b0);

assign lshr_ln_fu_248_p4 = {{ap_sig_allocacmp_c_3[16:2]}};

assign nn_1_fu_449_p3 = ((or_ln110_1_fu_443_p2[0:0] == 1'b1) ? nn_write_assign_fu_86 : select_ln111_fu_401_p3);

assign nn_write_assign_out = nn_write_assign_fu_86;

assign or_ln109_fu_417_p2 = (icmp_ln109_fu_362_p2 | icmp_ln107_fu_357_p2);

assign or_ln110_1_fu_443_p2 = (or_ln109_fu_417_p2 | icmp_ln110_fu_367_p2);

assign or_ln110_fu_429_p2 = (xor_ln110_fu_423_p2 | or_ln109_fu_417_p2);

assign pp_1_fu_435_p3 = ((or_ln110_fu_429_p2[0:0] == 1'b1) ? pp_write_assign_fu_90 : add_ln110_fu_371_p2);

assign pp_write_assign_out = pp_write_assign_fu_90;

assign select_ln111_1_fu_409_p3 = ((icmp_ln111_fu_389_p2[0:0] == 1'b1) ? add_ln111_fu_395_p2 : empty_fu_74);

assign select_ln111_fu_401_p3 = ((icmp_ln111_fu_389_p2[0:0] == 1'b1) ? add_ln111_fu_395_p2 : nn_write_assign_fu_86);

assign sext_ln111_1_fu_386_p1 = e1_reg_598;

assign sext_ln111_fu_377_p1 = e2_reg_605;

assign sub_ln111_fu_380_p2 = ($signed(33'd0) - $signed(sext_ln111_fu_377_p1));

assign trunc_ln104_fu_283_p1 = c_3_reg_538[1:0];

assign xor_ln110_fu_423_p2 = (icmp_ln110_fu_367_p2 ^ 1'd1);

assign zext_ln104_fu_238_p1 = ap_sig_allocacmp_c_3;

assign zext_ln106_fu_264_p1 = add_ln106_fu_258_p2;

assign zext_ln108_fu_286_p1 = add_ln108_reg_553;

endmodule //fmm_reduce_kernel_compute_pp_nn_Pipeline_VITIS_LOOP_104_1
