/**
 * \file IfxAdc_reg.h
 * \brief
 * \copyright Copyright (c) 2021 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_ADC/V0.1.1.2.6
 * Specification: latest @ 2021-08-22 instance sheet @ MC_A3G_TC49x : V9.1.6.1.0 
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Adc_Registers_Cfg Adc address
 * \ingroup IfxSfr_Adc_Registers
 * 
 * \defgroup IfxSfr_Adc_Registers_Cfg_BaseAddress Base address
 * \ingroup IfxSfr_Adc_Registers_Cfg
 *
 * \defgroup IfxSfr_Adc_Registers_Cfg_Adc 2-ADC
 * \ingroup IfxSfr_Adc_Registers_Cfg
 *
 *
 */
#ifndef IFXADC_REG_H
#define IFXADC_REG_H 1
/******************************************************************************/
#include "IfxAdc_regdef.h"
/******************************************************************************/

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Adc_Registers_Cfg_BaseAddress
 * \{  */

/** \brief ADC object */
#define MODULE_ADC /*lint --e(923, 9078)*/ ((*(Ifx_ADC*)0xF5000000u))
#define MODULE_ADC_AXI /*lint --e(923, 9078)*/ ((*(Ifx_ADC_AXI*)0xE5020000u))
/** \}  */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Adc_Registers_Cfg_Adc
 * \{  */
/** \brief C0800, Instruction closely coupled memory */
#define ADC_CDSP_DSP0_ICCM ((void*)0xF50C1000u)
#define ADC_CDSP_DSP0_ICCM_SIZE (0x800u)

/** \brief C1000, Data closely coupled memory */
#define ADC_CDSP_DSP0_DCCM ((void*)0xF50C1800u)
#define ADC_CDSP_DSP0_DCCM_SIZE (0x800u)

/** \brief C2800, Instruction closely coupled memory */
#define ADC_CDSP_DSP1_ICCM ((void*)0xF50C3000u)
#define ADC_CDSP_DSP1_ICCM_SIZE (0x800u)

/** \brief C3000, Data closely coupled memory */
#define ADC_CDSP_DSP1_DCCM ((void*)0xF50C3800u)
#define ADC_CDSP_DSP1_DCCM_SIZE (0x800u)

/** \brief C4800, Instruction closely coupled memory */
#define ADC_CDSP_DSP2_ICCM ((void*)0xF50C5000u)
#define ADC_CDSP_DSP2_ICCM_SIZE (0x800u)

/** \brief C5000, Data closely coupled memory */
#define ADC_CDSP_DSP2_DCCM ((void*)0xF50C5800u)
#define ADC_CDSP_DSP2_DCCM_SIZE (0x800u)

/** \brief C6800, Instruction closely coupled memory */
#define ADC_CDSP_DSP3_ICCM ((void*)0xF50C7000u)
#define ADC_CDSP_DSP3_ICCM_SIZE (0x800u)

/** \brief C7000, Data closely coupled memory */
#define ADC_CDSP_DSP3_DCCM ((void*)0xF50C7800u)
#define ADC_CDSP_DSP3_DCCM_SIZE (0x800u)

/** \brief C8800, Instruction closely coupled memory */
#define ADC_CDSP_DSP4_ICCM ((void*)0xF50C9000u)
#define ADC_CDSP_DSP4_ICCM_SIZE (0x800u)

/** \brief C9000, Data closely coupled memory */
#define ADC_CDSP_DSP4_DCCM ((void*)0xF50C9800u)
#define ADC_CDSP_DSP4_DCCM_SIZE (0x800u)

/** \brief CA800, Instruction closely coupled memory */
#define ADC_CDSP_DSP5_ICCM ((void*)0xF50CB000u)
#define ADC_CDSP_DSP5_ICCM_SIZE (0x800u)

/** \brief CB000, Data closely coupled memory */
#define ADC_CDSP_DSP5_DCCM ((void*)0xF50CB800u)
#define ADC_CDSP_DSP5_DCCM_SIZE (0x800u)

/** \brief CC800, Instruction closely coupled memory */
#define ADC_CDSP_DSP6_ICCM ((void*)0xF50CD000u)
#define ADC_CDSP_DSP6_ICCM_SIZE (0x800u)

/** \brief CD000, Data closely coupled memory */
#define ADC_CDSP_DSP6_DCCM ((void*)0xF50CD800u)
#define ADC_CDSP_DSP6_DCCM_SIZE (0x800u)

/** \brief CE800, Instruction closely coupled memory */
#define ADC_CDSP_DSP7_ICCM ((void*)0xF50CF000u)
#define ADC_CDSP_DSP7_ICCM_SIZE (0x800u)

/** \brief CF000, Data closely coupled memory */
#define ADC_CDSP_DSP7_DCCM ((void*)0xF50CF800u)
#define ADC_CDSP_DSP7_DCCM_SIZE (0x800u)

/** \brief D0800, Instruction closely coupled memory */
#define ADC_CDSP_DSP8_ICCM ((void*)0xF50D1000u)
#define ADC_CDSP_DSP8_ICCM_SIZE (0x800u)

/** \brief D1000, Data closely coupled memory */
#define ADC_CDSP_DSP8_DCCM ((void*)0xF50D1800u)
#define ADC_CDSP_DSP8_DCCM_SIZE (0x800u)

/** \brief D2800, Instruction closely coupled memory */
#define ADC_CDSP_DSP9_ICCM ((void*)0xF50D3000u)
#define ADC_CDSP_DSP9_ICCM_SIZE (0x800u)

/** \brief D3000, Data closely coupled memory */
#define ADC_CDSP_DSP9_DCCM ((void*)0xF50D3800u)
#define ADC_CDSP_DSP9_DCCM_SIZE (0x800u)

/** \brief D4800, Instruction closely coupled memory */
#define ADC_CDSP_DSP10_ICCM ((void*)0xF50D5000u)
#define ADC_CDSP_DSP10_ICCM_SIZE (0x800u)

/** \brief D5000, Data closely coupled memory */
#define ADC_CDSP_DSP10_DCCM ((void*)0xF50D5800u)
#define ADC_CDSP_DSP10_DCCM_SIZE (0x800u)

/** \brief D6800, Instruction closely coupled memory */
#define ADC_CDSP_DSP11_ICCM ((void*)0xF50D7000u)
#define ADC_CDSP_DSP11_ICCM_SIZE (0x800u)

/** \brief D7000, Data closely coupled memory */
#define ADC_CDSP_DSP11_DCCM ((void*)0xF50D7800u)
#define ADC_CDSP_DSP11_DCCM_SIZE (0x800u)

/** \brief D8800, Instruction closely coupled memory */
#define ADC_CDSP_DSP12_ICCM ((void*)0xF50D9000u)
#define ADC_CDSP_DSP12_ICCM_SIZE (0x800u)

/** \brief D9000, Data closely coupled memory */
#define ADC_CDSP_DSP12_DCCM ((void*)0xF50D9800u)
#define ADC_CDSP_DSP12_DCCM_SIZE (0x800u)

/** \brief DA800, Instruction closely coupled memory */
#define ADC_CDSP_DSP13_ICCM ((void*)0xF50DB000u)
#define ADC_CDSP_DSP13_ICCM_SIZE (0x800u)

/** \brief DB000, Data closely coupled memory */
#define ADC_CDSP_DSP13_DCCM ((void*)0xF50DB800u)
#define ADC_CDSP_DSP13_DCCM_SIZE (0x800u)

/** \brief DC800, Instruction closely coupled memory */
#define ADC_CDSP_DSP14_ICCM ((void*)0xF50DD000u)
#define ADC_CDSP_DSP14_ICCM_SIZE (0x800u)

/** \brief DD000, Data closely coupled memory */
#define ADC_CDSP_DSP14_DCCM ((void*)0xF50DD800u)
#define ADC_CDSP_DSP14_DCCM_SIZE (0x800u)

/** \brief DE800, Instruction closely coupled memory */
#define ADC_CDSP_DSP15_ICCM ((void*)0xF50DF000u)
#define ADC_CDSP_DSP15_ICCM_SIZE (0x800u)

/** \brief DF000, Data closely coupled memory */
#define ADC_CDSP_DSP15_DCCM ((void*)0xF50DF800u)
#define ADC_CDSP_DSP15_DCCM_SIZE (0x800u)

/** \brief E0800, Instruction closely coupled memory */
#define ADC_CDSP_DSP16_ICCM ((void*)0xF50E1000u)
#define ADC_CDSP_DSP16_ICCM_SIZE (0x800u)

/** \brief E1000, Data closely coupled memory */
#define ADC_CDSP_DSP16_DCCM ((void*)0xF50E1800u)
#define ADC_CDSP_DSP16_DCCM_SIZE (0x800u)

/** \brief E2800, Instruction closely coupled memory */
#define ADC_CDSP_DSP17_ICCM ((void*)0xF50E3000u)
#define ADC_CDSP_DSP17_ICCM_SIZE (0x800u)

/** \brief E3000, Data closely coupled memory */
#define ADC_CDSP_DSP17_DCCM ((void*)0xF50E3800u)
#define ADC_CDSP_DSP17_DCCM_SIZE (0x800u)

/** \brief 0, Clock Control Register */
#define ADC_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CLC*)0xF5000000u)

/** \brief 8, Module Identification Register */
#define ADC_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ID*)0xF5000008u)

/** \brief C, PROT Register Safe Endinit */
#define ADC_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_PROT*)0xF500000Cu)

/** \brief 10, Resource allocation register for Global Rsources */
#define ADC_RESALLOC_GLOB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RESALLOC_GLOB*)0xF5000010u)

/** \brief 14, Resource allocation register for TMADC Resources */
#define ADC_RESALLOC_TMADC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RESALLOC_TMADC*)0xF5000014u)

/** \brief 18, Resource allocation register for FCC */
#define ADC_RESALLOC_FCCA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RESALLOC_FCCA*)0xF5000018u)

/** \brief 1C, Resource allocation register for FCC */
#define ADC_RESALLOC_FCCB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RESALLOC_FCCB*)0xF500001Cu)

/** \brief 20, Resource allocation register for DSADC */
#define ADC_RESALLOC_DSADCA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RESALLOC_DSADCA*)0xF5000020u)

/** \brief 24, Resource allocation register for DSADC */
#define ADC_RESALLOC_DSADCB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RESALLOC_DSADCB*)0xF5000024u)

/** \brief 28, Resource allocation register for EXMOD */
#define ADC_RESALLOC_EXMOD /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RESALLOC_EXMOD*)0xF5000028u)

/** \brief 2C, Resource allocation register for CDSP */
#define ADC_RESALLOC_CDSPA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RESALLOC_CDSPA*)0xF500002Cu)

/** \brief 30, Resource allocation register for CDSP */
#define ADC_RESALLOC_CDSPB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RESALLOC_CDSPB*)0xF5000030u)

/** \brief 34, Resource allocation register for CDSP */
#define ADC_RESALLOC_CDSPC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RESALLOC_CDSPC*)0xF5000034u)

/** \brief 80, PROT Register Endinit */
#define ADC_PROTE0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_PROT*)0xF5000080u)

/** \brief 84, PROT Register Endinit */
#define ADC_PROTE1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_PROT*)0xF5000084u)

/** \brief 88, PROT Register Endinit */
#define ADC_PROTE2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_PROT*)0xF5000088u)

/** \brief 8C, PROT Register Endinit */
#define ADC_PROTE3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_PROT*)0xF500008Cu)

/** \brief 90, PROT Register Endinit */
#define ADC_PROTE4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_PROT*)0xF5000090u)

/** \brief 94, PROT Register Endinit */
#define ADC_PROTE5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_PROT*)0xF5000094u)

/** \brief 98, PROT Register Endinit */
#define ADC_PROTE6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_PROT*)0xF5000098u)

/** \brief 9C, PROT Register Endinit */
#define ADC_PROTE7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_PROT*)0xF500009Cu)

/** \brief A0, PROT Register Endinit */
#define ADC_PROTE8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_PROT*)0xF50000A0u)

/** \brief A4, PROT Register Endinit */
#define ADC_PROTE9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_PROT*)0xF50000A4u)

/** \brief A8, PROT Register Endinit */
#define ADC_PROTE10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_PROT*)0xF50000A8u)

/** \brief AC, PROT Register Endinit */
#define ADC_PROTE11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_PROT*)0xF50000ACu)

/** \brief B0, PROT Register Endinit */
#define ADC_PROTE12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_PROT*)0xF50000B0u)

/** \brief B4, PROT Register Endinit */
#define ADC_PROTE13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_PROT*)0xF50000B4u)

/** \brief B8, PROT Register Endinit */
#define ADC_PROTE14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_PROT*)0xF50000B8u)

/** \brief BC, PROT Register Endinit */
#define ADC_PROTE15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_PROT*)0xF50000BCu)

/** \brief C0, Write access enable register A */
#define ADC_ACCEN0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRA*)0xF50000C0u)

/** \brief C4, Write access enable register B */
#define ADC_ACCEN0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRB_FPI*)0xF50000C4u)

/** \brief C8, Read access enable register A */
#define ADC_ACCEN0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDA*)0xF50000C8u)

/** \brief CC, Read access enable register B */
#define ADC_ACCEN0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDB_FPI*)0xF50000CCu)

/** \brief D0, VM access enable register */
#define ADC_ACCEN0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_VM*)0xF50000D0u)

/** \brief D4, PRS access enable register */
#define ADC_ACCEN0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_PRS*)0xF50000D4u)

/** \brief E0, Write access enable register A */
#define ADC_ACCEN1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRA*)0xF50000E0u)

/** \brief E4, Write access enable register B */
#define ADC_ACCEN1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRB_FPI*)0xF50000E4u)

/** \brief E8, Read access enable register A */
#define ADC_ACCEN1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDA*)0xF50000E8u)

/** \brief EC, Read access enable register B */
#define ADC_ACCEN1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDB_FPI*)0xF50000ECu)

/** \brief F0, VM access enable register */
#define ADC_ACCEN1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_VM*)0xF50000F0u)

/** \brief F4, PRS access enable register */
#define ADC_ACCEN1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_PRS*)0xF50000F4u)

/** \brief 100, Write access enable register A */
#define ADC_ACCEN2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRA*)0xF5000100u)

/** \brief 104, Write access enable register B */
#define ADC_ACCEN2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRB_FPI*)0xF5000104u)

/** \brief 108, Read access enable register A */
#define ADC_ACCEN2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDA*)0xF5000108u)

/** \brief 10C, Read access enable register B */
#define ADC_ACCEN2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDB_FPI*)0xF500010Cu)

/** \brief 110, VM access enable register */
#define ADC_ACCEN2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_VM*)0xF5000110u)

/** \brief 114, PRS access enable register */
#define ADC_ACCEN2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_PRS*)0xF5000114u)

/** \brief 120, Write access enable register A */
#define ADC_ACCEN3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRA*)0xF5000120u)

/** \brief 124, Write access enable register B */
#define ADC_ACCEN3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRB_FPI*)0xF5000124u)

/** \brief 128, Read access enable register A */
#define ADC_ACCEN3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDA*)0xF5000128u)

/** \brief 12C, Read access enable register B */
#define ADC_ACCEN3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDB_FPI*)0xF500012Cu)

/** \brief 130, VM access enable register */
#define ADC_ACCEN3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_VM*)0xF5000130u)

/** \brief 134, PRS access enable register */
#define ADC_ACCEN3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_PRS*)0xF5000134u)

/** \brief 140, Write access enable register A */
#define ADC_ACCEN4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRA*)0xF5000140u)

/** \brief 144, Write access enable register B */
#define ADC_ACCEN4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRB_FPI*)0xF5000144u)

/** \brief 148, Read access enable register A */
#define ADC_ACCEN4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDA*)0xF5000148u)

/** \brief 14C, Read access enable register B */
#define ADC_ACCEN4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDB_FPI*)0xF500014Cu)

/** \brief 150, VM access enable register */
#define ADC_ACCEN4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_VM*)0xF5000150u)

/** \brief 154, PRS access enable register */
#define ADC_ACCEN4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_PRS*)0xF5000154u)

/** \brief 160, Write access enable register A */
#define ADC_ACCEN5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRA*)0xF5000160u)

/** \brief 164, Write access enable register B */
#define ADC_ACCEN5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRB_FPI*)0xF5000164u)

/** \brief 168, Read access enable register A */
#define ADC_ACCEN5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDA*)0xF5000168u)

/** \brief 16C, Read access enable register B */
#define ADC_ACCEN5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDB_FPI*)0xF500016Cu)

/** \brief 170, VM access enable register */
#define ADC_ACCEN5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_VM*)0xF5000170u)

/** \brief 174, PRS access enable register */
#define ADC_ACCEN5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_PRS*)0xF5000174u)

/** \brief 180, Write access enable register A */
#define ADC_ACCEN6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRA*)0xF5000180u)

/** \brief 184, Write access enable register B */
#define ADC_ACCEN6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRB_FPI*)0xF5000184u)

/** \brief 188, Read access enable register A */
#define ADC_ACCEN6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDA*)0xF5000188u)

/** \brief 18C, Read access enable register B */
#define ADC_ACCEN6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDB_FPI*)0xF500018Cu)

/** \brief 190, VM access enable register */
#define ADC_ACCEN6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_VM*)0xF5000190u)

/** \brief 194, PRS access enable register */
#define ADC_ACCEN6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_PRS*)0xF5000194u)

/** \brief 1A0, Write access enable register A */
#define ADC_ACCEN7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRA*)0xF50001A0u)

/** \brief 1A4, Write access enable register B */
#define ADC_ACCEN7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRB_FPI*)0xF50001A4u)

/** \brief 1A8, Read access enable register A */
#define ADC_ACCEN7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDA*)0xF50001A8u)

/** \brief 1AC, Read access enable register B */
#define ADC_ACCEN7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDB_FPI*)0xF50001ACu)

/** \brief 1B0, VM access enable register */
#define ADC_ACCEN7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_VM*)0xF50001B0u)

/** \brief 1B4, PRS access enable register */
#define ADC_ACCEN7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_PRS*)0xF50001B4u)

/** \brief 1C0, Write access enable register A */
#define ADC_ACCEN8_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRA*)0xF50001C0u)

/** \brief 1C4, Write access enable register B */
#define ADC_ACCEN8_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRB_FPI*)0xF50001C4u)

/** \brief 1C8, Read access enable register A */
#define ADC_ACCEN8_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDA*)0xF50001C8u)

/** \brief 1CC, Read access enable register B */
#define ADC_ACCEN8_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDB_FPI*)0xF50001CCu)

/** \brief 1D0, VM access enable register */
#define ADC_ACCEN8_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_VM*)0xF50001D0u)

/** \brief 1D4, PRS access enable register */
#define ADC_ACCEN8_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_PRS*)0xF50001D4u)

/** \brief 1E0, Write access enable register A */
#define ADC_ACCEN9_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRA*)0xF50001E0u)

/** \brief 1E4, Write access enable register B */
#define ADC_ACCEN9_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRB_FPI*)0xF50001E4u)

/** \brief 1E8, Read access enable register A */
#define ADC_ACCEN9_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDA*)0xF50001E8u)

/** \brief 1EC, Read access enable register B */
#define ADC_ACCEN9_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDB_FPI*)0xF50001ECu)

/** \brief 1F0, VM access enable register */
#define ADC_ACCEN9_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_VM*)0xF50001F0u)

/** \brief 1F4, PRS access enable register */
#define ADC_ACCEN9_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_PRS*)0xF50001F4u)

/** \brief 200, Write access enable register A */
#define ADC_ACCEN10_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRA*)0xF5000200u)

/** \brief 204, Write access enable register B */
#define ADC_ACCEN10_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRB_FPI*)0xF5000204u)

/** \brief 208, Read access enable register A */
#define ADC_ACCEN10_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDA*)0xF5000208u)

/** \brief 20C, Read access enable register B */
#define ADC_ACCEN10_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDB_FPI*)0xF500020Cu)

/** \brief 210, VM access enable register */
#define ADC_ACCEN10_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_VM*)0xF5000210u)

/** \brief 214, PRS access enable register */
#define ADC_ACCEN10_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_PRS*)0xF5000214u)

/** \brief 220, Write access enable register A */
#define ADC_ACCEN11_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRA*)0xF5000220u)

/** \brief 224, Write access enable register B */
#define ADC_ACCEN11_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRB_FPI*)0xF5000224u)

/** \brief 228, Read access enable register A */
#define ADC_ACCEN11_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDA*)0xF5000228u)

/** \brief 22C, Read access enable register B */
#define ADC_ACCEN11_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDB_FPI*)0xF500022Cu)

/** \brief 230, VM access enable register */
#define ADC_ACCEN11_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_VM*)0xF5000230u)

/** \brief 234, PRS access enable register */
#define ADC_ACCEN11_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_PRS*)0xF5000234u)

/** \brief 240, Write access enable register A */
#define ADC_ACCEN12_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRA*)0xF5000240u)

/** \brief 244, Write access enable register B */
#define ADC_ACCEN12_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRB_FPI*)0xF5000244u)

/** \brief 248, Read access enable register A */
#define ADC_ACCEN12_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDA*)0xF5000248u)

/** \brief 24C, Read access enable register B */
#define ADC_ACCEN12_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDB_FPI*)0xF500024Cu)

/** \brief 250, VM access enable register */
#define ADC_ACCEN12_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_VM*)0xF5000250u)

/** \brief 254, PRS access enable register */
#define ADC_ACCEN12_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_PRS*)0xF5000254u)

/** \brief 260, Write access enable register A */
#define ADC_ACCEN13_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRA*)0xF5000260u)

/** \brief 264, Write access enable register B */
#define ADC_ACCEN13_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRB_FPI*)0xF5000264u)

/** \brief 268, Read access enable register A */
#define ADC_ACCEN13_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDA*)0xF5000268u)

/** \brief 26C, Read access enable register B */
#define ADC_ACCEN13_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDB_FPI*)0xF500026Cu)

/** \brief 270, VM access enable register */
#define ADC_ACCEN13_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_VM*)0xF5000270u)

/** \brief 274, PRS access enable register */
#define ADC_ACCEN13_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_PRS*)0xF5000274u)

/** \brief 280, Write access enable register A */
#define ADC_ACCEN14_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRA*)0xF5000280u)

/** \brief 284, Write access enable register B */
#define ADC_ACCEN14_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRB_FPI*)0xF5000284u)

/** \brief 288, Read access enable register A */
#define ADC_ACCEN14_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDA*)0xF5000288u)

/** \brief 28C, Read access enable register B */
#define ADC_ACCEN14_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDB_FPI*)0xF500028Cu)

/** \brief 290, VM access enable register */
#define ADC_ACCEN14_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_VM*)0xF5000290u)

/** \brief 294, PRS access enable register */
#define ADC_ACCEN14_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_PRS*)0xF5000294u)

/** \brief 2A0, Write access enable register A */
#define ADC_ACCEN15_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRA*)0xF50002A0u)

/** \brief 2A4, Write access enable register B */
#define ADC_ACCEN15_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_WRB_FPI*)0xF50002A4u)

/** \brief 2A8, Read access enable register A */
#define ADC_ACCEN15_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDA*)0xF50002A8u)

/** \brief 2AC, Read access enable register B */
#define ADC_ACCEN15_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_RDB_FPI*)0xF50002ACu)

/** \brief 2B0, VM access enable register */
#define ADC_ACCEN15_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_VM*)0xF50002B0u)

/** \brief 2B4, PRS access enable register */
#define ADC_ACCEN15_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ACCEN_PRS*)0xF50002B4u)

/** \brief 2C0, Reset Control Register A */
#define ADC_RST0_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLA*)0xF50002C0u)

/** \brief 2C4, Reset Control Register B */
#define ADC_RST0_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLB*)0xF50002C4u)

/** \brief 2C8, Reset Status Register */
#define ADC_RST0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_STAT*)0xF50002C8u)

/** \brief 2CC, Reset Control Register A */
#define ADC_RST1_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLA*)0xF50002CCu)

/** \brief 2D0, Reset Control Register B */
#define ADC_RST1_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLB*)0xF50002D0u)

/** \brief 2D4, Reset Status Register */
#define ADC_RST1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_STAT*)0xF50002D4u)

/** \brief 2D8, Reset Control Register A */
#define ADC_RST2_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLA*)0xF50002D8u)

/** \brief 2DC, Reset Control Register B */
#define ADC_RST2_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLB*)0xF50002DCu)

/** \brief 2E0, Reset Status Register */
#define ADC_RST2_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_STAT*)0xF50002E0u)

/** \brief 2E4, Reset Control Register A */
#define ADC_RST3_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLA*)0xF50002E4u)

/** \brief 2E8, Reset Control Register B */
#define ADC_RST3_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLB*)0xF50002E8u)

/** \brief 2EC, Reset Status Register */
#define ADC_RST3_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_STAT*)0xF50002ECu)

/** \brief 2F0, Reset Control Register A */
#define ADC_RST4_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLA*)0xF50002F0u)

/** \brief 2F4, Reset Control Register B */
#define ADC_RST4_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLB*)0xF50002F4u)

/** \brief 2F8, Reset Status Register */
#define ADC_RST4_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_STAT*)0xF50002F8u)

/** \brief 2FC, Reset Control Register A */
#define ADC_RST5_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLA*)0xF50002FCu)

/** \brief 300, Reset Control Register B */
#define ADC_RST5_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLB*)0xF5000300u)

/** \brief 304, Reset Status Register */
#define ADC_RST5_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_STAT*)0xF5000304u)

/** \brief 308, Reset Control Register A */
#define ADC_RST6_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLA*)0xF5000308u)

/** \brief 30C, Reset Control Register B */
#define ADC_RST6_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLB*)0xF500030Cu)

/** \brief 310, Reset Status Register */
#define ADC_RST6_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_STAT*)0xF5000310u)

/** \brief 314, Reset Control Register A */
#define ADC_RST7_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLA*)0xF5000314u)

/** \brief 318, Reset Control Register B */
#define ADC_RST7_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLB*)0xF5000318u)

/** \brief 31C, Reset Status Register */
#define ADC_RST7_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_STAT*)0xF500031Cu)

/** \brief 320, Reset Control Register A */
#define ADC_RST8_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLA*)0xF5000320u)

/** \brief 324, Reset Control Register B */
#define ADC_RST8_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLB*)0xF5000324u)

/** \brief 328, Reset Status Register */
#define ADC_RST8_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_STAT*)0xF5000328u)

/** \brief 32C, Reset Control Register A */
#define ADC_RST9_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLA*)0xF500032Cu)

/** \brief 330, Reset Control Register B */
#define ADC_RST9_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLB*)0xF5000330u)

/** \brief 334, Reset Status Register */
#define ADC_RST9_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_STAT*)0xF5000334u)

/** \brief 338, Reset Control Register A */
#define ADC_RST10_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLA*)0xF5000338u)

/** \brief 33C, Reset Control Register B */
#define ADC_RST10_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLB*)0xF500033Cu)

/** \brief 340, Reset Status Register */
#define ADC_RST10_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_STAT*)0xF5000340u)

/** \brief 344, Reset Control Register A */
#define ADC_RST11_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLA*)0xF5000344u)

/** \brief 348, Reset Control Register B */
#define ADC_RST11_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLB*)0xF5000348u)

/** \brief 34C, Reset Status Register */
#define ADC_RST11_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_STAT*)0xF500034Cu)

/** \brief 350, Reset Control Register A */
#define ADC_RST12_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLA*)0xF5000350u)

/** \brief 354, Reset Control Register B */
#define ADC_RST12_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLB*)0xF5000354u)

/** \brief 358, Reset Status Register */
#define ADC_RST12_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_STAT*)0xF5000358u)

/** \brief 35C, Reset Control Register A */
#define ADC_RST13_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLA*)0xF500035Cu)

/** \brief 360, Reset Control Register B */
#define ADC_RST13_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLB*)0xF5000360u)

/** \brief 364, Reset Status Register */
#define ADC_RST13_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_STAT*)0xF5000364u)

/** \brief 368, Reset Control Register A */
#define ADC_RST14_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLA*)0xF5000368u)

/** \brief 36C, Reset Control Register B */
#define ADC_RST14_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLB*)0xF500036Cu)

/** \brief 370, Reset Status Register */
#define ADC_RST14_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_STAT*)0xF5000370u)

/** \brief 374, Reset Control Register A */
#define ADC_RST15_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLA*)0xF5000374u)

/** \brief 378, Reset Control Register B */
#define ADC_RST15_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_CTRLB*)0xF5000378u)

/** \brief 37C, Reset Status Register */
#define ADC_RST15_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RST_STAT*)0xF500037Cu)

/** \brief 0, ADC global service request configuration register */
#define ADC_GLSRCFG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GLSRCFG*)0xF5000800u)

/** \brief 4, ADC global service request configuration register */
#define ADC_GLSRCFG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GLSRCFG*)0xF5000804u)

/** \brief 8, ADC global service request configuration register */
#define ADC_GLSRCFG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GLSRCFG*)0xF5000808u)

/** \brief C, ADC global service request configuration register */
#define ADC_GLSRCFG3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GLSRCFG*)0xF500080Cu)

/** \brief 10, ADC global alarm configuration register */
#define ADC_GLALCFG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GLALCFG*)0xF5000810u)

/** \brief 14, ADC global alarm configuration register */
#define ADC_GLALCFG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GLALCFG*)0xF5000814u)

/** \brief 18, ADC global alarm configuration register */
#define ADC_GLALCFG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GLALCFG*)0xF5000818u)

/** \brief 1C, ADC global alarm configuration register */
#define ADC_GLALCFG3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GLALCFG*)0xF500081Cu)

/** \brief 20, ADC global alarm configuration register */
#define ADC_GLALCFG4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GLALCFG*)0xF5000820u)

/** \brief 24, ADC global alarm configuration register */
#define ADC_GLALCFG5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GLALCFG*)0xF5000824u)

/** \brief 28, ADC global alarm configuration register */
#define ADC_GLALCFG6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GLALCFG*)0xF5000828u)

/** \brief 2C, ADC global alarm configuration register */
#define ADC_GLALCFG7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GLALCFG*)0xF500082Cu)

/** \brief 30, ADC global alarm set register */
#define ADC_GLALSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GLALSET*)0xF5000830u)

/** \brief 34, ADC global service request set register */
#define ADC_GLSRSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GLSRSET*)0xF5000834u)

/** \brief 38, ADC to eGTM boundary flag select register, cluster 0 */
#define ADC_ETBFSEL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ETBFSEL*)0xF5000838u)
/** Alias (User Manual Name) for ADC_ETBFSEL0 */
#define ADC_ETBF0SEL (ADC_ETBFSEL0)

/** \brief 3C, ADC to eGTM boundary flag select register, cluster 1 */
#define ADC_ETBFSEL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ETBFSEL*)0xF500083Cu)
/** Alias (User Manual Name) for ADC_ETBFSEL1 */
#define ADC_ETBF1SEL (ADC_ETBFSEL1)

/** \brief 40, ADC to eGTM boundary flag select register, cluster 2 */
#define ADC_ETBFSEL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_ETBFSEL*)0xF5000840u)
/** Alias (User Manual Name) for ADC_ETBFSEL2 */
#define ADC_ETBF2SEL (ADC_ETBFSEL2)

/** \brief 44, ADC to GTM boundary flag select register, cluster 0 */
#define ADC_GTBFSEL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GTBFSEL*)0xF5000844u)
/** Alias (User Manual Name) for ADC_GTBFSEL0 */
#define ADC_GTBF0SEL (ADC_GTBFSEL0)

/** \brief 48, ADC to GTM boundary flag select register, cluster 1 */
#define ADC_GTBFSEL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GTBFSEL*)0xF5000848u)
/** Alias (User Manual Name) for ADC_GTBFSEL1 */
#define ADC_GTBF1SEL (ADC_GTBFSEL1)

/** \brief 4C, ADC to GTM boundary flag select register, cluster 2 */
#define ADC_GTBFSEL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GTBFSEL*)0xF500084Cu)
/** Alias (User Manual Name) for ADC_GTBFSEL2 */
#define ADC_GTBF2SEL (ADC_GTBFSEL2)

/** \brief 50, ADC to GTM boundary flag select register, cluster 3 */
#define ADC_GTBFSEL3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GTBFSEL*)0xF5000850u)
/** Alias (User Manual Name) for ADC_GTBFSEL3 */
#define ADC_GTBF3SEL (ADC_GTBFSEL3)

/** \brief 54, ADC to GTM boundary flag select register, cluster 4 */
#define ADC_GTBFSEL4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GTBFSEL*)0xF5000854u)
/** Alias (User Manual Name) for ADC_GTBFSEL4 */
#define ADC_GTBF4SEL (ADC_GTBFSEL4)

/** \brief 58, ADC to GTM boundary flag select register, cluster 5 */
#define ADC_GTBFSEL5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GTBFSEL*)0xF5000858u)
/** Alias (User Manual Name) for ADC_GTBFSEL5 */
#define ADC_GTBF5SEL (ADC_GTBFSEL5)

/** \brief 5C, ADC to GTM boundary flag select register, cluster 6 */
#define ADC_GTBFSEL6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GTBFSEL*)0xF500085Cu)
/** Alias (User Manual Name) for ADC_GTBFSEL6 */
#define ADC_GTBF6SEL (ADC_GTBFSEL6)

/** \brief 60, ADC to GTM boundary flag select register, cluster 7 */
#define ADC_GTBFSEL7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GTBFSEL*)0xF5000860u)
/** Alias (User Manual Name) for ADC_GTBFSEL7 */
#define ADC_GTBF7SEL (ADC_GTBFSEL7)

/** \brief 64, ADC to GTM service request select register, cluster 0 */
#define ADC_GTSRSEL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GTSRSEL*)0xF5000864u)
/** Alias (User Manual Name) for ADC_GTSRSEL0 */
#define ADC_GTSR0SEL (ADC_GTSRSEL0)

/** \brief 68, ADC to GTM service request select register, cluster 1 */
#define ADC_GTSRSEL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GTSRSEL*)0xF5000868u)
/** Alias (User Manual Name) for ADC_GTSRSEL1 */
#define ADC_GTSR1SEL (ADC_GTSRSEL1)

/** \brief 6C, ADC to GTM service request select register, cluster 2 */
#define ADC_GTSRSEL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GTSRSEL*)0xF500086Cu)
/** Alias (User Manual Name) for ADC_GTSRSEL2 */
#define ADC_GTSR2SEL (ADC_GTSRSEL2)

/** \brief 70, ADC to GTM service request select register, cluster 3 */
#define ADC_GTSRSEL3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GTSRSEL*)0xF5000870u)
/** Alias (User Manual Name) for ADC_GTSRSEL3 */
#define ADC_GTSR3SEL (ADC_GTSRSEL3)

/** \brief 74, ADC to GTM service request select register, cluster 4 */
#define ADC_GTSRSEL4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GTSRSEL*)0xF5000874u)
/** Alias (User Manual Name) for ADC_GTSRSEL4 */
#define ADC_GTSR4SEL (ADC_GTSRSEL4)

/** \brief 78, ADC to GTM service request select register, cluster 5 */
#define ADC_GTSRSEL5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GTSRSEL*)0xF5000878u)
/** Alias (User Manual Name) for ADC_GTSRSEL5 */
#define ADC_GTSR5SEL (ADC_GTSRSEL5)

/** \brief 7C, ADC to GTM service request select register, cluster 6 */
#define ADC_GTSRSEL6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GTSRSEL*)0xF500087Cu)
/** Alias (User Manual Name) for ADC_GTSRSEL6 */
#define ADC_GTSR6SEL (ADC_GTSRSEL6)

/** \brief 80, ADC to GTM service request select register, cluster 7 */
#define ADC_GTSRSEL7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GTSRSEL*)0xF5000880u)
/** Alias (User Manual Name) for ADC_GTSRSEL7 */
#define ADC_GTSR7SEL (ADC_GTSRSEL7)

/** \brief 84, ADC to GTM service request select register, cluster 8 */
#define ADC_GTSRSEL8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GTSRSEL*)0xF5000884u)
/** Alias (User Manual Name) for ADC_GTSRSEL8 */
#define ADC_GTSR8SEL (ADC_GTSRSEL8)

/** \brief 88, ADC to GTM service request select register, cluster 9 */
#define ADC_GTSRSEL9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_GTSRSEL*)0xF5000888u)
/** Alias (User Manual Name) for ADC_GTSRSEL9 */
#define ADC_GTSR9SEL (ADC_GTSRSEL9)

/** \brief 8C, ADC pull down diagnostics configuration register */
#define ADC_PDDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_PDDCFG*)0xF500088Cu)

/** \brief 90, Clock enable for TMADC  */
#define ADC_CLKEN_TMADC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CLKEN_TMADC*)0xF5000890u)

/** \brief 94,  Clock enable for FCC */
#define ADC_CLKEN_FCC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CLKEN_FCC*)0xF5000894u)

/** \brief 98, Clock enable for DSADC and EXMOD */
#define ADC_CLKEN_DSINEX /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CLKEN_DSINEX*)0xF5000898u)

/** \brief 9C, Clock enable for CDSP */
#define ADC_CLKEN_CDSP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CLKEN_CDSP*)0xF500089Cu)

/** \brief A0, Supply level selection for ADC */
#define ADC_SUPLLEV /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_SUPLLEV*)0xF50008A0u)

/** \brief A4, TMADC supervision module register */
#define ADC_TMSMOD /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMSMOD*)0xF50008A4u)

/** \brief A8, OCDS control and status register for TMADC */
#define ADC_OCSTM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_OCSTM*)0xF50008A8u)

/** \brief 1F800, TMADC module configuration register */
#define ADC_TMADC0_MODCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MODCFG*)0xF5020000u)

/** \brief 1F804, TMADC EMUX configuration register */
#define ADC_TMADC0_EMUXCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_EMUXCFG*)0xF5020004u)

/** \brief 1F808, TMADC EMUX trigger configuration register */
#define ADC_TMADC0_EMUXTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_EMUXTCFG*)0xF5020008u)

/** \brief 1F80C, TMADC software trigger configuration register */
#define ADC_TMADC0_SWTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SWTRCFG*)0xF502000Cu)

/** \brief 1F810, TMADC connection matrix configuration register */
#define ADC_TMADC0_CMATCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CMATCFG*)0xF5020010u)

/** \brief 1F818, TMADC sampling time control register, channel 0 */
#define ADC_TMADC0_CH0_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5020018u)

/** \brief 1F81C, TMADC configuration register, channel 0 */
#define ADC_TMADC0_CH0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF502001Cu)

/** \brief 1F820, TMADC status register, channel 0 */
#define ADC_TMADC0_CH0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5020020u)

/** \brief 1F824, TMADC sampling time control register, channel 1 */
#define ADC_TMADC0_CH1_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5020024u)

/** \brief 1F828, TMADC configuration register, channel 1 */
#define ADC_TMADC0_CH1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5020028u)

/** \brief 1F82C, TMADC status register, channel 1 */
#define ADC_TMADC0_CH1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF502002Cu)

/** \brief 1F830, TMADC sampling time control register, channel 2 */
#define ADC_TMADC0_CH2_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5020030u)

/** \brief 1F834, TMADC configuration register, channel 2 */
#define ADC_TMADC0_CH2_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5020034u)

/** \brief 1F838, TMADC status register, channel 2 */
#define ADC_TMADC0_CH2_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5020038u)

/** \brief 1F83C, TMADC sampling time control register, channel 3 */
#define ADC_TMADC0_CH3_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF502003Cu)

/** \brief 1F840, TMADC configuration register, channel 3 */
#define ADC_TMADC0_CH3_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5020040u)

/** \brief 1F844, TMADC status register, channel 3 */
#define ADC_TMADC0_CH3_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5020044u)

/** \brief 1F848, TMADC sampling time control register, channel 4 */
#define ADC_TMADC0_CH4_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5020048u)

/** \brief 1F84C, TMADC configuration register, channel 4 */
#define ADC_TMADC0_CH4_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF502004Cu)

/** \brief 1F850, TMADC status register, channel 4 */
#define ADC_TMADC0_CH4_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5020050u)

/** \brief 1F854, TMADC sampling time control register, channel 5 */
#define ADC_TMADC0_CH5_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5020054u)

/** \brief 1F858, TMADC configuration register, channel 5 */
#define ADC_TMADC0_CH5_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5020058u)

/** \brief 1F85C, TMADC status register, channel 5 */
#define ADC_TMADC0_CH5_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF502005Cu)

/** \brief 1F860, TMADC sampling time control register, channel 6 */
#define ADC_TMADC0_CH6_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5020060u)

/** \brief 1F864, TMADC configuration register, channel 6 */
#define ADC_TMADC0_CH6_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5020064u)

/** \brief 1F868, TMADC status register, channel 6 */
#define ADC_TMADC0_CH6_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5020068u)

/** \brief 1F86C, TMADC sampling time control register, channel 7 */
#define ADC_TMADC0_CH7_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF502006Cu)

/** \brief 1F870, TMADC configuration register, channel 7 */
#define ADC_TMADC0_CH7_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5020070u)

/** \brief 1F874, TMADC status register, channel 7 */
#define ADC_TMADC0_CH7_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5020074u)

/** \brief 1F878, TMADC sampling time control register, channel 8 */
#define ADC_TMADC0_CH8_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5020078u)

/** \brief 1F87C, TMADC configuration register, channel 8 */
#define ADC_TMADC0_CH8_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF502007Cu)

/** \brief 1F880, TMADC status register, channel 8 */
#define ADC_TMADC0_CH8_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5020080u)

/** \brief 1F884, TMADC sampling time control register, channel 9 */
#define ADC_TMADC0_CH9_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5020084u)

/** \brief 1F888, TMADC configuration register, channel 9 */
#define ADC_TMADC0_CH9_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5020088u)

/** \brief 1F88C, TMADC status register, channel 9 */
#define ADC_TMADC0_CH9_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF502008Cu)

/** \brief 1F890, TMADC sampling time control register, channel 10 */
#define ADC_TMADC0_CH10_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5020090u)

/** \brief 1F894, TMADC configuration register, channel 10 */
#define ADC_TMADC0_CH10_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5020094u)

/** \brief 1F898, TMADC status register, channel 10 */
#define ADC_TMADC0_CH10_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5020098u)

/** \brief 1F89C, TMADC sampling time control register, channel 11 */
#define ADC_TMADC0_CH11_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF502009Cu)

/** \brief 1F8A0, TMADC configuration register, channel 11 */
#define ADC_TMADC0_CH11_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50200A0u)

/** \brief 1F8A4, TMADC status register, channel 11 */
#define ADC_TMADC0_CH11_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50200A4u)

/** \brief 1F8A8, TMADC sampling time control register, channel 12 */
#define ADC_TMADC0_CH12_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50200A8u)

/** \brief 1F8AC, TMADC configuration register, channel 12 */
#define ADC_TMADC0_CH12_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50200ACu)

/** \brief 1F8B0, TMADC status register, channel 12 */
#define ADC_TMADC0_CH12_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50200B0u)

/** \brief 1F8B4, TMADC sampling time control register, channel 13 */
#define ADC_TMADC0_CH13_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50200B4u)

/** \brief 1F8B8, TMADC configuration register, channel 13 */
#define ADC_TMADC0_CH13_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50200B8u)

/** \brief 1F8BC, TMADC status register, channel 13 */
#define ADC_TMADC0_CH13_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50200BCu)

/** \brief 1F8C0, TMADC sampling time control register, channel 14 */
#define ADC_TMADC0_CH14_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50200C0u)

/** \brief 1F8C4, TMADC configuration register, channel 14 */
#define ADC_TMADC0_CH14_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50200C4u)

/** \brief 1F8C8, TMADC status register, channel 14 */
#define ADC_TMADC0_CH14_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50200C8u)

/** \brief 1F8CC, TMADC sampling time control register, channel 15 */
#define ADC_TMADC0_CH15_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50200CCu)

/** \brief 1F8D0, TMADC configuration register, channel 15 */
#define ADC_TMADC0_CH15_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50200D0u)

/** \brief 1F8D4, TMADC status register, channel 15 */
#define ADC_TMADC0_CH15_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50200D4u)

/** \brief 1F8D8, TMADC configuration register, monitor channel 0 */
#define ADC_TMADC0_MCH0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MCH_CFG*)0xF50200D8u)

/** \brief 1F8DC, TMADC configuration register, monitor channel 0 */
#define ADC_TMADC0_MCH1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MCH_CFG*)0xF50200DCu)

/** \brief 1F8E0, TMADC boundary  select register 0 */
#define ADC_TMADC0_BND0_SEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_SEL*)0xF50200E0u)

/** \brief 1F8E4, TMADC boundary status regsiter */
#define ADC_TMADC0_BND0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_STAT*)0xF50200E4u)

/** \brief 1F8E8, TMADC boundary trigger configuration register, boundary register 0 */
#define ADC_TMADC0_BND0_TRGCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_TRGCFG*)0xF50200E8u)

/** \brief 1F8EC, TMADC boundary  select register 1 */
#define ADC_TMADC0_BND1_SEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_SEL*)0xF50200ECu)

/** \brief 1F8F0, TMADC boundary status regsiter */
#define ADC_TMADC0_BND1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_STAT*)0xF50200F0u)

/** \brief 1F8F4, TMADC boundary trigger configuration register, boundary register 1 */
#define ADC_TMADC0_BND1_TRGCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_TRGCFG*)0xF50200F4u)

/** \brief 1F8F8, TMADC boundary flag configuration register 0 */
#define ADC_TMADC0_BFL0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_CFG*)0xF50200F8u)

/** \brief 1F8FC, TMADC boundary flag status register 0 */
#define ADC_TMADC0_BFL0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_STAT*)0xF50200FCu)

/** \brief 1F900, TMADC boundary flag configuration register 1 */
#define ADC_TMADC0_BFL1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_CFG*)0xF5020100u)

/** \brief 1F904, TMADC boundary flag status register 1 */
#define ADC_TMADC0_BFL1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_STAT*)0xF5020104u)

/** \brief 1F90C, TMADC configuration register, result register 0 */
#define ADC_TMADC0_RSLT0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502010Cu)

/** \brief 1F914, TMADC configuration register, result register 1 */
#define ADC_TMADC0_RSLT1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5020114u)

/** \brief 1F91C, TMADC configuration register, result register 2 */
#define ADC_TMADC0_RSLT2_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502011Cu)

/** \brief 1F924, TMADC configuration register, result register 3 */
#define ADC_TMADC0_RSLT3_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5020124u)

/** \brief 1F92C, TMADC configuration register, result register 4 */
#define ADC_TMADC0_RSLT4_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502012Cu)

/** \brief 1F934, TMADC configuration register, result register 5 */
#define ADC_TMADC0_RSLT5_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5020134u)

/** \brief 1F93C, TMADC configuration register, result register 6 */
#define ADC_TMADC0_RSLT6_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502013Cu)

/** \brief 1F944, TMADC configuration register, result register 7 */
#define ADC_TMADC0_RSLT7_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5020144u)

/** \brief 1F94C, TMADC configuration register, result register 8 */
#define ADC_TMADC0_RSLT8_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502014Cu)

/** \brief 1F954, TMADC configuration register, result register 9 */
#define ADC_TMADC0_RSLT9_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5020154u)

/** \brief 1F95C, TMADC configuration register, result register 10 */
#define ADC_TMADC0_RSLT10_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502015Cu)

/** \brief 1F964, TMADC configuration register, result register 11 */
#define ADC_TMADC0_RSLT11_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5020164u)

/** \brief 1F96C, TMADC configuration register, result register 12 */
#define ADC_TMADC0_RSLT12_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502016Cu)

/** \brief 1F974, TMADC configuration register, result register 13 */
#define ADC_TMADC0_RSLT13_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5020174u)

/** \brief 1F97C, TMADC configuration register, result register 14 */
#define ADC_TMADC0_RSLT14_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502017Cu)

/** \brief 1F984, TMADC configuration register, result register 15 */
#define ADC_TMADC0_RSLT15_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5020184u)

/** \brief 1F988, TMADC configuration register, monitor channel 0  result register   */
#define ADC_TMADC0_MRSLT0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRSLT_CFG*)0xF5020188u)

/** \brief 1F98C, TMADC configuration register, monitor channel 1  result register   */
#define ADC_TMADC0_MRSLT1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRSLT_CFG*)0xF502018Cu)

/** \brief 1F990, TMADC error event flag register */
#define ADC_TMADC0_ERRF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_ERRF*)0xF5020190u)

/** \brief 1F994, TMADC result rvent flag register */
#define ADC_TMADC0_RESF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RESF*)0xF5020194u)

/** \brief 1F998, TMADC boundary event flag register */
#define ADC_TMADC0_BNDF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BNDF*)0xF5020198u)

/** \brief 1F9A0, TMADC result event flag set register */
#define ADC_TMADC0_RESFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RESFSET*)0xF50201A0u)

/** \brief 1F9A4, TMADC error event flag clear register */
#define ADC_TMADC0_ERRFCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_ERRFCLR*)0xF50201A4u)

/** \brief 1F9A8, TMADC result event flag clear register */
#define ADC_TMADC0_RESFCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RESFCLR*)0xF50201A8u)

/** \brief 1F9AC, TMADC boundary event flag clear register */
#define ADC_TMADC0_BNDFCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BNDFCLR*)0xF50201ACu)

/** \brief 1F9B0, TMADC service request configuration register 0 */
#define ADC_TMADC0_SR0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50201B0u)

/** \brief 1F9B4, TMADC service request configuration register 1 */
#define ADC_TMADC0_SR1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50201B4u)

/** \brief 1F9B8, TMADC service request configuration register 2 */
#define ADC_TMADC0_SR2_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50201B8u)

/** \brief 1F9BC, TMADC service request configuration register 3 */
#define ADC_TMADC0_SR3_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50201BCu)

/** \brief 1F9C0, TMADC service request configuration register 4 */
#define ADC_TMADC0_SR4_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50201C0u)

/** \brief 1F9C4, TMADC service request configuration register 5 */
#define ADC_TMADC0_SR5_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50201C4u)

/** \brief 1F9C8, TMADC service request configuration register 6 */
#define ADC_TMADC0_SR6_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50201C8u)

/** \brief 1F9CC, TMADC monitor channel 0  result register   */
#define ADC_TMADC0_MRES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRES*)0xF50201CCu)

/** \brief 1F9D0, TMADC monitor channel 1  result register   */
#define ADC_TMADC0_MRES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRES*)0xF50201D0u)

/** \brief 1F9D4, TMADC module status register */
#define ADC_TMADC0_MODSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MODSTAT*)0xF50201D4u)

/** \brief 1F9D8, TMADC broken wire detection control register */
#define ADC_TMADC0_BWDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BWDCFG*)0xF50201D8u)

/** \brief 1F9DC, TMADC converter self-diagnostics register core-0 */
#define ADC_TMADC0_CSD0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CSD*)0xF50201DCu)

/** \brief 1F9E0, TMADC converter self-diagnostics register core-1 */
#define ADC_TMADC0_CSD1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CSD*)0xF50201E0u)

/** \brief 1FA00, Time-stamp register 0 */
#define ADC_TMADC0_AW0_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020200u)

/** \brief 1FA04, Time-stamp register 1 */
#define ADC_TMADC0_AW0_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020204u)

/** \brief 1FA08, Time-stamp register 2 */
#define ADC_TMADC0_AW0_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020208u)

/** \brief 1FA0C, Time-stamp register 3 */
#define ADC_TMADC0_AW0_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF502020Cu)

/** \brief 1FA10, Time-stamp register 4 */
#define ADC_TMADC0_AW0_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020210u)

/** \brief 1FA14, Time-stamp register 5 */
#define ADC_TMADC0_AW0_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020214u)

/** \brief 1FA18, Time-stamp register 6 */
#define ADC_TMADC0_AW0_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020218u)

/** \brief 1FA1C, Time-stamp register 7 */
#define ADC_TMADC0_AW0_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF502021Cu)

/** \brief 1FA20, Time-stamp register 8 */
#define ADC_TMADC0_AW0_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020220u)

/** \brief 1FA24, Time-stamp register 9 */
#define ADC_TMADC0_AW0_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020224u)

/** \brief 1FA28, Time-stamp register 10 */
#define ADC_TMADC0_AW0_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020228u)

/** \brief 1FA2C, Time-stamp register 11 */
#define ADC_TMADC0_AW0_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF502022Cu)

/** \brief 1FA30, Time-stamp register 12 */
#define ADC_TMADC0_AW0_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020230u)

/** \brief 1FA34, Time-stamp register 13 */
#define ADC_TMADC0_AW0_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020234u)

/** \brief 1FA38, Time-stamp register 14 */
#define ADC_TMADC0_AW0_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020238u)

/** \brief 1FA3C, Time-stamp register 15 */
#define ADC_TMADC0_AW0_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF502023Cu)

/** \brief 1FA40, Result register 0 */
#define ADC_TMADC0_AW0_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020240u)

/** \brief 1FA44, Result register 1 */
#define ADC_TMADC0_AW0_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020244u)

/** \brief 1FA48, Result register 2 */
#define ADC_TMADC0_AW0_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020248u)

/** \brief 1FA4C, Result register 3 */
#define ADC_TMADC0_AW0_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502024Cu)

/** \brief 1FA50, Result register 4 */
#define ADC_TMADC0_AW0_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020250u)

/** \brief 1FA54, Result register 5 */
#define ADC_TMADC0_AW0_RES5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020254u)

/** \brief 1FA58, Result register 6 */
#define ADC_TMADC0_AW0_RES6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020258u)

/** \brief 1FA5C, Result register 7 */
#define ADC_TMADC0_AW0_RES7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502025Cu)

/** \brief 1FA60, Result register 8 */
#define ADC_TMADC0_AW0_RES8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020260u)

/** \brief 1FA64, Result register 9 */
#define ADC_TMADC0_AW0_RES9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020264u)

/** \brief 1FA68, Result register 10 */
#define ADC_TMADC0_AW0_RES10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020268u)

/** \brief 1FA6C, Result register 11 */
#define ADC_TMADC0_AW0_RES11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502026Cu)

/** \brief 1FA70, Result register 12 */
#define ADC_TMADC0_AW0_RES12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020270u)

/** \brief 1FA74, Result register 13 */
#define ADC_TMADC0_AW0_RES13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020274u)

/** \brief 1FA78, Result register 14 */
#define ADC_TMADC0_AW0_RES14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020278u)

/** \brief 1FA7C, Result register 15 */
#define ADC_TMADC0_AW0_RES15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502027Cu)

/** \brief 1FA80, Time-stamp register 0 */
#define ADC_TMADC0_AW1_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020280u)

/** \brief 1FA84, Result register 0 */
#define ADC_TMADC0_AW1_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020284u)

/** \brief 1FA88, Time-stamp register 1 */
#define ADC_TMADC0_AW1_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020288u)

/** \brief 1FA8C, Result register 1 */
#define ADC_TMADC0_AW1_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502028Cu)

/** \brief 1FA90, Time-stamp register 2 */
#define ADC_TMADC0_AW1_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020290u)

/** \brief 1FA94, Result register 2 */
#define ADC_TMADC0_AW1_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020294u)

/** \brief 1FA98, Time-stamp register 3 */
#define ADC_TMADC0_AW1_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020298u)

/** \brief 1FA9C, Result register 3 */
#define ADC_TMADC0_AW1_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502029Cu)

/** \brief 1FAA0, Time-stamp register 4 */
#define ADC_TMADC0_AW1_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50202A0u)

/** \brief 1FAA4, Result register 4 */
#define ADC_TMADC0_AW1_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50202A4u)

/** \brief 1FAA8, Time-stamp register 5 */
#define ADC_TMADC0_AW1_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50202A8u)

/** \brief 1FAAC, Result register 5 */
#define ADC_TMADC0_AW1_RES5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50202ACu)

/** \brief 1FAB0, Time-stamp register 6 */
#define ADC_TMADC0_AW1_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50202B0u)

/** \brief 1FAB4, Result register 6 */
#define ADC_TMADC0_AW1_RES6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50202B4u)

/** \brief 1FAB8, Time-stamp register 7 */
#define ADC_TMADC0_AW1_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50202B8u)

/** \brief 1FABC, Result register 7 */
#define ADC_TMADC0_AW1_RES7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50202BCu)

/** \brief 1FAC0, Time-stamp register 8 */
#define ADC_TMADC0_AW1_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50202C0u)

/** \brief 1FAC4, Result register 8 */
#define ADC_TMADC0_AW1_RES8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50202C4u)

/** \brief 1FAC8, Time-stamp register 9 */
#define ADC_TMADC0_AW1_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50202C8u)

/** \brief 1FACC, Result register 9 */
#define ADC_TMADC0_AW1_RES9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50202CCu)

/** \brief 1FAD0, Time-stamp register 10 */
#define ADC_TMADC0_AW1_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50202D0u)

/** \brief 1FAD4, Result register 10 */
#define ADC_TMADC0_AW1_RES10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50202D4u)

/** \brief 1FAD8, Time-stamp register 11 */
#define ADC_TMADC0_AW1_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50202D8u)

/** \brief 1FADC, Result register 11 */
#define ADC_TMADC0_AW1_RES11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50202DCu)

/** \brief 1FAE0, Time-stamp register 12 */
#define ADC_TMADC0_AW1_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50202E0u)

/** \brief 1FAE4, Result register 12 */
#define ADC_TMADC0_AW1_RES12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50202E4u)

/** \brief 1FAE8, Time-stamp register 13 */
#define ADC_TMADC0_AW1_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50202E8u)

/** \brief 1FAEC, Result register 13 */
#define ADC_TMADC0_AW1_RES13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50202ECu)

/** \brief 1FAF0, Time-stamp register 14 */
#define ADC_TMADC0_AW1_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50202F0u)

/** \brief 1FAF4, Result register 14 */
#define ADC_TMADC0_AW1_RES14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50202F4u)

/** \brief 1FAF8, Time-stamp register 15 */
#define ADC_TMADC0_AW1_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50202F8u)

/** \brief 1FAFC, Result register 15 */
#define ADC_TMADC0_AW1_RES15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50202FCu)

/** \brief 1FB00, Time-stamp register 0 */
#define ADC_TMADC0_AW2_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020300u)

/** \brief 1FB04, Result register 0 */
#define ADC_TMADC0_AW2_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020304u)

/** \brief 1FB08, Result register 1 */
#define ADC_TMADC0_AW2_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020308u)

/** \brief 1FB0C, Result register 2 */
#define ADC_TMADC0_AW2_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502030Cu)

/** \brief 1FB10, Result register 3 */
#define ADC_TMADC0_AW2_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020310u)

/** \brief 1FB14, Result register 4 */
#define ADC_TMADC0_AW2_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020314u)

/** \brief 1FB18, Result register 5 */
#define ADC_TMADC0_AW2_RES5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020318u)

/** \brief 1FB1C, Result register 6 */
#define ADC_TMADC0_AW2_RES6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502031Cu)

/** \brief 1FB40, Time-stamp register 7 */
#define ADC_TMADC0_AW2_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020340u)

/** \brief 1FB44, Result register 7 */
#define ADC_TMADC0_AW2_RES7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020344u)

/** \brief 1FB48, Result register 8 */
#define ADC_TMADC0_AW2_RES8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020348u)

/** \brief 1FB4C, Result register 9 */
#define ADC_TMADC0_AW2_RES9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502034Cu)

/** \brief 1FB50, Result register 10 */
#define ADC_TMADC0_AW2_RES10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020350u)

/** \brief 1FB54, Result register 11 */
#define ADC_TMADC0_AW2_RES11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020354u)

/** \brief 1FB58, Result register 12 */
#define ADC_TMADC0_AW2_RES12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020358u)

/** \brief 1FB5C, Result register 13 */
#define ADC_TMADC0_AW2_RES13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502035Cu)

/** \brief 1FB60, Time-stamp register 14 */
#define ADC_TMADC0_AW2_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020360u)

/** \brief 1FB64, Result register 14 */
#define ADC_TMADC0_AW2_RES14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020364u)

/** \brief 1FB68, Result register 15 */
#define ADC_TMADC0_AW2_RES15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020368u)

/** \brief 1FB6C, Result register 0 */
#define ADC_TMADC0_AW3_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502036Cu)

/** \brief 1FB70, Result register 1 */
#define ADC_TMADC0_AW3_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020370u)

/** \brief 1FB74, Result register 2 */
#define ADC_TMADC0_AW3_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020374u)

/** \brief 1FB78, Result register 3 */
#define ADC_TMADC0_AW3_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020378u)

/** \brief 1FB7C, Result register 4 */
#define ADC_TMADC0_AW3_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502037Cu)

/** \brief 20000, TMADC module configuration register */
#define ADC_TMADC1_MODCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MODCFG*)0xF5020800u)

/** \brief 20004, TMADC EMUX configuration register */
#define ADC_TMADC1_EMUXCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_EMUXCFG*)0xF5020804u)

/** \brief 20008, TMADC EMUX trigger configuration register */
#define ADC_TMADC1_EMUXTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_EMUXTCFG*)0xF5020808u)

/** \brief 2000C, TMADC software trigger configuration register */
#define ADC_TMADC1_SWTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SWTRCFG*)0xF502080Cu)

/** \brief 20010, TMADC connection matrix configuration register */
#define ADC_TMADC1_CMATCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CMATCFG*)0xF5020810u)

/** \brief 20018, TMADC sampling time control register, channel 0 */
#define ADC_TMADC1_CH0_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5020818u)

/** \brief 2001C, TMADC configuration register, channel 0 */
#define ADC_TMADC1_CH0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF502081Cu)

/** \brief 20020, TMADC status register, channel 0 */
#define ADC_TMADC1_CH0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5020820u)

/** \brief 20024, TMADC sampling time control register, channel 1 */
#define ADC_TMADC1_CH1_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5020824u)

/** \brief 20028, TMADC configuration register, channel 1 */
#define ADC_TMADC1_CH1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5020828u)

/** \brief 2002C, TMADC status register, channel 1 */
#define ADC_TMADC1_CH1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF502082Cu)

/** \brief 20030, TMADC sampling time control register, channel 2 */
#define ADC_TMADC1_CH2_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5020830u)

/** \brief 20034, TMADC configuration register, channel 2 */
#define ADC_TMADC1_CH2_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5020834u)

/** \brief 20038, TMADC status register, channel 2 */
#define ADC_TMADC1_CH2_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5020838u)

/** \brief 2003C, TMADC sampling time control register, channel 3 */
#define ADC_TMADC1_CH3_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF502083Cu)

/** \brief 20040, TMADC configuration register, channel 3 */
#define ADC_TMADC1_CH3_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5020840u)

/** \brief 20044, TMADC status register, channel 3 */
#define ADC_TMADC1_CH3_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5020844u)

/** \brief 20048, TMADC sampling time control register, channel 4 */
#define ADC_TMADC1_CH4_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5020848u)

/** \brief 2004C, TMADC configuration register, channel 4 */
#define ADC_TMADC1_CH4_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF502084Cu)

/** \brief 20050, TMADC status register, channel 4 */
#define ADC_TMADC1_CH4_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5020850u)

/** \brief 20054, TMADC sampling time control register, channel 5 */
#define ADC_TMADC1_CH5_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5020854u)

/** \brief 20058, TMADC configuration register, channel 5 */
#define ADC_TMADC1_CH5_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5020858u)

/** \brief 2005C, TMADC status register, channel 5 */
#define ADC_TMADC1_CH5_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF502085Cu)

/** \brief 20060, TMADC sampling time control register, channel 6 */
#define ADC_TMADC1_CH6_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5020860u)

/** \brief 20064, TMADC configuration register, channel 6 */
#define ADC_TMADC1_CH6_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5020864u)

/** \brief 20068, TMADC status register, channel 6 */
#define ADC_TMADC1_CH6_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5020868u)

/** \brief 2006C, TMADC sampling time control register, channel 7 */
#define ADC_TMADC1_CH7_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF502086Cu)

/** \brief 20070, TMADC configuration register, channel 7 */
#define ADC_TMADC1_CH7_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5020870u)

/** \brief 20074, TMADC status register, channel 7 */
#define ADC_TMADC1_CH7_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5020874u)

/** \brief 20078, TMADC sampling time control register, channel 8 */
#define ADC_TMADC1_CH8_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5020878u)

/** \brief 2007C, TMADC configuration register, channel 8 */
#define ADC_TMADC1_CH8_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF502087Cu)

/** \brief 20080, TMADC status register, channel 8 */
#define ADC_TMADC1_CH8_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5020880u)

/** \brief 20084, TMADC sampling time control register, channel 9 */
#define ADC_TMADC1_CH9_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5020884u)

/** \brief 20088, TMADC configuration register, channel 9 */
#define ADC_TMADC1_CH9_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5020888u)

/** \brief 2008C, TMADC status register, channel 9 */
#define ADC_TMADC1_CH9_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF502088Cu)

/** \brief 20090, TMADC sampling time control register, channel 10 */
#define ADC_TMADC1_CH10_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5020890u)

/** \brief 20094, TMADC configuration register, channel 10 */
#define ADC_TMADC1_CH10_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5020894u)

/** \brief 20098, TMADC status register, channel 10 */
#define ADC_TMADC1_CH10_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5020898u)

/** \brief 2009C, TMADC sampling time control register, channel 11 */
#define ADC_TMADC1_CH11_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF502089Cu)

/** \brief 200A0, TMADC configuration register, channel 11 */
#define ADC_TMADC1_CH11_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50208A0u)

/** \brief 200A4, TMADC status register, channel 11 */
#define ADC_TMADC1_CH11_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50208A4u)

/** \brief 200A8, TMADC sampling time control register, channel 12 */
#define ADC_TMADC1_CH12_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50208A8u)

/** \brief 200AC, TMADC configuration register, channel 12 */
#define ADC_TMADC1_CH12_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50208ACu)

/** \brief 200B0, TMADC status register, channel 12 */
#define ADC_TMADC1_CH12_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50208B0u)

/** \brief 200B4, TMADC sampling time control register, channel 13 */
#define ADC_TMADC1_CH13_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50208B4u)

/** \brief 200B8, TMADC configuration register, channel 13 */
#define ADC_TMADC1_CH13_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50208B8u)

/** \brief 200BC, TMADC status register, channel 13 */
#define ADC_TMADC1_CH13_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50208BCu)

/** \brief 200C0, TMADC sampling time control register, channel 14 */
#define ADC_TMADC1_CH14_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50208C0u)

/** \brief 200C4, TMADC configuration register, channel 14 */
#define ADC_TMADC1_CH14_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50208C4u)

/** \brief 200C8, TMADC status register, channel 14 */
#define ADC_TMADC1_CH14_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50208C8u)

/** \brief 200CC, TMADC sampling time control register, channel 15 */
#define ADC_TMADC1_CH15_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50208CCu)

/** \brief 200D0, TMADC configuration register, channel 15 */
#define ADC_TMADC1_CH15_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50208D0u)

/** \brief 200D4, TMADC status register, channel 15 */
#define ADC_TMADC1_CH15_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50208D4u)

/** \brief 200D8, TMADC configuration register, monitor channel 0 */
#define ADC_TMADC1_MCH0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MCH_CFG*)0xF50208D8u)

/** \brief 200DC, TMADC configuration register, monitor channel 0 */
#define ADC_TMADC1_MCH1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MCH_CFG*)0xF50208DCu)

/** \brief 200E0, TMADC boundary  select register 0 */
#define ADC_TMADC1_BND0_SEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_SEL*)0xF50208E0u)

/** \brief 200E4, TMADC boundary status regsiter */
#define ADC_TMADC1_BND0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_STAT*)0xF50208E4u)

/** \brief 200E8, TMADC boundary trigger configuration register, boundary register 0 */
#define ADC_TMADC1_BND0_TRGCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_TRGCFG*)0xF50208E8u)

/** \brief 200EC, TMADC boundary  select register 1 */
#define ADC_TMADC1_BND1_SEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_SEL*)0xF50208ECu)

/** \brief 200F0, TMADC boundary status regsiter */
#define ADC_TMADC1_BND1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_STAT*)0xF50208F0u)

/** \brief 200F4, TMADC boundary trigger configuration register, boundary register 1 */
#define ADC_TMADC1_BND1_TRGCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_TRGCFG*)0xF50208F4u)

/** \brief 200F8, TMADC boundary flag configuration register 0 */
#define ADC_TMADC1_BFL0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_CFG*)0xF50208F8u)

/** \brief 200FC, TMADC boundary flag status register 0 */
#define ADC_TMADC1_BFL0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_STAT*)0xF50208FCu)

/** \brief 20100, TMADC boundary flag configuration register 1 */
#define ADC_TMADC1_BFL1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_CFG*)0xF5020900u)

/** \brief 20104, TMADC boundary flag status register 1 */
#define ADC_TMADC1_BFL1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_STAT*)0xF5020904u)

/** \brief 2010C, TMADC configuration register, result register 0 */
#define ADC_TMADC1_RSLT0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502090Cu)

/** \brief 20114, TMADC configuration register, result register 1 */
#define ADC_TMADC1_RSLT1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5020914u)

/** \brief 2011C, TMADC configuration register, result register 2 */
#define ADC_TMADC1_RSLT2_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502091Cu)

/** \brief 20124, TMADC configuration register, result register 3 */
#define ADC_TMADC1_RSLT3_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5020924u)

/** \brief 2012C, TMADC configuration register, result register 4 */
#define ADC_TMADC1_RSLT4_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502092Cu)

/** \brief 20134, TMADC configuration register, result register 5 */
#define ADC_TMADC1_RSLT5_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5020934u)

/** \brief 2013C, TMADC configuration register, result register 6 */
#define ADC_TMADC1_RSLT6_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502093Cu)

/** \brief 20144, TMADC configuration register, result register 7 */
#define ADC_TMADC1_RSLT7_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5020944u)

/** \brief 2014C, TMADC configuration register, result register 8 */
#define ADC_TMADC1_RSLT8_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502094Cu)

/** \brief 20154, TMADC configuration register, result register 9 */
#define ADC_TMADC1_RSLT9_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5020954u)

/** \brief 2015C, TMADC configuration register, result register 10 */
#define ADC_TMADC1_RSLT10_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502095Cu)

/** \brief 20164, TMADC configuration register, result register 11 */
#define ADC_TMADC1_RSLT11_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5020964u)

/** \brief 2016C, TMADC configuration register, result register 12 */
#define ADC_TMADC1_RSLT12_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502096Cu)

/** \brief 20174, TMADC configuration register, result register 13 */
#define ADC_TMADC1_RSLT13_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5020974u)

/** \brief 2017C, TMADC configuration register, result register 14 */
#define ADC_TMADC1_RSLT14_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502097Cu)

/** \brief 20184, TMADC configuration register, result register 15 */
#define ADC_TMADC1_RSLT15_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5020984u)

/** \brief 20188, TMADC configuration register, monitor channel 0  result register   */
#define ADC_TMADC1_MRSLT0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRSLT_CFG*)0xF5020988u)

/** \brief 2018C, TMADC configuration register, monitor channel 1  result register   */
#define ADC_TMADC1_MRSLT1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRSLT_CFG*)0xF502098Cu)

/** \brief 20190, TMADC error event flag register */
#define ADC_TMADC1_ERRF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_ERRF*)0xF5020990u)

/** \brief 20194, TMADC result rvent flag register */
#define ADC_TMADC1_RESF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RESF*)0xF5020994u)

/** \brief 20198, TMADC boundary event flag register */
#define ADC_TMADC1_BNDF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BNDF*)0xF5020998u)

/** \brief 201A0, TMADC result event flag set register */
#define ADC_TMADC1_RESFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RESFSET*)0xF50209A0u)

/** \brief 201A4, TMADC error event flag clear register */
#define ADC_TMADC1_ERRFCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_ERRFCLR*)0xF50209A4u)

/** \brief 201A8, TMADC result event flag clear register */
#define ADC_TMADC1_RESFCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RESFCLR*)0xF50209A8u)

/** \brief 201AC, TMADC boundary event flag clear register */
#define ADC_TMADC1_BNDFCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BNDFCLR*)0xF50209ACu)

/** \brief 201B0, TMADC service request configuration register 0 */
#define ADC_TMADC1_SR0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50209B0u)

/** \brief 201B4, TMADC service request configuration register 1 */
#define ADC_TMADC1_SR1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50209B4u)

/** \brief 201B8, TMADC service request configuration register 2 */
#define ADC_TMADC1_SR2_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50209B8u)

/** \brief 201BC, TMADC service request configuration register 3 */
#define ADC_TMADC1_SR3_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50209BCu)

/** \brief 201C0, TMADC service request configuration register 4 */
#define ADC_TMADC1_SR4_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50209C0u)

/** \brief 201C4, TMADC service request configuration register 5 */
#define ADC_TMADC1_SR5_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50209C4u)

/** \brief 201C8, TMADC service request configuration register 6 */
#define ADC_TMADC1_SR6_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50209C8u)

/** \brief 201CC, TMADC monitor channel 0  result register   */
#define ADC_TMADC1_MRES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRES*)0xF50209CCu)

/** \brief 201D0, TMADC monitor channel 1  result register   */
#define ADC_TMADC1_MRES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRES*)0xF50209D0u)

/** \brief 201D4, TMADC module status register */
#define ADC_TMADC1_MODSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MODSTAT*)0xF50209D4u)

/** \brief 201D8, TMADC broken wire detection control register */
#define ADC_TMADC1_BWDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BWDCFG*)0xF50209D8u)

/** \brief 201DC, TMADC converter self-diagnostics register core-0 */
#define ADC_TMADC1_CSD0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CSD*)0xF50209DCu)

/** \brief 201E0, TMADC converter self-diagnostics register core-1 */
#define ADC_TMADC1_CSD1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CSD*)0xF50209E0u)

/** \brief 20200, Time-stamp register 0 */
#define ADC_TMADC1_AW0_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020A00u)

/** \brief 20204, Time-stamp register 1 */
#define ADC_TMADC1_AW0_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020A04u)

/** \brief 20208, Time-stamp register 2 */
#define ADC_TMADC1_AW0_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020A08u)

/** \brief 2020C, Time-stamp register 3 */
#define ADC_TMADC1_AW0_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020A0Cu)

/** \brief 20210, Time-stamp register 4 */
#define ADC_TMADC1_AW0_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020A10u)

/** \brief 20214, Time-stamp register 5 */
#define ADC_TMADC1_AW0_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020A14u)

/** \brief 20218, Time-stamp register 6 */
#define ADC_TMADC1_AW0_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020A18u)

/** \brief 2021C, Time-stamp register 7 */
#define ADC_TMADC1_AW0_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020A1Cu)

/** \brief 20220, Time-stamp register 8 */
#define ADC_TMADC1_AW0_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020A20u)

/** \brief 20224, Time-stamp register 9 */
#define ADC_TMADC1_AW0_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020A24u)

/** \brief 20228, Time-stamp register 10 */
#define ADC_TMADC1_AW0_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020A28u)

/** \brief 2022C, Time-stamp register 11 */
#define ADC_TMADC1_AW0_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020A2Cu)

/** \brief 20230, Time-stamp register 12 */
#define ADC_TMADC1_AW0_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020A30u)

/** \brief 20234, Time-stamp register 13 */
#define ADC_TMADC1_AW0_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020A34u)

/** \brief 20238, Time-stamp register 14 */
#define ADC_TMADC1_AW0_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020A38u)

/** \brief 2023C, Time-stamp register 15 */
#define ADC_TMADC1_AW0_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020A3Cu)

/** \brief 20240, Result register 0 */
#define ADC_TMADC1_AW0_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020A40u)

/** \brief 20244, Result register 1 */
#define ADC_TMADC1_AW0_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020A44u)

/** \brief 20248, Result register 2 */
#define ADC_TMADC1_AW0_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020A48u)

/** \brief 2024C, Result register 3 */
#define ADC_TMADC1_AW0_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020A4Cu)

/** \brief 20250, Result register 4 */
#define ADC_TMADC1_AW0_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020A50u)

/** \brief 20254, Result register 5 */
#define ADC_TMADC1_AW0_RES5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020A54u)

/** \brief 20258, Result register 6 */
#define ADC_TMADC1_AW0_RES6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020A58u)

/** \brief 2025C, Result register 7 */
#define ADC_TMADC1_AW0_RES7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020A5Cu)

/** \brief 20260, Result register 8 */
#define ADC_TMADC1_AW0_RES8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020A60u)

/** \brief 20264, Result register 9 */
#define ADC_TMADC1_AW0_RES9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020A64u)

/** \brief 20268, Result register 10 */
#define ADC_TMADC1_AW0_RES10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020A68u)

/** \brief 2026C, Result register 11 */
#define ADC_TMADC1_AW0_RES11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020A6Cu)

/** \brief 20270, Result register 12 */
#define ADC_TMADC1_AW0_RES12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020A70u)

/** \brief 20274, Result register 13 */
#define ADC_TMADC1_AW0_RES13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020A74u)

/** \brief 20278, Result register 14 */
#define ADC_TMADC1_AW0_RES14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020A78u)

/** \brief 2027C, Result register 15 */
#define ADC_TMADC1_AW0_RES15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020A7Cu)

/** \brief 20280, Time-stamp register 0 */
#define ADC_TMADC1_AW1_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020A80u)

/** \brief 20284, Result register 0 */
#define ADC_TMADC1_AW1_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020A84u)

/** \brief 20288, Time-stamp register 1 */
#define ADC_TMADC1_AW1_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020A88u)

/** \brief 2028C, Result register 1 */
#define ADC_TMADC1_AW1_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020A8Cu)

/** \brief 20290, Time-stamp register 2 */
#define ADC_TMADC1_AW1_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020A90u)

/** \brief 20294, Result register 2 */
#define ADC_TMADC1_AW1_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020A94u)

/** \brief 20298, Time-stamp register 3 */
#define ADC_TMADC1_AW1_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020A98u)

/** \brief 2029C, Result register 3 */
#define ADC_TMADC1_AW1_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020A9Cu)

/** \brief 202A0, Time-stamp register 4 */
#define ADC_TMADC1_AW1_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020AA0u)

/** \brief 202A4, Result register 4 */
#define ADC_TMADC1_AW1_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020AA4u)

/** \brief 202A8, Time-stamp register 5 */
#define ADC_TMADC1_AW1_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020AA8u)

/** \brief 202AC, Result register 5 */
#define ADC_TMADC1_AW1_RES5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020AACu)

/** \brief 202B0, Time-stamp register 6 */
#define ADC_TMADC1_AW1_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020AB0u)

/** \brief 202B4, Result register 6 */
#define ADC_TMADC1_AW1_RES6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020AB4u)

/** \brief 202B8, Time-stamp register 7 */
#define ADC_TMADC1_AW1_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020AB8u)

/** \brief 202BC, Result register 7 */
#define ADC_TMADC1_AW1_RES7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020ABCu)

/** \brief 202C0, Time-stamp register 8 */
#define ADC_TMADC1_AW1_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020AC0u)

/** \brief 202C4, Result register 8 */
#define ADC_TMADC1_AW1_RES8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020AC4u)

/** \brief 202C8, Time-stamp register 9 */
#define ADC_TMADC1_AW1_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020AC8u)

/** \brief 202CC, Result register 9 */
#define ADC_TMADC1_AW1_RES9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020ACCu)

/** \brief 202D0, Time-stamp register 10 */
#define ADC_TMADC1_AW1_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020AD0u)

/** \brief 202D4, Result register 10 */
#define ADC_TMADC1_AW1_RES10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020AD4u)

/** \brief 202D8, Time-stamp register 11 */
#define ADC_TMADC1_AW1_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020AD8u)

/** \brief 202DC, Result register 11 */
#define ADC_TMADC1_AW1_RES11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020ADCu)

/** \brief 202E0, Time-stamp register 12 */
#define ADC_TMADC1_AW1_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020AE0u)

/** \brief 202E4, Result register 12 */
#define ADC_TMADC1_AW1_RES12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020AE4u)

/** \brief 202E8, Time-stamp register 13 */
#define ADC_TMADC1_AW1_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020AE8u)

/** \brief 202EC, Result register 13 */
#define ADC_TMADC1_AW1_RES13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020AECu)

/** \brief 202F0, Time-stamp register 14 */
#define ADC_TMADC1_AW1_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020AF0u)

/** \brief 202F4, Result register 14 */
#define ADC_TMADC1_AW1_RES14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020AF4u)

/** \brief 202F8, Time-stamp register 15 */
#define ADC_TMADC1_AW1_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020AF8u)

/** \brief 202FC, Result register 15 */
#define ADC_TMADC1_AW1_RES15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020AFCu)

/** \brief 20300, Time-stamp register 0 */
#define ADC_TMADC1_AW2_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020B00u)

/** \brief 20304, Result register 0 */
#define ADC_TMADC1_AW2_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B04u)

/** \brief 20308, Result register 1 */
#define ADC_TMADC1_AW2_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B08u)

/** \brief 2030C, Result register 2 */
#define ADC_TMADC1_AW2_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B0Cu)

/** \brief 20310, Result register 3 */
#define ADC_TMADC1_AW2_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B10u)

/** \brief 20314, Result register 4 */
#define ADC_TMADC1_AW2_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B14u)

/** \brief 20318, Result register 5 */
#define ADC_TMADC1_AW2_RES5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B18u)

/** \brief 2031C, Result register 6 */
#define ADC_TMADC1_AW2_RES6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B1Cu)

/** \brief 20340, Time-stamp register 7 */
#define ADC_TMADC1_AW2_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020B40u)

/** \brief 20344, Result register 7 */
#define ADC_TMADC1_AW2_RES7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B44u)

/** \brief 20348, Result register 8 */
#define ADC_TMADC1_AW2_RES8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B48u)

/** \brief 2034C, Result register 9 */
#define ADC_TMADC1_AW2_RES9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B4Cu)

/** \brief 20350, Result register 10 */
#define ADC_TMADC1_AW2_RES10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B50u)

/** \brief 20354, Result register 11 */
#define ADC_TMADC1_AW2_RES11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B54u)

/** \brief 20358, Result register 12 */
#define ADC_TMADC1_AW2_RES12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B58u)

/** \brief 2035C, Result register 13 */
#define ADC_TMADC1_AW2_RES13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B5Cu)

/** \brief 20360, Time-stamp register 14 */
#define ADC_TMADC1_AW2_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5020B60u)

/** \brief 20364, Result register 14 */
#define ADC_TMADC1_AW2_RES14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B64u)

/** \brief 20368, Result register 15 */
#define ADC_TMADC1_AW2_RES15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B68u)

/** \brief 2036C, Result register 0 */
#define ADC_TMADC1_AW3_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B6Cu)

/** \brief 20370, Result register 1 */
#define ADC_TMADC1_AW3_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B70u)

/** \brief 20374, Result register 2 */
#define ADC_TMADC1_AW3_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B74u)

/** \brief 20378, Result register 3 */
#define ADC_TMADC1_AW3_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B78u)

/** \brief 2037C, Result register 4 */
#define ADC_TMADC1_AW3_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5020B7Cu)

/** \brief 20800, TMADC module configuration register */
#define ADC_TMADC2_MODCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MODCFG*)0xF5021000u)

/** \brief 20804, TMADC EMUX configuration register */
#define ADC_TMADC2_EMUXCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_EMUXCFG*)0xF5021004u)

/** \brief 20808, TMADC EMUX trigger configuration register */
#define ADC_TMADC2_EMUXTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_EMUXTCFG*)0xF5021008u)

/** \brief 2080C, TMADC software trigger configuration register */
#define ADC_TMADC2_SWTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SWTRCFG*)0xF502100Cu)

/** \brief 20810, TMADC connection matrix configuration register */
#define ADC_TMADC2_CMATCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CMATCFG*)0xF5021010u)

/** \brief 20818, TMADC sampling time control register, channel 0 */
#define ADC_TMADC2_CH0_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5021018u)

/** \brief 2081C, TMADC configuration register, channel 0 */
#define ADC_TMADC2_CH0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF502101Cu)

/** \brief 20820, TMADC status register, channel 0 */
#define ADC_TMADC2_CH0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5021020u)

/** \brief 20824, TMADC sampling time control register, channel 1 */
#define ADC_TMADC2_CH1_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5021024u)

/** \brief 20828, TMADC configuration register, channel 1 */
#define ADC_TMADC2_CH1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5021028u)

/** \brief 2082C, TMADC status register, channel 1 */
#define ADC_TMADC2_CH1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF502102Cu)

/** \brief 20830, TMADC sampling time control register, channel 2 */
#define ADC_TMADC2_CH2_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5021030u)

/** \brief 20834, TMADC configuration register, channel 2 */
#define ADC_TMADC2_CH2_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5021034u)

/** \brief 20838, TMADC status register, channel 2 */
#define ADC_TMADC2_CH2_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5021038u)

/** \brief 2083C, TMADC sampling time control register, channel 3 */
#define ADC_TMADC2_CH3_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF502103Cu)

/** \brief 20840, TMADC configuration register, channel 3 */
#define ADC_TMADC2_CH3_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5021040u)

/** \brief 20844, TMADC status register, channel 3 */
#define ADC_TMADC2_CH3_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5021044u)

/** \brief 20848, TMADC sampling time control register, channel 4 */
#define ADC_TMADC2_CH4_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5021048u)

/** \brief 2084C, TMADC configuration register, channel 4 */
#define ADC_TMADC2_CH4_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF502104Cu)

/** \brief 20850, TMADC status register, channel 4 */
#define ADC_TMADC2_CH4_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5021050u)

/** \brief 20854, TMADC sampling time control register, channel 5 */
#define ADC_TMADC2_CH5_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5021054u)

/** \brief 20858, TMADC configuration register, channel 5 */
#define ADC_TMADC2_CH5_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5021058u)

/** \brief 2085C, TMADC status register, channel 5 */
#define ADC_TMADC2_CH5_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF502105Cu)

/** \brief 20860, TMADC sampling time control register, channel 6 */
#define ADC_TMADC2_CH6_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5021060u)

/** \brief 20864, TMADC configuration register, channel 6 */
#define ADC_TMADC2_CH6_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5021064u)

/** \brief 20868, TMADC status register, channel 6 */
#define ADC_TMADC2_CH6_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5021068u)

/** \brief 2086C, TMADC sampling time control register, channel 7 */
#define ADC_TMADC2_CH7_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF502106Cu)

/** \brief 20870, TMADC configuration register, channel 7 */
#define ADC_TMADC2_CH7_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5021070u)

/** \brief 20874, TMADC status register, channel 7 */
#define ADC_TMADC2_CH7_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5021074u)

/** \brief 20878, TMADC sampling time control register, channel 8 */
#define ADC_TMADC2_CH8_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5021078u)

/** \brief 2087C, TMADC configuration register, channel 8 */
#define ADC_TMADC2_CH8_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF502107Cu)

/** \brief 20880, TMADC status register, channel 8 */
#define ADC_TMADC2_CH8_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5021080u)

/** \brief 20884, TMADC sampling time control register, channel 9 */
#define ADC_TMADC2_CH9_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5021084u)

/** \brief 20888, TMADC configuration register, channel 9 */
#define ADC_TMADC2_CH9_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5021088u)

/** \brief 2088C, TMADC status register, channel 9 */
#define ADC_TMADC2_CH9_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF502108Cu)

/** \brief 20890, TMADC sampling time control register, channel 10 */
#define ADC_TMADC2_CH10_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5021090u)

/** \brief 20894, TMADC configuration register, channel 10 */
#define ADC_TMADC2_CH10_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5021094u)

/** \brief 20898, TMADC status register, channel 10 */
#define ADC_TMADC2_CH10_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5021098u)

/** \brief 2089C, TMADC sampling time control register, channel 11 */
#define ADC_TMADC2_CH11_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF502109Cu)

/** \brief 208A0, TMADC configuration register, channel 11 */
#define ADC_TMADC2_CH11_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50210A0u)

/** \brief 208A4, TMADC status register, channel 11 */
#define ADC_TMADC2_CH11_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50210A4u)

/** \brief 208A8, TMADC sampling time control register, channel 12 */
#define ADC_TMADC2_CH12_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50210A8u)

/** \brief 208AC, TMADC configuration register, channel 12 */
#define ADC_TMADC2_CH12_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50210ACu)

/** \brief 208B0, TMADC status register, channel 12 */
#define ADC_TMADC2_CH12_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50210B0u)

/** \brief 208B4, TMADC sampling time control register, channel 13 */
#define ADC_TMADC2_CH13_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50210B4u)

/** \brief 208B8, TMADC configuration register, channel 13 */
#define ADC_TMADC2_CH13_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50210B8u)

/** \brief 208BC, TMADC status register, channel 13 */
#define ADC_TMADC2_CH13_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50210BCu)

/** \brief 208C0, TMADC sampling time control register, channel 14 */
#define ADC_TMADC2_CH14_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50210C0u)

/** \brief 208C4, TMADC configuration register, channel 14 */
#define ADC_TMADC2_CH14_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50210C4u)

/** \brief 208C8, TMADC status register, channel 14 */
#define ADC_TMADC2_CH14_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50210C8u)

/** \brief 208CC, TMADC sampling time control register, channel 15 */
#define ADC_TMADC2_CH15_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50210CCu)

/** \brief 208D0, TMADC configuration register, channel 15 */
#define ADC_TMADC2_CH15_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50210D0u)

/** \brief 208D4, TMADC status register, channel 15 */
#define ADC_TMADC2_CH15_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50210D4u)

/** \brief 208D8, TMADC configuration register, monitor channel 0 */
#define ADC_TMADC2_MCH0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MCH_CFG*)0xF50210D8u)

/** \brief 208DC, TMADC configuration register, monitor channel 0 */
#define ADC_TMADC2_MCH1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MCH_CFG*)0xF50210DCu)

/** \brief 208E0, TMADC boundary  select register 0 */
#define ADC_TMADC2_BND0_SEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_SEL*)0xF50210E0u)

/** \brief 208E4, TMADC boundary status regsiter */
#define ADC_TMADC2_BND0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_STAT*)0xF50210E4u)

/** \brief 208E8, TMADC boundary trigger configuration register, boundary register 0 */
#define ADC_TMADC2_BND0_TRGCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_TRGCFG*)0xF50210E8u)

/** \brief 208EC, TMADC boundary  select register 1 */
#define ADC_TMADC2_BND1_SEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_SEL*)0xF50210ECu)

/** \brief 208F0, TMADC boundary status regsiter */
#define ADC_TMADC2_BND1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_STAT*)0xF50210F0u)

/** \brief 208F4, TMADC boundary trigger configuration register, boundary register 1 */
#define ADC_TMADC2_BND1_TRGCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_TRGCFG*)0xF50210F4u)

/** \brief 208F8, TMADC boundary flag configuration register 0 */
#define ADC_TMADC2_BFL0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_CFG*)0xF50210F8u)

/** \brief 208FC, TMADC boundary flag status register 0 */
#define ADC_TMADC2_BFL0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_STAT*)0xF50210FCu)

/** \brief 20900, TMADC boundary flag configuration register 1 */
#define ADC_TMADC2_BFL1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_CFG*)0xF5021100u)

/** \brief 20904, TMADC boundary flag status register 1 */
#define ADC_TMADC2_BFL1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_STAT*)0xF5021104u)

/** \brief 2090C, TMADC configuration register, result register 0 */
#define ADC_TMADC2_RSLT0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502110Cu)

/** \brief 20914, TMADC configuration register, result register 1 */
#define ADC_TMADC2_RSLT1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5021114u)

/** \brief 2091C, TMADC configuration register, result register 2 */
#define ADC_TMADC2_RSLT2_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502111Cu)

/** \brief 20924, TMADC configuration register, result register 3 */
#define ADC_TMADC2_RSLT3_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5021124u)

/** \brief 2092C, TMADC configuration register, result register 4 */
#define ADC_TMADC2_RSLT4_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502112Cu)

/** \brief 20934, TMADC configuration register, result register 5 */
#define ADC_TMADC2_RSLT5_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5021134u)

/** \brief 2093C, TMADC configuration register, result register 6 */
#define ADC_TMADC2_RSLT6_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502113Cu)

/** \brief 20944, TMADC configuration register, result register 7 */
#define ADC_TMADC2_RSLT7_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5021144u)

/** \brief 2094C, TMADC configuration register, result register 8 */
#define ADC_TMADC2_RSLT8_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502114Cu)

/** \brief 20954, TMADC configuration register, result register 9 */
#define ADC_TMADC2_RSLT9_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5021154u)

/** \brief 2095C, TMADC configuration register, result register 10 */
#define ADC_TMADC2_RSLT10_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502115Cu)

/** \brief 20964, TMADC configuration register, result register 11 */
#define ADC_TMADC2_RSLT11_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5021164u)

/** \brief 2096C, TMADC configuration register, result register 12 */
#define ADC_TMADC2_RSLT12_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502116Cu)

/** \brief 20974, TMADC configuration register, result register 13 */
#define ADC_TMADC2_RSLT13_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5021174u)

/** \brief 2097C, TMADC configuration register, result register 14 */
#define ADC_TMADC2_RSLT14_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502117Cu)

/** \brief 20984, TMADC configuration register, result register 15 */
#define ADC_TMADC2_RSLT15_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5021184u)

/** \brief 20988, TMADC configuration register, monitor channel 0  result register   */
#define ADC_TMADC2_MRSLT0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRSLT_CFG*)0xF5021188u)

/** \brief 2098C, TMADC configuration register, monitor channel 1  result register   */
#define ADC_TMADC2_MRSLT1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRSLT_CFG*)0xF502118Cu)

/** \brief 20990, TMADC error event flag register */
#define ADC_TMADC2_ERRF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_ERRF*)0xF5021190u)

/** \brief 20994, TMADC result rvent flag register */
#define ADC_TMADC2_RESF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RESF*)0xF5021194u)

/** \brief 20998, TMADC boundary event flag register */
#define ADC_TMADC2_BNDF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BNDF*)0xF5021198u)

/** \brief 209A0, TMADC result event flag set register */
#define ADC_TMADC2_RESFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RESFSET*)0xF50211A0u)

/** \brief 209A4, TMADC error event flag clear register */
#define ADC_TMADC2_ERRFCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_ERRFCLR*)0xF50211A4u)

/** \brief 209A8, TMADC result event flag clear register */
#define ADC_TMADC2_RESFCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RESFCLR*)0xF50211A8u)

/** \brief 209AC, TMADC boundary event flag clear register */
#define ADC_TMADC2_BNDFCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BNDFCLR*)0xF50211ACu)

/** \brief 209B0, TMADC service request configuration register 0 */
#define ADC_TMADC2_SR0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50211B0u)

/** \brief 209B4, TMADC service request configuration register 1 */
#define ADC_TMADC2_SR1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50211B4u)

/** \brief 209B8, TMADC service request configuration register 2 */
#define ADC_TMADC2_SR2_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50211B8u)

/** \brief 209BC, TMADC service request configuration register 3 */
#define ADC_TMADC2_SR3_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50211BCu)

/** \brief 209C0, TMADC service request configuration register 4 */
#define ADC_TMADC2_SR4_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50211C0u)

/** \brief 209C4, TMADC service request configuration register 5 */
#define ADC_TMADC2_SR5_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50211C4u)

/** \brief 209C8, TMADC service request configuration register 6 */
#define ADC_TMADC2_SR6_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50211C8u)

/** \brief 209CC, TMADC monitor channel 0  result register   */
#define ADC_TMADC2_MRES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRES*)0xF50211CCu)

/** \brief 209D0, TMADC monitor channel 1  result register   */
#define ADC_TMADC2_MRES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRES*)0xF50211D0u)

/** \brief 209D4, TMADC module status register */
#define ADC_TMADC2_MODSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MODSTAT*)0xF50211D4u)

/** \brief 209D8, TMADC broken wire detection control register */
#define ADC_TMADC2_BWDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BWDCFG*)0xF50211D8u)

/** \brief 209DC, TMADC converter self-diagnostics register core-0 */
#define ADC_TMADC2_CSD0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CSD*)0xF50211DCu)

/** \brief 209E0, TMADC converter self-diagnostics register core-1 */
#define ADC_TMADC2_CSD1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CSD*)0xF50211E0u)

/** \brief 20A00, Time-stamp register 0 */
#define ADC_TMADC2_AW0_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021200u)

/** \brief 20A04, Time-stamp register 1 */
#define ADC_TMADC2_AW0_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021204u)

/** \brief 20A08, Time-stamp register 2 */
#define ADC_TMADC2_AW0_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021208u)

/** \brief 20A0C, Time-stamp register 3 */
#define ADC_TMADC2_AW0_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF502120Cu)

/** \brief 20A10, Time-stamp register 4 */
#define ADC_TMADC2_AW0_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021210u)

/** \brief 20A14, Time-stamp register 5 */
#define ADC_TMADC2_AW0_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021214u)

/** \brief 20A18, Time-stamp register 6 */
#define ADC_TMADC2_AW0_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021218u)

/** \brief 20A1C, Time-stamp register 7 */
#define ADC_TMADC2_AW0_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF502121Cu)

/** \brief 20A20, Time-stamp register 8 */
#define ADC_TMADC2_AW0_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021220u)

/** \brief 20A24, Time-stamp register 9 */
#define ADC_TMADC2_AW0_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021224u)

/** \brief 20A28, Time-stamp register 10 */
#define ADC_TMADC2_AW0_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021228u)

/** \brief 20A2C, Time-stamp register 11 */
#define ADC_TMADC2_AW0_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF502122Cu)

/** \brief 20A30, Time-stamp register 12 */
#define ADC_TMADC2_AW0_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021230u)

/** \brief 20A34, Time-stamp register 13 */
#define ADC_TMADC2_AW0_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021234u)

/** \brief 20A38, Time-stamp register 14 */
#define ADC_TMADC2_AW0_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021238u)

/** \brief 20A3C, Time-stamp register 15 */
#define ADC_TMADC2_AW0_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF502123Cu)

/** \brief 20A40, Result register 0 */
#define ADC_TMADC2_AW0_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021240u)

/** \brief 20A44, Result register 1 */
#define ADC_TMADC2_AW0_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021244u)

/** \brief 20A48, Result register 2 */
#define ADC_TMADC2_AW0_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021248u)

/** \brief 20A4C, Result register 3 */
#define ADC_TMADC2_AW0_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502124Cu)

/** \brief 20A50, Result register 4 */
#define ADC_TMADC2_AW0_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021250u)

/** \brief 20A54, Result register 5 */
#define ADC_TMADC2_AW0_RES5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021254u)

/** \brief 20A58, Result register 6 */
#define ADC_TMADC2_AW0_RES6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021258u)

/** \brief 20A5C, Result register 7 */
#define ADC_TMADC2_AW0_RES7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502125Cu)

/** \brief 20A60, Result register 8 */
#define ADC_TMADC2_AW0_RES8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021260u)

/** \brief 20A64, Result register 9 */
#define ADC_TMADC2_AW0_RES9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021264u)

/** \brief 20A68, Result register 10 */
#define ADC_TMADC2_AW0_RES10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021268u)

/** \brief 20A6C, Result register 11 */
#define ADC_TMADC2_AW0_RES11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502126Cu)

/** \brief 20A70, Result register 12 */
#define ADC_TMADC2_AW0_RES12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021270u)

/** \brief 20A74, Result register 13 */
#define ADC_TMADC2_AW0_RES13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021274u)

/** \brief 20A78, Result register 14 */
#define ADC_TMADC2_AW0_RES14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021278u)

/** \brief 20A7C, Result register 15 */
#define ADC_TMADC2_AW0_RES15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502127Cu)

/** \brief 20A80, Time-stamp register 0 */
#define ADC_TMADC2_AW1_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021280u)

/** \brief 20A84, Result register 0 */
#define ADC_TMADC2_AW1_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021284u)

/** \brief 20A88, Time-stamp register 1 */
#define ADC_TMADC2_AW1_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021288u)

/** \brief 20A8C, Result register 1 */
#define ADC_TMADC2_AW1_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502128Cu)

/** \brief 20A90, Time-stamp register 2 */
#define ADC_TMADC2_AW1_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021290u)

/** \brief 20A94, Result register 2 */
#define ADC_TMADC2_AW1_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021294u)

/** \brief 20A98, Time-stamp register 3 */
#define ADC_TMADC2_AW1_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021298u)

/** \brief 20A9C, Result register 3 */
#define ADC_TMADC2_AW1_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502129Cu)

/** \brief 20AA0, Time-stamp register 4 */
#define ADC_TMADC2_AW1_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50212A0u)

/** \brief 20AA4, Result register 4 */
#define ADC_TMADC2_AW1_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50212A4u)

/** \brief 20AA8, Time-stamp register 5 */
#define ADC_TMADC2_AW1_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50212A8u)

/** \brief 20AAC, Result register 5 */
#define ADC_TMADC2_AW1_RES5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50212ACu)

/** \brief 20AB0, Time-stamp register 6 */
#define ADC_TMADC2_AW1_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50212B0u)

/** \brief 20AB4, Result register 6 */
#define ADC_TMADC2_AW1_RES6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50212B4u)

/** \brief 20AB8, Time-stamp register 7 */
#define ADC_TMADC2_AW1_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50212B8u)

/** \brief 20ABC, Result register 7 */
#define ADC_TMADC2_AW1_RES7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50212BCu)

/** \brief 20AC0, Time-stamp register 8 */
#define ADC_TMADC2_AW1_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50212C0u)

/** \brief 20AC4, Result register 8 */
#define ADC_TMADC2_AW1_RES8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50212C4u)

/** \brief 20AC8, Time-stamp register 9 */
#define ADC_TMADC2_AW1_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50212C8u)

/** \brief 20ACC, Result register 9 */
#define ADC_TMADC2_AW1_RES9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50212CCu)

/** \brief 20AD0, Time-stamp register 10 */
#define ADC_TMADC2_AW1_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50212D0u)

/** \brief 20AD4, Result register 10 */
#define ADC_TMADC2_AW1_RES10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50212D4u)

/** \brief 20AD8, Time-stamp register 11 */
#define ADC_TMADC2_AW1_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50212D8u)

/** \brief 20ADC, Result register 11 */
#define ADC_TMADC2_AW1_RES11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50212DCu)

/** \brief 20AE0, Time-stamp register 12 */
#define ADC_TMADC2_AW1_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50212E0u)

/** \brief 20AE4, Result register 12 */
#define ADC_TMADC2_AW1_RES12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50212E4u)

/** \brief 20AE8, Time-stamp register 13 */
#define ADC_TMADC2_AW1_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50212E8u)

/** \brief 20AEC, Result register 13 */
#define ADC_TMADC2_AW1_RES13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50212ECu)

/** \brief 20AF0, Time-stamp register 14 */
#define ADC_TMADC2_AW1_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50212F0u)

/** \brief 20AF4, Result register 14 */
#define ADC_TMADC2_AW1_RES14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50212F4u)

/** \brief 20AF8, Time-stamp register 15 */
#define ADC_TMADC2_AW1_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50212F8u)

/** \brief 20AFC, Result register 15 */
#define ADC_TMADC2_AW1_RES15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50212FCu)

/** \brief 20B00, Time-stamp register 0 */
#define ADC_TMADC2_AW2_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021300u)

/** \brief 20B04, Result register 0 */
#define ADC_TMADC2_AW2_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021304u)

/** \brief 20B08, Result register 1 */
#define ADC_TMADC2_AW2_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021308u)

/** \brief 20B0C, Result register 2 */
#define ADC_TMADC2_AW2_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502130Cu)

/** \brief 20B10, Result register 3 */
#define ADC_TMADC2_AW2_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021310u)

/** \brief 20B14, Result register 4 */
#define ADC_TMADC2_AW2_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021314u)

/** \brief 20B18, Result register 5 */
#define ADC_TMADC2_AW2_RES5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021318u)

/** \brief 20B1C, Result register 6 */
#define ADC_TMADC2_AW2_RES6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502131Cu)

/** \brief 20B40, Time-stamp register 7 */
#define ADC_TMADC2_AW2_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021340u)

/** \brief 20B44, Result register 7 */
#define ADC_TMADC2_AW2_RES7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021344u)

/** \brief 20B48, Result register 8 */
#define ADC_TMADC2_AW2_RES8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021348u)

/** \brief 20B4C, Result register 9 */
#define ADC_TMADC2_AW2_RES9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502134Cu)

/** \brief 20B50, Result register 10 */
#define ADC_TMADC2_AW2_RES10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021350u)

/** \brief 20B54, Result register 11 */
#define ADC_TMADC2_AW2_RES11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021354u)

/** \brief 20B58, Result register 12 */
#define ADC_TMADC2_AW2_RES12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021358u)

/** \brief 20B5C, Result register 13 */
#define ADC_TMADC2_AW2_RES13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502135Cu)

/** \brief 20B60, Time-stamp register 14 */
#define ADC_TMADC2_AW2_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021360u)

/** \brief 20B64, Result register 14 */
#define ADC_TMADC2_AW2_RES14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021364u)

/** \brief 20B68, Result register 15 */
#define ADC_TMADC2_AW2_RES15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021368u)

/** \brief 20B6C, Result register 0 */
#define ADC_TMADC2_AW3_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502136Cu)

/** \brief 20B70, Result register 1 */
#define ADC_TMADC2_AW3_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021370u)

/** \brief 20B74, Result register 2 */
#define ADC_TMADC2_AW3_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021374u)

/** \brief 20B78, Result register 3 */
#define ADC_TMADC2_AW3_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021378u)

/** \brief 20B7C, Result register 4 */
#define ADC_TMADC2_AW3_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502137Cu)

/** \brief 21000, TMADC module configuration register */
#define ADC_TMADC3_MODCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MODCFG*)0xF5021800u)

/** \brief 21004, TMADC EMUX configuration register */
#define ADC_TMADC3_EMUXCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_EMUXCFG*)0xF5021804u)

/** \brief 21008, TMADC EMUX trigger configuration register */
#define ADC_TMADC3_EMUXTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_EMUXTCFG*)0xF5021808u)

/** \brief 2100C, TMADC software trigger configuration register */
#define ADC_TMADC3_SWTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SWTRCFG*)0xF502180Cu)

/** \brief 21010, TMADC connection matrix configuration register */
#define ADC_TMADC3_CMATCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CMATCFG*)0xF5021810u)

/** \brief 21018, TMADC sampling time control register, channel 0 */
#define ADC_TMADC3_CH0_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5021818u)

/** \brief 2101C, TMADC configuration register, channel 0 */
#define ADC_TMADC3_CH0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF502181Cu)

/** \brief 21020, TMADC status register, channel 0 */
#define ADC_TMADC3_CH0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5021820u)

/** \brief 21024, TMADC sampling time control register, channel 1 */
#define ADC_TMADC3_CH1_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5021824u)

/** \brief 21028, TMADC configuration register, channel 1 */
#define ADC_TMADC3_CH1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5021828u)

/** \brief 2102C, TMADC status register, channel 1 */
#define ADC_TMADC3_CH1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF502182Cu)

/** \brief 21030, TMADC sampling time control register, channel 2 */
#define ADC_TMADC3_CH2_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5021830u)

/** \brief 21034, TMADC configuration register, channel 2 */
#define ADC_TMADC3_CH2_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5021834u)

/** \brief 21038, TMADC status register, channel 2 */
#define ADC_TMADC3_CH2_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5021838u)

/** \brief 2103C, TMADC sampling time control register, channel 3 */
#define ADC_TMADC3_CH3_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF502183Cu)

/** \brief 21040, TMADC configuration register, channel 3 */
#define ADC_TMADC3_CH3_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5021840u)

/** \brief 21044, TMADC status register, channel 3 */
#define ADC_TMADC3_CH3_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5021844u)

/** \brief 21048, TMADC sampling time control register, channel 4 */
#define ADC_TMADC3_CH4_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5021848u)

/** \brief 2104C, TMADC configuration register, channel 4 */
#define ADC_TMADC3_CH4_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF502184Cu)

/** \brief 21050, TMADC status register, channel 4 */
#define ADC_TMADC3_CH4_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5021850u)

/** \brief 21054, TMADC sampling time control register, channel 5 */
#define ADC_TMADC3_CH5_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5021854u)

/** \brief 21058, TMADC configuration register, channel 5 */
#define ADC_TMADC3_CH5_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5021858u)

/** \brief 2105C, TMADC status register, channel 5 */
#define ADC_TMADC3_CH5_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF502185Cu)

/** \brief 21060, TMADC sampling time control register, channel 6 */
#define ADC_TMADC3_CH6_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5021860u)

/** \brief 21064, TMADC configuration register, channel 6 */
#define ADC_TMADC3_CH6_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5021864u)

/** \brief 21068, TMADC status register, channel 6 */
#define ADC_TMADC3_CH6_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5021868u)

/** \brief 2106C, TMADC sampling time control register, channel 7 */
#define ADC_TMADC3_CH7_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF502186Cu)

/** \brief 21070, TMADC configuration register, channel 7 */
#define ADC_TMADC3_CH7_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5021870u)

/** \brief 21074, TMADC status register, channel 7 */
#define ADC_TMADC3_CH7_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5021874u)

/** \brief 21078, TMADC sampling time control register, channel 8 */
#define ADC_TMADC3_CH8_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5021878u)

/** \brief 2107C, TMADC configuration register, channel 8 */
#define ADC_TMADC3_CH8_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF502187Cu)

/** \brief 21080, TMADC status register, channel 8 */
#define ADC_TMADC3_CH8_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5021880u)

/** \brief 21084, TMADC sampling time control register, channel 9 */
#define ADC_TMADC3_CH9_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5021884u)

/** \brief 21088, TMADC configuration register, channel 9 */
#define ADC_TMADC3_CH9_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5021888u)

/** \brief 2108C, TMADC status register, channel 9 */
#define ADC_TMADC3_CH9_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF502188Cu)

/** \brief 21090, TMADC sampling time control register, channel 10 */
#define ADC_TMADC3_CH10_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5021890u)

/** \brief 21094, TMADC configuration register, channel 10 */
#define ADC_TMADC3_CH10_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5021894u)

/** \brief 21098, TMADC status register, channel 10 */
#define ADC_TMADC3_CH10_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5021898u)

/** \brief 2109C, TMADC sampling time control register, channel 11 */
#define ADC_TMADC3_CH11_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF502189Cu)

/** \brief 210A0, TMADC configuration register, channel 11 */
#define ADC_TMADC3_CH11_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50218A0u)

/** \brief 210A4, TMADC status register, channel 11 */
#define ADC_TMADC3_CH11_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50218A4u)

/** \brief 210A8, TMADC sampling time control register, channel 12 */
#define ADC_TMADC3_CH12_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50218A8u)

/** \brief 210AC, TMADC configuration register, channel 12 */
#define ADC_TMADC3_CH12_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50218ACu)

/** \brief 210B0, TMADC status register, channel 12 */
#define ADC_TMADC3_CH12_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50218B0u)

/** \brief 210B4, TMADC sampling time control register, channel 13 */
#define ADC_TMADC3_CH13_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50218B4u)

/** \brief 210B8, TMADC configuration register, channel 13 */
#define ADC_TMADC3_CH13_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50218B8u)

/** \brief 210BC, TMADC status register, channel 13 */
#define ADC_TMADC3_CH13_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50218BCu)

/** \brief 210C0, TMADC sampling time control register, channel 14 */
#define ADC_TMADC3_CH14_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50218C0u)

/** \brief 210C4, TMADC configuration register, channel 14 */
#define ADC_TMADC3_CH14_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50218C4u)

/** \brief 210C8, TMADC status register, channel 14 */
#define ADC_TMADC3_CH14_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50218C8u)

/** \brief 210CC, TMADC sampling time control register, channel 15 */
#define ADC_TMADC3_CH15_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50218CCu)

/** \brief 210D0, TMADC configuration register, channel 15 */
#define ADC_TMADC3_CH15_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50218D0u)

/** \brief 210D4, TMADC status register, channel 15 */
#define ADC_TMADC3_CH15_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50218D4u)

/** \brief 210D8, TMADC configuration register, monitor channel 0 */
#define ADC_TMADC3_MCH0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MCH_CFG*)0xF50218D8u)

/** \brief 210DC, TMADC configuration register, monitor channel 0 */
#define ADC_TMADC3_MCH1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MCH_CFG*)0xF50218DCu)

/** \brief 210E0, TMADC boundary  select register 0 */
#define ADC_TMADC3_BND0_SEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_SEL*)0xF50218E0u)

/** \brief 210E4, TMADC boundary status regsiter */
#define ADC_TMADC3_BND0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_STAT*)0xF50218E4u)

/** \brief 210E8, TMADC boundary trigger configuration register, boundary register 0 */
#define ADC_TMADC3_BND0_TRGCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_TRGCFG*)0xF50218E8u)

/** \brief 210EC, TMADC boundary  select register 1 */
#define ADC_TMADC3_BND1_SEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_SEL*)0xF50218ECu)

/** \brief 210F0, TMADC boundary status regsiter */
#define ADC_TMADC3_BND1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_STAT*)0xF50218F0u)

/** \brief 210F4, TMADC boundary trigger configuration register, boundary register 1 */
#define ADC_TMADC3_BND1_TRGCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_TRGCFG*)0xF50218F4u)

/** \brief 210F8, TMADC boundary flag configuration register 0 */
#define ADC_TMADC3_BFL0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_CFG*)0xF50218F8u)

/** \brief 210FC, TMADC boundary flag status register 0 */
#define ADC_TMADC3_BFL0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_STAT*)0xF50218FCu)

/** \brief 21100, TMADC boundary flag configuration register 1 */
#define ADC_TMADC3_BFL1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_CFG*)0xF5021900u)

/** \brief 21104, TMADC boundary flag status register 1 */
#define ADC_TMADC3_BFL1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_STAT*)0xF5021904u)

/** \brief 2110C, TMADC configuration register, result register 0 */
#define ADC_TMADC3_RSLT0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502190Cu)

/** \brief 21114, TMADC configuration register, result register 1 */
#define ADC_TMADC3_RSLT1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5021914u)

/** \brief 2111C, TMADC configuration register, result register 2 */
#define ADC_TMADC3_RSLT2_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502191Cu)

/** \brief 21124, TMADC configuration register, result register 3 */
#define ADC_TMADC3_RSLT3_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5021924u)

/** \brief 2112C, TMADC configuration register, result register 4 */
#define ADC_TMADC3_RSLT4_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502192Cu)

/** \brief 21134, TMADC configuration register, result register 5 */
#define ADC_TMADC3_RSLT5_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5021934u)

/** \brief 2113C, TMADC configuration register, result register 6 */
#define ADC_TMADC3_RSLT6_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502193Cu)

/** \brief 21144, TMADC configuration register, result register 7 */
#define ADC_TMADC3_RSLT7_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5021944u)

/** \brief 2114C, TMADC configuration register, result register 8 */
#define ADC_TMADC3_RSLT8_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502194Cu)

/** \brief 21154, TMADC configuration register, result register 9 */
#define ADC_TMADC3_RSLT9_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5021954u)

/** \brief 2115C, TMADC configuration register, result register 10 */
#define ADC_TMADC3_RSLT10_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502195Cu)

/** \brief 21164, TMADC configuration register, result register 11 */
#define ADC_TMADC3_RSLT11_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5021964u)

/** \brief 2116C, TMADC configuration register, result register 12 */
#define ADC_TMADC3_RSLT12_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502196Cu)

/** \brief 21174, TMADC configuration register, result register 13 */
#define ADC_TMADC3_RSLT13_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5021974u)

/** \brief 2117C, TMADC configuration register, result register 14 */
#define ADC_TMADC3_RSLT14_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502197Cu)

/** \brief 21184, TMADC configuration register, result register 15 */
#define ADC_TMADC3_RSLT15_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5021984u)

/** \brief 21188, TMADC configuration register, monitor channel 0  result register   */
#define ADC_TMADC3_MRSLT0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRSLT_CFG*)0xF5021988u)

/** \brief 2118C, TMADC configuration register, monitor channel 1  result register   */
#define ADC_TMADC3_MRSLT1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRSLT_CFG*)0xF502198Cu)

/** \brief 21190, TMADC error event flag register */
#define ADC_TMADC3_ERRF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_ERRF*)0xF5021990u)

/** \brief 21194, TMADC result rvent flag register */
#define ADC_TMADC3_RESF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RESF*)0xF5021994u)

/** \brief 21198, TMADC boundary event flag register */
#define ADC_TMADC3_BNDF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BNDF*)0xF5021998u)

/** \brief 211A0, TMADC result event flag set register */
#define ADC_TMADC3_RESFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RESFSET*)0xF50219A0u)

/** \brief 211A4, TMADC error event flag clear register */
#define ADC_TMADC3_ERRFCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_ERRFCLR*)0xF50219A4u)

/** \brief 211A8, TMADC result event flag clear register */
#define ADC_TMADC3_RESFCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RESFCLR*)0xF50219A8u)

/** \brief 211AC, TMADC boundary event flag clear register */
#define ADC_TMADC3_BNDFCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BNDFCLR*)0xF50219ACu)

/** \brief 211B0, TMADC service request configuration register 0 */
#define ADC_TMADC3_SR0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50219B0u)

/** \brief 211B4, TMADC service request configuration register 1 */
#define ADC_TMADC3_SR1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50219B4u)

/** \brief 211B8, TMADC service request configuration register 2 */
#define ADC_TMADC3_SR2_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50219B8u)

/** \brief 211BC, TMADC service request configuration register 3 */
#define ADC_TMADC3_SR3_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50219BCu)

/** \brief 211C0, TMADC service request configuration register 4 */
#define ADC_TMADC3_SR4_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50219C0u)

/** \brief 211C4, TMADC service request configuration register 5 */
#define ADC_TMADC3_SR5_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50219C4u)

/** \brief 211C8, TMADC service request configuration register 6 */
#define ADC_TMADC3_SR6_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50219C8u)

/** \brief 211CC, TMADC monitor channel 0  result register   */
#define ADC_TMADC3_MRES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRES*)0xF50219CCu)

/** \brief 211D0, TMADC monitor channel 1  result register   */
#define ADC_TMADC3_MRES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRES*)0xF50219D0u)

/** \brief 211D4, TMADC module status register */
#define ADC_TMADC3_MODSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MODSTAT*)0xF50219D4u)

/** \brief 211D8, TMADC broken wire detection control register */
#define ADC_TMADC3_BWDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BWDCFG*)0xF50219D8u)

/** \brief 211DC, TMADC converter self-diagnostics register core-0 */
#define ADC_TMADC3_CSD0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CSD*)0xF50219DCu)

/** \brief 211E0, TMADC converter self-diagnostics register core-1 */
#define ADC_TMADC3_CSD1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CSD*)0xF50219E0u)

/** \brief 21200, Time-stamp register 0 */
#define ADC_TMADC3_AW0_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021A00u)

/** \brief 21204, Time-stamp register 1 */
#define ADC_TMADC3_AW0_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021A04u)

/** \brief 21208, Time-stamp register 2 */
#define ADC_TMADC3_AW0_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021A08u)

/** \brief 2120C, Time-stamp register 3 */
#define ADC_TMADC3_AW0_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021A0Cu)

/** \brief 21210, Time-stamp register 4 */
#define ADC_TMADC3_AW0_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021A10u)

/** \brief 21214, Time-stamp register 5 */
#define ADC_TMADC3_AW0_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021A14u)

/** \brief 21218, Time-stamp register 6 */
#define ADC_TMADC3_AW0_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021A18u)

/** \brief 2121C, Time-stamp register 7 */
#define ADC_TMADC3_AW0_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021A1Cu)

/** \brief 21220, Time-stamp register 8 */
#define ADC_TMADC3_AW0_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021A20u)

/** \brief 21224, Time-stamp register 9 */
#define ADC_TMADC3_AW0_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021A24u)

/** \brief 21228, Time-stamp register 10 */
#define ADC_TMADC3_AW0_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021A28u)

/** \brief 2122C, Time-stamp register 11 */
#define ADC_TMADC3_AW0_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021A2Cu)

/** \brief 21230, Time-stamp register 12 */
#define ADC_TMADC3_AW0_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021A30u)

/** \brief 21234, Time-stamp register 13 */
#define ADC_TMADC3_AW0_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021A34u)

/** \brief 21238, Time-stamp register 14 */
#define ADC_TMADC3_AW0_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021A38u)

/** \brief 2123C, Time-stamp register 15 */
#define ADC_TMADC3_AW0_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021A3Cu)

/** \brief 21240, Result register 0 */
#define ADC_TMADC3_AW0_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021A40u)

/** \brief 21244, Result register 1 */
#define ADC_TMADC3_AW0_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021A44u)

/** \brief 21248, Result register 2 */
#define ADC_TMADC3_AW0_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021A48u)

/** \brief 2124C, Result register 3 */
#define ADC_TMADC3_AW0_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021A4Cu)

/** \brief 21250, Result register 4 */
#define ADC_TMADC3_AW0_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021A50u)

/** \brief 21254, Result register 5 */
#define ADC_TMADC3_AW0_RES5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021A54u)

/** \brief 21258, Result register 6 */
#define ADC_TMADC3_AW0_RES6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021A58u)

/** \brief 2125C, Result register 7 */
#define ADC_TMADC3_AW0_RES7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021A5Cu)

/** \brief 21260, Result register 8 */
#define ADC_TMADC3_AW0_RES8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021A60u)

/** \brief 21264, Result register 9 */
#define ADC_TMADC3_AW0_RES9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021A64u)

/** \brief 21268, Result register 10 */
#define ADC_TMADC3_AW0_RES10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021A68u)

/** \brief 2126C, Result register 11 */
#define ADC_TMADC3_AW0_RES11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021A6Cu)

/** \brief 21270, Result register 12 */
#define ADC_TMADC3_AW0_RES12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021A70u)

/** \brief 21274, Result register 13 */
#define ADC_TMADC3_AW0_RES13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021A74u)

/** \brief 21278, Result register 14 */
#define ADC_TMADC3_AW0_RES14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021A78u)

/** \brief 2127C, Result register 15 */
#define ADC_TMADC3_AW0_RES15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021A7Cu)

/** \brief 21280, Time-stamp register 0 */
#define ADC_TMADC3_AW1_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021A80u)

/** \brief 21284, Result register 0 */
#define ADC_TMADC3_AW1_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021A84u)

/** \brief 21288, Time-stamp register 1 */
#define ADC_TMADC3_AW1_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021A88u)

/** \brief 2128C, Result register 1 */
#define ADC_TMADC3_AW1_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021A8Cu)

/** \brief 21290, Time-stamp register 2 */
#define ADC_TMADC3_AW1_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021A90u)

/** \brief 21294, Result register 2 */
#define ADC_TMADC3_AW1_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021A94u)

/** \brief 21298, Time-stamp register 3 */
#define ADC_TMADC3_AW1_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021A98u)

/** \brief 2129C, Result register 3 */
#define ADC_TMADC3_AW1_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021A9Cu)

/** \brief 212A0, Time-stamp register 4 */
#define ADC_TMADC3_AW1_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021AA0u)

/** \brief 212A4, Result register 4 */
#define ADC_TMADC3_AW1_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021AA4u)

/** \brief 212A8, Time-stamp register 5 */
#define ADC_TMADC3_AW1_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021AA8u)

/** \brief 212AC, Result register 5 */
#define ADC_TMADC3_AW1_RES5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021AACu)

/** \brief 212B0, Time-stamp register 6 */
#define ADC_TMADC3_AW1_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021AB0u)

/** \brief 212B4, Result register 6 */
#define ADC_TMADC3_AW1_RES6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021AB4u)

/** \brief 212B8, Time-stamp register 7 */
#define ADC_TMADC3_AW1_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021AB8u)

/** \brief 212BC, Result register 7 */
#define ADC_TMADC3_AW1_RES7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021ABCu)

/** \brief 212C0, Time-stamp register 8 */
#define ADC_TMADC3_AW1_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021AC0u)

/** \brief 212C4, Result register 8 */
#define ADC_TMADC3_AW1_RES8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021AC4u)

/** \brief 212C8, Time-stamp register 9 */
#define ADC_TMADC3_AW1_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021AC8u)

/** \brief 212CC, Result register 9 */
#define ADC_TMADC3_AW1_RES9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021ACCu)

/** \brief 212D0, Time-stamp register 10 */
#define ADC_TMADC3_AW1_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021AD0u)

/** \brief 212D4, Result register 10 */
#define ADC_TMADC3_AW1_RES10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021AD4u)

/** \brief 212D8, Time-stamp register 11 */
#define ADC_TMADC3_AW1_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021AD8u)

/** \brief 212DC, Result register 11 */
#define ADC_TMADC3_AW1_RES11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021ADCu)

/** \brief 212E0, Time-stamp register 12 */
#define ADC_TMADC3_AW1_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021AE0u)

/** \brief 212E4, Result register 12 */
#define ADC_TMADC3_AW1_RES12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021AE4u)

/** \brief 212E8, Time-stamp register 13 */
#define ADC_TMADC3_AW1_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021AE8u)

/** \brief 212EC, Result register 13 */
#define ADC_TMADC3_AW1_RES13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021AECu)

/** \brief 212F0, Time-stamp register 14 */
#define ADC_TMADC3_AW1_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021AF0u)

/** \brief 212F4, Result register 14 */
#define ADC_TMADC3_AW1_RES14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021AF4u)

/** \brief 212F8, Time-stamp register 15 */
#define ADC_TMADC3_AW1_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021AF8u)

/** \brief 212FC, Result register 15 */
#define ADC_TMADC3_AW1_RES15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021AFCu)

/** \brief 21300, Time-stamp register 0 */
#define ADC_TMADC3_AW2_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021B00u)

/** \brief 21304, Result register 0 */
#define ADC_TMADC3_AW2_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B04u)

/** \brief 21308, Result register 1 */
#define ADC_TMADC3_AW2_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B08u)

/** \brief 2130C, Result register 2 */
#define ADC_TMADC3_AW2_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B0Cu)

/** \brief 21310, Result register 3 */
#define ADC_TMADC3_AW2_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B10u)

/** \brief 21314, Result register 4 */
#define ADC_TMADC3_AW2_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B14u)

/** \brief 21318, Result register 5 */
#define ADC_TMADC3_AW2_RES5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B18u)

/** \brief 2131C, Result register 6 */
#define ADC_TMADC3_AW2_RES6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B1Cu)

/** \brief 21340, Time-stamp register 7 */
#define ADC_TMADC3_AW2_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021B40u)

/** \brief 21344, Result register 7 */
#define ADC_TMADC3_AW2_RES7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B44u)

/** \brief 21348, Result register 8 */
#define ADC_TMADC3_AW2_RES8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B48u)

/** \brief 2134C, Result register 9 */
#define ADC_TMADC3_AW2_RES9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B4Cu)

/** \brief 21350, Result register 10 */
#define ADC_TMADC3_AW2_RES10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B50u)

/** \brief 21354, Result register 11 */
#define ADC_TMADC3_AW2_RES11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B54u)

/** \brief 21358, Result register 12 */
#define ADC_TMADC3_AW2_RES12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B58u)

/** \brief 2135C, Result register 13 */
#define ADC_TMADC3_AW2_RES13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B5Cu)

/** \brief 21360, Time-stamp register 14 */
#define ADC_TMADC3_AW2_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5021B60u)

/** \brief 21364, Result register 14 */
#define ADC_TMADC3_AW2_RES14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B64u)

/** \brief 21368, Result register 15 */
#define ADC_TMADC3_AW2_RES15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B68u)

/** \brief 2136C, Result register 0 */
#define ADC_TMADC3_AW3_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B6Cu)

/** \brief 21370, Result register 1 */
#define ADC_TMADC3_AW3_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B70u)

/** \brief 21374, Result register 2 */
#define ADC_TMADC3_AW3_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B74u)

/** \brief 21378, Result register 3 */
#define ADC_TMADC3_AW3_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B78u)

/** \brief 2137C, Result register 4 */
#define ADC_TMADC3_AW3_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5021B7Cu)

/** \brief 21800, TMADC module configuration register */
#define ADC_TMADC4_MODCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MODCFG*)0xF5022000u)

/** \brief 21804, TMADC EMUX configuration register */
#define ADC_TMADC4_EMUXCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_EMUXCFG*)0xF5022004u)

/** \brief 21808, TMADC EMUX trigger configuration register */
#define ADC_TMADC4_EMUXTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_EMUXTCFG*)0xF5022008u)

/** \brief 2180C, TMADC software trigger configuration register */
#define ADC_TMADC4_SWTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SWTRCFG*)0xF502200Cu)

/** \brief 21810, TMADC connection matrix configuration register */
#define ADC_TMADC4_CMATCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CMATCFG*)0xF5022010u)

/** \brief 21818, TMADC sampling time control register, channel 0 */
#define ADC_TMADC4_CH0_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5022018u)

/** \brief 2181C, TMADC configuration register, channel 0 */
#define ADC_TMADC4_CH0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF502201Cu)

/** \brief 21820, TMADC status register, channel 0 */
#define ADC_TMADC4_CH0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5022020u)

/** \brief 21824, TMADC sampling time control register, channel 1 */
#define ADC_TMADC4_CH1_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5022024u)

/** \brief 21828, TMADC configuration register, channel 1 */
#define ADC_TMADC4_CH1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5022028u)

/** \brief 2182C, TMADC status register, channel 1 */
#define ADC_TMADC4_CH1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF502202Cu)

/** \brief 21830, TMADC sampling time control register, channel 2 */
#define ADC_TMADC4_CH2_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5022030u)

/** \brief 21834, TMADC configuration register, channel 2 */
#define ADC_TMADC4_CH2_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5022034u)

/** \brief 21838, TMADC status register, channel 2 */
#define ADC_TMADC4_CH2_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5022038u)

/** \brief 2183C, TMADC sampling time control register, channel 3 */
#define ADC_TMADC4_CH3_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF502203Cu)

/** \brief 21840, TMADC configuration register, channel 3 */
#define ADC_TMADC4_CH3_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5022040u)

/** \brief 21844, TMADC status register, channel 3 */
#define ADC_TMADC4_CH3_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5022044u)

/** \brief 21848, TMADC sampling time control register, channel 4 */
#define ADC_TMADC4_CH4_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5022048u)

/** \brief 2184C, TMADC configuration register, channel 4 */
#define ADC_TMADC4_CH4_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF502204Cu)

/** \brief 21850, TMADC status register, channel 4 */
#define ADC_TMADC4_CH4_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5022050u)

/** \brief 21854, TMADC sampling time control register, channel 5 */
#define ADC_TMADC4_CH5_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5022054u)

/** \brief 21858, TMADC configuration register, channel 5 */
#define ADC_TMADC4_CH5_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5022058u)

/** \brief 2185C, TMADC status register, channel 5 */
#define ADC_TMADC4_CH5_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF502205Cu)

/** \brief 21860, TMADC sampling time control register, channel 6 */
#define ADC_TMADC4_CH6_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5022060u)

/** \brief 21864, TMADC configuration register, channel 6 */
#define ADC_TMADC4_CH6_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5022064u)

/** \brief 21868, TMADC status register, channel 6 */
#define ADC_TMADC4_CH6_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5022068u)

/** \brief 2186C, TMADC sampling time control register, channel 7 */
#define ADC_TMADC4_CH7_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF502206Cu)

/** \brief 21870, TMADC configuration register, channel 7 */
#define ADC_TMADC4_CH7_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5022070u)

/** \brief 21874, TMADC status register, channel 7 */
#define ADC_TMADC4_CH7_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5022074u)

/** \brief 21878, TMADC sampling time control register, channel 8 */
#define ADC_TMADC4_CH8_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5022078u)

/** \brief 2187C, TMADC configuration register, channel 8 */
#define ADC_TMADC4_CH8_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF502207Cu)

/** \brief 21880, TMADC status register, channel 8 */
#define ADC_TMADC4_CH8_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5022080u)

/** \brief 21884, TMADC sampling time control register, channel 9 */
#define ADC_TMADC4_CH9_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5022084u)

/** \brief 21888, TMADC configuration register, channel 9 */
#define ADC_TMADC4_CH9_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5022088u)

/** \brief 2188C, TMADC status register, channel 9 */
#define ADC_TMADC4_CH9_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF502208Cu)

/** \brief 21890, TMADC sampling time control register, channel 10 */
#define ADC_TMADC4_CH10_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5022090u)

/** \brief 21894, TMADC configuration register, channel 10 */
#define ADC_TMADC4_CH10_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5022094u)

/** \brief 21898, TMADC status register, channel 10 */
#define ADC_TMADC4_CH10_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5022098u)

/** \brief 2189C, TMADC sampling time control register, channel 11 */
#define ADC_TMADC4_CH11_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF502209Cu)

/** \brief 218A0, TMADC configuration register, channel 11 */
#define ADC_TMADC4_CH11_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50220A0u)

/** \brief 218A4, TMADC status register, channel 11 */
#define ADC_TMADC4_CH11_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50220A4u)

/** \brief 218A8, TMADC sampling time control register, channel 12 */
#define ADC_TMADC4_CH12_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50220A8u)

/** \brief 218AC, TMADC configuration register, channel 12 */
#define ADC_TMADC4_CH12_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50220ACu)

/** \brief 218B0, TMADC status register, channel 12 */
#define ADC_TMADC4_CH12_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50220B0u)

/** \brief 218B4, TMADC sampling time control register, channel 13 */
#define ADC_TMADC4_CH13_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50220B4u)

/** \brief 218B8, TMADC configuration register, channel 13 */
#define ADC_TMADC4_CH13_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50220B8u)

/** \brief 218BC, TMADC status register, channel 13 */
#define ADC_TMADC4_CH13_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50220BCu)

/** \brief 218C0, TMADC sampling time control register, channel 14 */
#define ADC_TMADC4_CH14_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50220C0u)

/** \brief 218C4, TMADC configuration register, channel 14 */
#define ADC_TMADC4_CH14_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50220C4u)

/** \brief 218C8, TMADC status register, channel 14 */
#define ADC_TMADC4_CH14_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50220C8u)

/** \brief 218CC, TMADC sampling time control register, channel 15 */
#define ADC_TMADC4_CH15_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50220CCu)

/** \brief 218D0, TMADC configuration register, channel 15 */
#define ADC_TMADC4_CH15_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50220D0u)

/** \brief 218D4, TMADC status register, channel 15 */
#define ADC_TMADC4_CH15_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50220D4u)

/** \brief 218D8, TMADC configuration register, monitor channel 0 */
#define ADC_TMADC4_MCH0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MCH_CFG*)0xF50220D8u)

/** \brief 218DC, TMADC configuration register, monitor channel 0 */
#define ADC_TMADC4_MCH1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MCH_CFG*)0xF50220DCu)

/** \brief 218E0, TMADC boundary  select register 0 */
#define ADC_TMADC4_BND0_SEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_SEL*)0xF50220E0u)

/** \brief 218E4, TMADC boundary status regsiter */
#define ADC_TMADC4_BND0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_STAT*)0xF50220E4u)

/** \brief 218E8, TMADC boundary trigger configuration register, boundary register 0 */
#define ADC_TMADC4_BND0_TRGCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_TRGCFG*)0xF50220E8u)

/** \brief 218EC, TMADC boundary  select register 1 */
#define ADC_TMADC4_BND1_SEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_SEL*)0xF50220ECu)

/** \brief 218F0, TMADC boundary status regsiter */
#define ADC_TMADC4_BND1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_STAT*)0xF50220F0u)

/** \brief 218F4, TMADC boundary trigger configuration register, boundary register 1 */
#define ADC_TMADC4_BND1_TRGCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_TRGCFG*)0xF50220F4u)

/** \brief 218F8, TMADC boundary flag configuration register 0 */
#define ADC_TMADC4_BFL0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_CFG*)0xF50220F8u)

/** \brief 218FC, TMADC boundary flag status register 0 */
#define ADC_TMADC4_BFL0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_STAT*)0xF50220FCu)

/** \brief 21900, TMADC boundary flag configuration register 1 */
#define ADC_TMADC4_BFL1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_CFG*)0xF5022100u)

/** \brief 21904, TMADC boundary flag status register 1 */
#define ADC_TMADC4_BFL1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_STAT*)0xF5022104u)

/** \brief 2190C, TMADC configuration register, result register 0 */
#define ADC_TMADC4_RSLT0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502210Cu)

/** \brief 21914, TMADC configuration register, result register 1 */
#define ADC_TMADC4_RSLT1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5022114u)

/** \brief 2191C, TMADC configuration register, result register 2 */
#define ADC_TMADC4_RSLT2_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502211Cu)

/** \brief 21924, TMADC configuration register, result register 3 */
#define ADC_TMADC4_RSLT3_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5022124u)

/** \brief 2192C, TMADC configuration register, result register 4 */
#define ADC_TMADC4_RSLT4_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502212Cu)

/** \brief 21934, TMADC configuration register, result register 5 */
#define ADC_TMADC4_RSLT5_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5022134u)

/** \brief 2193C, TMADC configuration register, result register 6 */
#define ADC_TMADC4_RSLT6_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502213Cu)

/** \brief 21944, TMADC configuration register, result register 7 */
#define ADC_TMADC4_RSLT7_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5022144u)

/** \brief 2194C, TMADC configuration register, result register 8 */
#define ADC_TMADC4_RSLT8_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502214Cu)

/** \brief 21954, TMADC configuration register, result register 9 */
#define ADC_TMADC4_RSLT9_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5022154u)

/** \brief 2195C, TMADC configuration register, result register 10 */
#define ADC_TMADC4_RSLT10_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502215Cu)

/** \brief 21964, TMADC configuration register, result register 11 */
#define ADC_TMADC4_RSLT11_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5022164u)

/** \brief 2196C, TMADC configuration register, result register 12 */
#define ADC_TMADC4_RSLT12_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502216Cu)

/** \brief 21974, TMADC configuration register, result register 13 */
#define ADC_TMADC4_RSLT13_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5022174u)

/** \brief 2197C, TMADC configuration register, result register 14 */
#define ADC_TMADC4_RSLT14_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502217Cu)

/** \brief 21984, TMADC configuration register, result register 15 */
#define ADC_TMADC4_RSLT15_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5022184u)

/** \brief 21988, TMADC configuration register, monitor channel 0  result register   */
#define ADC_TMADC4_MRSLT0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRSLT_CFG*)0xF5022188u)

/** \brief 2198C, TMADC configuration register, monitor channel 1  result register   */
#define ADC_TMADC4_MRSLT1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRSLT_CFG*)0xF502218Cu)

/** \brief 21990, TMADC error event flag register */
#define ADC_TMADC4_ERRF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_ERRF*)0xF5022190u)

/** \brief 21994, TMADC result rvent flag register */
#define ADC_TMADC4_RESF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RESF*)0xF5022194u)

/** \brief 21998, TMADC boundary event flag register */
#define ADC_TMADC4_BNDF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BNDF*)0xF5022198u)

/** \brief 219A0, TMADC result event flag set register */
#define ADC_TMADC4_RESFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RESFSET*)0xF50221A0u)

/** \brief 219A4, TMADC error event flag clear register */
#define ADC_TMADC4_ERRFCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_ERRFCLR*)0xF50221A4u)

/** \brief 219A8, TMADC result event flag clear register */
#define ADC_TMADC4_RESFCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RESFCLR*)0xF50221A8u)

/** \brief 219AC, TMADC boundary event flag clear register */
#define ADC_TMADC4_BNDFCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BNDFCLR*)0xF50221ACu)

/** \brief 219B0, TMADC service request configuration register 0 */
#define ADC_TMADC4_SR0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50221B0u)

/** \brief 219B4, TMADC service request configuration register 1 */
#define ADC_TMADC4_SR1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50221B4u)

/** \brief 219B8, TMADC service request configuration register 2 */
#define ADC_TMADC4_SR2_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50221B8u)

/** \brief 219BC, TMADC service request configuration register 3 */
#define ADC_TMADC4_SR3_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50221BCu)

/** \brief 219C0, TMADC service request configuration register 4 */
#define ADC_TMADC4_SR4_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50221C0u)

/** \brief 219C4, TMADC service request configuration register 5 */
#define ADC_TMADC4_SR5_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50221C4u)

/** \brief 219C8, TMADC service request configuration register 6 */
#define ADC_TMADC4_SR6_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50221C8u)

/** \brief 219CC, TMADC monitor channel 0  result register   */
#define ADC_TMADC4_MRES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRES*)0xF50221CCu)

/** \brief 219D0, TMADC monitor channel 1  result register   */
#define ADC_TMADC4_MRES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRES*)0xF50221D0u)

/** \brief 219D4, TMADC module status register */
#define ADC_TMADC4_MODSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MODSTAT*)0xF50221D4u)

/** \brief 219D8, TMADC broken wire detection control register */
#define ADC_TMADC4_BWDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BWDCFG*)0xF50221D8u)

/** \brief 219DC, TMADC converter self-diagnostics register core-0 */
#define ADC_TMADC4_CSD0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CSD*)0xF50221DCu)

/** \brief 219E0, TMADC converter self-diagnostics register core-1 */
#define ADC_TMADC4_CSD1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CSD*)0xF50221E0u)

/** \brief 21A00, Time-stamp register 0 */
#define ADC_TMADC4_AW0_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022200u)

/** \brief 21A04, Time-stamp register 1 */
#define ADC_TMADC4_AW0_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022204u)

/** \brief 21A08, Time-stamp register 2 */
#define ADC_TMADC4_AW0_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022208u)

/** \brief 21A0C, Time-stamp register 3 */
#define ADC_TMADC4_AW0_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF502220Cu)

/** \brief 21A10, Time-stamp register 4 */
#define ADC_TMADC4_AW0_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022210u)

/** \brief 21A14, Time-stamp register 5 */
#define ADC_TMADC4_AW0_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022214u)

/** \brief 21A18, Time-stamp register 6 */
#define ADC_TMADC4_AW0_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022218u)

/** \brief 21A1C, Time-stamp register 7 */
#define ADC_TMADC4_AW0_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF502221Cu)

/** \brief 21A20, Time-stamp register 8 */
#define ADC_TMADC4_AW0_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022220u)

/** \brief 21A24, Time-stamp register 9 */
#define ADC_TMADC4_AW0_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022224u)

/** \brief 21A28, Time-stamp register 10 */
#define ADC_TMADC4_AW0_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022228u)

/** \brief 21A2C, Time-stamp register 11 */
#define ADC_TMADC4_AW0_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF502222Cu)

/** \brief 21A30, Time-stamp register 12 */
#define ADC_TMADC4_AW0_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022230u)

/** \brief 21A34, Time-stamp register 13 */
#define ADC_TMADC4_AW0_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022234u)

/** \brief 21A38, Time-stamp register 14 */
#define ADC_TMADC4_AW0_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022238u)

/** \brief 21A3C, Time-stamp register 15 */
#define ADC_TMADC4_AW0_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF502223Cu)

/** \brief 21A40, Result register 0 */
#define ADC_TMADC4_AW0_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022240u)

/** \brief 21A44, Result register 1 */
#define ADC_TMADC4_AW0_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022244u)

/** \brief 21A48, Result register 2 */
#define ADC_TMADC4_AW0_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022248u)

/** \brief 21A4C, Result register 3 */
#define ADC_TMADC4_AW0_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502224Cu)

/** \brief 21A50, Result register 4 */
#define ADC_TMADC4_AW0_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022250u)

/** \brief 21A54, Result register 5 */
#define ADC_TMADC4_AW0_RES5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022254u)

/** \brief 21A58, Result register 6 */
#define ADC_TMADC4_AW0_RES6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022258u)

/** \brief 21A5C, Result register 7 */
#define ADC_TMADC4_AW0_RES7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502225Cu)

/** \brief 21A60, Result register 8 */
#define ADC_TMADC4_AW0_RES8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022260u)

/** \brief 21A64, Result register 9 */
#define ADC_TMADC4_AW0_RES9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022264u)

/** \brief 21A68, Result register 10 */
#define ADC_TMADC4_AW0_RES10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022268u)

/** \brief 21A6C, Result register 11 */
#define ADC_TMADC4_AW0_RES11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502226Cu)

/** \brief 21A70, Result register 12 */
#define ADC_TMADC4_AW0_RES12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022270u)

/** \brief 21A74, Result register 13 */
#define ADC_TMADC4_AW0_RES13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022274u)

/** \brief 21A78, Result register 14 */
#define ADC_TMADC4_AW0_RES14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022278u)

/** \brief 21A7C, Result register 15 */
#define ADC_TMADC4_AW0_RES15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502227Cu)

/** \brief 21A80, Time-stamp register 0 */
#define ADC_TMADC4_AW1_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022280u)

/** \brief 21A84, Result register 0 */
#define ADC_TMADC4_AW1_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022284u)

/** \brief 21A88, Time-stamp register 1 */
#define ADC_TMADC4_AW1_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022288u)

/** \brief 21A8C, Result register 1 */
#define ADC_TMADC4_AW1_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502228Cu)

/** \brief 21A90, Time-stamp register 2 */
#define ADC_TMADC4_AW1_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022290u)

/** \brief 21A94, Result register 2 */
#define ADC_TMADC4_AW1_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022294u)

/** \brief 21A98, Time-stamp register 3 */
#define ADC_TMADC4_AW1_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022298u)

/** \brief 21A9C, Result register 3 */
#define ADC_TMADC4_AW1_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502229Cu)

/** \brief 21AA0, Time-stamp register 4 */
#define ADC_TMADC4_AW1_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50222A0u)

/** \brief 21AA4, Result register 4 */
#define ADC_TMADC4_AW1_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50222A4u)

/** \brief 21AA8, Time-stamp register 5 */
#define ADC_TMADC4_AW1_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50222A8u)

/** \brief 21AAC, Result register 5 */
#define ADC_TMADC4_AW1_RES5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50222ACu)

/** \brief 21AB0, Time-stamp register 6 */
#define ADC_TMADC4_AW1_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50222B0u)

/** \brief 21AB4, Result register 6 */
#define ADC_TMADC4_AW1_RES6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50222B4u)

/** \brief 21AB8, Time-stamp register 7 */
#define ADC_TMADC4_AW1_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50222B8u)

/** \brief 21ABC, Result register 7 */
#define ADC_TMADC4_AW1_RES7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50222BCu)

/** \brief 21AC0, Time-stamp register 8 */
#define ADC_TMADC4_AW1_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50222C0u)

/** \brief 21AC4, Result register 8 */
#define ADC_TMADC4_AW1_RES8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50222C4u)

/** \brief 21AC8, Time-stamp register 9 */
#define ADC_TMADC4_AW1_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50222C8u)

/** \brief 21ACC, Result register 9 */
#define ADC_TMADC4_AW1_RES9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50222CCu)

/** \brief 21AD0, Time-stamp register 10 */
#define ADC_TMADC4_AW1_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50222D0u)

/** \brief 21AD4, Result register 10 */
#define ADC_TMADC4_AW1_RES10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50222D4u)

/** \brief 21AD8, Time-stamp register 11 */
#define ADC_TMADC4_AW1_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50222D8u)

/** \brief 21ADC, Result register 11 */
#define ADC_TMADC4_AW1_RES11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50222DCu)

/** \brief 21AE0, Time-stamp register 12 */
#define ADC_TMADC4_AW1_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50222E0u)

/** \brief 21AE4, Result register 12 */
#define ADC_TMADC4_AW1_RES12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50222E4u)

/** \brief 21AE8, Time-stamp register 13 */
#define ADC_TMADC4_AW1_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50222E8u)

/** \brief 21AEC, Result register 13 */
#define ADC_TMADC4_AW1_RES13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50222ECu)

/** \brief 21AF0, Time-stamp register 14 */
#define ADC_TMADC4_AW1_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50222F0u)

/** \brief 21AF4, Result register 14 */
#define ADC_TMADC4_AW1_RES14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50222F4u)

/** \brief 21AF8, Time-stamp register 15 */
#define ADC_TMADC4_AW1_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50222F8u)

/** \brief 21AFC, Result register 15 */
#define ADC_TMADC4_AW1_RES15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50222FCu)

/** \brief 21B00, Time-stamp register 0 */
#define ADC_TMADC4_AW2_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022300u)

/** \brief 21B04, Result register 0 */
#define ADC_TMADC4_AW2_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022304u)

/** \brief 21B08, Result register 1 */
#define ADC_TMADC4_AW2_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022308u)

/** \brief 21B0C, Result register 2 */
#define ADC_TMADC4_AW2_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502230Cu)

/** \brief 21B10, Result register 3 */
#define ADC_TMADC4_AW2_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022310u)

/** \brief 21B14, Result register 4 */
#define ADC_TMADC4_AW2_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022314u)

/** \brief 21B18, Result register 5 */
#define ADC_TMADC4_AW2_RES5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022318u)

/** \brief 21B1C, Result register 6 */
#define ADC_TMADC4_AW2_RES6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502231Cu)

/** \brief 21B40, Time-stamp register 7 */
#define ADC_TMADC4_AW2_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022340u)

/** \brief 21B44, Result register 7 */
#define ADC_TMADC4_AW2_RES7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022344u)

/** \brief 21B48, Result register 8 */
#define ADC_TMADC4_AW2_RES8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022348u)

/** \brief 21B4C, Result register 9 */
#define ADC_TMADC4_AW2_RES9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502234Cu)

/** \brief 21B50, Result register 10 */
#define ADC_TMADC4_AW2_RES10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022350u)

/** \brief 21B54, Result register 11 */
#define ADC_TMADC4_AW2_RES11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022354u)

/** \brief 21B58, Result register 12 */
#define ADC_TMADC4_AW2_RES12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022358u)

/** \brief 21B5C, Result register 13 */
#define ADC_TMADC4_AW2_RES13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502235Cu)

/** \brief 21B60, Time-stamp register 14 */
#define ADC_TMADC4_AW2_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022360u)

/** \brief 21B64, Result register 14 */
#define ADC_TMADC4_AW2_RES14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022364u)

/** \brief 21B68, Result register 15 */
#define ADC_TMADC4_AW2_RES15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022368u)

/** \brief 21B6C, Result register 0 */
#define ADC_TMADC4_AW3_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502236Cu)

/** \brief 21B70, Result register 1 */
#define ADC_TMADC4_AW3_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022370u)

/** \brief 21B74, Result register 2 */
#define ADC_TMADC4_AW3_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022374u)

/** \brief 21B78, Result register 3 */
#define ADC_TMADC4_AW3_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022378u)

/** \brief 21B7C, Result register 4 */
#define ADC_TMADC4_AW3_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502237Cu)

/** \brief 22000, TMADC module configuration register */
#define ADC_TMADC5_MODCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MODCFG*)0xF5022800u)

/** \brief 22004, TMADC EMUX configuration register */
#define ADC_TMADC5_EMUXCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_EMUXCFG*)0xF5022804u)

/** \brief 22008, TMADC EMUX trigger configuration register */
#define ADC_TMADC5_EMUXTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_EMUXTCFG*)0xF5022808u)

/** \brief 2200C, TMADC software trigger configuration register */
#define ADC_TMADC5_SWTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SWTRCFG*)0xF502280Cu)

/** \brief 22010, TMADC connection matrix configuration register */
#define ADC_TMADC5_CMATCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CMATCFG*)0xF5022810u)

/** \brief 22018, TMADC sampling time control register, channel 0 */
#define ADC_TMADC5_CH0_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5022818u)

/** \brief 2201C, TMADC configuration register, channel 0 */
#define ADC_TMADC5_CH0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF502281Cu)

/** \brief 22020, TMADC status register, channel 0 */
#define ADC_TMADC5_CH0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5022820u)

/** \brief 22024, TMADC sampling time control register, channel 1 */
#define ADC_TMADC5_CH1_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5022824u)

/** \brief 22028, TMADC configuration register, channel 1 */
#define ADC_TMADC5_CH1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5022828u)

/** \brief 2202C, TMADC status register, channel 1 */
#define ADC_TMADC5_CH1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF502282Cu)

/** \brief 22030, TMADC sampling time control register, channel 2 */
#define ADC_TMADC5_CH2_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5022830u)

/** \brief 22034, TMADC configuration register, channel 2 */
#define ADC_TMADC5_CH2_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5022834u)

/** \brief 22038, TMADC status register, channel 2 */
#define ADC_TMADC5_CH2_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5022838u)

/** \brief 2203C, TMADC sampling time control register, channel 3 */
#define ADC_TMADC5_CH3_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF502283Cu)

/** \brief 22040, TMADC configuration register, channel 3 */
#define ADC_TMADC5_CH3_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5022840u)

/** \brief 22044, TMADC status register, channel 3 */
#define ADC_TMADC5_CH3_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5022844u)

/** \brief 22048, TMADC sampling time control register, channel 4 */
#define ADC_TMADC5_CH4_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5022848u)

/** \brief 2204C, TMADC configuration register, channel 4 */
#define ADC_TMADC5_CH4_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF502284Cu)

/** \brief 22050, TMADC status register, channel 4 */
#define ADC_TMADC5_CH4_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5022850u)

/** \brief 22054, TMADC sampling time control register, channel 5 */
#define ADC_TMADC5_CH5_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5022854u)

/** \brief 22058, TMADC configuration register, channel 5 */
#define ADC_TMADC5_CH5_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5022858u)

/** \brief 2205C, TMADC status register, channel 5 */
#define ADC_TMADC5_CH5_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF502285Cu)

/** \brief 22060, TMADC sampling time control register, channel 6 */
#define ADC_TMADC5_CH6_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5022860u)

/** \brief 22064, TMADC configuration register, channel 6 */
#define ADC_TMADC5_CH6_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5022864u)

/** \brief 22068, TMADC status register, channel 6 */
#define ADC_TMADC5_CH6_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5022868u)

/** \brief 2206C, TMADC sampling time control register, channel 7 */
#define ADC_TMADC5_CH7_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF502286Cu)

/** \brief 22070, TMADC configuration register, channel 7 */
#define ADC_TMADC5_CH7_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5022870u)

/** \brief 22074, TMADC status register, channel 7 */
#define ADC_TMADC5_CH7_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5022874u)

/** \brief 22078, TMADC sampling time control register, channel 8 */
#define ADC_TMADC5_CH8_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5022878u)

/** \brief 2207C, TMADC configuration register, channel 8 */
#define ADC_TMADC5_CH8_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF502287Cu)

/** \brief 22080, TMADC status register, channel 8 */
#define ADC_TMADC5_CH8_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5022880u)

/** \brief 22084, TMADC sampling time control register, channel 9 */
#define ADC_TMADC5_CH9_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5022884u)

/** \brief 22088, TMADC configuration register, channel 9 */
#define ADC_TMADC5_CH9_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5022888u)

/** \brief 2208C, TMADC status register, channel 9 */
#define ADC_TMADC5_CH9_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF502288Cu)

/** \brief 22090, TMADC sampling time control register, channel 10 */
#define ADC_TMADC5_CH10_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5022890u)

/** \brief 22094, TMADC configuration register, channel 10 */
#define ADC_TMADC5_CH10_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5022894u)

/** \brief 22098, TMADC status register, channel 10 */
#define ADC_TMADC5_CH10_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5022898u)

/** \brief 2209C, TMADC sampling time control register, channel 11 */
#define ADC_TMADC5_CH11_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF502289Cu)

/** \brief 220A0, TMADC configuration register, channel 11 */
#define ADC_TMADC5_CH11_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50228A0u)

/** \brief 220A4, TMADC status register, channel 11 */
#define ADC_TMADC5_CH11_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50228A4u)

/** \brief 220A8, TMADC sampling time control register, channel 12 */
#define ADC_TMADC5_CH12_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50228A8u)

/** \brief 220AC, TMADC configuration register, channel 12 */
#define ADC_TMADC5_CH12_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50228ACu)

/** \brief 220B0, TMADC status register, channel 12 */
#define ADC_TMADC5_CH12_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50228B0u)

/** \brief 220B4, TMADC sampling time control register, channel 13 */
#define ADC_TMADC5_CH13_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50228B4u)

/** \brief 220B8, TMADC configuration register, channel 13 */
#define ADC_TMADC5_CH13_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50228B8u)

/** \brief 220BC, TMADC status register, channel 13 */
#define ADC_TMADC5_CH13_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50228BCu)

/** \brief 220C0, TMADC sampling time control register, channel 14 */
#define ADC_TMADC5_CH14_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50228C0u)

/** \brief 220C4, TMADC configuration register, channel 14 */
#define ADC_TMADC5_CH14_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50228C4u)

/** \brief 220C8, TMADC status register, channel 14 */
#define ADC_TMADC5_CH14_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50228C8u)

/** \brief 220CC, TMADC sampling time control register, channel 15 */
#define ADC_TMADC5_CH15_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50228CCu)

/** \brief 220D0, TMADC configuration register, channel 15 */
#define ADC_TMADC5_CH15_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50228D0u)

/** \brief 220D4, TMADC status register, channel 15 */
#define ADC_TMADC5_CH15_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50228D4u)

/** \brief 220D8, TMADC configuration register, monitor channel 0 */
#define ADC_TMADC5_MCH0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MCH_CFG*)0xF50228D8u)

/** \brief 220DC, TMADC configuration register, monitor channel 0 */
#define ADC_TMADC5_MCH1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MCH_CFG*)0xF50228DCu)

/** \brief 220E0, TMADC boundary  select register 0 */
#define ADC_TMADC5_BND0_SEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_SEL*)0xF50228E0u)

/** \brief 220E4, TMADC boundary status regsiter */
#define ADC_TMADC5_BND0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_STAT*)0xF50228E4u)

/** \brief 220E8, TMADC boundary trigger configuration register, boundary register 0 */
#define ADC_TMADC5_BND0_TRGCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_TRGCFG*)0xF50228E8u)

/** \brief 220EC, TMADC boundary  select register 1 */
#define ADC_TMADC5_BND1_SEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_SEL*)0xF50228ECu)

/** \brief 220F0, TMADC boundary status regsiter */
#define ADC_TMADC5_BND1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_STAT*)0xF50228F0u)

/** \brief 220F4, TMADC boundary trigger configuration register, boundary register 1 */
#define ADC_TMADC5_BND1_TRGCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_TRGCFG*)0xF50228F4u)

/** \brief 220F8, TMADC boundary flag configuration register 0 */
#define ADC_TMADC5_BFL0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_CFG*)0xF50228F8u)

/** \brief 220FC, TMADC boundary flag status register 0 */
#define ADC_TMADC5_BFL0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_STAT*)0xF50228FCu)

/** \brief 22100, TMADC boundary flag configuration register 1 */
#define ADC_TMADC5_BFL1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_CFG*)0xF5022900u)

/** \brief 22104, TMADC boundary flag status register 1 */
#define ADC_TMADC5_BFL1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_STAT*)0xF5022904u)

/** \brief 2210C, TMADC configuration register, result register 0 */
#define ADC_TMADC5_RSLT0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502290Cu)

/** \brief 22114, TMADC configuration register, result register 1 */
#define ADC_TMADC5_RSLT1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5022914u)

/** \brief 2211C, TMADC configuration register, result register 2 */
#define ADC_TMADC5_RSLT2_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502291Cu)

/** \brief 22124, TMADC configuration register, result register 3 */
#define ADC_TMADC5_RSLT3_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5022924u)

/** \brief 2212C, TMADC configuration register, result register 4 */
#define ADC_TMADC5_RSLT4_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502292Cu)

/** \brief 22134, TMADC configuration register, result register 5 */
#define ADC_TMADC5_RSLT5_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5022934u)

/** \brief 2213C, TMADC configuration register, result register 6 */
#define ADC_TMADC5_RSLT6_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502293Cu)

/** \brief 22144, TMADC configuration register, result register 7 */
#define ADC_TMADC5_RSLT7_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5022944u)

/** \brief 2214C, TMADC configuration register, result register 8 */
#define ADC_TMADC5_RSLT8_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502294Cu)

/** \brief 22154, TMADC configuration register, result register 9 */
#define ADC_TMADC5_RSLT9_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5022954u)

/** \brief 2215C, TMADC configuration register, result register 10 */
#define ADC_TMADC5_RSLT10_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502295Cu)

/** \brief 22164, TMADC configuration register, result register 11 */
#define ADC_TMADC5_RSLT11_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5022964u)

/** \brief 2216C, TMADC configuration register, result register 12 */
#define ADC_TMADC5_RSLT12_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502296Cu)

/** \brief 22174, TMADC configuration register, result register 13 */
#define ADC_TMADC5_RSLT13_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5022974u)

/** \brief 2217C, TMADC configuration register, result register 14 */
#define ADC_TMADC5_RSLT14_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502297Cu)

/** \brief 22184, TMADC configuration register, result register 15 */
#define ADC_TMADC5_RSLT15_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5022984u)

/** \brief 22188, TMADC configuration register, monitor channel 0  result register   */
#define ADC_TMADC5_MRSLT0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRSLT_CFG*)0xF5022988u)

/** \brief 2218C, TMADC configuration register, monitor channel 1  result register   */
#define ADC_TMADC5_MRSLT1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRSLT_CFG*)0xF502298Cu)

/** \brief 22190, TMADC error event flag register */
#define ADC_TMADC5_ERRF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_ERRF*)0xF5022990u)

/** \brief 22194, TMADC result rvent flag register */
#define ADC_TMADC5_RESF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RESF*)0xF5022994u)

/** \brief 22198, TMADC boundary event flag register */
#define ADC_TMADC5_BNDF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BNDF*)0xF5022998u)

/** \brief 221A0, TMADC result event flag set register */
#define ADC_TMADC5_RESFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RESFSET*)0xF50229A0u)

/** \brief 221A4, TMADC error event flag clear register */
#define ADC_TMADC5_ERRFCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_ERRFCLR*)0xF50229A4u)

/** \brief 221A8, TMADC result event flag clear register */
#define ADC_TMADC5_RESFCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RESFCLR*)0xF50229A8u)

/** \brief 221AC, TMADC boundary event flag clear register */
#define ADC_TMADC5_BNDFCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BNDFCLR*)0xF50229ACu)

/** \brief 221B0, TMADC service request configuration register 0 */
#define ADC_TMADC5_SR0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50229B0u)

/** \brief 221B4, TMADC service request configuration register 1 */
#define ADC_TMADC5_SR1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50229B4u)

/** \brief 221B8, TMADC service request configuration register 2 */
#define ADC_TMADC5_SR2_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50229B8u)

/** \brief 221BC, TMADC service request configuration register 3 */
#define ADC_TMADC5_SR3_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50229BCu)

/** \brief 221C0, TMADC service request configuration register 4 */
#define ADC_TMADC5_SR4_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50229C0u)

/** \brief 221C4, TMADC service request configuration register 5 */
#define ADC_TMADC5_SR5_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50229C4u)

/** \brief 221C8, TMADC service request configuration register 6 */
#define ADC_TMADC5_SR6_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50229C8u)

/** \brief 221CC, TMADC monitor channel 0  result register   */
#define ADC_TMADC5_MRES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRES*)0xF50229CCu)

/** \brief 221D0, TMADC monitor channel 1  result register   */
#define ADC_TMADC5_MRES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRES*)0xF50229D0u)

/** \brief 221D4, TMADC module status register */
#define ADC_TMADC5_MODSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MODSTAT*)0xF50229D4u)

/** \brief 221D8, TMADC broken wire detection control register */
#define ADC_TMADC5_BWDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BWDCFG*)0xF50229D8u)

/** \brief 221DC, TMADC converter self-diagnostics register core-0 */
#define ADC_TMADC5_CSD0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CSD*)0xF50229DCu)

/** \brief 221E0, TMADC converter self-diagnostics register core-1 */
#define ADC_TMADC5_CSD1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CSD*)0xF50229E0u)

/** \brief 22200, Time-stamp register 0 */
#define ADC_TMADC5_AW0_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022A00u)

/** \brief 22204, Time-stamp register 1 */
#define ADC_TMADC5_AW0_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022A04u)

/** \brief 22208, Time-stamp register 2 */
#define ADC_TMADC5_AW0_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022A08u)

/** \brief 2220C, Time-stamp register 3 */
#define ADC_TMADC5_AW0_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022A0Cu)

/** \brief 22210, Time-stamp register 4 */
#define ADC_TMADC5_AW0_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022A10u)

/** \brief 22214, Time-stamp register 5 */
#define ADC_TMADC5_AW0_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022A14u)

/** \brief 22218, Time-stamp register 6 */
#define ADC_TMADC5_AW0_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022A18u)

/** \brief 2221C, Time-stamp register 7 */
#define ADC_TMADC5_AW0_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022A1Cu)

/** \brief 22220, Time-stamp register 8 */
#define ADC_TMADC5_AW0_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022A20u)

/** \brief 22224, Time-stamp register 9 */
#define ADC_TMADC5_AW0_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022A24u)

/** \brief 22228, Time-stamp register 10 */
#define ADC_TMADC5_AW0_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022A28u)

/** \brief 2222C, Time-stamp register 11 */
#define ADC_TMADC5_AW0_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022A2Cu)

/** \brief 22230, Time-stamp register 12 */
#define ADC_TMADC5_AW0_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022A30u)

/** \brief 22234, Time-stamp register 13 */
#define ADC_TMADC5_AW0_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022A34u)

/** \brief 22238, Time-stamp register 14 */
#define ADC_TMADC5_AW0_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022A38u)

/** \brief 2223C, Time-stamp register 15 */
#define ADC_TMADC5_AW0_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022A3Cu)

/** \brief 22240, Result register 0 */
#define ADC_TMADC5_AW0_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022A40u)

/** \brief 22244, Result register 1 */
#define ADC_TMADC5_AW0_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022A44u)

/** \brief 22248, Result register 2 */
#define ADC_TMADC5_AW0_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022A48u)

/** \brief 2224C, Result register 3 */
#define ADC_TMADC5_AW0_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022A4Cu)

/** \brief 22250, Result register 4 */
#define ADC_TMADC5_AW0_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022A50u)

/** \brief 22254, Result register 5 */
#define ADC_TMADC5_AW0_RES5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022A54u)

/** \brief 22258, Result register 6 */
#define ADC_TMADC5_AW0_RES6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022A58u)

/** \brief 2225C, Result register 7 */
#define ADC_TMADC5_AW0_RES7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022A5Cu)

/** \brief 22260, Result register 8 */
#define ADC_TMADC5_AW0_RES8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022A60u)

/** \brief 22264, Result register 9 */
#define ADC_TMADC5_AW0_RES9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022A64u)

/** \brief 22268, Result register 10 */
#define ADC_TMADC5_AW0_RES10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022A68u)

/** \brief 2226C, Result register 11 */
#define ADC_TMADC5_AW0_RES11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022A6Cu)

/** \brief 22270, Result register 12 */
#define ADC_TMADC5_AW0_RES12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022A70u)

/** \brief 22274, Result register 13 */
#define ADC_TMADC5_AW0_RES13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022A74u)

/** \brief 22278, Result register 14 */
#define ADC_TMADC5_AW0_RES14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022A78u)

/** \brief 2227C, Result register 15 */
#define ADC_TMADC5_AW0_RES15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022A7Cu)

/** \brief 22280, Time-stamp register 0 */
#define ADC_TMADC5_AW1_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022A80u)

/** \brief 22284, Result register 0 */
#define ADC_TMADC5_AW1_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022A84u)

/** \brief 22288, Time-stamp register 1 */
#define ADC_TMADC5_AW1_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022A88u)

/** \brief 2228C, Result register 1 */
#define ADC_TMADC5_AW1_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022A8Cu)

/** \brief 22290, Time-stamp register 2 */
#define ADC_TMADC5_AW1_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022A90u)

/** \brief 22294, Result register 2 */
#define ADC_TMADC5_AW1_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022A94u)

/** \brief 22298, Time-stamp register 3 */
#define ADC_TMADC5_AW1_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022A98u)

/** \brief 2229C, Result register 3 */
#define ADC_TMADC5_AW1_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022A9Cu)

/** \brief 222A0, Time-stamp register 4 */
#define ADC_TMADC5_AW1_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022AA0u)

/** \brief 222A4, Result register 4 */
#define ADC_TMADC5_AW1_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022AA4u)

/** \brief 222A8, Time-stamp register 5 */
#define ADC_TMADC5_AW1_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022AA8u)

/** \brief 222AC, Result register 5 */
#define ADC_TMADC5_AW1_RES5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022AACu)

/** \brief 222B0, Time-stamp register 6 */
#define ADC_TMADC5_AW1_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022AB0u)

/** \brief 222B4, Result register 6 */
#define ADC_TMADC5_AW1_RES6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022AB4u)

/** \brief 222B8, Time-stamp register 7 */
#define ADC_TMADC5_AW1_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022AB8u)

/** \brief 222BC, Result register 7 */
#define ADC_TMADC5_AW1_RES7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022ABCu)

/** \brief 222C0, Time-stamp register 8 */
#define ADC_TMADC5_AW1_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022AC0u)

/** \brief 222C4, Result register 8 */
#define ADC_TMADC5_AW1_RES8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022AC4u)

/** \brief 222C8, Time-stamp register 9 */
#define ADC_TMADC5_AW1_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022AC8u)

/** \brief 222CC, Result register 9 */
#define ADC_TMADC5_AW1_RES9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022ACCu)

/** \brief 222D0, Time-stamp register 10 */
#define ADC_TMADC5_AW1_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022AD0u)

/** \brief 222D4, Result register 10 */
#define ADC_TMADC5_AW1_RES10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022AD4u)

/** \brief 222D8, Time-stamp register 11 */
#define ADC_TMADC5_AW1_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022AD8u)

/** \brief 222DC, Result register 11 */
#define ADC_TMADC5_AW1_RES11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022ADCu)

/** \brief 222E0, Time-stamp register 12 */
#define ADC_TMADC5_AW1_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022AE0u)

/** \brief 222E4, Result register 12 */
#define ADC_TMADC5_AW1_RES12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022AE4u)

/** \brief 222E8, Time-stamp register 13 */
#define ADC_TMADC5_AW1_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022AE8u)

/** \brief 222EC, Result register 13 */
#define ADC_TMADC5_AW1_RES13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022AECu)

/** \brief 222F0, Time-stamp register 14 */
#define ADC_TMADC5_AW1_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022AF0u)

/** \brief 222F4, Result register 14 */
#define ADC_TMADC5_AW1_RES14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022AF4u)

/** \brief 222F8, Time-stamp register 15 */
#define ADC_TMADC5_AW1_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022AF8u)

/** \brief 222FC, Result register 15 */
#define ADC_TMADC5_AW1_RES15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022AFCu)

/** \brief 22300, Time-stamp register 0 */
#define ADC_TMADC5_AW2_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022B00u)

/** \brief 22304, Result register 0 */
#define ADC_TMADC5_AW2_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022B04u)

/** \brief 22308, Result register 1 */
#define ADC_TMADC5_AW2_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022B08u)

/** \brief 2230C, Result register 2 */
#define ADC_TMADC5_AW2_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022B0Cu)

/** \brief 22310, Result register 3 */
#define ADC_TMADC5_AW2_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022B10u)

/** \brief 22314, Result register 4 */
#define ADC_TMADC5_AW2_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022B14u)

/** \brief 22318, Result register 5 */
#define ADC_TMADC5_AW2_RES5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022B18u)

/** \brief 2231C, Result register 6 */
#define ADC_TMADC5_AW2_RES6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022B1Cu)

/** \brief 22340, Time-stamp register 7 */
#define ADC_TMADC5_AW2_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022B40u)

/** \brief 22344, Result register 7 */
#define ADC_TMADC5_AW2_RES7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022B44u)

/** \brief 22348, Result register 8 */
#define ADC_TMADC5_AW2_RES8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022B48u)

/** \brief 2234C, Result register 9 */
#define ADC_TMADC5_AW2_RES9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022B4Cu)

/** \brief 22350, Result register 10 */
#define ADC_TMADC5_AW2_RES10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022B50u)

/** \brief 22354, Result register 11 */
#define ADC_TMADC5_AW2_RES11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022B54u)

/** \brief 22358, Result register 12 */
#define ADC_TMADC5_AW2_RES12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022B58u)

/** \brief 2235C, Result register 13 */
#define ADC_TMADC5_AW2_RES13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022B5Cu)

/** \brief 22360, Time-stamp register 14 */
#define ADC_TMADC5_AW2_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5022B60u)

/** \brief 22364, Result register 14 */
#define ADC_TMADC5_AW2_RES14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022B64u)

/** \brief 22368, Result register 15 */
#define ADC_TMADC5_AW2_RES15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022B68u)

/** \brief 2236C, Result register 0 */
#define ADC_TMADC5_AW3_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022B6Cu)

/** \brief 22370, Result register 1 */
#define ADC_TMADC5_AW3_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022B70u)

/** \brief 22374, Result register 2 */
#define ADC_TMADC5_AW3_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022B74u)

/** \brief 22378, Result register 3 */
#define ADC_TMADC5_AW3_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022B78u)

/** \brief 2237C, Result register 4 */
#define ADC_TMADC5_AW3_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5022B7Cu)

/** \brief 22800, TMADC module configuration register */
#define ADC_TMADC6_MODCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MODCFG*)0xF5023000u)

/** \brief 22804, TMADC EMUX configuration register */
#define ADC_TMADC6_EMUXCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_EMUXCFG*)0xF5023004u)

/** \brief 22808, TMADC EMUX trigger configuration register */
#define ADC_TMADC6_EMUXTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_EMUXTCFG*)0xF5023008u)

/** \brief 2280C, TMADC software trigger configuration register */
#define ADC_TMADC6_SWTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SWTRCFG*)0xF502300Cu)

/** \brief 22810, TMADC connection matrix configuration register */
#define ADC_TMADC6_CMATCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CMATCFG*)0xF5023010u)

/** \brief 22818, TMADC sampling time control register, channel 0 */
#define ADC_TMADC6_CH0_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5023018u)

/** \brief 2281C, TMADC configuration register, channel 0 */
#define ADC_TMADC6_CH0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF502301Cu)

/** \brief 22820, TMADC status register, channel 0 */
#define ADC_TMADC6_CH0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5023020u)

/** \brief 22824, TMADC sampling time control register, channel 1 */
#define ADC_TMADC6_CH1_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5023024u)

/** \brief 22828, TMADC configuration register, channel 1 */
#define ADC_TMADC6_CH1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5023028u)

/** \brief 2282C, TMADC status register, channel 1 */
#define ADC_TMADC6_CH1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF502302Cu)

/** \brief 22830, TMADC sampling time control register, channel 2 */
#define ADC_TMADC6_CH2_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5023030u)

/** \brief 22834, TMADC configuration register, channel 2 */
#define ADC_TMADC6_CH2_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5023034u)

/** \brief 22838, TMADC status register, channel 2 */
#define ADC_TMADC6_CH2_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5023038u)

/** \brief 2283C, TMADC sampling time control register, channel 3 */
#define ADC_TMADC6_CH3_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF502303Cu)

/** \brief 22840, TMADC configuration register, channel 3 */
#define ADC_TMADC6_CH3_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5023040u)

/** \brief 22844, TMADC status register, channel 3 */
#define ADC_TMADC6_CH3_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5023044u)

/** \brief 22848, TMADC sampling time control register, channel 4 */
#define ADC_TMADC6_CH4_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5023048u)

/** \brief 2284C, TMADC configuration register, channel 4 */
#define ADC_TMADC6_CH4_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF502304Cu)

/** \brief 22850, TMADC status register, channel 4 */
#define ADC_TMADC6_CH4_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5023050u)

/** \brief 22854, TMADC sampling time control register, channel 5 */
#define ADC_TMADC6_CH5_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5023054u)

/** \brief 22858, TMADC configuration register, channel 5 */
#define ADC_TMADC6_CH5_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5023058u)

/** \brief 2285C, TMADC status register, channel 5 */
#define ADC_TMADC6_CH5_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF502305Cu)

/** \brief 22860, TMADC sampling time control register, channel 6 */
#define ADC_TMADC6_CH6_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5023060u)

/** \brief 22864, TMADC configuration register, channel 6 */
#define ADC_TMADC6_CH6_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5023064u)

/** \brief 22868, TMADC status register, channel 6 */
#define ADC_TMADC6_CH6_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5023068u)

/** \brief 2286C, TMADC sampling time control register, channel 7 */
#define ADC_TMADC6_CH7_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF502306Cu)

/** \brief 22870, TMADC configuration register, channel 7 */
#define ADC_TMADC6_CH7_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5023070u)

/** \brief 22874, TMADC status register, channel 7 */
#define ADC_TMADC6_CH7_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5023074u)

/** \brief 22878, TMADC sampling time control register, channel 8 */
#define ADC_TMADC6_CH8_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5023078u)

/** \brief 2287C, TMADC configuration register, channel 8 */
#define ADC_TMADC6_CH8_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF502307Cu)

/** \brief 22880, TMADC status register, channel 8 */
#define ADC_TMADC6_CH8_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5023080u)

/** \brief 22884, TMADC sampling time control register, channel 9 */
#define ADC_TMADC6_CH9_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5023084u)

/** \brief 22888, TMADC configuration register, channel 9 */
#define ADC_TMADC6_CH9_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5023088u)

/** \brief 2288C, TMADC status register, channel 9 */
#define ADC_TMADC6_CH9_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF502308Cu)

/** \brief 22890, TMADC sampling time control register, channel 10 */
#define ADC_TMADC6_CH10_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5023090u)

/** \brief 22894, TMADC configuration register, channel 10 */
#define ADC_TMADC6_CH10_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5023094u)

/** \brief 22898, TMADC status register, channel 10 */
#define ADC_TMADC6_CH10_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5023098u)

/** \brief 2289C, TMADC sampling time control register, channel 11 */
#define ADC_TMADC6_CH11_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF502309Cu)

/** \brief 228A0, TMADC configuration register, channel 11 */
#define ADC_TMADC6_CH11_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50230A0u)

/** \brief 228A4, TMADC status register, channel 11 */
#define ADC_TMADC6_CH11_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50230A4u)

/** \brief 228A8, TMADC sampling time control register, channel 12 */
#define ADC_TMADC6_CH12_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50230A8u)

/** \brief 228AC, TMADC configuration register, channel 12 */
#define ADC_TMADC6_CH12_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50230ACu)

/** \brief 228B0, TMADC status register, channel 12 */
#define ADC_TMADC6_CH12_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50230B0u)

/** \brief 228B4, TMADC sampling time control register, channel 13 */
#define ADC_TMADC6_CH13_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50230B4u)

/** \brief 228B8, TMADC configuration register, channel 13 */
#define ADC_TMADC6_CH13_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50230B8u)

/** \brief 228BC, TMADC status register, channel 13 */
#define ADC_TMADC6_CH13_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50230BCu)

/** \brief 228C0, TMADC sampling time control register, channel 14 */
#define ADC_TMADC6_CH14_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50230C0u)

/** \brief 228C4, TMADC configuration register, channel 14 */
#define ADC_TMADC6_CH14_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50230C4u)

/** \brief 228C8, TMADC status register, channel 14 */
#define ADC_TMADC6_CH14_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50230C8u)

/** \brief 228CC, TMADC sampling time control register, channel 15 */
#define ADC_TMADC6_CH15_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50230CCu)

/** \brief 228D0, TMADC configuration register, channel 15 */
#define ADC_TMADC6_CH15_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50230D0u)

/** \brief 228D4, TMADC status register, channel 15 */
#define ADC_TMADC6_CH15_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50230D4u)

/** \brief 228D8, TMADC configuration register, monitor channel 0 */
#define ADC_TMADC6_MCH0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MCH_CFG*)0xF50230D8u)

/** \brief 228DC, TMADC configuration register, monitor channel 0 */
#define ADC_TMADC6_MCH1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MCH_CFG*)0xF50230DCu)

/** \brief 228E0, TMADC boundary  select register 0 */
#define ADC_TMADC6_BND0_SEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_SEL*)0xF50230E0u)

/** \brief 228E4, TMADC boundary status regsiter */
#define ADC_TMADC6_BND0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_STAT*)0xF50230E4u)

/** \brief 228E8, TMADC boundary trigger configuration register, boundary register 0 */
#define ADC_TMADC6_BND0_TRGCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_TRGCFG*)0xF50230E8u)

/** \brief 228EC, TMADC boundary  select register 1 */
#define ADC_TMADC6_BND1_SEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_SEL*)0xF50230ECu)

/** \brief 228F0, TMADC boundary status regsiter */
#define ADC_TMADC6_BND1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_STAT*)0xF50230F0u)

/** \brief 228F4, TMADC boundary trigger configuration register, boundary register 1 */
#define ADC_TMADC6_BND1_TRGCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_TRGCFG*)0xF50230F4u)

/** \brief 228F8, TMADC boundary flag configuration register 0 */
#define ADC_TMADC6_BFL0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_CFG*)0xF50230F8u)

/** \brief 228FC, TMADC boundary flag status register 0 */
#define ADC_TMADC6_BFL0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_STAT*)0xF50230FCu)

/** \brief 22900, TMADC boundary flag configuration register 1 */
#define ADC_TMADC6_BFL1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_CFG*)0xF5023100u)

/** \brief 22904, TMADC boundary flag status register 1 */
#define ADC_TMADC6_BFL1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_STAT*)0xF5023104u)

/** \brief 2290C, TMADC configuration register, result register 0 */
#define ADC_TMADC6_RSLT0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502310Cu)

/** \brief 22914, TMADC configuration register, result register 1 */
#define ADC_TMADC6_RSLT1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5023114u)

/** \brief 2291C, TMADC configuration register, result register 2 */
#define ADC_TMADC6_RSLT2_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502311Cu)

/** \brief 22924, TMADC configuration register, result register 3 */
#define ADC_TMADC6_RSLT3_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5023124u)

/** \brief 2292C, TMADC configuration register, result register 4 */
#define ADC_TMADC6_RSLT4_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502312Cu)

/** \brief 22934, TMADC configuration register, result register 5 */
#define ADC_TMADC6_RSLT5_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5023134u)

/** \brief 2293C, TMADC configuration register, result register 6 */
#define ADC_TMADC6_RSLT6_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502313Cu)

/** \brief 22944, TMADC configuration register, result register 7 */
#define ADC_TMADC6_RSLT7_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5023144u)

/** \brief 2294C, TMADC configuration register, result register 8 */
#define ADC_TMADC6_RSLT8_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502314Cu)

/** \brief 22954, TMADC configuration register, result register 9 */
#define ADC_TMADC6_RSLT9_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5023154u)

/** \brief 2295C, TMADC configuration register, result register 10 */
#define ADC_TMADC6_RSLT10_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502315Cu)

/** \brief 22964, TMADC configuration register, result register 11 */
#define ADC_TMADC6_RSLT11_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5023164u)

/** \brief 2296C, TMADC configuration register, result register 12 */
#define ADC_TMADC6_RSLT12_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502316Cu)

/** \brief 22974, TMADC configuration register, result register 13 */
#define ADC_TMADC6_RSLT13_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5023174u)

/** \brief 2297C, TMADC configuration register, result register 14 */
#define ADC_TMADC6_RSLT14_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502317Cu)

/** \brief 22984, TMADC configuration register, result register 15 */
#define ADC_TMADC6_RSLT15_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5023184u)

/** \brief 22988, TMADC configuration register, monitor channel 0  result register   */
#define ADC_TMADC6_MRSLT0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRSLT_CFG*)0xF5023188u)

/** \brief 2298C, TMADC configuration register, monitor channel 1  result register   */
#define ADC_TMADC6_MRSLT1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRSLT_CFG*)0xF502318Cu)

/** \brief 22990, TMADC error event flag register */
#define ADC_TMADC6_ERRF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_ERRF*)0xF5023190u)

/** \brief 22994, TMADC result rvent flag register */
#define ADC_TMADC6_RESF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RESF*)0xF5023194u)

/** \brief 22998, TMADC boundary event flag register */
#define ADC_TMADC6_BNDF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BNDF*)0xF5023198u)

/** \brief 229A0, TMADC result event flag set register */
#define ADC_TMADC6_RESFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RESFSET*)0xF50231A0u)

/** \brief 229A4, TMADC error event flag clear register */
#define ADC_TMADC6_ERRFCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_ERRFCLR*)0xF50231A4u)

/** \brief 229A8, TMADC result event flag clear register */
#define ADC_TMADC6_RESFCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RESFCLR*)0xF50231A8u)

/** \brief 229AC, TMADC boundary event flag clear register */
#define ADC_TMADC6_BNDFCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BNDFCLR*)0xF50231ACu)

/** \brief 229B0, TMADC service request configuration register 0 */
#define ADC_TMADC6_SR0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50231B0u)

/** \brief 229B4, TMADC service request configuration register 1 */
#define ADC_TMADC6_SR1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50231B4u)

/** \brief 229B8, TMADC service request configuration register 2 */
#define ADC_TMADC6_SR2_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50231B8u)

/** \brief 229BC, TMADC service request configuration register 3 */
#define ADC_TMADC6_SR3_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50231BCu)

/** \brief 229C0, TMADC service request configuration register 4 */
#define ADC_TMADC6_SR4_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50231C0u)

/** \brief 229C4, TMADC service request configuration register 5 */
#define ADC_TMADC6_SR5_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50231C4u)

/** \brief 229C8, TMADC service request configuration register 6 */
#define ADC_TMADC6_SR6_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50231C8u)

/** \brief 229CC, TMADC monitor channel 0  result register   */
#define ADC_TMADC6_MRES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRES*)0xF50231CCu)

/** \brief 229D0, TMADC monitor channel 1  result register   */
#define ADC_TMADC6_MRES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRES*)0xF50231D0u)

/** \brief 229D4, TMADC module status register */
#define ADC_TMADC6_MODSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MODSTAT*)0xF50231D4u)

/** \brief 229D8, TMADC broken wire detection control register */
#define ADC_TMADC6_BWDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BWDCFG*)0xF50231D8u)

/** \brief 229DC, TMADC converter self-diagnostics register core-0 */
#define ADC_TMADC6_CSD0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CSD*)0xF50231DCu)

/** \brief 229E0, TMADC converter self-diagnostics register core-1 */
#define ADC_TMADC6_CSD1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CSD*)0xF50231E0u)

/** \brief 22A00, Time-stamp register 0 */
#define ADC_TMADC6_AW0_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023200u)

/** \brief 22A04, Time-stamp register 1 */
#define ADC_TMADC6_AW0_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023204u)

/** \brief 22A08, Time-stamp register 2 */
#define ADC_TMADC6_AW0_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023208u)

/** \brief 22A0C, Time-stamp register 3 */
#define ADC_TMADC6_AW0_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF502320Cu)

/** \brief 22A10, Time-stamp register 4 */
#define ADC_TMADC6_AW0_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023210u)

/** \brief 22A14, Time-stamp register 5 */
#define ADC_TMADC6_AW0_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023214u)

/** \brief 22A18, Time-stamp register 6 */
#define ADC_TMADC6_AW0_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023218u)

/** \brief 22A1C, Time-stamp register 7 */
#define ADC_TMADC6_AW0_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF502321Cu)

/** \brief 22A20, Time-stamp register 8 */
#define ADC_TMADC6_AW0_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023220u)

/** \brief 22A24, Time-stamp register 9 */
#define ADC_TMADC6_AW0_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023224u)

/** \brief 22A28, Time-stamp register 10 */
#define ADC_TMADC6_AW0_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023228u)

/** \brief 22A2C, Time-stamp register 11 */
#define ADC_TMADC6_AW0_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF502322Cu)

/** \brief 22A30, Time-stamp register 12 */
#define ADC_TMADC6_AW0_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023230u)

/** \brief 22A34, Time-stamp register 13 */
#define ADC_TMADC6_AW0_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023234u)

/** \brief 22A38, Time-stamp register 14 */
#define ADC_TMADC6_AW0_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023238u)

/** \brief 22A3C, Time-stamp register 15 */
#define ADC_TMADC6_AW0_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF502323Cu)

/** \brief 22A40, Result register 0 */
#define ADC_TMADC6_AW0_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023240u)

/** \brief 22A44, Result register 1 */
#define ADC_TMADC6_AW0_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023244u)

/** \brief 22A48, Result register 2 */
#define ADC_TMADC6_AW0_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023248u)

/** \brief 22A4C, Result register 3 */
#define ADC_TMADC6_AW0_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502324Cu)

/** \brief 22A50, Result register 4 */
#define ADC_TMADC6_AW0_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023250u)

/** \brief 22A54, Result register 5 */
#define ADC_TMADC6_AW0_RES5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023254u)

/** \brief 22A58, Result register 6 */
#define ADC_TMADC6_AW0_RES6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023258u)

/** \brief 22A5C, Result register 7 */
#define ADC_TMADC6_AW0_RES7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502325Cu)

/** \brief 22A60, Result register 8 */
#define ADC_TMADC6_AW0_RES8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023260u)

/** \brief 22A64, Result register 9 */
#define ADC_TMADC6_AW0_RES9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023264u)

/** \brief 22A68, Result register 10 */
#define ADC_TMADC6_AW0_RES10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023268u)

/** \brief 22A6C, Result register 11 */
#define ADC_TMADC6_AW0_RES11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502326Cu)

/** \brief 22A70, Result register 12 */
#define ADC_TMADC6_AW0_RES12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023270u)

/** \brief 22A74, Result register 13 */
#define ADC_TMADC6_AW0_RES13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023274u)

/** \brief 22A78, Result register 14 */
#define ADC_TMADC6_AW0_RES14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023278u)

/** \brief 22A7C, Result register 15 */
#define ADC_TMADC6_AW0_RES15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502327Cu)

/** \brief 22A80, Time-stamp register 0 */
#define ADC_TMADC6_AW1_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023280u)

/** \brief 22A84, Result register 0 */
#define ADC_TMADC6_AW1_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023284u)

/** \brief 22A88, Time-stamp register 1 */
#define ADC_TMADC6_AW1_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023288u)

/** \brief 22A8C, Result register 1 */
#define ADC_TMADC6_AW1_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502328Cu)

/** \brief 22A90, Time-stamp register 2 */
#define ADC_TMADC6_AW1_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023290u)

/** \brief 22A94, Result register 2 */
#define ADC_TMADC6_AW1_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023294u)

/** \brief 22A98, Time-stamp register 3 */
#define ADC_TMADC6_AW1_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023298u)

/** \brief 22A9C, Result register 3 */
#define ADC_TMADC6_AW1_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502329Cu)

/** \brief 22AA0, Time-stamp register 4 */
#define ADC_TMADC6_AW1_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50232A0u)

/** \brief 22AA4, Result register 4 */
#define ADC_TMADC6_AW1_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50232A4u)

/** \brief 22AA8, Time-stamp register 5 */
#define ADC_TMADC6_AW1_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50232A8u)

/** \brief 22AAC, Result register 5 */
#define ADC_TMADC6_AW1_RES5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50232ACu)

/** \brief 22AB0, Time-stamp register 6 */
#define ADC_TMADC6_AW1_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50232B0u)

/** \brief 22AB4, Result register 6 */
#define ADC_TMADC6_AW1_RES6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50232B4u)

/** \brief 22AB8, Time-stamp register 7 */
#define ADC_TMADC6_AW1_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50232B8u)

/** \brief 22ABC, Result register 7 */
#define ADC_TMADC6_AW1_RES7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50232BCu)

/** \brief 22AC0, Time-stamp register 8 */
#define ADC_TMADC6_AW1_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50232C0u)

/** \brief 22AC4, Result register 8 */
#define ADC_TMADC6_AW1_RES8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50232C4u)

/** \brief 22AC8, Time-stamp register 9 */
#define ADC_TMADC6_AW1_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50232C8u)

/** \brief 22ACC, Result register 9 */
#define ADC_TMADC6_AW1_RES9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50232CCu)

/** \brief 22AD0, Time-stamp register 10 */
#define ADC_TMADC6_AW1_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50232D0u)

/** \brief 22AD4, Result register 10 */
#define ADC_TMADC6_AW1_RES10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50232D4u)

/** \brief 22AD8, Time-stamp register 11 */
#define ADC_TMADC6_AW1_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50232D8u)

/** \brief 22ADC, Result register 11 */
#define ADC_TMADC6_AW1_RES11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50232DCu)

/** \brief 22AE0, Time-stamp register 12 */
#define ADC_TMADC6_AW1_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50232E0u)

/** \brief 22AE4, Result register 12 */
#define ADC_TMADC6_AW1_RES12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50232E4u)

/** \brief 22AE8, Time-stamp register 13 */
#define ADC_TMADC6_AW1_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50232E8u)

/** \brief 22AEC, Result register 13 */
#define ADC_TMADC6_AW1_RES13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50232ECu)

/** \brief 22AF0, Time-stamp register 14 */
#define ADC_TMADC6_AW1_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50232F0u)

/** \brief 22AF4, Result register 14 */
#define ADC_TMADC6_AW1_RES14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50232F4u)

/** \brief 22AF8, Time-stamp register 15 */
#define ADC_TMADC6_AW1_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF50232F8u)

/** \brief 22AFC, Result register 15 */
#define ADC_TMADC6_AW1_RES15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF50232FCu)

/** \brief 22B00, Time-stamp register 0 */
#define ADC_TMADC6_AW2_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023300u)

/** \brief 22B04, Result register 0 */
#define ADC_TMADC6_AW2_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023304u)

/** \brief 22B08, Result register 1 */
#define ADC_TMADC6_AW2_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023308u)

/** \brief 22B0C, Result register 2 */
#define ADC_TMADC6_AW2_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502330Cu)

/** \brief 22B10, Result register 3 */
#define ADC_TMADC6_AW2_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023310u)

/** \brief 22B14, Result register 4 */
#define ADC_TMADC6_AW2_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023314u)

/** \brief 22B18, Result register 5 */
#define ADC_TMADC6_AW2_RES5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023318u)

/** \brief 22B1C, Result register 6 */
#define ADC_TMADC6_AW2_RES6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502331Cu)

/** \brief 22B40, Time-stamp register 7 */
#define ADC_TMADC6_AW2_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023340u)

/** \brief 22B44, Result register 7 */
#define ADC_TMADC6_AW2_RES7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023344u)

/** \brief 22B48, Result register 8 */
#define ADC_TMADC6_AW2_RES8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023348u)

/** \brief 22B4C, Result register 9 */
#define ADC_TMADC6_AW2_RES9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502334Cu)

/** \brief 22B50, Result register 10 */
#define ADC_TMADC6_AW2_RES10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023350u)

/** \brief 22B54, Result register 11 */
#define ADC_TMADC6_AW2_RES11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023354u)

/** \brief 22B58, Result register 12 */
#define ADC_TMADC6_AW2_RES12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023358u)

/** \brief 22B5C, Result register 13 */
#define ADC_TMADC6_AW2_RES13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502335Cu)

/** \brief 22B60, Time-stamp register 14 */
#define ADC_TMADC6_AW2_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023360u)

/** \brief 22B64, Result register 14 */
#define ADC_TMADC6_AW2_RES14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023364u)

/** \brief 22B68, Result register 15 */
#define ADC_TMADC6_AW2_RES15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023368u)

/** \brief 22B6C, Result register 0 */
#define ADC_TMADC6_AW3_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502336Cu)

/** \brief 22B70, Result register 1 */
#define ADC_TMADC6_AW3_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023370u)

/** \brief 22B74, Result register 2 */
#define ADC_TMADC6_AW3_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023374u)

/** \brief 22B78, Result register 3 */
#define ADC_TMADC6_AW3_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023378u)

/** \brief 22B7C, Result register 4 */
#define ADC_TMADC6_AW3_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF502337Cu)

/** \brief 23000, TMADC module configuration register */
#define ADC_TMADC7_MODCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MODCFG*)0xF5023800u)

/** \brief 23004, TMADC EMUX configuration register */
#define ADC_TMADC7_EMUXCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_EMUXCFG*)0xF5023804u)

/** \brief 23008, TMADC EMUX trigger configuration register */
#define ADC_TMADC7_EMUXTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_EMUXTCFG*)0xF5023808u)

/** \brief 2300C, TMADC software trigger configuration register */
#define ADC_TMADC7_SWTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SWTRCFG*)0xF502380Cu)

/** \brief 23010, TMADC connection matrix configuration register */
#define ADC_TMADC7_CMATCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CMATCFG*)0xF5023810u)

/** \brief 23018, TMADC sampling time control register, channel 0 */
#define ADC_TMADC7_CH0_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5023818u)

/** \brief 2301C, TMADC configuration register, channel 0 */
#define ADC_TMADC7_CH0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF502381Cu)

/** \brief 23020, TMADC status register, channel 0 */
#define ADC_TMADC7_CH0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5023820u)

/** \brief 23024, TMADC sampling time control register, channel 1 */
#define ADC_TMADC7_CH1_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5023824u)

/** \brief 23028, TMADC configuration register, channel 1 */
#define ADC_TMADC7_CH1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5023828u)

/** \brief 2302C, TMADC status register, channel 1 */
#define ADC_TMADC7_CH1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF502382Cu)

/** \brief 23030, TMADC sampling time control register, channel 2 */
#define ADC_TMADC7_CH2_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5023830u)

/** \brief 23034, TMADC configuration register, channel 2 */
#define ADC_TMADC7_CH2_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5023834u)

/** \brief 23038, TMADC status register, channel 2 */
#define ADC_TMADC7_CH2_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5023838u)

/** \brief 2303C, TMADC sampling time control register, channel 3 */
#define ADC_TMADC7_CH3_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF502383Cu)

/** \brief 23040, TMADC configuration register, channel 3 */
#define ADC_TMADC7_CH3_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5023840u)

/** \brief 23044, TMADC status register, channel 3 */
#define ADC_TMADC7_CH3_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5023844u)

/** \brief 23048, TMADC sampling time control register, channel 4 */
#define ADC_TMADC7_CH4_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5023848u)

/** \brief 2304C, TMADC configuration register, channel 4 */
#define ADC_TMADC7_CH4_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF502384Cu)

/** \brief 23050, TMADC status register, channel 4 */
#define ADC_TMADC7_CH4_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5023850u)

/** \brief 23054, TMADC sampling time control register, channel 5 */
#define ADC_TMADC7_CH5_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5023854u)

/** \brief 23058, TMADC configuration register, channel 5 */
#define ADC_TMADC7_CH5_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5023858u)

/** \brief 2305C, TMADC status register, channel 5 */
#define ADC_TMADC7_CH5_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF502385Cu)

/** \brief 23060, TMADC sampling time control register, channel 6 */
#define ADC_TMADC7_CH6_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5023860u)

/** \brief 23064, TMADC configuration register, channel 6 */
#define ADC_TMADC7_CH6_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5023864u)

/** \brief 23068, TMADC status register, channel 6 */
#define ADC_TMADC7_CH6_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5023868u)

/** \brief 2306C, TMADC sampling time control register, channel 7 */
#define ADC_TMADC7_CH7_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF502386Cu)

/** \brief 23070, TMADC configuration register, channel 7 */
#define ADC_TMADC7_CH7_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5023870u)

/** \brief 23074, TMADC status register, channel 7 */
#define ADC_TMADC7_CH7_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5023874u)

/** \brief 23078, TMADC sampling time control register, channel 8 */
#define ADC_TMADC7_CH8_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5023878u)

/** \brief 2307C, TMADC configuration register, channel 8 */
#define ADC_TMADC7_CH8_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF502387Cu)

/** \brief 23080, TMADC status register, channel 8 */
#define ADC_TMADC7_CH8_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5023880u)

/** \brief 23084, TMADC sampling time control register, channel 9 */
#define ADC_TMADC7_CH9_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5023884u)

/** \brief 23088, TMADC configuration register, channel 9 */
#define ADC_TMADC7_CH9_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5023888u)

/** \brief 2308C, TMADC status register, channel 9 */
#define ADC_TMADC7_CH9_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF502388Cu)

/** \brief 23090, TMADC sampling time control register, channel 10 */
#define ADC_TMADC7_CH10_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF5023890u)

/** \brief 23094, TMADC configuration register, channel 10 */
#define ADC_TMADC7_CH10_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF5023894u)

/** \brief 23098, TMADC status register, channel 10 */
#define ADC_TMADC7_CH10_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF5023898u)

/** \brief 2309C, TMADC sampling time control register, channel 11 */
#define ADC_TMADC7_CH11_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF502389Cu)

/** \brief 230A0, TMADC configuration register, channel 11 */
#define ADC_TMADC7_CH11_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50238A0u)

/** \brief 230A4, TMADC status register, channel 11 */
#define ADC_TMADC7_CH11_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50238A4u)

/** \brief 230A8, TMADC sampling time control register, channel 12 */
#define ADC_TMADC7_CH12_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50238A8u)

/** \brief 230AC, TMADC configuration register, channel 12 */
#define ADC_TMADC7_CH12_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50238ACu)

/** \brief 230B0, TMADC status register, channel 12 */
#define ADC_TMADC7_CH12_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50238B0u)

/** \brief 230B4, TMADC sampling time control register, channel 13 */
#define ADC_TMADC7_CH13_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50238B4u)

/** \brief 230B8, TMADC configuration register, channel 13 */
#define ADC_TMADC7_CH13_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50238B8u)

/** \brief 230BC, TMADC status register, channel 13 */
#define ADC_TMADC7_CH13_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50238BCu)

/** \brief 230C0, TMADC sampling time control register, channel 14 */
#define ADC_TMADC7_CH14_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50238C0u)

/** \brief 230C4, TMADC configuration register, channel 14 */
#define ADC_TMADC7_CH14_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50238C4u)

/** \brief 230C8, TMADC status register, channel 14 */
#define ADC_TMADC7_CH14_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50238C8u)

/** \brief 230CC, TMADC sampling time control register, channel 15 */
#define ADC_TMADC7_CH15_STC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STC*)0xF50238CCu)

/** \brief 230D0, TMADC configuration register, channel 15 */
#define ADC_TMADC7_CH15_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_CFG*)0xF50238D0u)

/** \brief 230D4, TMADC status register, channel 15 */
#define ADC_TMADC7_CH15_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CH_STAT*)0xF50238D4u)

/** \brief 230D8, TMADC configuration register, monitor channel 0 */
#define ADC_TMADC7_MCH0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MCH_CFG*)0xF50238D8u)

/** \brief 230DC, TMADC configuration register, monitor channel 0 */
#define ADC_TMADC7_MCH1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MCH_CFG*)0xF50238DCu)

/** \brief 230E0, TMADC boundary  select register 0 */
#define ADC_TMADC7_BND0_SEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_SEL*)0xF50238E0u)

/** \brief 230E4, TMADC boundary status regsiter */
#define ADC_TMADC7_BND0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_STAT*)0xF50238E4u)

/** \brief 230E8, TMADC boundary trigger configuration register, boundary register 0 */
#define ADC_TMADC7_BND0_TRGCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_TRGCFG*)0xF50238E8u)

/** \brief 230EC, TMADC boundary  select register 1 */
#define ADC_TMADC7_BND1_SEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_SEL*)0xF50238ECu)

/** \brief 230F0, TMADC boundary status regsiter */
#define ADC_TMADC7_BND1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_STAT*)0xF50238F0u)

/** \brief 230F4, TMADC boundary trigger configuration register, boundary register 1 */
#define ADC_TMADC7_BND1_TRGCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BND_TRGCFG*)0xF50238F4u)

/** \brief 230F8, TMADC boundary flag configuration register 0 */
#define ADC_TMADC7_BFL0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_CFG*)0xF50238F8u)

/** \brief 230FC, TMADC boundary flag status register 0 */
#define ADC_TMADC7_BFL0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_STAT*)0xF50238FCu)

/** \brief 23100, TMADC boundary flag configuration register 1 */
#define ADC_TMADC7_BFL1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_CFG*)0xF5023900u)

/** \brief 23104, TMADC boundary flag status register 1 */
#define ADC_TMADC7_BFL1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BFL_STAT*)0xF5023904u)

/** \brief 2310C, TMADC configuration register, result register 0 */
#define ADC_TMADC7_RSLT0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502390Cu)

/** \brief 23114, TMADC configuration register, result register 1 */
#define ADC_TMADC7_RSLT1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5023914u)

/** \brief 2311C, TMADC configuration register, result register 2 */
#define ADC_TMADC7_RSLT2_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502391Cu)

/** \brief 23124, TMADC configuration register, result register 3 */
#define ADC_TMADC7_RSLT3_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5023924u)

/** \brief 2312C, TMADC configuration register, result register 4 */
#define ADC_TMADC7_RSLT4_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502392Cu)

/** \brief 23134, TMADC configuration register, result register 5 */
#define ADC_TMADC7_RSLT5_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5023934u)

/** \brief 2313C, TMADC configuration register, result register 6 */
#define ADC_TMADC7_RSLT6_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502393Cu)

/** \brief 23144, TMADC configuration register, result register 7 */
#define ADC_TMADC7_RSLT7_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5023944u)

/** \brief 2314C, TMADC configuration register, result register 8 */
#define ADC_TMADC7_RSLT8_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502394Cu)

/** \brief 23154, TMADC configuration register, result register 9 */
#define ADC_TMADC7_RSLT9_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5023954u)

/** \brief 2315C, TMADC configuration register, result register 10 */
#define ADC_TMADC7_RSLT10_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502395Cu)

/** \brief 23164, TMADC configuration register, result register 11 */
#define ADC_TMADC7_RSLT11_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5023964u)

/** \brief 2316C, TMADC configuration register, result register 12 */
#define ADC_TMADC7_RSLT12_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502396Cu)

/** \brief 23174, TMADC configuration register, result register 13 */
#define ADC_TMADC7_RSLT13_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5023974u)

/** \brief 2317C, TMADC configuration register, result register 14 */
#define ADC_TMADC7_RSLT14_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF502397Cu)

/** \brief 23184, TMADC configuration register, result register 15 */
#define ADC_TMADC7_RSLT15_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RSLT_CFG*)0xF5023984u)

/** \brief 23188, TMADC configuration register, monitor channel 0  result register   */
#define ADC_TMADC7_MRSLT0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRSLT_CFG*)0xF5023988u)

/** \brief 2318C, TMADC configuration register, monitor channel 1  result register   */
#define ADC_TMADC7_MRSLT1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRSLT_CFG*)0xF502398Cu)

/** \brief 23190, TMADC error event flag register */
#define ADC_TMADC7_ERRF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_ERRF*)0xF5023990u)

/** \brief 23194, TMADC result rvent flag register */
#define ADC_TMADC7_RESF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RESF*)0xF5023994u)

/** \brief 23198, TMADC boundary event flag register */
#define ADC_TMADC7_BNDF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BNDF*)0xF5023998u)

/** \brief 231A0, TMADC result event flag set register */
#define ADC_TMADC7_RESFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RESFSET*)0xF50239A0u)

/** \brief 231A4, TMADC error event flag clear register */
#define ADC_TMADC7_ERRFCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_ERRFCLR*)0xF50239A4u)

/** \brief 231A8, TMADC result event flag clear register */
#define ADC_TMADC7_RESFCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_RESFCLR*)0xF50239A8u)

/** \brief 231AC, TMADC boundary event flag clear register */
#define ADC_TMADC7_BNDFCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BNDFCLR*)0xF50239ACu)

/** \brief 231B0, TMADC service request configuration register 0 */
#define ADC_TMADC7_SR0_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50239B0u)

/** \brief 231B4, TMADC service request configuration register 1 */
#define ADC_TMADC7_SR1_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50239B4u)

/** \brief 231B8, TMADC service request configuration register 2 */
#define ADC_TMADC7_SR2_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50239B8u)

/** \brief 231BC, TMADC service request configuration register 3 */
#define ADC_TMADC7_SR3_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50239BCu)

/** \brief 231C0, TMADC service request configuration register 4 */
#define ADC_TMADC7_SR4_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50239C0u)

/** \brief 231C4, TMADC service request configuration register 5 */
#define ADC_TMADC7_SR5_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50239C4u)

/** \brief 231C8, TMADC service request configuration register 6 */
#define ADC_TMADC7_SR6_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_SR_CFG*)0xF50239C8u)

/** \brief 231CC, TMADC monitor channel 0  result register   */
#define ADC_TMADC7_MRES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRES*)0xF50239CCu)

/** \brief 231D0, TMADC monitor channel 1  result register   */
#define ADC_TMADC7_MRES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MRES*)0xF50239D0u)

/** \brief 231D4, TMADC module status register */
#define ADC_TMADC7_MODSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_MODSTAT*)0xF50239D4u)

/** \brief 231D8, TMADC broken wire detection control register */
#define ADC_TMADC7_BWDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_BWDCFG*)0xF50239D8u)

/** \brief 231DC, TMADC converter self-diagnostics register core-0 */
#define ADC_TMADC7_CSD0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CSD*)0xF50239DCu)

/** \brief 231E0, TMADC converter self-diagnostics register core-1 */
#define ADC_TMADC7_CSD1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADC_CSD*)0xF50239E0u)

/** \brief 23200, Time-stamp register 0 */
#define ADC_TMADC7_AW0_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023A00u)

/** \brief 23204, Time-stamp register 1 */
#define ADC_TMADC7_AW0_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023A04u)

/** \brief 23208, Time-stamp register 2 */
#define ADC_TMADC7_AW0_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023A08u)

/** \brief 2320C, Time-stamp register 3 */
#define ADC_TMADC7_AW0_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023A0Cu)

/** \brief 23210, Time-stamp register 4 */
#define ADC_TMADC7_AW0_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023A10u)

/** \brief 23214, Time-stamp register 5 */
#define ADC_TMADC7_AW0_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023A14u)

/** \brief 23218, Time-stamp register 6 */
#define ADC_TMADC7_AW0_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023A18u)

/** \brief 2321C, Time-stamp register 7 */
#define ADC_TMADC7_AW0_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023A1Cu)

/** \brief 23220, Time-stamp register 8 */
#define ADC_TMADC7_AW0_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023A20u)

/** \brief 23224, Time-stamp register 9 */
#define ADC_TMADC7_AW0_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023A24u)

/** \brief 23228, Time-stamp register 10 */
#define ADC_TMADC7_AW0_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023A28u)

/** \brief 2322C, Time-stamp register 11 */
#define ADC_TMADC7_AW0_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023A2Cu)

/** \brief 23230, Time-stamp register 12 */
#define ADC_TMADC7_AW0_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023A30u)

/** \brief 23234, Time-stamp register 13 */
#define ADC_TMADC7_AW0_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023A34u)

/** \brief 23238, Time-stamp register 14 */
#define ADC_TMADC7_AW0_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023A38u)

/** \brief 2323C, Time-stamp register 15 */
#define ADC_TMADC7_AW0_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023A3Cu)

/** \brief 23240, Result register 0 */
#define ADC_TMADC7_AW0_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023A40u)

/** \brief 23244, Result register 1 */
#define ADC_TMADC7_AW0_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023A44u)

/** \brief 23248, Result register 2 */
#define ADC_TMADC7_AW0_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023A48u)

/** \brief 2324C, Result register 3 */
#define ADC_TMADC7_AW0_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023A4Cu)

/** \brief 23250, Result register 4 */
#define ADC_TMADC7_AW0_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023A50u)

/** \brief 23254, Result register 5 */
#define ADC_TMADC7_AW0_RES5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023A54u)

/** \brief 23258, Result register 6 */
#define ADC_TMADC7_AW0_RES6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023A58u)

/** \brief 2325C, Result register 7 */
#define ADC_TMADC7_AW0_RES7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023A5Cu)

/** \brief 23260, Result register 8 */
#define ADC_TMADC7_AW0_RES8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023A60u)

/** \brief 23264, Result register 9 */
#define ADC_TMADC7_AW0_RES9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023A64u)

/** \brief 23268, Result register 10 */
#define ADC_TMADC7_AW0_RES10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023A68u)

/** \brief 2326C, Result register 11 */
#define ADC_TMADC7_AW0_RES11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023A6Cu)

/** \brief 23270, Result register 12 */
#define ADC_TMADC7_AW0_RES12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023A70u)

/** \brief 23274, Result register 13 */
#define ADC_TMADC7_AW0_RES13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023A74u)

/** \brief 23278, Result register 14 */
#define ADC_TMADC7_AW0_RES14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023A78u)

/** \brief 2327C, Result register 15 */
#define ADC_TMADC7_AW0_RES15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023A7Cu)

/** \brief 23280, Time-stamp register 0 */
#define ADC_TMADC7_AW1_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023A80u)

/** \brief 23284, Result register 0 */
#define ADC_TMADC7_AW1_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023A84u)

/** \brief 23288, Time-stamp register 1 */
#define ADC_TMADC7_AW1_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023A88u)

/** \brief 2328C, Result register 1 */
#define ADC_TMADC7_AW1_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023A8Cu)

/** \brief 23290, Time-stamp register 2 */
#define ADC_TMADC7_AW1_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023A90u)

/** \brief 23294, Result register 2 */
#define ADC_TMADC7_AW1_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023A94u)

/** \brief 23298, Time-stamp register 3 */
#define ADC_TMADC7_AW1_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023A98u)

/** \brief 2329C, Result register 3 */
#define ADC_TMADC7_AW1_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023A9Cu)

/** \brief 232A0, Time-stamp register 4 */
#define ADC_TMADC7_AW1_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023AA0u)

/** \brief 232A4, Result register 4 */
#define ADC_TMADC7_AW1_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023AA4u)

/** \brief 232A8, Time-stamp register 5 */
#define ADC_TMADC7_AW1_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023AA8u)

/** \brief 232AC, Result register 5 */
#define ADC_TMADC7_AW1_RES5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023AACu)

/** \brief 232B0, Time-stamp register 6 */
#define ADC_TMADC7_AW1_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023AB0u)

/** \brief 232B4, Result register 6 */
#define ADC_TMADC7_AW1_RES6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023AB4u)

/** \brief 232B8, Time-stamp register 7 */
#define ADC_TMADC7_AW1_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023AB8u)

/** \brief 232BC, Result register 7 */
#define ADC_TMADC7_AW1_RES7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023ABCu)

/** \brief 232C0, Time-stamp register 8 */
#define ADC_TMADC7_AW1_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023AC0u)

/** \brief 232C4, Result register 8 */
#define ADC_TMADC7_AW1_RES8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023AC4u)

/** \brief 232C8, Time-stamp register 9 */
#define ADC_TMADC7_AW1_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023AC8u)

/** \brief 232CC, Result register 9 */
#define ADC_TMADC7_AW1_RES9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023ACCu)

/** \brief 232D0, Time-stamp register 10 */
#define ADC_TMADC7_AW1_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023AD0u)

/** \brief 232D4, Result register 10 */
#define ADC_TMADC7_AW1_RES10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023AD4u)

/** \brief 232D8, Time-stamp register 11 */
#define ADC_TMADC7_AW1_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023AD8u)

/** \brief 232DC, Result register 11 */
#define ADC_TMADC7_AW1_RES11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023ADCu)

/** \brief 232E0, Time-stamp register 12 */
#define ADC_TMADC7_AW1_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023AE0u)

/** \brief 232E4, Result register 12 */
#define ADC_TMADC7_AW1_RES12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023AE4u)

/** \brief 232E8, Time-stamp register 13 */
#define ADC_TMADC7_AW1_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023AE8u)

/** \brief 232EC, Result register 13 */
#define ADC_TMADC7_AW1_RES13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023AECu)

/** \brief 232F0, Time-stamp register 14 */
#define ADC_TMADC7_AW1_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023AF0u)

/** \brief 232F4, Result register 14 */
#define ADC_TMADC7_AW1_RES14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023AF4u)

/** \brief 232F8, Time-stamp register 15 */
#define ADC_TMADC7_AW1_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023AF8u)

/** \brief 232FC, Result register 15 */
#define ADC_TMADC7_AW1_RES15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023AFCu)

/** \brief 23300, Time-stamp register 0 */
#define ADC_TMADC7_AW2_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023B00u)

/** \brief 23304, Result register 0 */
#define ADC_TMADC7_AW2_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023B04u)

/** \brief 23308, Result register 1 */
#define ADC_TMADC7_AW2_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023B08u)

/** \brief 2330C, Result register 2 */
#define ADC_TMADC7_AW2_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023B0Cu)

/** \brief 23310, Result register 3 */
#define ADC_TMADC7_AW2_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023B10u)

/** \brief 23314, Result register 4 */
#define ADC_TMADC7_AW2_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023B14u)

/** \brief 23318, Result register 5 */
#define ADC_TMADC7_AW2_RES5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023B18u)

/** \brief 2331C, Result register 6 */
#define ADC_TMADC7_AW2_RES6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023B1Cu)

/** \brief 23340, Time-stamp register 7 */
#define ADC_TMADC7_AW2_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023B40u)

/** \brief 23344, Result register 7 */
#define ADC_TMADC7_AW2_RES7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023B44u)

/** \brief 23348, Result register 8 */
#define ADC_TMADC7_AW2_RES8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023B48u)

/** \brief 2334C, Result register 9 */
#define ADC_TMADC7_AW2_RES9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023B4Cu)

/** \brief 23350, Result register 10 */
#define ADC_TMADC7_AW2_RES10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023B50u)

/** \brief 23354, Result register 11 */
#define ADC_TMADC7_AW2_RES11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023B54u)

/** \brief 23358, Result register 12 */
#define ADC_TMADC7_AW2_RES12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023B58u)

/** \brief 2335C, Result register 13 */
#define ADC_TMADC7_AW2_RES13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023B5Cu)

/** \brief 23360, Time-stamp register 14 */
#define ADC_TMADC7_AW2_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TS*)0xF5023B60u)

/** \brief 23364, Result register 14 */
#define ADC_TMADC7_AW2_RES14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023B64u)

/** \brief 23368, Result register 15 */
#define ADC_TMADC7_AW2_RES15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023B68u)

/** \brief 2336C, Result register 0 */
#define ADC_TMADC7_AW3_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023B6Cu)

/** \brief 23370, Result register 1 */
#define ADC_TMADC7_AW3_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023B70u)

/** \brief 23374, Result register 2 */
#define ADC_TMADC7_AW3_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023B74u)

/** \brief 23378, Result register 3 */
#define ADC_TMADC7_AW3_RES3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023B78u)

/** \brief 2337C, Result register 4 */
#define ADC_TMADC7_AW3_RES4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_RES*)0xF5023B7Cu)

/** \brief 3F800, FCC threshold trigger configuration register */
#define ADC_FCC0_THTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_THTRCFG*)0xF5040000u)

/** \brief 3F804, FCC gate trigger configuration register */
#define ADC_FCC0_GATRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_GATRCFG*)0xF5040004u)

/** \brief 3F808, FCC ramp trigger configuration register */
#define ADC_FCC0_RMPTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_RMPTRCFG*)0xF5040008u)

/** \brief 3F80C, FCC ramp configruation register */
#define ADC_FCC0_RMPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_RMPCFG*)0xF504000Cu)

/** \brief 3F810, FCC ramp threhsold register */
#define ADC_FCC0_RMPT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_RMPT*)0xF5040010u)

/** \brief 3F814, FCC module enable register */
#define ADC_FCC0_MODEN /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_MODEN*)0xF5040014u)

/** \brief 3F818, FCC module configuration register */
#define ADC_FCC0_MODCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_MODCFG*)0xF5040018u)

/** \brief 3F81C, FCC hyteresis configuration register */
#define ADC_FCC0_HYSTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_HYSTCFG*)0xF504001Cu)

/** \brief 3F820, FCC boundary flag configuration register */
#define ADC_FCC0_BFLCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_BFLCFG*)0xF5040020u)

/** \brief 3F824, FCC service request configuration register */
#define ADC_FCC0_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_SRCFG*)0xF5040024u)

/** \brief 3F828, FCC module status register */
#define ADC_FCC0_MODSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_MODSTAT*)0xF5040028u)

/** \brief 3FC00, FCC threshold trigger configuration register */
#define ADC_FCC1_THTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_THTRCFG*)0xF5040400u)

/** \brief 3FC04, FCC gate trigger configuration register */
#define ADC_FCC1_GATRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_GATRCFG*)0xF5040404u)

/** \brief 3FC08, FCC ramp trigger configuration register */
#define ADC_FCC1_RMPTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_RMPTRCFG*)0xF5040408u)

/** \brief 3FC0C, FCC ramp configruation register */
#define ADC_FCC1_RMPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_RMPCFG*)0xF504040Cu)

/** \brief 3FC10, FCC ramp threhsold register */
#define ADC_FCC1_RMPT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_RMPT*)0xF5040410u)

/** \brief 3FC14, FCC module enable register */
#define ADC_FCC1_MODEN /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_MODEN*)0xF5040414u)

/** \brief 3FC18, FCC module configuration register */
#define ADC_FCC1_MODCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_MODCFG*)0xF5040418u)

/** \brief 3FC1C, FCC hyteresis configuration register */
#define ADC_FCC1_HYSTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_HYSTCFG*)0xF504041Cu)

/** \brief 3FC20, FCC boundary flag configuration register */
#define ADC_FCC1_BFLCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_BFLCFG*)0xF5040420u)

/** \brief 3FC24, FCC service request configuration register */
#define ADC_FCC1_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_SRCFG*)0xF5040424u)

/** \brief 3FC28, FCC module status register */
#define ADC_FCC1_MODSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_MODSTAT*)0xF5040428u)

/** \brief 40000, FCC threshold trigger configuration register */
#define ADC_FCC2_THTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_THTRCFG*)0xF5040800u)

/** \brief 40004, FCC gate trigger configuration register */
#define ADC_FCC2_GATRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_GATRCFG*)0xF5040804u)

/** \brief 40008, FCC ramp trigger configuration register */
#define ADC_FCC2_RMPTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_RMPTRCFG*)0xF5040808u)

/** \brief 4000C, FCC ramp configruation register */
#define ADC_FCC2_RMPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_RMPCFG*)0xF504080Cu)

/** \brief 40010, FCC ramp threhsold register */
#define ADC_FCC2_RMPT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_RMPT*)0xF5040810u)

/** \brief 40014, FCC module enable register */
#define ADC_FCC2_MODEN /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_MODEN*)0xF5040814u)

/** \brief 40018, FCC module configuration register */
#define ADC_FCC2_MODCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_MODCFG*)0xF5040818u)

/** \brief 4001C, FCC hyteresis configuration register */
#define ADC_FCC2_HYSTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_HYSTCFG*)0xF504081Cu)

/** \brief 40020, FCC boundary flag configuration register */
#define ADC_FCC2_BFLCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_BFLCFG*)0xF5040820u)

/** \brief 40024, FCC service request configuration register */
#define ADC_FCC2_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_SRCFG*)0xF5040824u)

/** \brief 40028, FCC module status register */
#define ADC_FCC2_MODSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_MODSTAT*)0xF5040828u)

/** \brief 40400, FCC threshold trigger configuration register */
#define ADC_FCC3_THTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_THTRCFG*)0xF5040C00u)

/** \brief 40404, FCC gate trigger configuration register */
#define ADC_FCC3_GATRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_GATRCFG*)0xF5040C04u)

/** \brief 40408, FCC ramp trigger configuration register */
#define ADC_FCC3_RMPTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_RMPTRCFG*)0xF5040C08u)

/** \brief 4040C, FCC ramp configruation register */
#define ADC_FCC3_RMPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_RMPCFG*)0xF5040C0Cu)

/** \brief 40410, FCC ramp threhsold register */
#define ADC_FCC3_RMPT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_RMPT*)0xF5040C10u)

/** \brief 40414, FCC module enable register */
#define ADC_FCC3_MODEN /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_MODEN*)0xF5040C14u)

/** \brief 40418, FCC module configuration register */
#define ADC_FCC3_MODCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_MODCFG*)0xF5040C18u)

/** \brief 4041C, FCC hyteresis configuration register */
#define ADC_FCC3_HYSTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_HYSTCFG*)0xF5040C1Cu)

/** \brief 40420, FCC boundary flag configuration register */
#define ADC_FCC3_BFLCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_BFLCFG*)0xF5040C20u)

/** \brief 40424, FCC service request configuration register */
#define ADC_FCC3_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_SRCFG*)0xF5040C24u)

/** \brief 40428, FCC module status register */
#define ADC_FCC3_MODSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_MODSTAT*)0xF5040C28u)

/** \brief 40800, FCC threshold trigger configuration register */
#define ADC_FCC4_THTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_THTRCFG*)0xF5041000u)

/** \brief 40804, FCC gate trigger configuration register */
#define ADC_FCC4_GATRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_GATRCFG*)0xF5041004u)

/** \brief 40808, FCC ramp trigger configuration register */
#define ADC_FCC4_RMPTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_RMPTRCFG*)0xF5041008u)

/** \brief 4080C, FCC ramp configruation register */
#define ADC_FCC4_RMPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_RMPCFG*)0xF504100Cu)

/** \brief 40810, FCC ramp threhsold register */
#define ADC_FCC4_RMPT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_RMPT*)0xF5041010u)

/** \brief 40814, FCC module enable register */
#define ADC_FCC4_MODEN /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_MODEN*)0xF5041014u)

/** \brief 40818, FCC module configuration register */
#define ADC_FCC4_MODCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_MODCFG*)0xF5041018u)

/** \brief 4081C, FCC hyteresis configuration register */
#define ADC_FCC4_HYSTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_HYSTCFG*)0xF504101Cu)

/** \brief 40820, FCC boundary flag configuration register */
#define ADC_FCC4_BFLCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_BFLCFG*)0xF5041020u)

/** \brief 40824, FCC service request configuration register */
#define ADC_FCC4_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_SRCFG*)0xF5041024u)

/** \brief 40828, FCC module status register */
#define ADC_FCC4_MODSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_MODSTAT*)0xF5041028u)

/** \brief 40C00, FCC threshold trigger configuration register */
#define ADC_FCC5_THTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_THTRCFG*)0xF5041400u)

/** \brief 40C04, FCC gate trigger configuration register */
#define ADC_FCC5_GATRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_GATRCFG*)0xF5041404u)

/** \brief 40C08, FCC ramp trigger configuration register */
#define ADC_FCC5_RMPTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_RMPTRCFG*)0xF5041408u)

/** \brief 40C0C, FCC ramp configruation register */
#define ADC_FCC5_RMPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_RMPCFG*)0xF504140Cu)

/** \brief 40C10, FCC ramp threhsold register */
#define ADC_FCC5_RMPT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_RMPT*)0xF5041410u)

/** \brief 40C14, FCC module enable register */
#define ADC_FCC5_MODEN /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_MODEN*)0xF5041414u)

/** \brief 40C18, FCC module configuration register */
#define ADC_FCC5_MODCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_MODCFG*)0xF5041418u)

/** \brief 40C1C, FCC hyteresis configuration register */
#define ADC_FCC5_HYSTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_HYSTCFG*)0xF504141Cu)

/** \brief 40C20, FCC boundary flag configuration register */
#define ADC_FCC5_BFLCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_BFLCFG*)0xF5041420u)

/** \brief 40C24, FCC service request configuration register */
#define ADC_FCC5_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_SRCFG*)0xF5041424u)

/** \brief 40C28, FCC module status register */
#define ADC_FCC5_MODSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_MODSTAT*)0xF5041428u)

/** \brief 41000, FCC threshold trigger configuration register */
#define ADC_FCC6_THTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_THTRCFG*)0xF5041800u)

/** \brief 41004, FCC gate trigger configuration register */
#define ADC_FCC6_GATRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_GATRCFG*)0xF5041804u)

/** \brief 41008, FCC ramp trigger configuration register */
#define ADC_FCC6_RMPTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_RMPTRCFG*)0xF5041808u)

/** \brief 4100C, FCC ramp configruation register */
#define ADC_FCC6_RMPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_RMPCFG*)0xF504180Cu)

/** \brief 41010, FCC ramp threhsold register */
#define ADC_FCC6_RMPT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_RMPT*)0xF5041810u)

/** \brief 41014, FCC module enable register */
#define ADC_FCC6_MODEN /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_MODEN*)0xF5041814u)

/** \brief 41018, FCC module configuration register */
#define ADC_FCC6_MODCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_MODCFG*)0xF5041818u)

/** \brief 4101C, FCC hyteresis configuration register */
#define ADC_FCC6_HYSTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_HYSTCFG*)0xF504181Cu)

/** \brief 41020, FCC boundary flag configuration register */
#define ADC_FCC6_BFLCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_BFLCFG*)0xF5041820u)

/** \brief 41024, FCC service request configuration register */
#define ADC_FCC6_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_SRCFG*)0xF5041824u)

/** \brief 41028, FCC module status register */
#define ADC_FCC6_MODSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_MODSTAT*)0xF5041828u)

/** \brief 41400, FCC threshold trigger configuration register */
#define ADC_FCC7_THTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_THTRCFG*)0xF5041C00u)

/** \brief 41404, FCC gate trigger configuration register */
#define ADC_FCC7_GATRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_GATRCFG*)0xF5041C04u)

/** \brief 41408, FCC ramp trigger configuration register */
#define ADC_FCC7_RMPTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_RMPTRCFG*)0xF5041C08u)

/** \brief 4140C, FCC ramp configruation register */
#define ADC_FCC7_RMPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_RMPCFG*)0xF5041C0Cu)

/** \brief 41410, FCC ramp threhsold register */
#define ADC_FCC7_RMPT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_RMPT*)0xF5041C10u)

/** \brief 41414, FCC module enable register */
#define ADC_FCC7_MODEN /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_MODEN*)0xF5041C14u)

/** \brief 41418, FCC module configuration register */
#define ADC_FCC7_MODCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_MODCFG*)0xF5041C18u)

/** \brief 4141C, FCC hyteresis configuration register */
#define ADC_FCC7_HYSTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_HYSTCFG*)0xF5041C1Cu)

/** \brief 41420, FCC boundary flag configuration register */
#define ADC_FCC7_BFLCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_BFLCFG*)0xF5041C20u)

/** \brief 41424, FCC service request configuration register */
#define ADC_FCC7_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_SRCFG*)0xF5041C24u)

/** \brief 41428, FCC module status register */
#define ADC_FCC7_MODSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_MODSTAT*)0xF5041C28u)

/** \brief 41800, FCC threshold trigger configuration register */
#define ADC_FCC8_THTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_THTRCFG*)0xF5042000u)

/** \brief 41804, FCC gate trigger configuration register */
#define ADC_FCC8_GATRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_GATRCFG*)0xF5042004u)

/** \brief 41808, FCC ramp trigger configuration register */
#define ADC_FCC8_RMPTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_RMPTRCFG*)0xF5042008u)

/** \brief 4180C, FCC ramp configruation register */
#define ADC_FCC8_RMPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_RMPCFG*)0xF504200Cu)

/** \brief 41810, FCC ramp threhsold register */
#define ADC_FCC8_RMPT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_RMPT*)0xF5042010u)

/** \brief 41814, FCC module enable register */
#define ADC_FCC8_MODEN /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_MODEN*)0xF5042014u)

/** \brief 41818, FCC module configuration register */
#define ADC_FCC8_MODCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_MODCFG*)0xF5042018u)

/** \brief 4181C, FCC hyteresis configuration register */
#define ADC_FCC8_HYSTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_HYSTCFG*)0xF504201Cu)

/** \brief 41820, FCC boundary flag configuration register */
#define ADC_FCC8_BFLCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_BFLCFG*)0xF5042020u)

/** \brief 41824, FCC service request configuration register */
#define ADC_FCC8_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_SRCFG*)0xF5042024u)

/** \brief 41828, FCC module status register */
#define ADC_FCC8_MODSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_MODSTAT*)0xF5042028u)

/** \brief 41C00, FCC threshold trigger configuration register */
#define ADC_FCC9_THTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_THTRCFG*)0xF5042400u)

/** \brief 41C04, FCC gate trigger configuration register */
#define ADC_FCC9_GATRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_GATRCFG*)0xF5042404u)

/** \brief 41C08, FCC ramp trigger configuration register */
#define ADC_FCC9_RMPTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_RMPTRCFG*)0xF5042408u)

/** \brief 41C0C, FCC ramp configruation register */
#define ADC_FCC9_RMPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_RMPCFG*)0xF504240Cu)

/** \brief 41C10, FCC ramp threhsold register */
#define ADC_FCC9_RMPT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_RMPT*)0xF5042410u)

/** \brief 41C14, FCC module enable register */
#define ADC_FCC9_MODEN /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_MODEN*)0xF5042414u)

/** \brief 41C18, FCC module configuration register */
#define ADC_FCC9_MODCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_MODCFG*)0xF5042418u)

/** \brief 41C1C, FCC hyteresis configuration register */
#define ADC_FCC9_HYSTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_HYSTCFG*)0xF504241Cu)

/** \brief 41C20, FCC boundary flag configuration register */
#define ADC_FCC9_BFLCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_BFLCFG*)0xF5042420u)

/** \brief 41C24, FCC service request configuration register */
#define ADC_FCC9_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_SRCFG*)0xF5042424u)

/** \brief 41C28, FCC module status register */
#define ADC_FCC9_MODSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_FCC_MODSTAT*)0xF5042428u)

/** \brief 5F000, DSADC global configuration register */
#define ADC_DSADC_GLOBCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_GLOBCFG*)0xF505F800u)

/** \brief 5F004, DSADC global run control register for filter chain */
#define ADC_DSADC_GLOBRCF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_GLOBRCF*)0xF505F804u)

/** \brief 5F008, DSADC global run control register for analog modulator */
#define ADC_DSADC_GLOBRCM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_GLOBRCM*)0xF505F808u)

/** \brief 5F00C, DSADC carrier generator configuration register */
#define ADC_DSADC_CGCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_CGCFG*)0xF505F80Cu)

/** \brief 5F010, DSADC carrier generator status register */
#define ADC_DSADC_CGST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_CGST*)0xF505F810u)

/** \brief 5F014, DSADC event flag register on main result register */
#define ADC_DSADC_RESMF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_RESMF*)0xF505F814u)

/** \brief 5F018, DSADC event flag register on auxiliary result register */
#define ADC_DSADC_RESAF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_RESAF*)0xF505F818u)

/** \brief 5F01C, DSADC boundary flag event register */
#define ADC_DSADC_BOUNDF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_BOUNDF*)0xF505F81Cu)

/** \brief 5F020, DSADC result event (main) flag clear register */
#define ADC_DSADC_RESMFCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_RESMFCL*)0xF505F820u)

/** \brief 5F024, DSADC result event (auxiliary) flag clear register */
#define ADC_DSADC_RESAFCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_RESAFCL*)0xF505F824u)

/** \brief 5F028, DSADC boundary event flag clear register */
#define ADC_DSADC_BOUNDFCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_BOUNDFCL*)0xF505F828u)

/** \brief 5F02C, OCDS control and status register for DSADC */
#define ADC_DSADC_OCSDSADC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_OCSDSADC*)0xF505F82Cu)

/** \brief 5F030, OCDS control and status register for EXMOD */
#define ADC_DSADC_OCSEXMOD /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_OCSEXMOD*)0xF505F830u)

/** \brief 5F034, DSADC global reference status register */
#define ADC_DSADC_REFST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_REFST*)0xF505F834u)

/** \brief 5F038, DSADC global reference status register clear */
#define ADC_DSADC_REFERRCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_REFERRCL*)0xF505F838u)

/** \brief 5F800, DSADC channel configuration register 0 */
#define ADC_DSADC_IN0_CHCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHCFG*)0xF5060000u)

/** \brief 5F804, DSADC channel status register 0 */
#define ADC_DSADC_IN0_CHST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHST*)0xF5060004u)

/** \brief 5F808, DSADC common mode voltage register 0 */
#define ADC_DSADC_IN0_VCM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_VCM*)0xF5060008u)

/** \brief 5F80C, DSADC CIC configuration register 0 */
#define ADC_DSADC_IN0_CICCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CICCFG*)0xF506000Cu)

/** \brief 5F810, DSADC integrator configuration register 0 */
#define ADC_DSADC_IN0_INTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTCFG*)0xF5060010u)

/** \brief 5F814, DSADC intermediate integration value register 0 */
#define ADC_DSADC_IN0_INTIVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTIVAL*)0xF5060014u)

/** \brief 5F818, DSADC integrator status register 0 */
#define ADC_DSADC_IN0_INTST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTST*)0xF5060018u)

/** \brief 5F81C, DSADC gain calibration register 0 */
#define ADC_DSADC_IN0_GAINCAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCAL*)0xF506001Cu)

/** \brief 5F820, DSADC gain control register 0 */
#define ADC_DSADC_IN0_GAINCTR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCTR*)0xF5060020u)

/** \brief 5F824, DSADC gain correction register 0 */
#define ADC_DSADC_IN0_GAINCORR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCORR*)0xF5060024u)

/** \brief 5F828, DSADC offset compensation register 0 */
#define ADC_DSADC_IN0_OFFCOMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_OFFCOMP*)0xF5060028u)

/** \brief 5F82C, DSADC timestamp register 0 */
#define ADC_DSADC_IN0_TSTMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSTMP*)0xF506002Cu)

/** \brief 5F830, DSADC timestamp counter 0 */
#define ADC_DSADC_IN0_TSCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSCNT*)0xF5060030u)

/** \brief 5F834, DSADC result register 0 main */
#define ADC_DSADC_IN0_RESM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RESM*)0xF5060034u)

/** \brief 5F838, DSADC result register 0 auxiliary */
#define ADC_DSADC_IN0_RESA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RESA*)0xF5060038u)

/** \brief 5F83C, DSADC carrier generator synchronization register 0 */
#define ADC_DSADC_IN0_CGSYNC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CGSYNC*)0xF506003Cu)

/** \brief 5F840, DSADC rectification configuration register 0 */
#define ADC_DSADC_IN0_RECTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RECTCFG*)0xF5060040u)

/** \brief 5F844, DSADC boundary select register 0 */
#define ADC_DSADC_IN0_BOUNDSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BOUNDSEL*)0xF5060044u)

/** \brief 5F848, DSADC integrator trigger configuration register 0 */
#define ADC_DSADC_IN0_INTTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTTRCFG*)0xF5060048u)

/** \brief 5F84C, DSADC timestamp trigger configuration register 0 */
#define ADC_DSADC_IN0_TSTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSTRCFG*)0xF506004Cu)

/** \brief 5F850, DSADC input mux trigger configuration register 0 */
#define ADC_DSADC_IN0_IMXTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_IMXTRCFG*)0xF5060050u)

/** \brief 5F854, DSADC service request trigger configuration register 0 */
#define ADC_DSADC_IN0_SRTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_SRTRCFG*)0xF5060054u)

/** \brief 5F858, DSADC channel error clear register 0 */
#define ADC_DSADC_IN0_CHERRCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHERRCL*)0xF5060058u)

/** \brief 5F85C, DSADC service request configuration register */
#define ADC_DSADC_IN0_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_SRCFG*)0xF506005Cu)

/** \brief 5F864, DSADC carrier generation and rectification status register 0 */
#define ADC_DSADC_IN0_CGRECST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CGRECST*)0xF5060064u)

/** \brief 5F868, DSADC boundary mode configuration register 0 */
#define ADC_DSADC_IN0_BNDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BNDCFG*)0xF5060068u)

/** \brief 5F86C, DSADC boundary request trigger configuration register 0 */
#define ADC_DSADC_IN0_BNDTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BNDTRCFG*)0xF506006Cu)

/** \brief 5F870, DSADC boundary status register 0 */
#define ADC_DSADC_IN0_BOUNDST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BOUNDST*)0xF5060070u)

/** \brief 5FC00, DSADC channel configuration register 1 */
#define ADC_DSADC_IN1_CHCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHCFG*)0xF5060400u)

/** \brief 5FC04, DSADC channel status register 1 */
#define ADC_DSADC_IN1_CHST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHST*)0xF5060404u)

/** \brief 5FC08, DSADC common mode voltage register 1 */
#define ADC_DSADC_IN1_VCM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_VCM*)0xF5060408u)

/** \brief 5FC0C, DSADC CIC configuration register 1 */
#define ADC_DSADC_IN1_CICCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CICCFG*)0xF506040Cu)

/** \brief 5FC10, DSADC integrator configuration register 1 */
#define ADC_DSADC_IN1_INTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTCFG*)0xF5060410u)

/** \brief 5FC14, DSADC intermediate integration value register 1 */
#define ADC_DSADC_IN1_INTIVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTIVAL*)0xF5060414u)

/** \brief 5FC18, DSADC integrator status register 1 */
#define ADC_DSADC_IN1_INTST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTST*)0xF5060418u)

/** \brief 5FC1C, DSADC gain calibration register 1 */
#define ADC_DSADC_IN1_GAINCAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCAL*)0xF506041Cu)

/** \brief 5FC20, DSADC gain control register 1 */
#define ADC_DSADC_IN1_GAINCTR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCTR*)0xF5060420u)

/** \brief 5FC24, DSADC gain correction register 1 */
#define ADC_DSADC_IN1_GAINCORR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCORR*)0xF5060424u)

/** \brief 5FC28, DSADC offset compensation register 1 */
#define ADC_DSADC_IN1_OFFCOMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_OFFCOMP*)0xF5060428u)

/** \brief 5FC2C, DSADC timestamp register 1 */
#define ADC_DSADC_IN1_TSTMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSTMP*)0xF506042Cu)

/** \brief 5FC30, DSADC timestamp counter 1 */
#define ADC_DSADC_IN1_TSCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSCNT*)0xF5060430u)

/** \brief 5FC34, DSADC result register 1 main */
#define ADC_DSADC_IN1_RESM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RESM*)0xF5060434u)

/** \brief 5FC38, DSADC result register 1 auxiliary */
#define ADC_DSADC_IN1_RESA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RESA*)0xF5060438u)

/** \brief 5FC3C, DSADC carrier generator synchronization register 1 */
#define ADC_DSADC_IN1_CGSYNC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CGSYNC*)0xF506043Cu)

/** \brief 5FC40, DSADC rectification configuration register 1 */
#define ADC_DSADC_IN1_RECTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RECTCFG*)0xF5060440u)

/** \brief 5FC44, DSADC boundary select register 1 */
#define ADC_DSADC_IN1_BOUNDSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BOUNDSEL*)0xF5060444u)

/** \brief 5FC48, DSADC integrator trigger configuration register 1 */
#define ADC_DSADC_IN1_INTTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTTRCFG*)0xF5060448u)

/** \brief 5FC4C, DSADC timestamp trigger configuration register 1 */
#define ADC_DSADC_IN1_TSTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSTRCFG*)0xF506044Cu)

/** \brief 5FC50, DSADC input mux trigger configuration register 1 */
#define ADC_DSADC_IN1_IMXTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_IMXTRCFG*)0xF5060450u)

/** \brief 5FC54, DSADC service request trigger configuration register 1 */
#define ADC_DSADC_IN1_SRTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_SRTRCFG*)0xF5060454u)

/** \brief 5FC58, DSADC channel error clear register 1 */
#define ADC_DSADC_IN1_CHERRCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHERRCL*)0xF5060458u)

/** \brief 5FC5C, DSADC service request configuration register */
#define ADC_DSADC_IN1_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_SRCFG*)0xF506045Cu)

/** \brief 5FC64, DSADC carrier generation and rectification status register 1 */
#define ADC_DSADC_IN1_CGRECST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CGRECST*)0xF5060464u)

/** \brief 5FC68, DSADC boundary mode configuration register 1 */
#define ADC_DSADC_IN1_BNDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BNDCFG*)0xF5060468u)

/** \brief 5FC6C, DSADC boundary request trigger configuration register 1 */
#define ADC_DSADC_IN1_BNDTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BNDTRCFG*)0xF506046Cu)

/** \brief 5FC70, DSADC boundary status register 1 */
#define ADC_DSADC_IN1_BOUNDST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BOUNDST*)0xF5060470u)

/** \brief 60000, DSADC channel configuration register 2 */
#define ADC_DSADC_IN2_CHCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHCFG*)0xF5060800u)

/** \brief 60004, DSADC channel status register 2 */
#define ADC_DSADC_IN2_CHST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHST*)0xF5060804u)

/** \brief 60008, DSADC common mode voltage register 2 */
#define ADC_DSADC_IN2_VCM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_VCM*)0xF5060808u)

/** \brief 6000C, DSADC CIC configuration register 2 */
#define ADC_DSADC_IN2_CICCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CICCFG*)0xF506080Cu)

/** \brief 60010, DSADC integrator configuration register 2 */
#define ADC_DSADC_IN2_INTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTCFG*)0xF5060810u)

/** \brief 60014, DSADC intermediate integration value register 2 */
#define ADC_DSADC_IN2_INTIVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTIVAL*)0xF5060814u)

/** \brief 60018, DSADC integrator status register 2 */
#define ADC_DSADC_IN2_INTST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTST*)0xF5060818u)

/** \brief 6001C, DSADC gain calibration register 2 */
#define ADC_DSADC_IN2_GAINCAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCAL*)0xF506081Cu)

/** \brief 60020, DSADC gain control register 2 */
#define ADC_DSADC_IN2_GAINCTR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCTR*)0xF5060820u)

/** \brief 60024, DSADC gain correction register 2 */
#define ADC_DSADC_IN2_GAINCORR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCORR*)0xF5060824u)

/** \brief 60028, DSADC offset compensation register 2 */
#define ADC_DSADC_IN2_OFFCOMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_OFFCOMP*)0xF5060828u)

/** \brief 6002C, DSADC timestamp register 2 */
#define ADC_DSADC_IN2_TSTMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSTMP*)0xF506082Cu)

/** \brief 60030, DSADC timestamp counter 2 */
#define ADC_DSADC_IN2_TSCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSCNT*)0xF5060830u)

/** \brief 60034, DSADC result register 2 main */
#define ADC_DSADC_IN2_RESM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RESM*)0xF5060834u)

/** \brief 60038, DSADC result register 2 auxiliary */
#define ADC_DSADC_IN2_RESA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RESA*)0xF5060838u)

/** \brief 6003C, DSADC carrier generator synchronization register 2 */
#define ADC_DSADC_IN2_CGSYNC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CGSYNC*)0xF506083Cu)

/** \brief 60040, DSADC rectification configuration register 2 */
#define ADC_DSADC_IN2_RECTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RECTCFG*)0xF5060840u)

/** \brief 60044, DSADC boundary select register 2 */
#define ADC_DSADC_IN2_BOUNDSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BOUNDSEL*)0xF5060844u)

/** \brief 60048, DSADC integrator trigger configuration register 2 */
#define ADC_DSADC_IN2_INTTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTTRCFG*)0xF5060848u)

/** \brief 6004C, DSADC timestamp trigger configuration register 2 */
#define ADC_DSADC_IN2_TSTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSTRCFG*)0xF506084Cu)

/** \brief 60050, DSADC input mux trigger configuration register 2 */
#define ADC_DSADC_IN2_IMXTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_IMXTRCFG*)0xF5060850u)

/** \brief 60054, DSADC service request trigger configuration register 2 */
#define ADC_DSADC_IN2_SRTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_SRTRCFG*)0xF5060854u)

/** \brief 60058, DSADC channel error clear register 2 */
#define ADC_DSADC_IN2_CHERRCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHERRCL*)0xF5060858u)

/** \brief 6005C, DSADC service request configuration register */
#define ADC_DSADC_IN2_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_SRCFG*)0xF506085Cu)

/** \brief 60064, DSADC carrier generation and rectification status register 2 */
#define ADC_DSADC_IN2_CGRECST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CGRECST*)0xF5060864u)

/** \brief 60068, DSADC boundary mode configuration register 2 */
#define ADC_DSADC_IN2_BNDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BNDCFG*)0xF5060868u)

/** \brief 6006C, DSADC boundary request trigger configuration register 2 */
#define ADC_DSADC_IN2_BNDTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BNDTRCFG*)0xF506086Cu)

/** \brief 60070, DSADC boundary status register 2 */
#define ADC_DSADC_IN2_BOUNDST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BOUNDST*)0xF5060870u)

/** \brief 60400, DSADC channel configuration register 3 */
#define ADC_DSADC_IN3_CHCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHCFG*)0xF5060C00u)

/** \brief 60404, DSADC channel status register 3 */
#define ADC_DSADC_IN3_CHST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHST*)0xF5060C04u)

/** \brief 60408, DSADC common mode voltage register 3 */
#define ADC_DSADC_IN3_VCM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_VCM*)0xF5060C08u)

/** \brief 6040C, DSADC CIC configuration register 3 */
#define ADC_DSADC_IN3_CICCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CICCFG*)0xF5060C0Cu)

/** \brief 60410, DSADC integrator configuration register 3 */
#define ADC_DSADC_IN3_INTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTCFG*)0xF5060C10u)

/** \brief 60414, DSADC intermediate integration value register 3 */
#define ADC_DSADC_IN3_INTIVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTIVAL*)0xF5060C14u)

/** \brief 60418, DSADC integrator status register 3 */
#define ADC_DSADC_IN3_INTST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTST*)0xF5060C18u)

/** \brief 6041C, DSADC gain calibration register 3 */
#define ADC_DSADC_IN3_GAINCAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCAL*)0xF5060C1Cu)

/** \brief 60420, DSADC gain control register 3 */
#define ADC_DSADC_IN3_GAINCTR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCTR*)0xF5060C20u)

/** \brief 60424, DSADC gain correction register 3 */
#define ADC_DSADC_IN3_GAINCORR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCORR*)0xF5060C24u)

/** \brief 60428, DSADC offset compensation register 3 */
#define ADC_DSADC_IN3_OFFCOMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_OFFCOMP*)0xF5060C28u)

/** \brief 6042C, DSADC timestamp register 3 */
#define ADC_DSADC_IN3_TSTMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSTMP*)0xF5060C2Cu)

/** \brief 60430, DSADC timestamp counter 3 */
#define ADC_DSADC_IN3_TSCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSCNT*)0xF5060C30u)

/** \brief 60434, DSADC result register 3 main */
#define ADC_DSADC_IN3_RESM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RESM*)0xF5060C34u)

/** \brief 60438, DSADC result register 3 auxiliary */
#define ADC_DSADC_IN3_RESA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RESA*)0xF5060C38u)

/** \brief 6043C, DSADC carrier generator synchronization register 3 */
#define ADC_DSADC_IN3_CGSYNC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CGSYNC*)0xF5060C3Cu)

/** \brief 60440, DSADC rectification configuration register 3 */
#define ADC_DSADC_IN3_RECTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RECTCFG*)0xF5060C40u)

/** \brief 60444, DSADC boundary select register 3 */
#define ADC_DSADC_IN3_BOUNDSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BOUNDSEL*)0xF5060C44u)

/** \brief 60448, DSADC integrator trigger configuration register 3 */
#define ADC_DSADC_IN3_INTTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTTRCFG*)0xF5060C48u)

/** \brief 6044C, DSADC timestamp trigger configuration register 3 */
#define ADC_DSADC_IN3_TSTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSTRCFG*)0xF5060C4Cu)

/** \brief 60450, DSADC input mux trigger configuration register 3 */
#define ADC_DSADC_IN3_IMXTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_IMXTRCFG*)0xF5060C50u)

/** \brief 60454, DSADC service request trigger configuration register 3 */
#define ADC_DSADC_IN3_SRTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_SRTRCFG*)0xF5060C54u)

/** \brief 60458, DSADC channel error clear register 3 */
#define ADC_DSADC_IN3_CHERRCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHERRCL*)0xF5060C58u)

/** \brief 6045C, DSADC service request configuration register */
#define ADC_DSADC_IN3_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_SRCFG*)0xF5060C5Cu)

/** \brief 60464, DSADC carrier generation and rectification status register 3 */
#define ADC_DSADC_IN3_CGRECST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CGRECST*)0xF5060C64u)

/** \brief 60468, DSADC boundary mode configuration register 3 */
#define ADC_DSADC_IN3_BNDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BNDCFG*)0xF5060C68u)

/** \brief 6046C, DSADC boundary request trigger configuration register 3 */
#define ADC_DSADC_IN3_BNDTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BNDTRCFG*)0xF5060C6Cu)

/** \brief 60470, DSADC boundary status register 3 */
#define ADC_DSADC_IN3_BOUNDST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BOUNDST*)0xF5060C70u)

/** \brief 60800, DSADC channel configuration register 4 */
#define ADC_DSADC_IN4_CHCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHCFG*)0xF5061000u)

/** \brief 60804, DSADC channel status register 4 */
#define ADC_DSADC_IN4_CHST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHST*)0xF5061004u)

/** \brief 60808, DSADC common mode voltage register 4 */
#define ADC_DSADC_IN4_VCM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_VCM*)0xF5061008u)

/** \brief 6080C, DSADC CIC configuration register 4 */
#define ADC_DSADC_IN4_CICCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CICCFG*)0xF506100Cu)

/** \brief 60810, DSADC integrator configuration register 4 */
#define ADC_DSADC_IN4_INTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTCFG*)0xF5061010u)

/** \brief 60814, DSADC intermediate integration value register 4 */
#define ADC_DSADC_IN4_INTIVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTIVAL*)0xF5061014u)

/** \brief 60818, DSADC integrator status register 4 */
#define ADC_DSADC_IN4_INTST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTST*)0xF5061018u)

/** \brief 6081C, DSADC gain calibration register 4 */
#define ADC_DSADC_IN4_GAINCAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCAL*)0xF506101Cu)

/** \brief 60820, DSADC gain control register 4 */
#define ADC_DSADC_IN4_GAINCTR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCTR*)0xF5061020u)

/** \brief 60824, DSADC gain correction register 4 */
#define ADC_DSADC_IN4_GAINCORR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCORR*)0xF5061024u)

/** \brief 60828, DSADC offset compensation register 4 */
#define ADC_DSADC_IN4_OFFCOMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_OFFCOMP*)0xF5061028u)

/** \brief 6082C, DSADC timestamp register 4 */
#define ADC_DSADC_IN4_TSTMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSTMP*)0xF506102Cu)

/** \brief 60830, DSADC timestamp counter 4 */
#define ADC_DSADC_IN4_TSCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSCNT*)0xF5061030u)

/** \brief 60834, DSADC result register 4 main */
#define ADC_DSADC_IN4_RESM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RESM*)0xF5061034u)

/** \brief 60838, DSADC result register 4 auxiliary */
#define ADC_DSADC_IN4_RESA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RESA*)0xF5061038u)

/** \brief 6083C, DSADC carrier generator synchronization register 4 */
#define ADC_DSADC_IN4_CGSYNC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CGSYNC*)0xF506103Cu)

/** \brief 60840, DSADC rectification configuration register 4 */
#define ADC_DSADC_IN4_RECTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RECTCFG*)0xF5061040u)

/** \brief 60844, DSADC boundary select register 4 */
#define ADC_DSADC_IN4_BOUNDSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BOUNDSEL*)0xF5061044u)

/** \brief 60848, DSADC integrator trigger configuration register 4 */
#define ADC_DSADC_IN4_INTTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTTRCFG*)0xF5061048u)

/** \brief 6084C, DSADC timestamp trigger configuration register 4 */
#define ADC_DSADC_IN4_TSTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSTRCFG*)0xF506104Cu)

/** \brief 60850, DSADC input mux trigger configuration register 4 */
#define ADC_DSADC_IN4_IMXTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_IMXTRCFG*)0xF5061050u)

/** \brief 60854, DSADC service request trigger configuration register 4 */
#define ADC_DSADC_IN4_SRTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_SRTRCFG*)0xF5061054u)

/** \brief 60858, DSADC channel error clear register 4 */
#define ADC_DSADC_IN4_CHERRCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHERRCL*)0xF5061058u)

/** \brief 6085C, DSADC service request configuration register */
#define ADC_DSADC_IN4_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_SRCFG*)0xF506105Cu)

/** \brief 60864, DSADC carrier generation and rectification status register 4 */
#define ADC_DSADC_IN4_CGRECST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CGRECST*)0xF5061064u)

/** \brief 60868, DSADC boundary mode configuration register 4 */
#define ADC_DSADC_IN4_BNDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BNDCFG*)0xF5061068u)

/** \brief 6086C, DSADC boundary request trigger configuration register 4 */
#define ADC_DSADC_IN4_BNDTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BNDTRCFG*)0xF506106Cu)

/** \brief 60870, DSADC boundary status register 4 */
#define ADC_DSADC_IN4_BOUNDST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BOUNDST*)0xF5061070u)

/** \brief 60C00, DSADC channel configuration register 5 */
#define ADC_DSADC_IN5_CHCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHCFG*)0xF5061400u)

/** \brief 60C04, DSADC channel status register 5 */
#define ADC_DSADC_IN5_CHST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHST*)0xF5061404u)

/** \brief 60C08, DSADC common mode voltage register 5 */
#define ADC_DSADC_IN5_VCM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_VCM*)0xF5061408u)

/** \brief 60C0C, DSADC CIC configuration register 5 */
#define ADC_DSADC_IN5_CICCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CICCFG*)0xF506140Cu)

/** \brief 60C10, DSADC integrator configuration register 5 */
#define ADC_DSADC_IN5_INTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTCFG*)0xF5061410u)

/** \brief 60C14, DSADC intermediate integration value register 5 */
#define ADC_DSADC_IN5_INTIVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTIVAL*)0xF5061414u)

/** \brief 60C18, DSADC integrator status register 5 */
#define ADC_DSADC_IN5_INTST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTST*)0xF5061418u)

/** \brief 60C1C, DSADC gain calibration register 5 */
#define ADC_DSADC_IN5_GAINCAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCAL*)0xF506141Cu)

/** \brief 60C20, DSADC gain control register 5 */
#define ADC_DSADC_IN5_GAINCTR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCTR*)0xF5061420u)

/** \brief 60C24, DSADC gain correction register 5 */
#define ADC_DSADC_IN5_GAINCORR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCORR*)0xF5061424u)

/** \brief 60C28, DSADC offset compensation register 5 */
#define ADC_DSADC_IN5_OFFCOMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_OFFCOMP*)0xF5061428u)

/** \brief 60C2C, DSADC timestamp register 5 */
#define ADC_DSADC_IN5_TSTMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSTMP*)0xF506142Cu)

/** \brief 60C30, DSADC timestamp counter 5 */
#define ADC_DSADC_IN5_TSCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSCNT*)0xF5061430u)

/** \brief 60C34, DSADC result register 5 main */
#define ADC_DSADC_IN5_RESM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RESM*)0xF5061434u)

/** \brief 60C38, DSADC result register 5 auxiliary */
#define ADC_DSADC_IN5_RESA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RESA*)0xF5061438u)

/** \brief 60C3C, DSADC carrier generator synchronization register 5 */
#define ADC_DSADC_IN5_CGSYNC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CGSYNC*)0xF506143Cu)

/** \brief 60C40, DSADC rectification configuration register 5 */
#define ADC_DSADC_IN5_RECTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RECTCFG*)0xF5061440u)

/** \brief 60C44, DSADC boundary select register 5 */
#define ADC_DSADC_IN5_BOUNDSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BOUNDSEL*)0xF5061444u)

/** \brief 60C48, DSADC integrator trigger configuration register 5 */
#define ADC_DSADC_IN5_INTTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTTRCFG*)0xF5061448u)

/** \brief 60C4C, DSADC timestamp trigger configuration register 5 */
#define ADC_DSADC_IN5_TSTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSTRCFG*)0xF506144Cu)

/** \brief 60C50, DSADC input mux trigger configuration register 5 */
#define ADC_DSADC_IN5_IMXTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_IMXTRCFG*)0xF5061450u)

/** \brief 60C54, DSADC service request trigger configuration register 5 */
#define ADC_DSADC_IN5_SRTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_SRTRCFG*)0xF5061454u)

/** \brief 60C58, DSADC channel error clear register 5 */
#define ADC_DSADC_IN5_CHERRCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHERRCL*)0xF5061458u)

/** \brief 60C5C, DSADC service request configuration register */
#define ADC_DSADC_IN5_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_SRCFG*)0xF506145Cu)

/** \brief 60C64, DSADC carrier generation and rectification status register 5 */
#define ADC_DSADC_IN5_CGRECST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CGRECST*)0xF5061464u)

/** \brief 60C68, DSADC boundary mode configuration register 5 */
#define ADC_DSADC_IN5_BNDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BNDCFG*)0xF5061468u)

/** \brief 60C6C, DSADC boundary request trigger configuration register 5 */
#define ADC_DSADC_IN5_BNDTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BNDTRCFG*)0xF506146Cu)

/** \brief 60C70, DSADC boundary status register 5 */
#define ADC_DSADC_IN5_BOUNDST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BOUNDST*)0xF5061470u)

/** \brief 61000, DSADC channel configuration register 6 */
#define ADC_DSADC_IN6_CHCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHCFG*)0xF5061800u)

/** \brief 61004, DSADC channel status register 6 */
#define ADC_DSADC_IN6_CHST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHST*)0xF5061804u)

/** \brief 61008, DSADC common mode voltage register 6 */
#define ADC_DSADC_IN6_VCM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_VCM*)0xF5061808u)

/** \brief 6100C, DSADC CIC configuration register 6 */
#define ADC_DSADC_IN6_CICCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CICCFG*)0xF506180Cu)

/** \brief 61010, DSADC integrator configuration register 6 */
#define ADC_DSADC_IN6_INTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTCFG*)0xF5061810u)

/** \brief 61014, DSADC intermediate integration value register 6 */
#define ADC_DSADC_IN6_INTIVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTIVAL*)0xF5061814u)

/** \brief 61018, DSADC integrator status register 6 */
#define ADC_DSADC_IN6_INTST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTST*)0xF5061818u)

/** \brief 6101C, DSADC gain calibration register 6 */
#define ADC_DSADC_IN6_GAINCAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCAL*)0xF506181Cu)

/** \brief 61020, DSADC gain control register 6 */
#define ADC_DSADC_IN6_GAINCTR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCTR*)0xF5061820u)

/** \brief 61024, DSADC gain correction register 6 */
#define ADC_DSADC_IN6_GAINCORR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCORR*)0xF5061824u)

/** \brief 61028, DSADC offset compensation register 6 */
#define ADC_DSADC_IN6_OFFCOMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_OFFCOMP*)0xF5061828u)

/** \brief 6102C, DSADC timestamp register 6 */
#define ADC_DSADC_IN6_TSTMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSTMP*)0xF506182Cu)

/** \brief 61030, DSADC timestamp counter 6 */
#define ADC_DSADC_IN6_TSCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSCNT*)0xF5061830u)

/** \brief 61034, DSADC result register 6 main */
#define ADC_DSADC_IN6_RESM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RESM*)0xF5061834u)

/** \brief 61038, DSADC result register 6 auxiliary */
#define ADC_DSADC_IN6_RESA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RESA*)0xF5061838u)

/** \brief 6103C, DSADC carrier generator synchronization register 6 */
#define ADC_DSADC_IN6_CGSYNC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CGSYNC*)0xF506183Cu)

/** \brief 61040, DSADC rectification configuration register 6 */
#define ADC_DSADC_IN6_RECTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RECTCFG*)0xF5061840u)

/** \brief 61044, DSADC boundary select register 6 */
#define ADC_DSADC_IN6_BOUNDSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BOUNDSEL*)0xF5061844u)

/** \brief 61048, DSADC integrator trigger configuration register 6 */
#define ADC_DSADC_IN6_INTTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTTRCFG*)0xF5061848u)

/** \brief 6104C, DSADC timestamp trigger configuration register 6 */
#define ADC_DSADC_IN6_TSTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSTRCFG*)0xF506184Cu)

/** \brief 61050, DSADC input mux trigger configuration register 6 */
#define ADC_DSADC_IN6_IMXTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_IMXTRCFG*)0xF5061850u)

/** \brief 61054, DSADC service request trigger configuration register 6 */
#define ADC_DSADC_IN6_SRTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_SRTRCFG*)0xF5061854u)

/** \brief 61058, DSADC channel error clear register 6 */
#define ADC_DSADC_IN6_CHERRCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHERRCL*)0xF5061858u)

/** \brief 6105C, DSADC service request configuration register */
#define ADC_DSADC_IN6_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_SRCFG*)0xF506185Cu)

/** \brief 61064, DSADC carrier generation and rectification status register 6 */
#define ADC_DSADC_IN6_CGRECST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CGRECST*)0xF5061864u)

/** \brief 61068, DSADC boundary mode configuration register 6 */
#define ADC_DSADC_IN6_BNDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BNDCFG*)0xF5061868u)

/** \brief 6106C, DSADC boundary request trigger configuration register 6 */
#define ADC_DSADC_IN6_BNDTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BNDTRCFG*)0xF506186Cu)

/** \brief 61070, DSADC boundary status register 6 */
#define ADC_DSADC_IN6_BOUNDST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BOUNDST*)0xF5061870u)

/** \brief 61400, DSADC channel configuration register 7 */
#define ADC_DSADC_IN7_CHCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHCFG*)0xF5061C00u)

/** \brief 61404, DSADC channel status register 7 */
#define ADC_DSADC_IN7_CHST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHST*)0xF5061C04u)

/** \brief 61408, DSADC common mode voltage register 7 */
#define ADC_DSADC_IN7_VCM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_VCM*)0xF5061C08u)

/** \brief 6140C, DSADC CIC configuration register 7 */
#define ADC_DSADC_IN7_CICCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CICCFG*)0xF5061C0Cu)

/** \brief 61410, DSADC integrator configuration register 7 */
#define ADC_DSADC_IN7_INTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTCFG*)0xF5061C10u)

/** \brief 61414, DSADC intermediate integration value register 7 */
#define ADC_DSADC_IN7_INTIVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTIVAL*)0xF5061C14u)

/** \brief 61418, DSADC integrator status register 7 */
#define ADC_DSADC_IN7_INTST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTST*)0xF5061C18u)

/** \brief 6141C, DSADC gain calibration register 7 */
#define ADC_DSADC_IN7_GAINCAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCAL*)0xF5061C1Cu)

/** \brief 61420, DSADC gain control register 7 */
#define ADC_DSADC_IN7_GAINCTR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCTR*)0xF5061C20u)

/** \brief 61424, DSADC gain correction register 7 */
#define ADC_DSADC_IN7_GAINCORR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCORR*)0xF5061C24u)

/** \brief 61428, DSADC offset compensation register 7 */
#define ADC_DSADC_IN7_OFFCOMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_OFFCOMP*)0xF5061C28u)

/** \brief 6142C, DSADC timestamp register 7 */
#define ADC_DSADC_IN7_TSTMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSTMP*)0xF5061C2Cu)

/** \brief 61430, DSADC timestamp counter 7 */
#define ADC_DSADC_IN7_TSCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSCNT*)0xF5061C30u)

/** \brief 61434, DSADC result register 7 main */
#define ADC_DSADC_IN7_RESM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RESM*)0xF5061C34u)

/** \brief 61438, DSADC result register 7 auxiliary */
#define ADC_DSADC_IN7_RESA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RESA*)0xF5061C38u)

/** \brief 6143C, DSADC carrier generator synchronization register 7 */
#define ADC_DSADC_IN7_CGSYNC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CGSYNC*)0xF5061C3Cu)

/** \brief 61440, DSADC rectification configuration register 7 */
#define ADC_DSADC_IN7_RECTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RECTCFG*)0xF5061C40u)

/** \brief 61444, DSADC boundary select register 7 */
#define ADC_DSADC_IN7_BOUNDSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BOUNDSEL*)0xF5061C44u)

/** \brief 61448, DSADC integrator trigger configuration register 7 */
#define ADC_DSADC_IN7_INTTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTTRCFG*)0xF5061C48u)

/** \brief 6144C, DSADC timestamp trigger configuration register 7 */
#define ADC_DSADC_IN7_TSTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSTRCFG*)0xF5061C4Cu)

/** \brief 61450, DSADC input mux trigger configuration register 7 */
#define ADC_DSADC_IN7_IMXTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_IMXTRCFG*)0xF5061C50u)

/** \brief 61454, DSADC service request trigger configuration register 7 */
#define ADC_DSADC_IN7_SRTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_SRTRCFG*)0xF5061C54u)

/** \brief 61458, DSADC channel error clear register 7 */
#define ADC_DSADC_IN7_CHERRCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHERRCL*)0xF5061C58u)

/** \brief 6145C, DSADC service request configuration register */
#define ADC_DSADC_IN7_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_SRCFG*)0xF5061C5Cu)

/** \brief 61464, DSADC carrier generation and rectification status register 7 */
#define ADC_DSADC_IN7_CGRECST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CGRECST*)0xF5061C64u)

/** \brief 61468, DSADC boundary mode configuration register 7 */
#define ADC_DSADC_IN7_BNDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BNDCFG*)0xF5061C68u)

/** \brief 6146C, DSADC boundary request trigger configuration register 7 */
#define ADC_DSADC_IN7_BNDTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BNDTRCFG*)0xF5061C6Cu)

/** \brief 61470, DSADC boundary status register 7 */
#define ADC_DSADC_IN7_BOUNDST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BOUNDST*)0xF5061C70u)

/** \brief 61800, DSADC channel configuration register 8 */
#define ADC_DSADC_IN8_CHCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHCFG*)0xF5062000u)

/** \brief 61804, DSADC channel status register 8 */
#define ADC_DSADC_IN8_CHST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHST*)0xF5062004u)

/** \brief 61808, DSADC common mode voltage register 8 */
#define ADC_DSADC_IN8_VCM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_VCM*)0xF5062008u)

/** \brief 6180C, DSADC CIC configuration register 8 */
#define ADC_DSADC_IN8_CICCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CICCFG*)0xF506200Cu)

/** \brief 61810, DSADC integrator configuration register 8 */
#define ADC_DSADC_IN8_INTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTCFG*)0xF5062010u)

/** \brief 61814, DSADC intermediate integration value register 8 */
#define ADC_DSADC_IN8_INTIVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTIVAL*)0xF5062014u)

/** \brief 61818, DSADC integrator status register 8 */
#define ADC_DSADC_IN8_INTST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTST*)0xF5062018u)

/** \brief 6181C, DSADC gain calibration register 8 */
#define ADC_DSADC_IN8_GAINCAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCAL*)0xF506201Cu)

/** \brief 61820, DSADC gain control register 8 */
#define ADC_DSADC_IN8_GAINCTR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCTR*)0xF5062020u)

/** \brief 61824, DSADC gain correction register 8 */
#define ADC_DSADC_IN8_GAINCORR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCORR*)0xF5062024u)

/** \brief 61828, DSADC offset compensation register 8 */
#define ADC_DSADC_IN8_OFFCOMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_OFFCOMP*)0xF5062028u)

/** \brief 6182C, DSADC timestamp register 8 */
#define ADC_DSADC_IN8_TSTMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSTMP*)0xF506202Cu)

/** \brief 61830, DSADC timestamp counter 8 */
#define ADC_DSADC_IN8_TSCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSCNT*)0xF5062030u)

/** \brief 61834, DSADC result register 8 main */
#define ADC_DSADC_IN8_RESM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RESM*)0xF5062034u)

/** \brief 61838, DSADC result register 8 auxiliary */
#define ADC_DSADC_IN8_RESA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RESA*)0xF5062038u)

/** \brief 6183C, DSADC carrier generator synchronization register 8 */
#define ADC_DSADC_IN8_CGSYNC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CGSYNC*)0xF506203Cu)

/** \brief 61840, DSADC rectification configuration register 8 */
#define ADC_DSADC_IN8_RECTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RECTCFG*)0xF5062040u)

/** \brief 61844, DSADC boundary select register 8 */
#define ADC_DSADC_IN8_BOUNDSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BOUNDSEL*)0xF5062044u)

/** \brief 61848, DSADC integrator trigger configuration register 8 */
#define ADC_DSADC_IN8_INTTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTTRCFG*)0xF5062048u)

/** \brief 6184C, DSADC timestamp trigger configuration register 8 */
#define ADC_DSADC_IN8_TSTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSTRCFG*)0xF506204Cu)

/** \brief 61850, DSADC input mux trigger configuration register 8 */
#define ADC_DSADC_IN8_IMXTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_IMXTRCFG*)0xF5062050u)

/** \brief 61854, DSADC service request trigger configuration register 8 */
#define ADC_DSADC_IN8_SRTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_SRTRCFG*)0xF5062054u)

/** \brief 61858, DSADC channel error clear register 8 */
#define ADC_DSADC_IN8_CHERRCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHERRCL*)0xF5062058u)

/** \brief 6185C, DSADC service request configuration register */
#define ADC_DSADC_IN8_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_SRCFG*)0xF506205Cu)

/** \brief 61864, DSADC carrier generation and rectification status register 8 */
#define ADC_DSADC_IN8_CGRECST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CGRECST*)0xF5062064u)

/** \brief 61868, DSADC boundary mode configuration register 8 */
#define ADC_DSADC_IN8_BNDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BNDCFG*)0xF5062068u)

/** \brief 6186C, DSADC boundary request trigger configuration register 8 */
#define ADC_DSADC_IN8_BNDTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BNDTRCFG*)0xF506206Cu)

/** \brief 61870, DSADC boundary status register 8 */
#define ADC_DSADC_IN8_BOUNDST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BOUNDST*)0xF5062070u)

/** \brief 61C00, DSADC channel configuration register 9 */
#define ADC_DSADC_IN9_CHCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHCFG*)0xF5062400u)

/** \brief 61C04, DSADC channel status register 9 */
#define ADC_DSADC_IN9_CHST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHST*)0xF5062404u)

/** \brief 61C08, DSADC common mode voltage register 9 */
#define ADC_DSADC_IN9_VCM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_VCM*)0xF5062408u)

/** \brief 61C0C, DSADC CIC configuration register 9 */
#define ADC_DSADC_IN9_CICCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CICCFG*)0xF506240Cu)

/** \brief 61C10, DSADC integrator configuration register 9 */
#define ADC_DSADC_IN9_INTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTCFG*)0xF5062410u)

/** \brief 61C14, DSADC intermediate integration value register 9 */
#define ADC_DSADC_IN9_INTIVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTIVAL*)0xF5062414u)

/** \brief 61C18, DSADC integrator status register 9 */
#define ADC_DSADC_IN9_INTST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTST*)0xF5062418u)

/** \brief 61C1C, DSADC gain calibration register 9 */
#define ADC_DSADC_IN9_GAINCAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCAL*)0xF506241Cu)

/** \brief 61C20, DSADC gain control register 9 */
#define ADC_DSADC_IN9_GAINCTR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCTR*)0xF5062420u)

/** \brief 61C24, DSADC gain correction register 9 */
#define ADC_DSADC_IN9_GAINCORR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCORR*)0xF5062424u)

/** \brief 61C28, DSADC offset compensation register 9 */
#define ADC_DSADC_IN9_OFFCOMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_OFFCOMP*)0xF5062428u)

/** \brief 61C2C, DSADC timestamp register 9 */
#define ADC_DSADC_IN9_TSTMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSTMP*)0xF506242Cu)

/** \brief 61C30, DSADC timestamp counter 9 */
#define ADC_DSADC_IN9_TSCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSCNT*)0xF5062430u)

/** \brief 61C34, DSADC result register 9 main */
#define ADC_DSADC_IN9_RESM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RESM*)0xF5062434u)

/** \brief 61C38, DSADC result register 9 auxiliary */
#define ADC_DSADC_IN9_RESA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RESA*)0xF5062438u)

/** \brief 61C3C, DSADC carrier generator synchronization register 9 */
#define ADC_DSADC_IN9_CGSYNC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CGSYNC*)0xF506243Cu)

/** \brief 61C40, DSADC rectification configuration register 9 */
#define ADC_DSADC_IN9_RECTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RECTCFG*)0xF5062440u)

/** \brief 61C44, DSADC boundary select register 9 */
#define ADC_DSADC_IN9_BOUNDSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BOUNDSEL*)0xF5062444u)

/** \brief 61C48, DSADC integrator trigger configuration register 9 */
#define ADC_DSADC_IN9_INTTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTTRCFG*)0xF5062448u)

/** \brief 61C4C, DSADC timestamp trigger configuration register 9 */
#define ADC_DSADC_IN9_TSTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSTRCFG*)0xF506244Cu)

/** \brief 61C50, DSADC input mux trigger configuration register 9 */
#define ADC_DSADC_IN9_IMXTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_IMXTRCFG*)0xF5062450u)

/** \brief 61C54, DSADC service request trigger configuration register 9 */
#define ADC_DSADC_IN9_SRTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_SRTRCFG*)0xF5062454u)

/** \brief 61C58, DSADC channel error clear register 9 */
#define ADC_DSADC_IN9_CHERRCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHERRCL*)0xF5062458u)

/** \brief 61C5C, DSADC service request configuration register */
#define ADC_DSADC_IN9_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_SRCFG*)0xF506245Cu)

/** \brief 61C64, DSADC carrier generation and rectification status register 9 */
#define ADC_DSADC_IN9_CGRECST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CGRECST*)0xF5062464u)

/** \brief 61C68, DSADC boundary mode configuration register 9 */
#define ADC_DSADC_IN9_BNDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BNDCFG*)0xF5062468u)

/** \brief 61C6C, DSADC boundary request trigger configuration register 9 */
#define ADC_DSADC_IN9_BNDTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BNDTRCFG*)0xF506246Cu)

/** \brief 61C70, DSADC boundary status register 9 */
#define ADC_DSADC_IN9_BOUNDST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BOUNDST*)0xF5062470u)

/** \brief 62000, DSADC channel configuration register 10 */
#define ADC_DSADC_IN10_CHCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHCFG*)0xF5062800u)

/** \brief 62004, DSADC channel status register 10 */
#define ADC_DSADC_IN10_CHST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHST*)0xF5062804u)

/** \brief 62008, DSADC common mode voltage register 10 */
#define ADC_DSADC_IN10_VCM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_VCM*)0xF5062808u)

/** \brief 6200C, DSADC CIC configuration register 10 */
#define ADC_DSADC_IN10_CICCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CICCFG*)0xF506280Cu)

/** \brief 62010, DSADC integrator configuration register 10 */
#define ADC_DSADC_IN10_INTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTCFG*)0xF5062810u)

/** \brief 62014, DSADC intermediate integration value register 10 */
#define ADC_DSADC_IN10_INTIVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTIVAL*)0xF5062814u)

/** \brief 62018, DSADC integrator status register 10 */
#define ADC_DSADC_IN10_INTST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTST*)0xF5062818u)

/** \brief 6201C, DSADC gain calibration register 10 */
#define ADC_DSADC_IN10_GAINCAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCAL*)0xF506281Cu)

/** \brief 62020, DSADC gain control register 10 */
#define ADC_DSADC_IN10_GAINCTR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCTR*)0xF5062820u)

/** \brief 62024, DSADC gain correction register 10 */
#define ADC_DSADC_IN10_GAINCORR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCORR*)0xF5062824u)

/** \brief 62028, DSADC offset compensation register 10 */
#define ADC_DSADC_IN10_OFFCOMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_OFFCOMP*)0xF5062828u)

/** \brief 6202C, DSADC timestamp register 10 */
#define ADC_DSADC_IN10_TSTMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSTMP*)0xF506282Cu)

/** \brief 62030, DSADC timestamp counter 10 */
#define ADC_DSADC_IN10_TSCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSCNT*)0xF5062830u)

/** \brief 62034, DSADC result register 10 main */
#define ADC_DSADC_IN10_RESM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RESM*)0xF5062834u)

/** \brief 62038, DSADC result register 10 auxiliary */
#define ADC_DSADC_IN10_RESA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RESA*)0xF5062838u)

/** \brief 6203C, DSADC carrier generator synchronization register 10 */
#define ADC_DSADC_IN10_CGSYNC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CGSYNC*)0xF506283Cu)

/** \brief 62040, DSADC rectification configuration register 10 */
#define ADC_DSADC_IN10_RECTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RECTCFG*)0xF5062840u)

/** \brief 62044, DSADC boundary select register 10 */
#define ADC_DSADC_IN10_BOUNDSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BOUNDSEL*)0xF5062844u)

/** \brief 62048, DSADC integrator trigger configuration register 10 */
#define ADC_DSADC_IN10_INTTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTTRCFG*)0xF5062848u)

/** \brief 6204C, DSADC timestamp trigger configuration register 10 */
#define ADC_DSADC_IN10_TSTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSTRCFG*)0xF506284Cu)

/** \brief 62050, DSADC input mux trigger configuration register 10 */
#define ADC_DSADC_IN10_IMXTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_IMXTRCFG*)0xF5062850u)

/** \brief 62054, DSADC service request trigger configuration register 10 */
#define ADC_DSADC_IN10_SRTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_SRTRCFG*)0xF5062854u)

/** \brief 62058, DSADC channel error clear register 10 */
#define ADC_DSADC_IN10_CHERRCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHERRCL*)0xF5062858u)

/** \brief 6205C, DSADC service request configuration register */
#define ADC_DSADC_IN10_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_SRCFG*)0xF506285Cu)

/** \brief 62064, DSADC carrier generation and rectification status register 10 */
#define ADC_DSADC_IN10_CGRECST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CGRECST*)0xF5062864u)

/** \brief 62068, DSADC boundary mode configuration register 10 */
#define ADC_DSADC_IN10_BNDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BNDCFG*)0xF5062868u)

/** \brief 6206C, DSADC boundary request trigger configuration register 10 */
#define ADC_DSADC_IN10_BNDTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BNDTRCFG*)0xF506286Cu)

/** \brief 62070, DSADC boundary status register 10 */
#define ADC_DSADC_IN10_BOUNDST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BOUNDST*)0xF5062870u)

/** \brief 62400, DSADC channel configuration register 11 */
#define ADC_DSADC_IN11_CHCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHCFG*)0xF5062C00u)

/** \brief 62404, DSADC channel status register 11 */
#define ADC_DSADC_IN11_CHST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHST*)0xF5062C04u)

/** \brief 62408, DSADC common mode voltage register 11 */
#define ADC_DSADC_IN11_VCM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_VCM*)0xF5062C08u)

/** \brief 6240C, DSADC CIC configuration register 11 */
#define ADC_DSADC_IN11_CICCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CICCFG*)0xF5062C0Cu)

/** \brief 62410, DSADC integrator configuration register 11 */
#define ADC_DSADC_IN11_INTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTCFG*)0xF5062C10u)

/** \brief 62414, DSADC intermediate integration value register 11 */
#define ADC_DSADC_IN11_INTIVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTIVAL*)0xF5062C14u)

/** \brief 62418, DSADC integrator status register 11 */
#define ADC_DSADC_IN11_INTST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTST*)0xF5062C18u)

/** \brief 6241C, DSADC gain calibration register 11 */
#define ADC_DSADC_IN11_GAINCAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCAL*)0xF5062C1Cu)

/** \brief 62420, DSADC gain control register 11 */
#define ADC_DSADC_IN11_GAINCTR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCTR*)0xF5062C20u)

/** \brief 62424, DSADC gain correction register 11 */
#define ADC_DSADC_IN11_GAINCORR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCORR*)0xF5062C24u)

/** \brief 62428, DSADC offset compensation register 11 */
#define ADC_DSADC_IN11_OFFCOMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_OFFCOMP*)0xF5062C28u)

/** \brief 6242C, DSADC timestamp register 11 */
#define ADC_DSADC_IN11_TSTMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSTMP*)0xF5062C2Cu)

/** \brief 62430, DSADC timestamp counter 11 */
#define ADC_DSADC_IN11_TSCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSCNT*)0xF5062C30u)

/** \brief 62434, DSADC result register 11 main */
#define ADC_DSADC_IN11_RESM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RESM*)0xF5062C34u)

/** \brief 62438, DSADC result register 11 auxiliary */
#define ADC_DSADC_IN11_RESA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RESA*)0xF5062C38u)

/** \brief 6243C, DSADC carrier generator synchronization register 11 */
#define ADC_DSADC_IN11_CGSYNC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CGSYNC*)0xF5062C3Cu)

/** \brief 62440, DSADC rectification configuration register 11 */
#define ADC_DSADC_IN11_RECTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RECTCFG*)0xF5062C40u)

/** \brief 62444, DSADC boundary select register 11 */
#define ADC_DSADC_IN11_BOUNDSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BOUNDSEL*)0xF5062C44u)

/** \brief 62448, DSADC integrator trigger configuration register 11 */
#define ADC_DSADC_IN11_INTTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTTRCFG*)0xF5062C48u)

/** \brief 6244C, DSADC timestamp trigger configuration register 11 */
#define ADC_DSADC_IN11_TSTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSTRCFG*)0xF5062C4Cu)

/** \brief 62450, DSADC input mux trigger configuration register 11 */
#define ADC_DSADC_IN11_IMXTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_IMXTRCFG*)0xF5062C50u)

/** \brief 62454, DSADC service request trigger configuration register 11 */
#define ADC_DSADC_IN11_SRTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_SRTRCFG*)0xF5062C54u)

/** \brief 62458, DSADC channel error clear register 11 */
#define ADC_DSADC_IN11_CHERRCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHERRCL*)0xF5062C58u)

/** \brief 6245C, DSADC service request configuration register */
#define ADC_DSADC_IN11_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_SRCFG*)0xF5062C5Cu)

/** \brief 62464, DSADC carrier generation and rectification status register 11 */
#define ADC_DSADC_IN11_CGRECST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CGRECST*)0xF5062C64u)

/** \brief 62468, DSADC boundary mode configuration register 11 */
#define ADC_DSADC_IN11_BNDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BNDCFG*)0xF5062C68u)

/** \brief 6246C, DSADC boundary request trigger configuration register 11 */
#define ADC_DSADC_IN11_BNDTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BNDTRCFG*)0xF5062C6Cu)

/** \brief 62470, DSADC boundary status register 11 */
#define ADC_DSADC_IN11_BOUNDST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BOUNDST*)0xF5062C70u)

/** \brief 62800, DSADC channel configuration register 12 */
#define ADC_DSADC_IN12_CHCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHCFG*)0xF5063000u)

/** \brief 62804, DSADC channel status register 12 */
#define ADC_DSADC_IN12_CHST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHST*)0xF5063004u)

/** \brief 62808, DSADC common mode voltage register 12 */
#define ADC_DSADC_IN12_VCM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_VCM*)0xF5063008u)

/** \brief 6280C, DSADC CIC configuration register 12 */
#define ADC_DSADC_IN12_CICCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CICCFG*)0xF506300Cu)

/** \brief 62810, DSADC integrator configuration register 12 */
#define ADC_DSADC_IN12_INTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTCFG*)0xF5063010u)

/** \brief 62814, DSADC intermediate integration value register 12 */
#define ADC_DSADC_IN12_INTIVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTIVAL*)0xF5063014u)

/** \brief 62818, DSADC integrator status register 12 */
#define ADC_DSADC_IN12_INTST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTST*)0xF5063018u)

/** \brief 6281C, DSADC gain calibration register 12 */
#define ADC_DSADC_IN12_GAINCAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCAL*)0xF506301Cu)

/** \brief 62820, DSADC gain control register 12 */
#define ADC_DSADC_IN12_GAINCTR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCTR*)0xF5063020u)

/** \brief 62824, DSADC gain correction register 12 */
#define ADC_DSADC_IN12_GAINCORR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCORR*)0xF5063024u)

/** \brief 62828, DSADC offset compensation register 12 */
#define ADC_DSADC_IN12_OFFCOMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_OFFCOMP*)0xF5063028u)

/** \brief 6282C, DSADC timestamp register 12 */
#define ADC_DSADC_IN12_TSTMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSTMP*)0xF506302Cu)

/** \brief 62830, DSADC timestamp counter 12 */
#define ADC_DSADC_IN12_TSCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSCNT*)0xF5063030u)

/** \brief 62834, DSADC result register 12 main */
#define ADC_DSADC_IN12_RESM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RESM*)0xF5063034u)

/** \brief 62838, DSADC result register 12 auxiliary */
#define ADC_DSADC_IN12_RESA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RESA*)0xF5063038u)

/** \brief 6283C, DSADC carrier generator synchronization register 12 */
#define ADC_DSADC_IN12_CGSYNC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CGSYNC*)0xF506303Cu)

/** \brief 62840, DSADC rectification configuration register 12 */
#define ADC_DSADC_IN12_RECTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RECTCFG*)0xF5063040u)

/** \brief 62844, DSADC boundary select register 12 */
#define ADC_DSADC_IN12_BOUNDSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BOUNDSEL*)0xF5063044u)

/** \brief 62848, DSADC integrator trigger configuration register 12 */
#define ADC_DSADC_IN12_INTTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTTRCFG*)0xF5063048u)

/** \brief 6284C, DSADC timestamp trigger configuration register 12 */
#define ADC_DSADC_IN12_TSTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSTRCFG*)0xF506304Cu)

/** \brief 62850, DSADC input mux trigger configuration register 12 */
#define ADC_DSADC_IN12_IMXTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_IMXTRCFG*)0xF5063050u)

/** \brief 62854, DSADC service request trigger configuration register 12 */
#define ADC_DSADC_IN12_SRTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_SRTRCFG*)0xF5063054u)

/** \brief 62858, DSADC channel error clear register 12 */
#define ADC_DSADC_IN12_CHERRCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHERRCL*)0xF5063058u)

/** \brief 6285C, DSADC service request configuration register */
#define ADC_DSADC_IN12_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_SRCFG*)0xF506305Cu)

/** \brief 62864, DSADC carrier generation and rectification status register 12 */
#define ADC_DSADC_IN12_CGRECST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CGRECST*)0xF5063064u)

/** \brief 62868, DSADC boundary mode configuration register 12 */
#define ADC_DSADC_IN12_BNDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BNDCFG*)0xF5063068u)

/** \brief 6286C, DSADC boundary request trigger configuration register 12 */
#define ADC_DSADC_IN12_BNDTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BNDTRCFG*)0xF506306Cu)

/** \brief 62870, DSADC boundary status register 12 */
#define ADC_DSADC_IN12_BOUNDST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BOUNDST*)0xF5063070u)

/** \brief 62C00, DSADC channel configuration register 13 */
#define ADC_DSADC_IN13_CHCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHCFG*)0xF5063400u)

/** \brief 62C04, DSADC channel status register 13 */
#define ADC_DSADC_IN13_CHST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHST*)0xF5063404u)

/** \brief 62C08, DSADC common mode voltage register 13 */
#define ADC_DSADC_IN13_VCM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_VCM*)0xF5063408u)

/** \brief 62C0C, DSADC CIC configuration register 13 */
#define ADC_DSADC_IN13_CICCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CICCFG*)0xF506340Cu)

/** \brief 62C10, DSADC integrator configuration register 13 */
#define ADC_DSADC_IN13_INTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTCFG*)0xF5063410u)

/** \brief 62C14, DSADC intermediate integration value register 13 */
#define ADC_DSADC_IN13_INTIVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTIVAL*)0xF5063414u)

/** \brief 62C18, DSADC integrator status register 13 */
#define ADC_DSADC_IN13_INTST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTST*)0xF5063418u)

/** \brief 62C1C, DSADC gain calibration register 13 */
#define ADC_DSADC_IN13_GAINCAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCAL*)0xF506341Cu)

/** \brief 62C20, DSADC gain control register 13 */
#define ADC_DSADC_IN13_GAINCTR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCTR*)0xF5063420u)

/** \brief 62C24, DSADC gain correction register 13 */
#define ADC_DSADC_IN13_GAINCORR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_GAINCORR*)0xF5063424u)

/** \brief 62C28, DSADC offset compensation register 13 */
#define ADC_DSADC_IN13_OFFCOMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_OFFCOMP*)0xF5063428u)

/** \brief 62C2C, DSADC timestamp register 13 */
#define ADC_DSADC_IN13_TSTMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSTMP*)0xF506342Cu)

/** \brief 62C30, DSADC timestamp counter 13 */
#define ADC_DSADC_IN13_TSCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSCNT*)0xF5063430u)

/** \brief 62C34, DSADC result register 13 main */
#define ADC_DSADC_IN13_RESM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RESM*)0xF5063434u)

/** \brief 62C38, DSADC result register 13 auxiliary */
#define ADC_DSADC_IN13_RESA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RESA*)0xF5063438u)

/** \brief 62C3C, DSADC carrier generator synchronization register 13 */
#define ADC_DSADC_IN13_CGSYNC /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CGSYNC*)0xF506343Cu)

/** \brief 62C40, DSADC rectification configuration register 13 */
#define ADC_DSADC_IN13_RECTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_RECTCFG*)0xF5063440u)

/** \brief 62C44, DSADC boundary select register 13 */
#define ADC_DSADC_IN13_BOUNDSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BOUNDSEL*)0xF5063444u)

/** \brief 62C48, DSADC integrator trigger configuration register 13 */
#define ADC_DSADC_IN13_INTTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_INTTRCFG*)0xF5063448u)

/** \brief 62C4C, DSADC timestamp trigger configuration register 13 */
#define ADC_DSADC_IN13_TSTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_TSTRCFG*)0xF506344Cu)

/** \brief 62C50, DSADC input mux trigger configuration register 13 */
#define ADC_DSADC_IN13_IMXTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_IMXTRCFG*)0xF5063450u)

/** \brief 62C54, DSADC service request trigger configuration register 13 */
#define ADC_DSADC_IN13_SRTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_SRTRCFG*)0xF5063454u)

/** \brief 62C58, DSADC channel error clear register 13 */
#define ADC_DSADC_IN13_CHERRCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CHERRCL*)0xF5063458u)

/** \brief 62C5C, DSADC service request configuration register */
#define ADC_DSADC_IN13_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_SRCFG*)0xF506345Cu)

/** \brief 62C64, DSADC carrier generation and rectification status register 13 */
#define ADC_DSADC_IN13_CGRECST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_CGRECST*)0xF5063464u)

/** \brief 62C68, DSADC boundary mode configuration register 13 */
#define ADC_DSADC_IN13_BNDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BNDCFG*)0xF5063468u)

/** \brief 62C6C, DSADC boundary request trigger configuration register 13 */
#define ADC_DSADC_IN13_BNDTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BNDTRCFG*)0xF506346Cu)

/** \brief 62C70, DSADC boundary status register 13 */
#define ADC_DSADC_IN13_BOUNDST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_IN_BOUNDST*)0xF5063470u)

/** \brief 63000, EXMOD channel configuration register 0 */
#define ADC_DSADC_EX0_CHCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_CHCFG*)0xF5063800u)

/** \brief 63004, EXMOD channel status register 0 */
#define ADC_DSADC_EX0_CHST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_CHST*)0xF5063804u)

/** \brief 63008, EXMOD CIC configuration register 0 */
#define ADC_DSADC_EX0_CICCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_CICCFG*)0xF5063808u)

/** \brief 6300C, EXMOD timestamp register 0 */
#define ADC_DSADC_EX0_TSTMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_TSTMP*)0xF506380Cu)

/** \brief 63010, EXMOD timestamp counter 0 */
#define ADC_DSADC_EX0_TSCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_TSCNT*)0xF5063810u)

/** \brief 63014, EXMOD result register 0 main */
#define ADC_DSADC_EX0_RESM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_RESM*)0xF5063814u)

/** \brief 63018, EXMOD result register 0 auxiliary */
#define ADC_DSADC_EX0_RESA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_RESA*)0xF5063818u)

/** \brief 6301C, EXMOD boundary select register 0 */
#define ADC_DSADC_EX0_BOUNDSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_BOUNDSEL*)0xF506381Cu)

/** \brief 63020, EXMOD timestamp trigger configuration register 0 */
#define ADC_DSADC_EX0_TSTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_TSTRCFG*)0xF5063820u)

/** \brief 63024, EXMOD service request trigger configuration register 0 */
#define ADC_DSADC_EX0_SRTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_SRTRCFG*)0xF5063824u)

/** \brief 63028, EXMOD channel error clear register 0 */
#define ADC_DSADC_EX0_CHERRCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_CHERRCL*)0xF5063828u)

/** \brief 6302C, EXMOD gain correction register 0 */
#define ADC_DSADC_EX0_GAINCORR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_GAINCORR*)0xF506382Cu)

/** \brief 63030, EXMOD service request configuration register 0 */
#define ADC_DSADC_EX0_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_SRCFG*)0xF5063830u)

/** \brief 63038, EXMOD boundary mode configuration register 0 */
#define ADC_DSADC_EX0_BNDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_BNDCFG*)0xF5063838u)

/** \brief 6303C, EXMOD boundary request trigger configuration register 0 */
#define ADC_DSADC_EX0_BNDTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_BNDTRCFG*)0xF506383Cu)

/** \brief 63040, EXMOD boundary status register 0 */
#define ADC_DSADC_EX0_BOUNDST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_BOUNDST*)0xF5063840u)

/** \brief 63400, EXMOD channel configuration register 1 */
#define ADC_DSADC_EX1_CHCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_CHCFG*)0xF5063C00u)

/** \brief 63404, EXMOD channel status register 1 */
#define ADC_DSADC_EX1_CHST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_CHST*)0xF5063C04u)

/** \brief 63408, EXMOD CIC configuration register 1 */
#define ADC_DSADC_EX1_CICCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_CICCFG*)0xF5063C08u)

/** \brief 6340C, EXMOD timestamp register 1 */
#define ADC_DSADC_EX1_TSTMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_TSTMP*)0xF5063C0Cu)

/** \brief 63410, EXMOD timestamp counter 1 */
#define ADC_DSADC_EX1_TSCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_TSCNT*)0xF5063C10u)

/** \brief 63414, EXMOD result register 1 main */
#define ADC_DSADC_EX1_RESM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_RESM*)0xF5063C14u)

/** \brief 63418, EXMOD result register 1 auxiliary */
#define ADC_DSADC_EX1_RESA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_RESA*)0xF5063C18u)

/** \brief 6341C, EXMOD boundary select register 1 */
#define ADC_DSADC_EX1_BOUNDSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_BOUNDSEL*)0xF5063C1Cu)

/** \brief 63420, EXMOD timestamp trigger configuration register 1 */
#define ADC_DSADC_EX1_TSTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_TSTRCFG*)0xF5063C20u)

/** \brief 63424, EXMOD service request trigger configuration register 1 */
#define ADC_DSADC_EX1_SRTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_SRTRCFG*)0xF5063C24u)

/** \brief 63428, EXMOD channel error clear register 1 */
#define ADC_DSADC_EX1_CHERRCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_CHERRCL*)0xF5063C28u)

/** \brief 6342C, EXMOD gain correction register 1 */
#define ADC_DSADC_EX1_GAINCORR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_GAINCORR*)0xF5063C2Cu)

/** \brief 63430, EXMOD service request configuration register 1 */
#define ADC_DSADC_EX1_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_SRCFG*)0xF5063C30u)

/** \brief 63438, EXMOD boundary mode configuration register 1 */
#define ADC_DSADC_EX1_BNDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_BNDCFG*)0xF5063C38u)

/** \brief 6343C, EXMOD boundary request trigger configuration register 1 */
#define ADC_DSADC_EX1_BNDTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_BNDTRCFG*)0xF5063C3Cu)

/** \brief 63440, EXMOD boundary status register 1 */
#define ADC_DSADC_EX1_BOUNDST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_BOUNDST*)0xF5063C40u)

/** \brief 63800, EXMOD channel configuration register 2 */
#define ADC_DSADC_EX2_CHCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_CHCFG*)0xF5064000u)

/** \brief 63804, EXMOD channel status register 2 */
#define ADC_DSADC_EX2_CHST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_CHST*)0xF5064004u)

/** \brief 63808, EXMOD CIC configuration register 2 */
#define ADC_DSADC_EX2_CICCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_CICCFG*)0xF5064008u)

/** \brief 6380C, EXMOD timestamp register 2 */
#define ADC_DSADC_EX2_TSTMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_TSTMP*)0xF506400Cu)

/** \brief 63810, EXMOD timestamp counter 2 */
#define ADC_DSADC_EX2_TSCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_TSCNT*)0xF5064010u)

/** \brief 63814, EXMOD result register 2 main */
#define ADC_DSADC_EX2_RESM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_RESM*)0xF5064014u)

/** \brief 63818, EXMOD result register 2 auxiliary */
#define ADC_DSADC_EX2_RESA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_RESA*)0xF5064018u)

/** \brief 6381C, EXMOD boundary select register 2 */
#define ADC_DSADC_EX2_BOUNDSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_BOUNDSEL*)0xF506401Cu)

/** \brief 63820, EXMOD timestamp trigger configuration register 2 */
#define ADC_DSADC_EX2_TSTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_TSTRCFG*)0xF5064020u)

/** \brief 63824, EXMOD service request trigger configuration register 2 */
#define ADC_DSADC_EX2_SRTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_SRTRCFG*)0xF5064024u)

/** \brief 63828, EXMOD channel error clear register 2 */
#define ADC_DSADC_EX2_CHERRCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_CHERRCL*)0xF5064028u)

/** \brief 6382C, EXMOD gain correction register 2 */
#define ADC_DSADC_EX2_GAINCORR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_GAINCORR*)0xF506402Cu)

/** \brief 63830, EXMOD service request configuration register 2 */
#define ADC_DSADC_EX2_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_SRCFG*)0xF5064030u)

/** \brief 63838, EXMOD boundary mode configuration register 2 */
#define ADC_DSADC_EX2_BNDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_BNDCFG*)0xF5064038u)

/** \brief 6383C, EXMOD boundary request trigger configuration register 2 */
#define ADC_DSADC_EX2_BNDTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_BNDTRCFG*)0xF506403Cu)

/** \brief 63840, EXMOD boundary status register 2 */
#define ADC_DSADC_EX2_BOUNDST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_BOUNDST*)0xF5064040u)

/** \brief 63C00, EXMOD channel configuration register 3 */
#define ADC_DSADC_EX3_CHCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_CHCFG*)0xF5064400u)

/** \brief 63C04, EXMOD channel status register 3 */
#define ADC_DSADC_EX3_CHST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_CHST*)0xF5064404u)

/** \brief 63C08, EXMOD CIC configuration register 3 */
#define ADC_DSADC_EX3_CICCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_CICCFG*)0xF5064408u)

/** \brief 63C0C, EXMOD timestamp register 3 */
#define ADC_DSADC_EX3_TSTMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_TSTMP*)0xF506440Cu)

/** \brief 63C10, EXMOD timestamp counter 3 */
#define ADC_DSADC_EX3_TSCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_TSCNT*)0xF5064410u)

/** \brief 63C14, EXMOD result register 3 main */
#define ADC_DSADC_EX3_RESM /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_RESM*)0xF5064414u)

/** \brief 63C18, EXMOD result register 3 auxiliary */
#define ADC_DSADC_EX3_RESA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_RESA*)0xF5064418u)

/** \brief 63C1C, EXMOD boundary select register 3 */
#define ADC_DSADC_EX3_BOUNDSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_BOUNDSEL*)0xF506441Cu)

/** \brief 63C20, EXMOD timestamp trigger configuration register 3 */
#define ADC_DSADC_EX3_TSTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_TSTRCFG*)0xF5064420u)

/** \brief 63C24, EXMOD service request trigger configuration register 3 */
#define ADC_DSADC_EX3_SRTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_SRTRCFG*)0xF5064424u)

/** \brief 63C28, EXMOD channel error clear register 3 */
#define ADC_DSADC_EX3_CHERRCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_CHERRCL*)0xF5064428u)

/** \brief 63C2C, EXMOD gain correction register 3 */
#define ADC_DSADC_EX3_GAINCORR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_GAINCORR*)0xF506442Cu)

/** \brief 63C30, EXMOD service request configuration register 3 */
#define ADC_DSADC_EX3_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_SRCFG*)0xF5064430u)

/** \brief 63C38, EXMOD boundary mode configuration register 3 */
#define ADC_DSADC_EX3_BNDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_BNDCFG*)0xF5064438u)

/** \brief 63C3C, EXMOD boundary request trigger configuration register 3 */
#define ADC_DSADC_EX3_BNDTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_BNDTRCFG*)0xF506443Cu)

/** \brief 63C40, EXMOD boundary status register 3 */
#define ADC_DSADC_EX3_BOUNDST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_DSADC_EX_BOUNDST*)0xF5064440u)

/** \brief BF004, CDSP global reset control */
#define ADC_CDSP_GLOBRD /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_GLOBRD*)0xF50BF804u)

/** \brief BF008, CDSP boudary flag event register */
#define ADC_CDSP_BNDCF /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_BNDCF*)0xF50BF808u)

/** \brief BF00C, CDSP boundary flag event clear */
#define ADC_CDSP_BNDCFCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_BNDCFCL*)0xF50BF80Cu)

/** \brief BF010, CDSP sleep status register */
#define ADC_CDSP_SLPST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_SLPST*)0xF50BF810u)

/** \brief BF014, CDSP event flag register 0 */
#define ADC_CDSP_RESEV0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_RESEV*)0xF50BF814u)

/** \brief BF018, CDSP event flag register 1 */
#define ADC_CDSP_RESEV1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_RESEV*)0xF50BF818u)

/** \brief BF01C, CDSP event flag register 2 */
#define ADC_CDSP_RESEV2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_RESEV*)0xF50BF81Cu)

/** \brief BF020, CDSP result event flag clear 0 */
#define ADC_CDSP_RESEVCLR0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_RESEVCLR*)0xF50BF820u)

/** \brief BF024, CDSP result event flag clear 1 */
#define ADC_CDSP_RESEVCLR1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_RESEVCLR*)0xF50BF824u)

/** \brief BF028, CDSP result event flag clear 2 */
#define ADC_CDSP_RESEVCLR2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_RESEVCLR*)0xF50BF828u)

/** \brief BF0C0, CDSP input from general purpose register 0 */
#define ADC_CDSP_GP0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_GP*)0xF50BF8C0u)

/** \brief BF0C4, CDSP input from general purpose register 1 */
#define ADC_CDSP_GP1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_GP*)0xF50BF8C4u)

/** \brief BF0C8, CDSP input from general purpose register 2 */
#define ADC_CDSP_GP2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_GP*)0xF50BF8C8u)

/** \brief BF0CC, CDSP input from general purpose register 3 */
#define ADC_CDSP_GP3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_GP*)0xF50BF8CCu)

/** \brief BF0D0, CDSP wake up error flag register */
#define ADC_CDSP_WUERREV /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_WUERREV*)0xF50BF8D0u)

/** \brief BF0D4, CDSP wake up error event clear register */
#define ADC_CDSP_WUERRCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_WUERRCL*)0xF50BF8D4u)

/** \brief BF0D8, CDSP global run control register */
#define ADC_CDSP_GLOBRCD /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_GLOBRCD*)0xF50BF8D8u)

/** \brief BF0DC, CDSP global halt control register */
#define ADC_CDSP_GLOBHCD /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_GLOBHCD*)0xF50BF8DCu)

/** \brief BF0E0, CDSP global run status register */
#define ADC_CDSP_GLOBRSD /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_GLOBRSD*)0xF50BF8E0u)

/** \brief BF0E4, CDSP global halt status register */
#define ADC_CDSP_GLOBHSTD /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_GLOBHSTD*)0xF50BF8E4u)

/** \brief BF0E8, OCDS control and status register0 for CDSP0-8 */
#define ADC_CDSP_OCSCDSPA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_OCSCDSPA*)0xF50BF8E8u)

/** \brief BF0EC, OCDS control and status register1 for CDSP9-17 */
#define ADC_CDSP_OCSCDSPB /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_OCSCDSPB*)0xF50BF8ECu)

/** \brief BF400, CDSP debug status register */
#define ADC_CDSP_DB0_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_STATUS*)0xF50BFC00u)

/** \brief BF404, CDSP debug command register */
#define ADC_CDSP_DB0_CMD /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_CMD*)0xF50BFC04u)

/** \brief BF408, CDSP debug address register */
#define ADC_CDSP_DB0_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_ADDR*)0xF50BFC08u)

/** \brief BF40C, CDSP debug data register */
#define ADC_CDSP_DB0_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_DATA*)0xF50BFC0Cu)

/** \brief BF410, CDSP debug reset register */
#define ADC_CDSP_DB0_RESET /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_RESET*)0xF50BFC10u)

/** \brief BF414, CDSP debug status register */
#define ADC_CDSP_DB1_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_STATUS*)0xF50BFC14u)

/** \brief BF418, CDSP debug command register */
#define ADC_CDSP_DB1_CMD /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_CMD*)0xF50BFC18u)

/** \brief BF41C, CDSP debug address register */
#define ADC_CDSP_DB1_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_ADDR*)0xF50BFC1Cu)

/** \brief BF420, CDSP debug data register */
#define ADC_CDSP_DB1_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_DATA*)0xF50BFC20u)

/** \brief BF424, CDSP debug reset register */
#define ADC_CDSP_DB1_RESET /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_RESET*)0xF50BFC24u)

/** \brief BF428, CDSP debug status register */
#define ADC_CDSP_DB2_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_STATUS*)0xF50BFC28u)

/** \brief BF42C, CDSP debug command register */
#define ADC_CDSP_DB2_CMD /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_CMD*)0xF50BFC2Cu)

/** \brief BF430, CDSP debug address register */
#define ADC_CDSP_DB2_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_ADDR*)0xF50BFC30u)

/** \brief BF434, CDSP debug data register */
#define ADC_CDSP_DB2_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_DATA*)0xF50BFC34u)

/** \brief BF438, CDSP debug reset register */
#define ADC_CDSP_DB2_RESET /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_RESET*)0xF50BFC38u)

/** \brief BF43C, CDSP debug status register */
#define ADC_CDSP_DB3_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_STATUS*)0xF50BFC3Cu)

/** \brief BF440, CDSP debug command register */
#define ADC_CDSP_DB3_CMD /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_CMD*)0xF50BFC40u)

/** \brief BF444, CDSP debug address register */
#define ADC_CDSP_DB3_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_ADDR*)0xF50BFC44u)

/** \brief BF448, CDSP debug data register */
#define ADC_CDSP_DB3_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_DATA*)0xF50BFC48u)

/** \brief BF44C, CDSP debug reset register */
#define ADC_CDSP_DB3_RESET /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_RESET*)0xF50BFC4Cu)

/** \brief BF450, CDSP debug status register */
#define ADC_CDSP_DB4_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_STATUS*)0xF50BFC50u)

/** \brief BF454, CDSP debug command register */
#define ADC_CDSP_DB4_CMD /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_CMD*)0xF50BFC54u)

/** \brief BF458, CDSP debug address register */
#define ADC_CDSP_DB4_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_ADDR*)0xF50BFC58u)

/** \brief BF45C, CDSP debug data register */
#define ADC_CDSP_DB4_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_DATA*)0xF50BFC5Cu)

/** \brief BF460, CDSP debug reset register */
#define ADC_CDSP_DB4_RESET /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_RESET*)0xF50BFC60u)

/** \brief BF464, CDSP debug status register */
#define ADC_CDSP_DB5_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_STATUS*)0xF50BFC64u)

/** \brief BF468, CDSP debug command register */
#define ADC_CDSP_DB5_CMD /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_CMD*)0xF50BFC68u)

/** \brief BF46C, CDSP debug address register */
#define ADC_CDSP_DB5_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_ADDR*)0xF50BFC6Cu)

/** \brief BF470, CDSP debug data register */
#define ADC_CDSP_DB5_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_DATA*)0xF50BFC70u)

/** \brief BF474, CDSP debug reset register */
#define ADC_CDSP_DB5_RESET /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_RESET*)0xF50BFC74u)

/** \brief BF478, CDSP debug status register */
#define ADC_CDSP_DB6_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_STATUS*)0xF50BFC78u)

/** \brief BF47C, CDSP debug command register */
#define ADC_CDSP_DB6_CMD /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_CMD*)0xF50BFC7Cu)

/** \brief BF480, CDSP debug address register */
#define ADC_CDSP_DB6_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_ADDR*)0xF50BFC80u)

/** \brief BF484, CDSP debug data register */
#define ADC_CDSP_DB6_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_DATA*)0xF50BFC84u)

/** \brief BF488, CDSP debug reset register */
#define ADC_CDSP_DB6_RESET /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_RESET*)0xF50BFC88u)

/** \brief BF48C, CDSP debug status register */
#define ADC_CDSP_DB7_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_STATUS*)0xF50BFC8Cu)

/** \brief BF490, CDSP debug command register */
#define ADC_CDSP_DB7_CMD /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_CMD*)0xF50BFC90u)

/** \brief BF494, CDSP debug address register */
#define ADC_CDSP_DB7_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_ADDR*)0xF50BFC94u)

/** \brief BF498, CDSP debug data register */
#define ADC_CDSP_DB7_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_DATA*)0xF50BFC98u)

/** \brief BF49C, CDSP debug reset register */
#define ADC_CDSP_DB7_RESET /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_RESET*)0xF50BFC9Cu)

/** \brief BF4A0, CDSP debug status register */
#define ADC_CDSP_DB8_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_STATUS*)0xF50BFCA0u)

/** \brief BF4A4, CDSP debug command register */
#define ADC_CDSP_DB8_CMD /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_CMD*)0xF50BFCA4u)

/** \brief BF4A8, CDSP debug address register */
#define ADC_CDSP_DB8_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_ADDR*)0xF50BFCA8u)

/** \brief BF4AC, CDSP debug data register */
#define ADC_CDSP_DB8_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_DATA*)0xF50BFCACu)

/** \brief BF4B0, CDSP debug reset register */
#define ADC_CDSP_DB8_RESET /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_RESET*)0xF50BFCB0u)

/** \brief BF4B4, CDSP debug status register */
#define ADC_CDSP_DB9_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_STATUS*)0xF50BFCB4u)

/** \brief BF4B8, CDSP debug command register */
#define ADC_CDSP_DB9_CMD /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_CMD*)0xF50BFCB8u)

/** \brief BF4BC, CDSP debug address register */
#define ADC_CDSP_DB9_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_ADDR*)0xF50BFCBCu)

/** \brief BF4C0, CDSP debug data register */
#define ADC_CDSP_DB9_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_DATA*)0xF50BFCC0u)

/** \brief BF4C4, CDSP debug reset register */
#define ADC_CDSP_DB9_RESET /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_RESET*)0xF50BFCC4u)

/** \brief BF4C8, CDSP debug status register */
#define ADC_CDSP_DB10_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_STATUS*)0xF50BFCC8u)

/** \brief BF4CC, CDSP debug command register */
#define ADC_CDSP_DB10_CMD /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_CMD*)0xF50BFCCCu)

/** \brief BF4D0, CDSP debug address register */
#define ADC_CDSP_DB10_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_ADDR*)0xF50BFCD0u)

/** \brief BF4D4, CDSP debug data register */
#define ADC_CDSP_DB10_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_DATA*)0xF50BFCD4u)

/** \brief BF4D8, CDSP debug reset register */
#define ADC_CDSP_DB10_RESET /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_RESET*)0xF50BFCD8u)

/** \brief BF4DC, CDSP debug status register */
#define ADC_CDSP_DB11_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_STATUS*)0xF50BFCDCu)

/** \brief BF4E0, CDSP debug command register */
#define ADC_CDSP_DB11_CMD /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_CMD*)0xF50BFCE0u)

/** \brief BF4E4, CDSP debug address register */
#define ADC_CDSP_DB11_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_ADDR*)0xF50BFCE4u)

/** \brief BF4E8, CDSP debug data register */
#define ADC_CDSP_DB11_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_DATA*)0xF50BFCE8u)

/** \brief BF4EC, CDSP debug reset register */
#define ADC_CDSP_DB11_RESET /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_RESET*)0xF50BFCECu)

/** \brief BF4F0, CDSP debug status register */
#define ADC_CDSP_DB12_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_STATUS*)0xF50BFCF0u)

/** \brief BF4F4, CDSP debug command register */
#define ADC_CDSP_DB12_CMD /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_CMD*)0xF50BFCF4u)

/** \brief BF4F8, CDSP debug address register */
#define ADC_CDSP_DB12_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_ADDR*)0xF50BFCF8u)

/** \brief BF4FC, CDSP debug data register */
#define ADC_CDSP_DB12_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_DATA*)0xF50BFCFCu)

/** \brief BF500, CDSP debug reset register */
#define ADC_CDSP_DB12_RESET /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_RESET*)0xF50BFD00u)

/** \brief BF504, CDSP debug status register */
#define ADC_CDSP_DB13_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_STATUS*)0xF50BFD04u)

/** \brief BF508, CDSP debug command register */
#define ADC_CDSP_DB13_CMD /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_CMD*)0xF50BFD08u)

/** \brief BF50C, CDSP debug address register */
#define ADC_CDSP_DB13_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_ADDR*)0xF50BFD0Cu)

/** \brief BF510, CDSP debug data register */
#define ADC_CDSP_DB13_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_DATA*)0xF50BFD10u)

/** \brief BF514, CDSP debug reset register */
#define ADC_CDSP_DB13_RESET /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_RESET*)0xF50BFD14u)

/** \brief BF518, CDSP debug status register */
#define ADC_CDSP_DB14_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_STATUS*)0xF50BFD18u)

/** \brief BF51C, CDSP debug command register */
#define ADC_CDSP_DB14_CMD /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_CMD*)0xF50BFD1Cu)

/** \brief BF520, CDSP debug address register */
#define ADC_CDSP_DB14_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_ADDR*)0xF50BFD20u)

/** \brief BF524, CDSP debug data register */
#define ADC_CDSP_DB14_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_DATA*)0xF50BFD24u)

/** \brief BF528, CDSP debug reset register */
#define ADC_CDSP_DB14_RESET /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_RESET*)0xF50BFD28u)

/** \brief BF52C, CDSP debug status register */
#define ADC_CDSP_DB15_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_STATUS*)0xF50BFD2Cu)

/** \brief BF530, CDSP debug command register */
#define ADC_CDSP_DB15_CMD /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_CMD*)0xF50BFD30u)

/** \brief BF534, CDSP debug address register */
#define ADC_CDSP_DB15_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_ADDR*)0xF50BFD34u)

/** \brief BF538, CDSP debug data register */
#define ADC_CDSP_DB15_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_DATA*)0xF50BFD38u)

/** \brief BF53C, CDSP debug reset register */
#define ADC_CDSP_DB15_RESET /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_RESET*)0xF50BFD3Cu)

/** \brief BF540, CDSP debug status register */
#define ADC_CDSP_DB16_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_STATUS*)0xF50BFD40u)

/** \brief BF544, CDSP debug command register */
#define ADC_CDSP_DB16_CMD /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_CMD*)0xF50BFD44u)

/** \brief BF548, CDSP debug address register */
#define ADC_CDSP_DB16_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_ADDR*)0xF50BFD48u)

/** \brief BF54C, CDSP debug data register */
#define ADC_CDSP_DB16_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_DATA*)0xF50BFD4Cu)

/** \brief BF550, CDSP debug reset register */
#define ADC_CDSP_DB16_RESET /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_RESET*)0xF50BFD50u)

/** \brief BF554, CDSP debug status register */
#define ADC_CDSP_DB17_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_STATUS*)0xF50BFD54u)

/** \brief BF558, CDSP debug command register */
#define ADC_CDSP_DB17_CMD /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_CMD*)0xF50BFD58u)

/** \brief BF55C, CDSP debug address register */
#define ADC_CDSP_DB17_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_ADDR*)0xF50BFD5Cu)

/** \brief BF560, CDSP debug data register */
#define ADC_CDSP_DB17_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_DATA*)0xF50BFD60u)

/** \brief BF564, CDSP debug reset register */
#define ADC_CDSP_DB17_RESET /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DB_RESET*)0xF50BFD64u)

/** \brief BF800, CDSP configuration of CDSP  0 */
#define ADC_CDSP_DSP0_DSPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_DSPCFG*)0xF50C0000u)

/** \brief BF804, CDSP boundary trigger configuration register 0 */
#define ADC_CDSP_DSP0_BNDTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BNDTRCFG*)0xF50C0004u)

/** \brief BF808, CDSP boundary mode configuration register */
#define ADC_CDSP_DSP0_BNDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BNDCFG*)0xF50C0008u)

/** \brief BF80C, CDSP boundary status register 0 */
#define ADC_CDSP_DSP0_BOUNDST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BOUNDST*)0xF50C000Cu)

/** \brief BF810, CDSP boundary select register 0 */
#define ADC_CDSP_DSP0_BOUNDSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BOUNDSEL*)0xF50C0010u)

/** \brief BF814, CDSP time stamp trigger configuration register 0 */
#define ADC_CDSP_DSP0_TSTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSTRCFG*)0xF50C0014u)

/** \brief BF818, CDSP time-stamp register 0 */
#define ADC_CDSP_DSP0_TSTMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSTMP*)0xF50C0018u)

/** \brief BF81C, CDSP time-stamp counter 0 */
#define ADC_CDSP_DSP0_TSCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSCNT*)0xF50C001Cu)

/** \brief BF820, CDSP service request trigger configuration register  */
#define ADC_CDSP_DSP0_SRTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SRTRCFG*)0xF50C0020u)

/** \brief BF824, CDSP service request configuration register */
#define ADC_CDSP_DSP0_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SRCFG*)0xF50C0024u)

/** \brief BF828, CDSP integrator configuration register 0 */
#define ADC_CDSP_DSP0_INTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTCFG*)0xF50C0028u)

/** \brief BF82C, CDSP intermediate integration value */
#define ADC_CDSP_DSP0_INTIVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTIVAL*)0xF50C002Cu)

/** \brief BF830, CDSP integrator trigger configuration register 0 */
#define ADC_CDSP_DSP0_INTTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTTRCFG*)0xF50C0030u)

/** \brief BF834, CDSP channel error clear register 0 */
#define ADC_CDSP_DSP0_CHERRCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_CHERRCL*)0xF50C0034u)

/** \brief BF838, CDSP status register */
#define ADC_CDSP_DSP0_DSPST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_DSPST*)0xF50C0038u)

/** \brief BF83C, CDSP input from DSADC, TMADC, EXMOD or CARMAG */
#define ADC_CDSP_DSP0_INPUTMON /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INPUTMON*)0xF50C003Cu)

/** \brief BF840, CDSP result register 0 */
#define ADC_CDSP_DSP0_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50C0040u)

/** \brief BF844, CDSP result register 1 */
#define ADC_CDSP_DSP0_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50C0044u)

/** \brief BF848, CDSP result register 2 */
#define ADC_CDSP_DSP0_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50C0048u)

/** \brief C1800, CDSP configuration of CDSP  1 */
#define ADC_CDSP_DSP1_DSPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_DSPCFG*)0xF50C2000u)

/** \brief C1804, CDSP boundary trigger configuration register 1 */
#define ADC_CDSP_DSP1_BNDTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BNDTRCFG*)0xF50C2004u)

/** \brief C1808, CDSP boundary mode configuration register */
#define ADC_CDSP_DSP1_BNDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BNDCFG*)0xF50C2008u)

/** \brief C180C, CDSP boundary status register 1 */
#define ADC_CDSP_DSP1_BOUNDST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BOUNDST*)0xF50C200Cu)

/** \brief C1810, CDSP boundary select register 1 */
#define ADC_CDSP_DSP1_BOUNDSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BOUNDSEL*)0xF50C2010u)

/** \brief C1814, CDSP time stamp trigger configuration register 1 */
#define ADC_CDSP_DSP1_TSTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSTRCFG*)0xF50C2014u)

/** \brief C1818, CDSP time-stamp register 1 */
#define ADC_CDSP_DSP1_TSTMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSTMP*)0xF50C2018u)

/** \brief C181C, CDSP time-stamp counter 1 */
#define ADC_CDSP_DSP1_TSCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSCNT*)0xF50C201Cu)

/** \brief C1820, CDSP service request trigger configuration register  */
#define ADC_CDSP_DSP1_SRTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SRTRCFG*)0xF50C2020u)

/** \brief C1824, CDSP service request configuration register */
#define ADC_CDSP_DSP1_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SRCFG*)0xF50C2024u)

/** \brief C1828, CDSP integrator configuration register 1 */
#define ADC_CDSP_DSP1_INTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTCFG*)0xF50C2028u)

/** \brief C182C, CDSP intermediate integration value */
#define ADC_CDSP_DSP1_INTIVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTIVAL*)0xF50C202Cu)

/** \brief C1830, CDSP integrator trigger configuration register 1 */
#define ADC_CDSP_DSP1_INTTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTTRCFG*)0xF50C2030u)

/** \brief C1834, CDSP channel error clear register 1 */
#define ADC_CDSP_DSP1_CHERRCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_CHERRCL*)0xF50C2034u)

/** \brief C1838, CDSP status register */
#define ADC_CDSP_DSP1_DSPST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_DSPST*)0xF50C2038u)

/** \brief C183C, CDSP input from DSADC, TMADC, EXMOD or CARMAG */
#define ADC_CDSP_DSP1_INPUTMON /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INPUTMON*)0xF50C203Cu)

/** \brief C1840, CDSP result register 0 */
#define ADC_CDSP_DSP1_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50C2040u)

/** \brief C1844, CDSP result register 1 */
#define ADC_CDSP_DSP1_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50C2044u)

/** \brief C1848, CDSP result register 2 */
#define ADC_CDSP_DSP1_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50C2048u)

/** \brief C3800, CDSP configuration of CDSP  2 */
#define ADC_CDSP_DSP2_DSPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_DSPCFG*)0xF50C4000u)

/** \brief C3804, CDSP boundary trigger configuration register 2 */
#define ADC_CDSP_DSP2_BNDTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BNDTRCFG*)0xF50C4004u)

/** \brief C3808, CDSP boundary mode configuration register */
#define ADC_CDSP_DSP2_BNDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BNDCFG*)0xF50C4008u)

/** \brief C380C, CDSP boundary status register 2 */
#define ADC_CDSP_DSP2_BOUNDST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BOUNDST*)0xF50C400Cu)

/** \brief C3810, CDSP boundary select register 2 */
#define ADC_CDSP_DSP2_BOUNDSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BOUNDSEL*)0xF50C4010u)

/** \brief C3814, CDSP time stamp trigger configuration register 2 */
#define ADC_CDSP_DSP2_TSTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSTRCFG*)0xF50C4014u)

/** \brief C3818, CDSP time-stamp register 2 */
#define ADC_CDSP_DSP2_TSTMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSTMP*)0xF50C4018u)

/** \brief C381C, CDSP time-stamp counter 2 */
#define ADC_CDSP_DSP2_TSCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSCNT*)0xF50C401Cu)

/** \brief C3820, CDSP service request trigger configuration register  */
#define ADC_CDSP_DSP2_SRTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SRTRCFG*)0xF50C4020u)

/** \brief C3824, CDSP service request configuration register */
#define ADC_CDSP_DSP2_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SRCFG*)0xF50C4024u)

/** \brief C3828, CDSP integrator configuration register 2 */
#define ADC_CDSP_DSP2_INTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTCFG*)0xF50C4028u)

/** \brief C382C, CDSP intermediate integration value */
#define ADC_CDSP_DSP2_INTIVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTIVAL*)0xF50C402Cu)

/** \brief C3830, CDSP integrator trigger configuration register 2 */
#define ADC_CDSP_DSP2_INTTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTTRCFG*)0xF50C4030u)

/** \brief C3834, CDSP channel error clear register 2 */
#define ADC_CDSP_DSP2_CHERRCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_CHERRCL*)0xF50C4034u)

/** \brief C3838, CDSP status register */
#define ADC_CDSP_DSP2_DSPST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_DSPST*)0xF50C4038u)

/** \brief C383C, CDSP input from DSADC, TMADC, EXMOD or CARMAG */
#define ADC_CDSP_DSP2_INPUTMON /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INPUTMON*)0xF50C403Cu)

/** \brief C3840, CDSP result register 0 */
#define ADC_CDSP_DSP2_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50C4040u)

/** \brief C3844, CDSP result register 1 */
#define ADC_CDSP_DSP2_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50C4044u)

/** \brief C3848, CDSP result register 2 */
#define ADC_CDSP_DSP2_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50C4048u)

/** \brief C5800, CDSP configuration of CDSP  3 */
#define ADC_CDSP_DSP3_DSPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_DSPCFG*)0xF50C6000u)

/** \brief C5804, CDSP boundary trigger configuration register 3 */
#define ADC_CDSP_DSP3_BNDTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BNDTRCFG*)0xF50C6004u)

/** \brief C5808, CDSP boundary mode configuration register */
#define ADC_CDSP_DSP3_BNDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BNDCFG*)0xF50C6008u)

/** \brief C580C, CDSP boundary status register 3 */
#define ADC_CDSP_DSP3_BOUNDST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BOUNDST*)0xF50C600Cu)

/** \brief C5810, CDSP boundary select register 3 */
#define ADC_CDSP_DSP3_BOUNDSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BOUNDSEL*)0xF50C6010u)

/** \brief C5814, CDSP time stamp trigger configuration register 3 */
#define ADC_CDSP_DSP3_TSTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSTRCFG*)0xF50C6014u)

/** \brief C5818, CDSP time-stamp register 3 */
#define ADC_CDSP_DSP3_TSTMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSTMP*)0xF50C6018u)

/** \brief C581C, CDSP time-stamp counter 3 */
#define ADC_CDSP_DSP3_TSCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSCNT*)0xF50C601Cu)

/** \brief C5820, CDSP service request trigger configuration register  */
#define ADC_CDSP_DSP3_SRTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SRTRCFG*)0xF50C6020u)

/** \brief C5824, CDSP service request configuration register */
#define ADC_CDSP_DSP3_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SRCFG*)0xF50C6024u)

/** \brief C5828, CDSP integrator configuration register 3 */
#define ADC_CDSP_DSP3_INTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTCFG*)0xF50C6028u)

/** \brief C582C, CDSP intermediate integration value */
#define ADC_CDSP_DSP3_INTIVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTIVAL*)0xF50C602Cu)

/** \brief C5830, CDSP integrator trigger configuration register 3 */
#define ADC_CDSP_DSP3_INTTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTTRCFG*)0xF50C6030u)

/** \brief C5834, CDSP channel error clear register 3 */
#define ADC_CDSP_DSP3_CHERRCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_CHERRCL*)0xF50C6034u)

/** \brief C5838, CDSP status register */
#define ADC_CDSP_DSP3_DSPST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_DSPST*)0xF50C6038u)

/** \brief C583C, CDSP input from DSADC, TMADC, EXMOD or CARMAG */
#define ADC_CDSP_DSP3_INPUTMON /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INPUTMON*)0xF50C603Cu)

/** \brief C5840, CDSP result register 0 */
#define ADC_CDSP_DSP3_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50C6040u)

/** \brief C5844, CDSP result register 1 */
#define ADC_CDSP_DSP3_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50C6044u)

/** \brief C5848, CDSP result register 2 */
#define ADC_CDSP_DSP3_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50C6048u)

/** \brief C7800, CDSP configuration of CDSP  4 */
#define ADC_CDSP_DSP4_DSPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_DSPCFG*)0xF50C8000u)

/** \brief C7804, CDSP boundary trigger configuration register 4 */
#define ADC_CDSP_DSP4_BNDTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BNDTRCFG*)0xF50C8004u)

/** \brief C7808, CDSP boundary mode configuration register */
#define ADC_CDSP_DSP4_BNDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BNDCFG*)0xF50C8008u)

/** \brief C780C, CDSP boundary status register 4 */
#define ADC_CDSP_DSP4_BOUNDST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BOUNDST*)0xF50C800Cu)

/** \brief C7810, CDSP boundary select register 4 */
#define ADC_CDSP_DSP4_BOUNDSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BOUNDSEL*)0xF50C8010u)

/** \brief C7814, CDSP time stamp trigger configuration register 4 */
#define ADC_CDSP_DSP4_TSTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSTRCFG*)0xF50C8014u)

/** \brief C7818, CDSP time-stamp register 4 */
#define ADC_CDSP_DSP4_TSTMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSTMP*)0xF50C8018u)

/** \brief C781C, CDSP time-stamp counter 4 */
#define ADC_CDSP_DSP4_TSCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSCNT*)0xF50C801Cu)

/** \brief C7820, CDSP service request trigger configuration register  */
#define ADC_CDSP_DSP4_SRTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SRTRCFG*)0xF50C8020u)

/** \brief C7824, CDSP service request configuration register */
#define ADC_CDSP_DSP4_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SRCFG*)0xF50C8024u)

/** \brief C7828, CDSP integrator configuration register 4 */
#define ADC_CDSP_DSP4_INTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTCFG*)0xF50C8028u)

/** \brief C782C, CDSP intermediate integration value */
#define ADC_CDSP_DSP4_INTIVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTIVAL*)0xF50C802Cu)

/** \brief C7830, CDSP integrator trigger configuration register 4 */
#define ADC_CDSP_DSP4_INTTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTTRCFG*)0xF50C8030u)

/** \brief C7834, CDSP channel error clear register 4 */
#define ADC_CDSP_DSP4_CHERRCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_CHERRCL*)0xF50C8034u)

/** \brief C7838, CDSP status register */
#define ADC_CDSP_DSP4_DSPST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_DSPST*)0xF50C8038u)

/** \brief C783C, CDSP input from DSADC, TMADC, EXMOD or CARMAG */
#define ADC_CDSP_DSP4_INPUTMON /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INPUTMON*)0xF50C803Cu)

/** \brief C7840, CDSP result register 0 */
#define ADC_CDSP_DSP4_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50C8040u)

/** \brief C7844, CDSP result register 1 */
#define ADC_CDSP_DSP4_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50C8044u)

/** \brief C7848, CDSP result register 2 */
#define ADC_CDSP_DSP4_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50C8048u)

/** \brief C9800, CDSP configuration of CDSP  5 */
#define ADC_CDSP_DSP5_DSPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_DSPCFG*)0xF50CA000u)

/** \brief C9804, CDSP boundary trigger configuration register 5 */
#define ADC_CDSP_DSP5_BNDTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BNDTRCFG*)0xF50CA004u)

/** \brief C9808, CDSP boundary mode configuration register */
#define ADC_CDSP_DSP5_BNDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BNDCFG*)0xF50CA008u)

/** \brief C980C, CDSP boundary status register 5 */
#define ADC_CDSP_DSP5_BOUNDST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BOUNDST*)0xF50CA00Cu)

/** \brief C9810, CDSP boundary select register 5 */
#define ADC_CDSP_DSP5_BOUNDSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BOUNDSEL*)0xF50CA010u)

/** \brief C9814, CDSP time stamp trigger configuration register 5 */
#define ADC_CDSP_DSP5_TSTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSTRCFG*)0xF50CA014u)

/** \brief C9818, CDSP time-stamp register 5 */
#define ADC_CDSP_DSP5_TSTMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSTMP*)0xF50CA018u)

/** \brief C981C, CDSP time-stamp counter 5 */
#define ADC_CDSP_DSP5_TSCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSCNT*)0xF50CA01Cu)

/** \brief C9820, CDSP service request trigger configuration register  */
#define ADC_CDSP_DSP5_SRTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SRTRCFG*)0xF50CA020u)

/** \brief C9824, CDSP service request configuration register */
#define ADC_CDSP_DSP5_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SRCFG*)0xF50CA024u)

/** \brief C9828, CDSP integrator configuration register 5 */
#define ADC_CDSP_DSP5_INTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTCFG*)0xF50CA028u)

/** \brief C982C, CDSP intermediate integration value */
#define ADC_CDSP_DSP5_INTIVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTIVAL*)0xF50CA02Cu)

/** \brief C9830, CDSP integrator trigger configuration register 5 */
#define ADC_CDSP_DSP5_INTTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTTRCFG*)0xF50CA030u)

/** \brief C9834, CDSP channel error clear register 5 */
#define ADC_CDSP_DSP5_CHERRCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_CHERRCL*)0xF50CA034u)

/** \brief C9838, CDSP status register */
#define ADC_CDSP_DSP5_DSPST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_DSPST*)0xF50CA038u)

/** \brief C983C, CDSP input from DSADC, TMADC, EXMOD or CARMAG */
#define ADC_CDSP_DSP5_INPUTMON /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INPUTMON*)0xF50CA03Cu)

/** \brief C9840, CDSP result register 0 */
#define ADC_CDSP_DSP5_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50CA040u)

/** \brief C9844, CDSP result register 1 */
#define ADC_CDSP_DSP5_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50CA044u)

/** \brief C9848, CDSP result register 2 */
#define ADC_CDSP_DSP5_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50CA048u)

/** \brief CB800, CDSP configuration of CDSP  6 */
#define ADC_CDSP_DSP6_DSPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_DSPCFG*)0xF50CC000u)

/** \brief CB804, CDSP boundary trigger configuration register 6 */
#define ADC_CDSP_DSP6_BNDTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BNDTRCFG*)0xF50CC004u)

/** \brief CB808, CDSP boundary mode configuration register */
#define ADC_CDSP_DSP6_BNDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BNDCFG*)0xF50CC008u)

/** \brief CB80C, CDSP boundary status register 6 */
#define ADC_CDSP_DSP6_BOUNDST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BOUNDST*)0xF50CC00Cu)

/** \brief CB810, CDSP boundary select register 6 */
#define ADC_CDSP_DSP6_BOUNDSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BOUNDSEL*)0xF50CC010u)

/** \brief CB814, CDSP time stamp trigger configuration register 6 */
#define ADC_CDSP_DSP6_TSTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSTRCFG*)0xF50CC014u)

/** \brief CB818, CDSP time-stamp register 6 */
#define ADC_CDSP_DSP6_TSTMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSTMP*)0xF50CC018u)

/** \brief CB81C, CDSP time-stamp counter 6 */
#define ADC_CDSP_DSP6_TSCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSCNT*)0xF50CC01Cu)

/** \brief CB820, CDSP service request trigger configuration register  */
#define ADC_CDSP_DSP6_SRTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SRTRCFG*)0xF50CC020u)

/** \brief CB824, CDSP service request configuration register */
#define ADC_CDSP_DSP6_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SRCFG*)0xF50CC024u)

/** \brief CB828, CDSP integrator configuration register 6 */
#define ADC_CDSP_DSP6_INTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTCFG*)0xF50CC028u)

/** \brief CB82C, CDSP intermediate integration value */
#define ADC_CDSP_DSP6_INTIVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTIVAL*)0xF50CC02Cu)

/** \brief CB830, CDSP integrator trigger configuration register 6 */
#define ADC_CDSP_DSP6_INTTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTTRCFG*)0xF50CC030u)

/** \brief CB834, CDSP channel error clear register 6 */
#define ADC_CDSP_DSP6_CHERRCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_CHERRCL*)0xF50CC034u)

/** \brief CB838, CDSP status register */
#define ADC_CDSP_DSP6_DSPST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_DSPST*)0xF50CC038u)

/** \brief CB83C, CDSP input from DSADC, TMADC, EXMOD or CARMAG */
#define ADC_CDSP_DSP6_INPUTMON /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INPUTMON*)0xF50CC03Cu)

/** \brief CB840, CDSP result register 0 */
#define ADC_CDSP_DSP6_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50CC040u)

/** \brief CB844, CDSP result register 1 */
#define ADC_CDSP_DSP6_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50CC044u)

/** \brief CB848, CDSP result register 2 */
#define ADC_CDSP_DSP6_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50CC048u)

/** \brief CD800, CDSP configuration of CDSP  7 */
#define ADC_CDSP_DSP7_DSPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_DSPCFG*)0xF50CE000u)

/** \brief CD804, CDSP boundary trigger configuration register 7 */
#define ADC_CDSP_DSP7_BNDTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BNDTRCFG*)0xF50CE004u)

/** \brief CD808, CDSP boundary mode configuration register */
#define ADC_CDSP_DSP7_BNDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BNDCFG*)0xF50CE008u)

/** \brief CD80C, CDSP boundary status register 7 */
#define ADC_CDSP_DSP7_BOUNDST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BOUNDST*)0xF50CE00Cu)

/** \brief CD810, CDSP boundary select register 7 */
#define ADC_CDSP_DSP7_BOUNDSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BOUNDSEL*)0xF50CE010u)

/** \brief CD814, CDSP time stamp trigger configuration register 7 */
#define ADC_CDSP_DSP7_TSTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSTRCFG*)0xF50CE014u)

/** \brief CD818, CDSP time-stamp register 7 */
#define ADC_CDSP_DSP7_TSTMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSTMP*)0xF50CE018u)

/** \brief CD81C, CDSP time-stamp counter 7 */
#define ADC_CDSP_DSP7_TSCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSCNT*)0xF50CE01Cu)

/** \brief CD820, CDSP service request trigger configuration register  */
#define ADC_CDSP_DSP7_SRTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SRTRCFG*)0xF50CE020u)

/** \brief CD824, CDSP service request configuration register */
#define ADC_CDSP_DSP7_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SRCFG*)0xF50CE024u)

/** \brief CD828, CDSP integrator configuration register 7 */
#define ADC_CDSP_DSP7_INTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTCFG*)0xF50CE028u)

/** \brief CD82C, CDSP intermediate integration value */
#define ADC_CDSP_DSP7_INTIVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTIVAL*)0xF50CE02Cu)

/** \brief CD830, CDSP integrator trigger configuration register 7 */
#define ADC_CDSP_DSP7_INTTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTTRCFG*)0xF50CE030u)

/** \brief CD834, CDSP channel error clear register 7 */
#define ADC_CDSP_DSP7_CHERRCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_CHERRCL*)0xF50CE034u)

/** \brief CD838, CDSP status register */
#define ADC_CDSP_DSP7_DSPST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_DSPST*)0xF50CE038u)

/** \brief CD83C, CDSP input from DSADC, TMADC, EXMOD or CARMAG */
#define ADC_CDSP_DSP7_INPUTMON /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INPUTMON*)0xF50CE03Cu)

/** \brief CD840, CDSP result register 0 */
#define ADC_CDSP_DSP7_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50CE040u)

/** \brief CD844, CDSP result register 1 */
#define ADC_CDSP_DSP7_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50CE044u)

/** \brief CD848, CDSP result register 2 */
#define ADC_CDSP_DSP7_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50CE048u)

/** \brief CF800, CDSP configuration of CDSP  8 */
#define ADC_CDSP_DSP8_DSPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_DSPCFG*)0xF50D0000u)

/** \brief CF804, CDSP boundary trigger configuration register 8 */
#define ADC_CDSP_DSP8_BNDTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BNDTRCFG*)0xF50D0004u)

/** \brief CF808, CDSP boundary mode configuration register */
#define ADC_CDSP_DSP8_BNDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BNDCFG*)0xF50D0008u)

/** \brief CF80C, CDSP boundary status register 8 */
#define ADC_CDSP_DSP8_BOUNDST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BOUNDST*)0xF50D000Cu)

/** \brief CF810, CDSP boundary select register 8 */
#define ADC_CDSP_DSP8_BOUNDSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BOUNDSEL*)0xF50D0010u)

/** \brief CF814, CDSP time stamp trigger configuration register 8 */
#define ADC_CDSP_DSP8_TSTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSTRCFG*)0xF50D0014u)

/** \brief CF818, CDSP time-stamp register 8 */
#define ADC_CDSP_DSP8_TSTMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSTMP*)0xF50D0018u)

/** \brief CF81C, CDSP time-stamp counter 8 */
#define ADC_CDSP_DSP8_TSCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSCNT*)0xF50D001Cu)

/** \brief CF820, CDSP service request trigger configuration register  */
#define ADC_CDSP_DSP8_SRTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SRTRCFG*)0xF50D0020u)

/** \brief CF824, CDSP service request configuration register */
#define ADC_CDSP_DSP8_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SRCFG*)0xF50D0024u)

/** \brief CF828, CDSP integrator configuration register 8 */
#define ADC_CDSP_DSP8_INTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTCFG*)0xF50D0028u)

/** \brief CF82C, CDSP intermediate integration value */
#define ADC_CDSP_DSP8_INTIVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTIVAL*)0xF50D002Cu)

/** \brief CF830, CDSP integrator trigger configuration register 8 */
#define ADC_CDSP_DSP8_INTTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTTRCFG*)0xF50D0030u)

/** \brief CF834, CDSP channel error clear register 8 */
#define ADC_CDSP_DSP8_CHERRCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_CHERRCL*)0xF50D0034u)

/** \brief CF838, CDSP status register */
#define ADC_CDSP_DSP8_DSPST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_DSPST*)0xF50D0038u)

/** \brief CF83C, CDSP input from DSADC, TMADC, EXMOD or CARMAG */
#define ADC_CDSP_DSP8_INPUTMON /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INPUTMON*)0xF50D003Cu)

/** \brief CF840, CDSP result register 0 */
#define ADC_CDSP_DSP8_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50D0040u)

/** \brief CF844, CDSP result register 1 */
#define ADC_CDSP_DSP8_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50D0044u)

/** \brief CF848, CDSP result register 2 */
#define ADC_CDSP_DSP8_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50D0048u)

/** \brief D1800, CDSP configuration of CDSP  9 */
#define ADC_CDSP_DSP9_DSPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_DSPCFG*)0xF50D2000u)

/** \brief D1804, CDSP boundary trigger configuration register 9 */
#define ADC_CDSP_DSP9_BNDTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BNDTRCFG*)0xF50D2004u)

/** \brief D1808, CDSP boundary mode configuration register */
#define ADC_CDSP_DSP9_BNDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BNDCFG*)0xF50D2008u)

/** \brief D180C, CDSP boundary status register 9 */
#define ADC_CDSP_DSP9_BOUNDST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BOUNDST*)0xF50D200Cu)

/** \brief D1810, CDSP boundary select register 9 */
#define ADC_CDSP_DSP9_BOUNDSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BOUNDSEL*)0xF50D2010u)

/** \brief D1814, CDSP time stamp trigger configuration register 9 */
#define ADC_CDSP_DSP9_TSTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSTRCFG*)0xF50D2014u)

/** \brief D1818, CDSP time-stamp register 9 */
#define ADC_CDSP_DSP9_TSTMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSTMP*)0xF50D2018u)

/** \brief D181C, CDSP time-stamp counter 9 */
#define ADC_CDSP_DSP9_TSCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSCNT*)0xF50D201Cu)

/** \brief D1820, CDSP service request trigger configuration register  */
#define ADC_CDSP_DSP9_SRTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SRTRCFG*)0xF50D2020u)

/** \brief D1824, CDSP service request configuration register */
#define ADC_CDSP_DSP9_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SRCFG*)0xF50D2024u)

/** \brief D1828, CDSP integrator configuration register 9 */
#define ADC_CDSP_DSP9_INTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTCFG*)0xF50D2028u)

/** \brief D182C, CDSP intermediate integration value */
#define ADC_CDSP_DSP9_INTIVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTIVAL*)0xF50D202Cu)

/** \brief D1830, CDSP integrator trigger configuration register 9 */
#define ADC_CDSP_DSP9_INTTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTTRCFG*)0xF50D2030u)

/** \brief D1834, CDSP channel error clear register 9 */
#define ADC_CDSP_DSP9_CHERRCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_CHERRCL*)0xF50D2034u)

/** \brief D1838, CDSP status register */
#define ADC_CDSP_DSP9_DSPST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_DSPST*)0xF50D2038u)

/** \brief D183C, CDSP input from DSADC, TMADC, EXMOD or CARMAG */
#define ADC_CDSP_DSP9_INPUTMON /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INPUTMON*)0xF50D203Cu)

/** \brief D1840, CDSP result register 0 */
#define ADC_CDSP_DSP9_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50D2040u)

/** \brief D1844, CDSP result register 1 */
#define ADC_CDSP_DSP9_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50D2044u)

/** \brief D1848, CDSP result register 2 */
#define ADC_CDSP_DSP9_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50D2048u)

/** \brief D3800, CDSP configuration of CDSP  10 */
#define ADC_CDSP_DSP10_DSPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_DSPCFG*)0xF50D4000u)

/** \brief D3804, CDSP boundary trigger configuration register 10 */
#define ADC_CDSP_DSP10_BNDTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BNDTRCFG*)0xF50D4004u)

/** \brief D3808, CDSP boundary mode configuration register */
#define ADC_CDSP_DSP10_BNDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BNDCFG*)0xF50D4008u)

/** \brief D380C, CDSP boundary status register 10 */
#define ADC_CDSP_DSP10_BOUNDST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BOUNDST*)0xF50D400Cu)

/** \brief D3810, CDSP boundary select register 10 */
#define ADC_CDSP_DSP10_BOUNDSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BOUNDSEL*)0xF50D4010u)

/** \brief D3814, CDSP time stamp trigger configuration register 10 */
#define ADC_CDSP_DSP10_TSTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSTRCFG*)0xF50D4014u)

/** \brief D3818, CDSP time-stamp register 10 */
#define ADC_CDSP_DSP10_TSTMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSTMP*)0xF50D4018u)

/** \brief D381C, CDSP time-stamp counter 10 */
#define ADC_CDSP_DSP10_TSCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSCNT*)0xF50D401Cu)

/** \brief D3820, CDSP service request trigger configuration register  */
#define ADC_CDSP_DSP10_SRTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SRTRCFG*)0xF50D4020u)

/** \brief D3824, CDSP service request configuration register */
#define ADC_CDSP_DSP10_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SRCFG*)0xF50D4024u)

/** \brief D3828, CDSP integrator configuration register 10 */
#define ADC_CDSP_DSP10_INTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTCFG*)0xF50D4028u)

/** \brief D382C, CDSP intermediate integration value */
#define ADC_CDSP_DSP10_INTIVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTIVAL*)0xF50D402Cu)

/** \brief D3830, CDSP integrator trigger configuration register 10 */
#define ADC_CDSP_DSP10_INTTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTTRCFG*)0xF50D4030u)

/** \brief D3834, CDSP channel error clear register 10 */
#define ADC_CDSP_DSP10_CHERRCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_CHERRCL*)0xF50D4034u)

/** \brief D3838, CDSP status register */
#define ADC_CDSP_DSP10_DSPST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_DSPST*)0xF50D4038u)

/** \brief D383C, CDSP input from DSADC, TMADC, EXMOD or CARMAG */
#define ADC_CDSP_DSP10_INPUTMON /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INPUTMON*)0xF50D403Cu)

/** \brief D3840, CDSP result register 0 */
#define ADC_CDSP_DSP10_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50D4040u)

/** \brief D3844, CDSP result register 1 */
#define ADC_CDSP_DSP10_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50D4044u)

/** \brief D3848, CDSP result register 2 */
#define ADC_CDSP_DSP10_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50D4048u)

/** \brief D5800, CDSP configuration of CDSP  11 */
#define ADC_CDSP_DSP11_DSPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_DSPCFG*)0xF50D6000u)

/** \brief D5804, CDSP boundary trigger configuration register 11 */
#define ADC_CDSP_DSP11_BNDTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BNDTRCFG*)0xF50D6004u)

/** \brief D5808, CDSP boundary mode configuration register */
#define ADC_CDSP_DSP11_BNDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BNDCFG*)0xF50D6008u)

/** \brief D580C, CDSP boundary status register 11 */
#define ADC_CDSP_DSP11_BOUNDST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BOUNDST*)0xF50D600Cu)

/** \brief D5810, CDSP boundary select register 11 */
#define ADC_CDSP_DSP11_BOUNDSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BOUNDSEL*)0xF50D6010u)

/** \brief D5814, CDSP time stamp trigger configuration register 11 */
#define ADC_CDSP_DSP11_TSTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSTRCFG*)0xF50D6014u)

/** \brief D5818, CDSP time-stamp register 11 */
#define ADC_CDSP_DSP11_TSTMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSTMP*)0xF50D6018u)

/** \brief D581C, CDSP time-stamp counter 11 */
#define ADC_CDSP_DSP11_TSCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSCNT*)0xF50D601Cu)

/** \brief D5820, CDSP service request trigger configuration register  */
#define ADC_CDSP_DSP11_SRTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SRTRCFG*)0xF50D6020u)

/** \brief D5824, CDSP service request configuration register */
#define ADC_CDSP_DSP11_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SRCFG*)0xF50D6024u)

/** \brief D5828, CDSP integrator configuration register 11 */
#define ADC_CDSP_DSP11_INTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTCFG*)0xF50D6028u)

/** \brief D582C, CDSP intermediate integration value */
#define ADC_CDSP_DSP11_INTIVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTIVAL*)0xF50D602Cu)

/** \brief D5830, CDSP integrator trigger configuration register 11 */
#define ADC_CDSP_DSP11_INTTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTTRCFG*)0xF50D6030u)

/** \brief D5834, CDSP channel error clear register 11 */
#define ADC_CDSP_DSP11_CHERRCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_CHERRCL*)0xF50D6034u)

/** \brief D5838, CDSP status register */
#define ADC_CDSP_DSP11_DSPST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_DSPST*)0xF50D6038u)

/** \brief D583C, CDSP input from DSADC, TMADC, EXMOD or CARMAG */
#define ADC_CDSP_DSP11_INPUTMON /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INPUTMON*)0xF50D603Cu)

/** \brief D5840, CDSP result register 0 */
#define ADC_CDSP_DSP11_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50D6040u)

/** \brief D5844, CDSP result register 1 */
#define ADC_CDSP_DSP11_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50D6044u)

/** \brief D5848, CDSP result register 2 */
#define ADC_CDSP_DSP11_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50D6048u)

/** \brief D7800, CDSP configuration of CDSP  12 */
#define ADC_CDSP_DSP12_DSPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_DSPCFG*)0xF50D8000u)

/** \brief D7804, CDSP boundary trigger configuration register 12 */
#define ADC_CDSP_DSP12_BNDTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BNDTRCFG*)0xF50D8004u)

/** \brief D7808, CDSP boundary mode configuration register */
#define ADC_CDSP_DSP12_BNDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BNDCFG*)0xF50D8008u)

/** \brief D780C, CDSP boundary status register 12 */
#define ADC_CDSP_DSP12_BOUNDST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BOUNDST*)0xF50D800Cu)

/** \brief D7810, CDSP boundary select register 12 */
#define ADC_CDSP_DSP12_BOUNDSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BOUNDSEL*)0xF50D8010u)

/** \brief D7814, CDSP time stamp trigger configuration register 12 */
#define ADC_CDSP_DSP12_TSTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSTRCFG*)0xF50D8014u)

/** \brief D7818, CDSP time-stamp register 12 */
#define ADC_CDSP_DSP12_TSTMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSTMP*)0xF50D8018u)

/** \brief D781C, CDSP time-stamp counter 12 */
#define ADC_CDSP_DSP12_TSCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSCNT*)0xF50D801Cu)

/** \brief D7820, CDSP service request trigger configuration register  */
#define ADC_CDSP_DSP12_SRTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SRTRCFG*)0xF50D8020u)

/** \brief D7824, CDSP service request configuration register */
#define ADC_CDSP_DSP12_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SRCFG*)0xF50D8024u)

/** \brief D7828, CDSP integrator configuration register 12 */
#define ADC_CDSP_DSP12_INTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTCFG*)0xF50D8028u)

/** \brief D782C, CDSP intermediate integration value */
#define ADC_CDSP_DSP12_INTIVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTIVAL*)0xF50D802Cu)

/** \brief D7830, CDSP integrator trigger configuration register 12 */
#define ADC_CDSP_DSP12_INTTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTTRCFG*)0xF50D8030u)

/** \brief D7834, CDSP channel error clear register 12 */
#define ADC_CDSP_DSP12_CHERRCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_CHERRCL*)0xF50D8034u)

/** \brief D7838, CDSP status register */
#define ADC_CDSP_DSP12_DSPST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_DSPST*)0xF50D8038u)

/** \brief D783C, CDSP input from DSADC, TMADC, EXMOD or CARMAG */
#define ADC_CDSP_DSP12_INPUTMON /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INPUTMON*)0xF50D803Cu)

/** \brief D7840, CDSP result register 0 */
#define ADC_CDSP_DSP12_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50D8040u)

/** \brief D7844, CDSP result register 1 */
#define ADC_CDSP_DSP12_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50D8044u)

/** \brief D7848, CDSP result register 2 */
#define ADC_CDSP_DSP12_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50D8048u)

/** \brief D9800, CDSP configuration of CDSP  13 */
#define ADC_CDSP_DSP13_DSPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_DSPCFG*)0xF50DA000u)

/** \brief D9804, CDSP boundary trigger configuration register 13 */
#define ADC_CDSP_DSP13_BNDTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BNDTRCFG*)0xF50DA004u)

/** \brief D9808, CDSP boundary mode configuration register */
#define ADC_CDSP_DSP13_BNDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BNDCFG*)0xF50DA008u)

/** \brief D980C, CDSP boundary status register 13 */
#define ADC_CDSP_DSP13_BOUNDST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BOUNDST*)0xF50DA00Cu)

/** \brief D9810, CDSP boundary select register 13 */
#define ADC_CDSP_DSP13_BOUNDSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BOUNDSEL*)0xF50DA010u)

/** \brief D9814, CDSP time stamp trigger configuration register 13 */
#define ADC_CDSP_DSP13_TSTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSTRCFG*)0xF50DA014u)

/** \brief D9818, CDSP time-stamp register 13 */
#define ADC_CDSP_DSP13_TSTMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSTMP*)0xF50DA018u)

/** \brief D981C, CDSP time-stamp counter 13 */
#define ADC_CDSP_DSP13_TSCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSCNT*)0xF50DA01Cu)

/** \brief D9820, CDSP service request trigger configuration register  */
#define ADC_CDSP_DSP13_SRTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SRTRCFG*)0xF50DA020u)

/** \brief D9824, CDSP service request configuration register */
#define ADC_CDSP_DSP13_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SRCFG*)0xF50DA024u)

/** \brief D9828, CDSP integrator configuration register 13 */
#define ADC_CDSP_DSP13_INTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTCFG*)0xF50DA028u)

/** \brief D982C, CDSP intermediate integration value */
#define ADC_CDSP_DSP13_INTIVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTIVAL*)0xF50DA02Cu)

/** \brief D9830, CDSP integrator trigger configuration register 13 */
#define ADC_CDSP_DSP13_INTTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTTRCFG*)0xF50DA030u)

/** \brief D9834, CDSP channel error clear register 13 */
#define ADC_CDSP_DSP13_CHERRCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_CHERRCL*)0xF50DA034u)

/** \brief D9838, CDSP status register */
#define ADC_CDSP_DSP13_DSPST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_DSPST*)0xF50DA038u)

/** \brief D983C, CDSP input from DSADC, TMADC, EXMOD or CARMAG */
#define ADC_CDSP_DSP13_INPUTMON /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INPUTMON*)0xF50DA03Cu)

/** \brief D9840, CDSP result register 0 */
#define ADC_CDSP_DSP13_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50DA040u)

/** \brief D9844, CDSP result register 1 */
#define ADC_CDSP_DSP13_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50DA044u)

/** \brief D9848, CDSP result register 2 */
#define ADC_CDSP_DSP13_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50DA048u)

/** \brief DB800, CDSP configuration of CDSP  14 */
#define ADC_CDSP_DSP14_DSPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_DSPCFG*)0xF50DC000u)

/** \brief DB804, CDSP boundary trigger configuration register 14 */
#define ADC_CDSP_DSP14_BNDTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BNDTRCFG*)0xF50DC004u)

/** \brief DB808, CDSP boundary mode configuration register */
#define ADC_CDSP_DSP14_BNDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BNDCFG*)0xF50DC008u)

/** \brief DB80C, CDSP boundary status register 14 */
#define ADC_CDSP_DSP14_BOUNDST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BOUNDST*)0xF50DC00Cu)

/** \brief DB810, CDSP boundary select register 14 */
#define ADC_CDSP_DSP14_BOUNDSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BOUNDSEL*)0xF50DC010u)

/** \brief DB814, CDSP time stamp trigger configuration register 14 */
#define ADC_CDSP_DSP14_TSTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSTRCFG*)0xF50DC014u)

/** \brief DB818, CDSP time-stamp register 14 */
#define ADC_CDSP_DSP14_TSTMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSTMP*)0xF50DC018u)

/** \brief DB81C, CDSP time-stamp counter 14 */
#define ADC_CDSP_DSP14_TSCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSCNT*)0xF50DC01Cu)

/** \brief DB820, CDSP service request trigger configuration register  */
#define ADC_CDSP_DSP14_SRTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SRTRCFG*)0xF50DC020u)

/** \brief DB824, CDSP service request configuration register */
#define ADC_CDSP_DSP14_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SRCFG*)0xF50DC024u)

/** \brief DB828, CDSP integrator configuration register 14 */
#define ADC_CDSP_DSP14_INTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTCFG*)0xF50DC028u)

/** \brief DB82C, CDSP intermediate integration value */
#define ADC_CDSP_DSP14_INTIVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTIVAL*)0xF50DC02Cu)

/** \brief DB830, CDSP integrator trigger configuration register 14 */
#define ADC_CDSP_DSP14_INTTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTTRCFG*)0xF50DC030u)

/** \brief DB834, CDSP channel error clear register 14 */
#define ADC_CDSP_DSP14_CHERRCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_CHERRCL*)0xF50DC034u)

/** \brief DB838, CDSP status register */
#define ADC_CDSP_DSP14_DSPST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_DSPST*)0xF50DC038u)

/** \brief DB83C, CDSP input from DSADC, TMADC, EXMOD or CARMAG */
#define ADC_CDSP_DSP14_INPUTMON /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INPUTMON*)0xF50DC03Cu)

/** \brief DB840, CDSP result register 0 */
#define ADC_CDSP_DSP14_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50DC040u)

/** \brief DB844, CDSP result register 1 */
#define ADC_CDSP_DSP14_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50DC044u)

/** \brief DB848, CDSP result register 2 */
#define ADC_CDSP_DSP14_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50DC048u)

/** \brief DD800, CDSP configuration of CDSP  15 */
#define ADC_CDSP_DSP15_DSPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_DSPCFG*)0xF50DE000u)

/** \brief DD804, CDSP boundary trigger configuration register 15 */
#define ADC_CDSP_DSP15_BNDTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BNDTRCFG*)0xF50DE004u)

/** \brief DD808, CDSP boundary mode configuration register */
#define ADC_CDSP_DSP15_BNDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BNDCFG*)0xF50DE008u)

/** \brief DD80C, CDSP boundary status register 15 */
#define ADC_CDSP_DSP15_BOUNDST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BOUNDST*)0xF50DE00Cu)

/** \brief DD810, CDSP boundary select register 15 */
#define ADC_CDSP_DSP15_BOUNDSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BOUNDSEL*)0xF50DE010u)

/** \brief DD814, CDSP time stamp trigger configuration register 15 */
#define ADC_CDSP_DSP15_TSTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSTRCFG*)0xF50DE014u)

/** \brief DD818, CDSP time-stamp register 15 */
#define ADC_CDSP_DSP15_TSTMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSTMP*)0xF50DE018u)

/** \brief DD81C, CDSP time-stamp counter 15 */
#define ADC_CDSP_DSP15_TSCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSCNT*)0xF50DE01Cu)

/** \brief DD820, CDSP service request trigger configuration register  */
#define ADC_CDSP_DSP15_SRTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SRTRCFG*)0xF50DE020u)

/** \brief DD824, CDSP service request configuration register */
#define ADC_CDSP_DSP15_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SRCFG*)0xF50DE024u)

/** \brief DD828, CDSP integrator configuration register 15 */
#define ADC_CDSP_DSP15_INTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTCFG*)0xF50DE028u)

/** \brief DD82C, CDSP intermediate integration value */
#define ADC_CDSP_DSP15_INTIVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTIVAL*)0xF50DE02Cu)

/** \brief DD830, CDSP integrator trigger configuration register 15 */
#define ADC_CDSP_DSP15_INTTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTTRCFG*)0xF50DE030u)

/** \brief DD834, CDSP channel error clear register 15 */
#define ADC_CDSP_DSP15_CHERRCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_CHERRCL*)0xF50DE034u)

/** \brief DD838, CDSP status register */
#define ADC_CDSP_DSP15_DSPST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_DSPST*)0xF50DE038u)

/** \brief DD83C, CDSP input from DSADC, TMADC, EXMOD or CARMAG */
#define ADC_CDSP_DSP15_INPUTMON /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INPUTMON*)0xF50DE03Cu)

/** \brief DD840, CDSP result register 0 */
#define ADC_CDSP_DSP15_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50DE040u)

/** \brief DD844, CDSP result register 1 */
#define ADC_CDSP_DSP15_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50DE044u)

/** \brief DD848, CDSP result register 2 */
#define ADC_CDSP_DSP15_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50DE048u)

/** \brief DF800, CDSP configuration of CDSP  16 */
#define ADC_CDSP_DSP16_DSPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_DSPCFG*)0xF50E0000u)

/** \brief DF804, CDSP boundary trigger configuration register 16 */
#define ADC_CDSP_DSP16_BNDTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BNDTRCFG*)0xF50E0004u)

/** \brief DF808, CDSP boundary mode configuration register */
#define ADC_CDSP_DSP16_BNDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BNDCFG*)0xF50E0008u)

/** \brief DF80C, CDSP boundary status register 16 */
#define ADC_CDSP_DSP16_BOUNDST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BOUNDST*)0xF50E000Cu)

/** \brief DF810, CDSP boundary select register 16 */
#define ADC_CDSP_DSP16_BOUNDSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BOUNDSEL*)0xF50E0010u)

/** \brief DF814, CDSP time stamp trigger configuration register 16 */
#define ADC_CDSP_DSP16_TSTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSTRCFG*)0xF50E0014u)

/** \brief DF818, CDSP time-stamp register 16 */
#define ADC_CDSP_DSP16_TSTMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSTMP*)0xF50E0018u)

/** \brief DF81C, CDSP time-stamp counter 16 */
#define ADC_CDSP_DSP16_TSCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSCNT*)0xF50E001Cu)

/** \brief DF820, CDSP service request trigger configuration register  */
#define ADC_CDSP_DSP16_SRTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SRTRCFG*)0xF50E0020u)

/** \brief DF824, CDSP service request configuration register */
#define ADC_CDSP_DSP16_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SRCFG*)0xF50E0024u)

/** \brief DF828, CDSP integrator configuration register 16 */
#define ADC_CDSP_DSP16_INTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTCFG*)0xF50E0028u)

/** \brief DF82C, CDSP intermediate integration value */
#define ADC_CDSP_DSP16_INTIVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTIVAL*)0xF50E002Cu)

/** \brief DF830, CDSP integrator trigger configuration register 16 */
#define ADC_CDSP_DSP16_INTTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTTRCFG*)0xF50E0030u)

/** \brief DF834, CDSP channel error clear register 16 */
#define ADC_CDSP_DSP16_CHERRCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_CHERRCL*)0xF50E0034u)

/** \brief DF838, CDSP status register */
#define ADC_CDSP_DSP16_DSPST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_DSPST*)0xF50E0038u)

/** \brief DF83C, CDSP input from DSADC, TMADC, EXMOD or CARMAG */
#define ADC_CDSP_DSP16_INPUTMON /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INPUTMON*)0xF50E003Cu)

/** \brief DF840, CDSP result register 0 */
#define ADC_CDSP_DSP16_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50E0040u)

/** \brief DF844, CDSP result register 1 */
#define ADC_CDSP_DSP16_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50E0044u)

/** \brief DF848, CDSP result register 2 */
#define ADC_CDSP_DSP16_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50E0048u)

/** \brief E1800, CDSP configuration of CDSP  17 */
#define ADC_CDSP_DSP17_DSPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_DSPCFG*)0xF50E2000u)

/** \brief E1804, CDSP boundary trigger configuration register 17 */
#define ADC_CDSP_DSP17_BNDTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BNDTRCFG*)0xF50E2004u)

/** \brief E1808, CDSP boundary mode configuration register */
#define ADC_CDSP_DSP17_BNDCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BNDCFG*)0xF50E2008u)

/** \brief E180C, CDSP boundary status register 17 */
#define ADC_CDSP_DSP17_BOUNDST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BOUNDST*)0xF50E200Cu)

/** \brief E1810, CDSP boundary select register 17 */
#define ADC_CDSP_DSP17_BOUNDSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_BOUNDSEL*)0xF50E2010u)

/** \brief E1814, CDSP time stamp trigger configuration register 17 */
#define ADC_CDSP_DSP17_TSTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSTRCFG*)0xF50E2014u)

/** \brief E1818, CDSP time-stamp register 17 */
#define ADC_CDSP_DSP17_TSTMP /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSTMP*)0xF50E2018u)

/** \brief E181C, CDSP time-stamp counter 17 */
#define ADC_CDSP_DSP17_TSCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_TSCNT*)0xF50E201Cu)

/** \brief E1820, CDSP service request trigger configuration register  */
#define ADC_CDSP_DSP17_SRTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SRTRCFG*)0xF50E2020u)

/** \brief E1824, CDSP service request configuration register */
#define ADC_CDSP_DSP17_SRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_SRCFG*)0xF50E2024u)

/** \brief E1828, CDSP integrator configuration register 17 */
#define ADC_CDSP_DSP17_INTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTCFG*)0xF50E2028u)

/** \brief E182C, CDSP intermediate integration value */
#define ADC_CDSP_DSP17_INTIVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTIVAL*)0xF50E202Cu)

/** \brief E1830, CDSP integrator trigger configuration register 17 */
#define ADC_CDSP_DSP17_INTTRCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INTTRCFG*)0xF50E2030u)

/** \brief E1834, CDSP channel error clear register 17 */
#define ADC_CDSP_DSP17_CHERRCL /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_CHERRCL*)0xF50E2034u)

/** \brief E1838, CDSP status register */
#define ADC_CDSP_DSP17_DSPST /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_DSPST*)0xF50E2038u)

/** \brief E183C, CDSP input from DSADC, TMADC, EXMOD or CARMAG */
#define ADC_CDSP_DSP17_INPUTMON /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_INPUTMON*)0xF50E203Cu)

/** \brief E1840, CDSP result register 0 */
#define ADC_CDSP_DSP17_RES0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50E2040u)

/** \brief E1844, CDSP result register 1 */
#define ADC_CDSP_DSP17_RES1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50E2044u)

/** \brief E1848, CDSP result register 2 */
#define ADC_CDSP_DSP17_RES2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_CDSP_DSP_RES*)0xF50E2048u)

/** \brief 0, TMADC timestamp register 0 on LLI (AXI) */
#define ADC_TMADCRES0_TSAXI0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5020000u)

/** \brief 4, TMADC timestamp register 1 on LLI (AXI) */
#define ADC_TMADCRES0_TSAXI1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5020004u)

/** \brief 8, TMADC timestamp register 2 on LLI (AXI) */
#define ADC_TMADCRES0_TSAXI2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5020008u)

/** \brief C, TMADC timestamp register 3 on LLI (AXI) */
#define ADC_TMADCRES0_TSAXI3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE502000Cu)

/** \brief 10, TMADC timestamp register 4 on LLI (AXI) */
#define ADC_TMADCRES0_TSAXI4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5020010u)

/** \brief 14, TMADC timestamp register 5 on LLI (AXI) */
#define ADC_TMADCRES0_TSAXI5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5020014u)

/** \brief 18, TMADC timestamp register 6 on LLI (AXI) */
#define ADC_TMADCRES0_TSAXI6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5020018u)

/** \brief 1C, TMADC timestamp register 7 on LLI (AXI) */
#define ADC_TMADCRES0_TSAXI7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE502001Cu)

/** \brief 20, TMADC timestamp register 8 on LLI (AXI) */
#define ADC_TMADCRES0_TSAXI8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5020020u)

/** \brief 24, TMADC timestamp register 9 on LLI (AXI) */
#define ADC_TMADCRES0_TSAXI9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5020024u)

/** \brief 28, TMADC timestamp register 10 on LLI (AXI) */
#define ADC_TMADCRES0_TSAXI10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5020028u)

/** \brief 2C, TMADC timestamp register 11 on LLI (AXI) */
#define ADC_TMADCRES0_TSAXI11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE502002Cu)

/** \brief 30, TMADC timestamp register 12 on LLI (AXI) */
#define ADC_TMADCRES0_TSAXI12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5020030u)

/** \brief 34, TMADC timestamp register 13 on LLI (AXI) */
#define ADC_TMADCRES0_TSAXI13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5020034u)

/** \brief 38, TMADC timestamp register 14 on LLI (AXI) */
#define ADC_TMADCRES0_TSAXI14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5020038u)

/** \brief 3C, TMADC timestamp register 15 on LLI (AXI) */
#define ADC_TMADCRES0_TSAXI15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE502003Cu)

/** \brief 40, TMADC result register 0 on LLI (AXI)  */
#define ADC_TMADCRES0_RESAXI0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5020040u)

/** \brief 44, TMADC result register 1 on LLI (AXI)  */
#define ADC_TMADCRES0_RESAXI1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5020044u)

/** \brief 48, TMADC result register 2 on LLI (AXI)  */
#define ADC_TMADCRES0_RESAXI2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5020048u)

/** \brief 4C, TMADC result register 3 on LLI (AXI)  */
#define ADC_TMADCRES0_RESAXI3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE502004Cu)

/** \brief 50, TMADC result register 4 on LLI (AXI)  */
#define ADC_TMADCRES0_RESAXI4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5020050u)

/** \brief 54, TMADC result register 5 on LLI (AXI)  */
#define ADC_TMADCRES0_RESAXI5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5020054u)

/** \brief 58, TMADC result register 6 on LLI (AXI)  */
#define ADC_TMADCRES0_RESAXI6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5020058u)

/** \brief 5C, TMADC result register 7 on LLI (AXI)  */
#define ADC_TMADCRES0_RESAXI7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE502005Cu)

/** \brief 60, TMADC result register 8 on LLI (AXI)  */
#define ADC_TMADCRES0_RESAXI8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5020060u)

/** \brief 64, TMADC result register 9 on LLI (AXI)  */
#define ADC_TMADCRES0_RESAXI9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5020064u)

/** \brief 68, TMADC result register 10 on LLI (AXI)  */
#define ADC_TMADCRES0_RESAXI10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5020068u)

/** \brief 6C, TMADC result register 11 on LLI (AXI)  */
#define ADC_TMADCRES0_RESAXI11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE502006Cu)

/** \brief 70, TMADC result register 12 on LLI (AXI)  */
#define ADC_TMADCRES0_RESAXI12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5020070u)

/** \brief 74, TMADC result register 13 on LLI (AXI)  */
#define ADC_TMADCRES0_RESAXI13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5020074u)

/** \brief 78, TMADC result register 14 on LLI (AXI)  */
#define ADC_TMADCRES0_RESAXI14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5020078u)

/** \brief 7C, TMADC result register 15 on LLI (AXI)  */
#define ADC_TMADCRES0_RESAXI15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE502007Cu)

/** \brief 80, TMADC monitor channel 0  result register on LLI (AXI) */
#define ADC_TMADCRES0_MRESAXI0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_MRESAXI*)0xE5020080u)

/** \brief 84, TMADC monitor channel 1  result register on LLI (AXI) */
#define ADC_TMADCRES0_MRESAXI1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_MRESAXI*)0xE5020084u)

/** \brief 800, TMADC timestamp register 0 on LLI (AXI) */
#define ADC_TMADCRES1_TSAXI0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5020800u)

/** \brief 804, TMADC timestamp register 1 on LLI (AXI) */
#define ADC_TMADCRES1_TSAXI1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5020804u)

/** \brief 808, TMADC timestamp register 2 on LLI (AXI) */
#define ADC_TMADCRES1_TSAXI2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5020808u)

/** \brief 80C, TMADC timestamp register 3 on LLI (AXI) */
#define ADC_TMADCRES1_TSAXI3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE502080Cu)

/** \brief 810, TMADC timestamp register 4 on LLI (AXI) */
#define ADC_TMADCRES1_TSAXI4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5020810u)

/** \brief 814, TMADC timestamp register 5 on LLI (AXI) */
#define ADC_TMADCRES1_TSAXI5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5020814u)

/** \brief 818, TMADC timestamp register 6 on LLI (AXI) */
#define ADC_TMADCRES1_TSAXI6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5020818u)

/** \brief 81C, TMADC timestamp register 7 on LLI (AXI) */
#define ADC_TMADCRES1_TSAXI7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE502081Cu)

/** \brief 820, TMADC timestamp register 8 on LLI (AXI) */
#define ADC_TMADCRES1_TSAXI8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5020820u)

/** \brief 824, TMADC timestamp register 9 on LLI (AXI) */
#define ADC_TMADCRES1_TSAXI9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5020824u)

/** \brief 828, TMADC timestamp register 10 on LLI (AXI) */
#define ADC_TMADCRES1_TSAXI10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5020828u)

/** \brief 82C, TMADC timestamp register 11 on LLI (AXI) */
#define ADC_TMADCRES1_TSAXI11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE502082Cu)

/** \brief 830, TMADC timestamp register 12 on LLI (AXI) */
#define ADC_TMADCRES1_TSAXI12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5020830u)

/** \brief 834, TMADC timestamp register 13 on LLI (AXI) */
#define ADC_TMADCRES1_TSAXI13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5020834u)

/** \brief 838, TMADC timestamp register 14 on LLI (AXI) */
#define ADC_TMADCRES1_TSAXI14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5020838u)

/** \brief 83C, TMADC timestamp register 15 on LLI (AXI) */
#define ADC_TMADCRES1_TSAXI15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE502083Cu)

/** \brief 840, TMADC result register 0 on LLI (AXI)  */
#define ADC_TMADCRES1_RESAXI0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5020840u)

/** \brief 844, TMADC result register 1 on LLI (AXI)  */
#define ADC_TMADCRES1_RESAXI1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5020844u)

/** \brief 848, TMADC result register 2 on LLI (AXI)  */
#define ADC_TMADCRES1_RESAXI2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5020848u)

/** \brief 84C, TMADC result register 3 on LLI (AXI)  */
#define ADC_TMADCRES1_RESAXI3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE502084Cu)

/** \brief 850, TMADC result register 4 on LLI (AXI)  */
#define ADC_TMADCRES1_RESAXI4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5020850u)

/** \brief 854, TMADC result register 5 on LLI (AXI)  */
#define ADC_TMADCRES1_RESAXI5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5020854u)

/** \brief 858, TMADC result register 6 on LLI (AXI)  */
#define ADC_TMADCRES1_RESAXI6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5020858u)

/** \brief 85C, TMADC result register 7 on LLI (AXI)  */
#define ADC_TMADCRES1_RESAXI7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE502085Cu)

/** \brief 860, TMADC result register 8 on LLI (AXI)  */
#define ADC_TMADCRES1_RESAXI8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5020860u)

/** \brief 864, TMADC result register 9 on LLI (AXI)  */
#define ADC_TMADCRES1_RESAXI9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5020864u)

/** \brief 868, TMADC result register 10 on LLI (AXI)  */
#define ADC_TMADCRES1_RESAXI10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5020868u)

/** \brief 86C, TMADC result register 11 on LLI (AXI)  */
#define ADC_TMADCRES1_RESAXI11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE502086Cu)

/** \brief 870, TMADC result register 12 on LLI (AXI)  */
#define ADC_TMADCRES1_RESAXI12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5020870u)

/** \brief 874, TMADC result register 13 on LLI (AXI)  */
#define ADC_TMADCRES1_RESAXI13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5020874u)

/** \brief 878, TMADC result register 14 on LLI (AXI)  */
#define ADC_TMADCRES1_RESAXI14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5020878u)

/** \brief 87C, TMADC result register 15 on LLI (AXI)  */
#define ADC_TMADCRES1_RESAXI15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE502087Cu)

/** \brief 880, TMADC monitor channel 0  result register on LLI (AXI) */
#define ADC_TMADCRES1_MRESAXI0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_MRESAXI*)0xE5020880u)

/** \brief 884, TMADC monitor channel 1  result register on LLI (AXI) */
#define ADC_TMADCRES1_MRESAXI1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_MRESAXI*)0xE5020884u)

/** \brief 1000, TMADC timestamp register 0 on LLI (AXI) */
#define ADC_TMADCRES2_TSAXI0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5021000u)

/** \brief 1004, TMADC timestamp register 1 on LLI (AXI) */
#define ADC_TMADCRES2_TSAXI1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5021004u)

/** \brief 1008, TMADC timestamp register 2 on LLI (AXI) */
#define ADC_TMADCRES2_TSAXI2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5021008u)

/** \brief 100C, TMADC timestamp register 3 on LLI (AXI) */
#define ADC_TMADCRES2_TSAXI3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE502100Cu)

/** \brief 1010, TMADC timestamp register 4 on LLI (AXI) */
#define ADC_TMADCRES2_TSAXI4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5021010u)

/** \brief 1014, TMADC timestamp register 5 on LLI (AXI) */
#define ADC_TMADCRES2_TSAXI5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5021014u)

/** \brief 1018, TMADC timestamp register 6 on LLI (AXI) */
#define ADC_TMADCRES2_TSAXI6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5021018u)

/** \brief 101C, TMADC timestamp register 7 on LLI (AXI) */
#define ADC_TMADCRES2_TSAXI7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE502101Cu)

/** \brief 1020, TMADC timestamp register 8 on LLI (AXI) */
#define ADC_TMADCRES2_TSAXI8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5021020u)

/** \brief 1024, TMADC timestamp register 9 on LLI (AXI) */
#define ADC_TMADCRES2_TSAXI9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5021024u)

/** \brief 1028, TMADC timestamp register 10 on LLI (AXI) */
#define ADC_TMADCRES2_TSAXI10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5021028u)

/** \brief 102C, TMADC timestamp register 11 on LLI (AXI) */
#define ADC_TMADCRES2_TSAXI11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE502102Cu)

/** \brief 1030, TMADC timestamp register 12 on LLI (AXI) */
#define ADC_TMADCRES2_TSAXI12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5021030u)

/** \brief 1034, TMADC timestamp register 13 on LLI (AXI) */
#define ADC_TMADCRES2_TSAXI13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5021034u)

/** \brief 1038, TMADC timestamp register 14 on LLI (AXI) */
#define ADC_TMADCRES2_TSAXI14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5021038u)

/** \brief 103C, TMADC timestamp register 15 on LLI (AXI) */
#define ADC_TMADCRES2_TSAXI15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE502103Cu)

/** \brief 1040, TMADC result register 0 on LLI (AXI)  */
#define ADC_TMADCRES2_RESAXI0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5021040u)

/** \brief 1044, TMADC result register 1 on LLI (AXI)  */
#define ADC_TMADCRES2_RESAXI1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5021044u)

/** \brief 1048, TMADC result register 2 on LLI (AXI)  */
#define ADC_TMADCRES2_RESAXI2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5021048u)

/** \brief 104C, TMADC result register 3 on LLI (AXI)  */
#define ADC_TMADCRES2_RESAXI3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE502104Cu)

/** \brief 1050, TMADC result register 4 on LLI (AXI)  */
#define ADC_TMADCRES2_RESAXI4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5021050u)

/** \brief 1054, TMADC result register 5 on LLI (AXI)  */
#define ADC_TMADCRES2_RESAXI5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5021054u)

/** \brief 1058, TMADC result register 6 on LLI (AXI)  */
#define ADC_TMADCRES2_RESAXI6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5021058u)

/** \brief 105C, TMADC result register 7 on LLI (AXI)  */
#define ADC_TMADCRES2_RESAXI7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE502105Cu)

/** \brief 1060, TMADC result register 8 on LLI (AXI)  */
#define ADC_TMADCRES2_RESAXI8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5021060u)

/** \brief 1064, TMADC result register 9 on LLI (AXI)  */
#define ADC_TMADCRES2_RESAXI9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5021064u)

/** \brief 1068, TMADC result register 10 on LLI (AXI)  */
#define ADC_TMADCRES2_RESAXI10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5021068u)

/** \brief 106C, TMADC result register 11 on LLI (AXI)  */
#define ADC_TMADCRES2_RESAXI11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE502106Cu)

/** \brief 1070, TMADC result register 12 on LLI (AXI)  */
#define ADC_TMADCRES2_RESAXI12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5021070u)

/** \brief 1074, TMADC result register 13 on LLI (AXI)  */
#define ADC_TMADCRES2_RESAXI13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5021074u)

/** \brief 1078, TMADC result register 14 on LLI (AXI)  */
#define ADC_TMADCRES2_RESAXI14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5021078u)

/** \brief 107C, TMADC result register 15 on LLI (AXI)  */
#define ADC_TMADCRES2_RESAXI15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE502107Cu)

/** \brief 1080, TMADC monitor channel 0  result register on LLI (AXI) */
#define ADC_TMADCRES2_MRESAXI0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_MRESAXI*)0xE5021080u)

/** \brief 1084, TMADC monitor channel 1  result register on LLI (AXI) */
#define ADC_TMADCRES2_MRESAXI1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_MRESAXI*)0xE5021084u)

/** \brief 1800, TMADC timestamp register 0 on LLI (AXI) */
#define ADC_TMADCRES3_TSAXI0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5021800u)

/** \brief 1804, TMADC timestamp register 1 on LLI (AXI) */
#define ADC_TMADCRES3_TSAXI1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5021804u)

/** \brief 1808, TMADC timestamp register 2 on LLI (AXI) */
#define ADC_TMADCRES3_TSAXI2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5021808u)

/** \brief 180C, TMADC timestamp register 3 on LLI (AXI) */
#define ADC_TMADCRES3_TSAXI3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE502180Cu)

/** \brief 1810, TMADC timestamp register 4 on LLI (AXI) */
#define ADC_TMADCRES3_TSAXI4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5021810u)

/** \brief 1814, TMADC timestamp register 5 on LLI (AXI) */
#define ADC_TMADCRES3_TSAXI5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5021814u)

/** \brief 1818, TMADC timestamp register 6 on LLI (AXI) */
#define ADC_TMADCRES3_TSAXI6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5021818u)

/** \brief 181C, TMADC timestamp register 7 on LLI (AXI) */
#define ADC_TMADCRES3_TSAXI7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE502181Cu)

/** \brief 1820, TMADC timestamp register 8 on LLI (AXI) */
#define ADC_TMADCRES3_TSAXI8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5021820u)

/** \brief 1824, TMADC timestamp register 9 on LLI (AXI) */
#define ADC_TMADCRES3_TSAXI9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5021824u)

/** \brief 1828, TMADC timestamp register 10 on LLI (AXI) */
#define ADC_TMADCRES3_TSAXI10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5021828u)

/** \brief 182C, TMADC timestamp register 11 on LLI (AXI) */
#define ADC_TMADCRES3_TSAXI11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE502182Cu)

/** \brief 1830, TMADC timestamp register 12 on LLI (AXI) */
#define ADC_TMADCRES3_TSAXI12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5021830u)

/** \brief 1834, TMADC timestamp register 13 on LLI (AXI) */
#define ADC_TMADCRES3_TSAXI13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5021834u)

/** \brief 1838, TMADC timestamp register 14 on LLI (AXI) */
#define ADC_TMADCRES3_TSAXI14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5021838u)

/** \brief 183C, TMADC timestamp register 15 on LLI (AXI) */
#define ADC_TMADCRES3_TSAXI15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE502183Cu)

/** \brief 1840, TMADC result register 0 on LLI (AXI)  */
#define ADC_TMADCRES3_RESAXI0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5021840u)

/** \brief 1844, TMADC result register 1 on LLI (AXI)  */
#define ADC_TMADCRES3_RESAXI1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5021844u)

/** \brief 1848, TMADC result register 2 on LLI (AXI)  */
#define ADC_TMADCRES3_RESAXI2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5021848u)

/** \brief 184C, TMADC result register 3 on LLI (AXI)  */
#define ADC_TMADCRES3_RESAXI3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE502184Cu)

/** \brief 1850, TMADC result register 4 on LLI (AXI)  */
#define ADC_TMADCRES3_RESAXI4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5021850u)

/** \brief 1854, TMADC result register 5 on LLI (AXI)  */
#define ADC_TMADCRES3_RESAXI5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5021854u)

/** \brief 1858, TMADC result register 6 on LLI (AXI)  */
#define ADC_TMADCRES3_RESAXI6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5021858u)

/** \brief 185C, TMADC result register 7 on LLI (AXI)  */
#define ADC_TMADCRES3_RESAXI7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE502185Cu)

/** \brief 1860, TMADC result register 8 on LLI (AXI)  */
#define ADC_TMADCRES3_RESAXI8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5021860u)

/** \brief 1864, TMADC result register 9 on LLI (AXI)  */
#define ADC_TMADCRES3_RESAXI9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5021864u)

/** \brief 1868, TMADC result register 10 on LLI (AXI)  */
#define ADC_TMADCRES3_RESAXI10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5021868u)

/** \brief 186C, TMADC result register 11 on LLI (AXI)  */
#define ADC_TMADCRES3_RESAXI11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE502186Cu)

/** \brief 1870, TMADC result register 12 on LLI (AXI)  */
#define ADC_TMADCRES3_RESAXI12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5021870u)

/** \brief 1874, TMADC result register 13 on LLI (AXI)  */
#define ADC_TMADCRES3_RESAXI13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5021874u)

/** \brief 1878, TMADC result register 14 on LLI (AXI)  */
#define ADC_TMADCRES3_RESAXI14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5021878u)

/** \brief 187C, TMADC result register 15 on LLI (AXI)  */
#define ADC_TMADCRES3_RESAXI15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE502187Cu)

/** \brief 1880, TMADC monitor channel 0  result register on LLI (AXI) */
#define ADC_TMADCRES3_MRESAXI0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_MRESAXI*)0xE5021880u)

/** \brief 1884, TMADC monitor channel 1  result register on LLI (AXI) */
#define ADC_TMADCRES3_MRESAXI1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_MRESAXI*)0xE5021884u)

/** \brief 2000, TMADC timestamp register 0 on LLI (AXI) */
#define ADC_TMADCRES4_TSAXI0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5022000u)

/** \brief 2004, TMADC timestamp register 1 on LLI (AXI) */
#define ADC_TMADCRES4_TSAXI1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5022004u)

/** \brief 2008, TMADC timestamp register 2 on LLI (AXI) */
#define ADC_TMADCRES4_TSAXI2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5022008u)

/** \brief 200C, TMADC timestamp register 3 on LLI (AXI) */
#define ADC_TMADCRES4_TSAXI3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE502200Cu)

/** \brief 2010, TMADC timestamp register 4 on LLI (AXI) */
#define ADC_TMADCRES4_TSAXI4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5022010u)

/** \brief 2014, TMADC timestamp register 5 on LLI (AXI) */
#define ADC_TMADCRES4_TSAXI5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5022014u)

/** \brief 2018, TMADC timestamp register 6 on LLI (AXI) */
#define ADC_TMADCRES4_TSAXI6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5022018u)

/** \brief 201C, TMADC timestamp register 7 on LLI (AXI) */
#define ADC_TMADCRES4_TSAXI7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE502201Cu)

/** \brief 2020, TMADC timestamp register 8 on LLI (AXI) */
#define ADC_TMADCRES4_TSAXI8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5022020u)

/** \brief 2024, TMADC timestamp register 9 on LLI (AXI) */
#define ADC_TMADCRES4_TSAXI9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5022024u)

/** \brief 2028, TMADC timestamp register 10 on LLI (AXI) */
#define ADC_TMADCRES4_TSAXI10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5022028u)

/** \brief 202C, TMADC timestamp register 11 on LLI (AXI) */
#define ADC_TMADCRES4_TSAXI11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE502202Cu)

/** \brief 2030, TMADC timestamp register 12 on LLI (AXI) */
#define ADC_TMADCRES4_TSAXI12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5022030u)

/** \brief 2034, TMADC timestamp register 13 on LLI (AXI) */
#define ADC_TMADCRES4_TSAXI13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5022034u)

/** \brief 2038, TMADC timestamp register 14 on LLI (AXI) */
#define ADC_TMADCRES4_TSAXI14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5022038u)

/** \brief 203C, TMADC timestamp register 15 on LLI (AXI) */
#define ADC_TMADCRES4_TSAXI15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE502203Cu)

/** \brief 2040, TMADC result register 0 on LLI (AXI)  */
#define ADC_TMADCRES4_RESAXI0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5022040u)

/** \brief 2044, TMADC result register 1 on LLI (AXI)  */
#define ADC_TMADCRES4_RESAXI1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5022044u)

/** \brief 2048, TMADC result register 2 on LLI (AXI)  */
#define ADC_TMADCRES4_RESAXI2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5022048u)

/** \brief 204C, TMADC result register 3 on LLI (AXI)  */
#define ADC_TMADCRES4_RESAXI3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE502204Cu)

/** \brief 2050, TMADC result register 4 on LLI (AXI)  */
#define ADC_TMADCRES4_RESAXI4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5022050u)

/** \brief 2054, TMADC result register 5 on LLI (AXI)  */
#define ADC_TMADCRES4_RESAXI5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5022054u)

/** \brief 2058, TMADC result register 6 on LLI (AXI)  */
#define ADC_TMADCRES4_RESAXI6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5022058u)

/** \brief 205C, TMADC result register 7 on LLI (AXI)  */
#define ADC_TMADCRES4_RESAXI7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE502205Cu)

/** \brief 2060, TMADC result register 8 on LLI (AXI)  */
#define ADC_TMADCRES4_RESAXI8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5022060u)

/** \brief 2064, TMADC result register 9 on LLI (AXI)  */
#define ADC_TMADCRES4_RESAXI9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5022064u)

/** \brief 2068, TMADC result register 10 on LLI (AXI)  */
#define ADC_TMADCRES4_RESAXI10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5022068u)

/** \brief 206C, TMADC result register 11 on LLI (AXI)  */
#define ADC_TMADCRES4_RESAXI11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE502206Cu)

/** \brief 2070, TMADC result register 12 on LLI (AXI)  */
#define ADC_TMADCRES4_RESAXI12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5022070u)

/** \brief 2074, TMADC result register 13 on LLI (AXI)  */
#define ADC_TMADCRES4_RESAXI13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5022074u)

/** \brief 2078, TMADC result register 14 on LLI (AXI)  */
#define ADC_TMADCRES4_RESAXI14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5022078u)

/** \brief 207C, TMADC result register 15 on LLI (AXI)  */
#define ADC_TMADCRES4_RESAXI15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE502207Cu)

/** \brief 2080, TMADC monitor channel 0  result register on LLI (AXI) */
#define ADC_TMADCRES4_MRESAXI0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_MRESAXI*)0xE5022080u)

/** \brief 2084, TMADC monitor channel 1  result register on LLI (AXI) */
#define ADC_TMADCRES4_MRESAXI1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_MRESAXI*)0xE5022084u)

/** \brief 2800, TMADC timestamp register 0 on LLI (AXI) */
#define ADC_TMADCRES5_TSAXI0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5022800u)

/** \brief 2804, TMADC timestamp register 1 on LLI (AXI) */
#define ADC_TMADCRES5_TSAXI1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5022804u)

/** \brief 2808, TMADC timestamp register 2 on LLI (AXI) */
#define ADC_TMADCRES5_TSAXI2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5022808u)

/** \brief 280C, TMADC timestamp register 3 on LLI (AXI) */
#define ADC_TMADCRES5_TSAXI3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE502280Cu)

/** \brief 2810, TMADC timestamp register 4 on LLI (AXI) */
#define ADC_TMADCRES5_TSAXI4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5022810u)

/** \brief 2814, TMADC timestamp register 5 on LLI (AXI) */
#define ADC_TMADCRES5_TSAXI5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5022814u)

/** \brief 2818, TMADC timestamp register 6 on LLI (AXI) */
#define ADC_TMADCRES5_TSAXI6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5022818u)

/** \brief 281C, TMADC timestamp register 7 on LLI (AXI) */
#define ADC_TMADCRES5_TSAXI7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE502281Cu)

/** \brief 2820, TMADC timestamp register 8 on LLI (AXI) */
#define ADC_TMADCRES5_TSAXI8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5022820u)

/** \brief 2824, TMADC timestamp register 9 on LLI (AXI) */
#define ADC_TMADCRES5_TSAXI9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5022824u)

/** \brief 2828, TMADC timestamp register 10 on LLI (AXI) */
#define ADC_TMADCRES5_TSAXI10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5022828u)

/** \brief 282C, TMADC timestamp register 11 on LLI (AXI) */
#define ADC_TMADCRES5_TSAXI11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE502282Cu)

/** \brief 2830, TMADC timestamp register 12 on LLI (AXI) */
#define ADC_TMADCRES5_TSAXI12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5022830u)

/** \brief 2834, TMADC timestamp register 13 on LLI (AXI) */
#define ADC_TMADCRES5_TSAXI13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5022834u)

/** \brief 2838, TMADC timestamp register 14 on LLI (AXI) */
#define ADC_TMADCRES5_TSAXI14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5022838u)

/** \brief 283C, TMADC timestamp register 15 on LLI (AXI) */
#define ADC_TMADCRES5_TSAXI15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE502283Cu)

/** \brief 2840, TMADC result register 0 on LLI (AXI)  */
#define ADC_TMADCRES5_RESAXI0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5022840u)

/** \brief 2844, TMADC result register 1 on LLI (AXI)  */
#define ADC_TMADCRES5_RESAXI1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5022844u)

/** \brief 2848, TMADC result register 2 on LLI (AXI)  */
#define ADC_TMADCRES5_RESAXI2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5022848u)

/** \brief 284C, TMADC result register 3 on LLI (AXI)  */
#define ADC_TMADCRES5_RESAXI3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE502284Cu)

/** \brief 2850, TMADC result register 4 on LLI (AXI)  */
#define ADC_TMADCRES5_RESAXI4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5022850u)

/** \brief 2854, TMADC result register 5 on LLI (AXI)  */
#define ADC_TMADCRES5_RESAXI5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5022854u)

/** \brief 2858, TMADC result register 6 on LLI (AXI)  */
#define ADC_TMADCRES5_RESAXI6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5022858u)

/** \brief 285C, TMADC result register 7 on LLI (AXI)  */
#define ADC_TMADCRES5_RESAXI7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE502285Cu)

/** \brief 2860, TMADC result register 8 on LLI (AXI)  */
#define ADC_TMADCRES5_RESAXI8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5022860u)

/** \brief 2864, TMADC result register 9 on LLI (AXI)  */
#define ADC_TMADCRES5_RESAXI9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5022864u)

/** \brief 2868, TMADC result register 10 on LLI (AXI)  */
#define ADC_TMADCRES5_RESAXI10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5022868u)

/** \brief 286C, TMADC result register 11 on LLI (AXI)  */
#define ADC_TMADCRES5_RESAXI11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE502286Cu)

/** \brief 2870, TMADC result register 12 on LLI (AXI)  */
#define ADC_TMADCRES5_RESAXI12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5022870u)

/** \brief 2874, TMADC result register 13 on LLI (AXI)  */
#define ADC_TMADCRES5_RESAXI13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5022874u)

/** \brief 2878, TMADC result register 14 on LLI (AXI)  */
#define ADC_TMADCRES5_RESAXI14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5022878u)

/** \brief 287C, TMADC result register 15 on LLI (AXI)  */
#define ADC_TMADCRES5_RESAXI15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE502287Cu)

/** \brief 2880, TMADC monitor channel 0  result register on LLI (AXI) */
#define ADC_TMADCRES5_MRESAXI0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_MRESAXI*)0xE5022880u)

/** \brief 2884, TMADC monitor channel 1  result register on LLI (AXI) */
#define ADC_TMADCRES5_MRESAXI1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_MRESAXI*)0xE5022884u)

/** \brief 3000, TMADC timestamp register 0 on LLI (AXI) */
#define ADC_TMADCRES6_TSAXI0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5023000u)

/** \brief 3004, TMADC timestamp register 1 on LLI (AXI) */
#define ADC_TMADCRES6_TSAXI1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5023004u)

/** \brief 3008, TMADC timestamp register 2 on LLI (AXI) */
#define ADC_TMADCRES6_TSAXI2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5023008u)

/** \brief 300C, TMADC timestamp register 3 on LLI (AXI) */
#define ADC_TMADCRES6_TSAXI3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE502300Cu)

/** \brief 3010, TMADC timestamp register 4 on LLI (AXI) */
#define ADC_TMADCRES6_TSAXI4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5023010u)

/** \brief 3014, TMADC timestamp register 5 on LLI (AXI) */
#define ADC_TMADCRES6_TSAXI5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5023014u)

/** \brief 3018, TMADC timestamp register 6 on LLI (AXI) */
#define ADC_TMADCRES6_TSAXI6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5023018u)

/** \brief 301C, TMADC timestamp register 7 on LLI (AXI) */
#define ADC_TMADCRES6_TSAXI7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE502301Cu)

/** \brief 3020, TMADC timestamp register 8 on LLI (AXI) */
#define ADC_TMADCRES6_TSAXI8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5023020u)

/** \brief 3024, TMADC timestamp register 9 on LLI (AXI) */
#define ADC_TMADCRES6_TSAXI9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5023024u)

/** \brief 3028, TMADC timestamp register 10 on LLI (AXI) */
#define ADC_TMADCRES6_TSAXI10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5023028u)

/** \brief 302C, TMADC timestamp register 11 on LLI (AXI) */
#define ADC_TMADCRES6_TSAXI11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE502302Cu)

/** \brief 3030, TMADC timestamp register 12 on LLI (AXI) */
#define ADC_TMADCRES6_TSAXI12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5023030u)

/** \brief 3034, TMADC timestamp register 13 on LLI (AXI) */
#define ADC_TMADCRES6_TSAXI13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5023034u)

/** \brief 3038, TMADC timestamp register 14 on LLI (AXI) */
#define ADC_TMADCRES6_TSAXI14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5023038u)

/** \brief 303C, TMADC timestamp register 15 on LLI (AXI) */
#define ADC_TMADCRES6_TSAXI15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE502303Cu)

/** \brief 3040, TMADC result register 0 on LLI (AXI)  */
#define ADC_TMADCRES6_RESAXI0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5023040u)

/** \brief 3044, TMADC result register 1 on LLI (AXI)  */
#define ADC_TMADCRES6_RESAXI1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5023044u)

/** \brief 3048, TMADC result register 2 on LLI (AXI)  */
#define ADC_TMADCRES6_RESAXI2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5023048u)

/** \brief 304C, TMADC result register 3 on LLI (AXI)  */
#define ADC_TMADCRES6_RESAXI3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE502304Cu)

/** \brief 3050, TMADC result register 4 on LLI (AXI)  */
#define ADC_TMADCRES6_RESAXI4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5023050u)

/** \brief 3054, TMADC result register 5 on LLI (AXI)  */
#define ADC_TMADCRES6_RESAXI5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5023054u)

/** \brief 3058, TMADC result register 6 on LLI (AXI)  */
#define ADC_TMADCRES6_RESAXI6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5023058u)

/** \brief 305C, TMADC result register 7 on LLI (AXI)  */
#define ADC_TMADCRES6_RESAXI7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE502305Cu)

/** \brief 3060, TMADC result register 8 on LLI (AXI)  */
#define ADC_TMADCRES6_RESAXI8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5023060u)

/** \brief 3064, TMADC result register 9 on LLI (AXI)  */
#define ADC_TMADCRES6_RESAXI9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5023064u)

/** \brief 3068, TMADC result register 10 on LLI (AXI)  */
#define ADC_TMADCRES6_RESAXI10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5023068u)

/** \brief 306C, TMADC result register 11 on LLI (AXI)  */
#define ADC_TMADCRES6_RESAXI11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE502306Cu)

/** \brief 3070, TMADC result register 12 on LLI (AXI)  */
#define ADC_TMADCRES6_RESAXI12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5023070u)

/** \brief 3074, TMADC result register 13 on LLI (AXI)  */
#define ADC_TMADCRES6_RESAXI13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5023074u)

/** \brief 3078, TMADC result register 14 on LLI (AXI)  */
#define ADC_TMADCRES6_RESAXI14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5023078u)

/** \brief 307C, TMADC result register 15 on LLI (AXI)  */
#define ADC_TMADCRES6_RESAXI15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE502307Cu)

/** \brief 3080, TMADC monitor channel 0  result register on LLI (AXI) */
#define ADC_TMADCRES6_MRESAXI0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_MRESAXI*)0xE5023080u)

/** \brief 3084, TMADC monitor channel 1  result register on LLI (AXI) */
#define ADC_TMADCRES6_MRESAXI1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_MRESAXI*)0xE5023084u)

/** \brief 3800, TMADC timestamp register 0 on LLI (AXI) */
#define ADC_TMADCRES7_TSAXI0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5023800u)

/** \brief 3804, TMADC timestamp register 1 on LLI (AXI) */
#define ADC_TMADCRES7_TSAXI1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5023804u)

/** \brief 3808, TMADC timestamp register 2 on LLI (AXI) */
#define ADC_TMADCRES7_TSAXI2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5023808u)

/** \brief 380C, TMADC timestamp register 3 on LLI (AXI) */
#define ADC_TMADCRES7_TSAXI3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE502380Cu)

/** \brief 3810, TMADC timestamp register 4 on LLI (AXI) */
#define ADC_TMADCRES7_TSAXI4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5023810u)

/** \brief 3814, TMADC timestamp register 5 on LLI (AXI) */
#define ADC_TMADCRES7_TSAXI5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5023814u)

/** \brief 3818, TMADC timestamp register 6 on LLI (AXI) */
#define ADC_TMADCRES7_TSAXI6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5023818u)

/** \brief 381C, TMADC timestamp register 7 on LLI (AXI) */
#define ADC_TMADCRES7_TSAXI7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE502381Cu)

/** \brief 3820, TMADC timestamp register 8 on LLI (AXI) */
#define ADC_TMADCRES7_TSAXI8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5023820u)

/** \brief 3824, TMADC timestamp register 9 on LLI (AXI) */
#define ADC_TMADCRES7_TSAXI9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5023824u)

/** \brief 3828, TMADC timestamp register 10 on LLI (AXI) */
#define ADC_TMADCRES7_TSAXI10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5023828u)

/** \brief 382C, TMADC timestamp register 11 on LLI (AXI) */
#define ADC_TMADCRES7_TSAXI11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE502382Cu)

/** \brief 3830, TMADC timestamp register 12 on LLI (AXI) */
#define ADC_TMADCRES7_TSAXI12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5023830u)

/** \brief 3834, TMADC timestamp register 13 on LLI (AXI) */
#define ADC_TMADCRES7_TSAXI13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5023834u)

/** \brief 3838, TMADC timestamp register 14 on LLI (AXI) */
#define ADC_TMADCRES7_TSAXI14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE5023838u)

/** \brief 383C, TMADC timestamp register 15 on LLI (AXI) */
#define ADC_TMADCRES7_TSAXI15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_TSAXI*)0xE502383Cu)

/** \brief 3840, TMADC result register 0 on LLI (AXI)  */
#define ADC_TMADCRES7_RESAXI0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5023840u)

/** \brief 3844, TMADC result register 1 on LLI (AXI)  */
#define ADC_TMADCRES7_RESAXI1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5023844u)

/** \brief 3848, TMADC result register 2 on LLI (AXI)  */
#define ADC_TMADCRES7_RESAXI2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5023848u)

/** \brief 384C, TMADC result register 3 on LLI (AXI)  */
#define ADC_TMADCRES7_RESAXI3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE502384Cu)

/** \brief 3850, TMADC result register 4 on LLI (AXI)  */
#define ADC_TMADCRES7_RESAXI4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5023850u)

/** \brief 3854, TMADC result register 5 on LLI (AXI)  */
#define ADC_TMADCRES7_RESAXI5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5023854u)

/** \brief 3858, TMADC result register 6 on LLI (AXI)  */
#define ADC_TMADCRES7_RESAXI6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5023858u)

/** \brief 385C, TMADC result register 7 on LLI (AXI)  */
#define ADC_TMADCRES7_RESAXI7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE502385Cu)

/** \brief 3860, TMADC result register 8 on LLI (AXI)  */
#define ADC_TMADCRES7_RESAXI8 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5023860u)

/** \brief 3864, TMADC result register 9 on LLI (AXI)  */
#define ADC_TMADCRES7_RESAXI9 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5023864u)

/** \brief 3868, TMADC result register 10 on LLI (AXI)  */
#define ADC_TMADCRES7_RESAXI10 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5023868u)

/** \brief 386C, TMADC result register 11 on LLI (AXI)  */
#define ADC_TMADCRES7_RESAXI11 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE502386Cu)

/** \brief 3870, TMADC result register 12 on LLI (AXI)  */
#define ADC_TMADCRES7_RESAXI12 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5023870u)

/** \brief 3874, TMADC result register 13 on LLI (AXI)  */
#define ADC_TMADCRES7_RESAXI13 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5023874u)

/** \brief 3878, TMADC result register 14 on LLI (AXI)  */
#define ADC_TMADCRES7_RESAXI14 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE5023878u)

/** \brief 387C, TMADC result register 15 on LLI (AXI)  */
#define ADC_TMADCRES7_RESAXI15 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_RESAXI*)0xE502387Cu)

/** \brief 3880, TMADC monitor channel 0  result register on LLI (AXI) */
#define ADC_TMADCRES7_MRESAXI0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_MRESAXI*)0xE5023880u)

/** \brief 3884, TMADC monitor channel 1  result register on LLI (AXI) */
#define ADC_TMADCRES7_MRESAXI1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ADC_TMADCRES_MRESAXI*)0xE5023884u)


/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXADC_REG_H */
