../simv up to date
CPU time: .273 seconds to compile + .351 seconds to elab + .339 seconds to link
Chronologic VCS simulator copyright 1991-2021
Contains Synopsys proprietary information.
Compiler version S-2021.09; Runtime version S-2021.09;  May  5 06:20 2023
CLK=0 D_IN=1011 LOAD=1  OUT=x TIME=0
CLK=1 D_IN=1011 LOAD=1  OUT=x TIME=1
CLK=0 D_IN=1011 LOAD=1  OUT=x TIME=2
CLK=1 D_IN=1011 LOAD=1  OUT=x TIME=3
CLK=0 D_IN=1011 LOAD=1  OUT=x TIME=4
CLK=1 D_IN=1011 LOAD=1  OUT=x TIME=5
CLK=0 D_IN=1011 LOAD=1  OUT=x TIME=6
CLK=1 D_IN=1011 LOAD=1  OUT=x TIME=7
CLK=0 D_IN=1011 LOAD=1  OUT=x TIME=8
CLK=1 D_IN=1011 LOAD=1  OUT=x TIME=9
CLK=0 D_IN=1011 LOAD=0  OUT=1 TIME=10
CLK=1 D_IN=1011 LOAD=0  OUT=1 TIME=11
CLK=0 D_IN=1011 LOAD=0  OUT=0 TIME=12
CLK=1 D_IN=1011 LOAD=0  OUT=1 TIME=13
CLK=0 D_IN=1011 LOAD=0  OUT=1 TIME=14
CLK=1 D_IN=1011 LOAD=0  OUT=1 TIME=15
CLK=0 D_IN=1011 LOAD=0  OUT=1 TIME=16
CLK=1 D_IN=1011 LOAD=0  OUT=1 TIME=17
CLK=0 D_IN=1011 LOAD=0  OUT=1 TIME=18
CLK=1 D_IN=1011 LOAD=0  OUT=1 TIME=19
CLK=0 D_IN=1011 LOAD=0  OUT=1 TIME=20
CLK=1 D_IN=1011 LOAD=0  OUT=1 TIME=21
CLK=0 D_IN=1011 LOAD=0  OUT=1 TIME=22
CLK=1 D_IN=1011 LOAD=0  OUT=1 TIME=23
CLK=0 D_IN=1011 LOAD=0  OUT=1 TIME=24
CLK=1 D_IN=1011 LOAD=0  OUT=1 TIME=25
CLK=0 D_IN=1011 LOAD=0  OUT=1 TIME=26
CLK=1 D_IN=1011 LOAD=0  OUT=1 TIME=27
CLK=0 D_IN=1011 LOAD=0  OUT=1 TIME=28
CLK=1 D_IN=1011 LOAD=0  OUT=1 TIME=29
CLK=0 D_IN=1011 LOAD=0  OUT=1 TIME=30
CLK=1 D_IN=1011 LOAD=0  OUT=1 TIME=31
CLK=0 D_IN=1011 LOAD=0  OUT=1 TIME=32
CLK=1 D_IN=1011 LOAD=0  OUT=1 TIME=33
CLK=0 D_IN=1011 LOAD=0  OUT=1 TIME=34
CLK=1 D_IN=1011 LOAD=0  OUT=1 TIME=35
CLK=0 D_IN=1011 LOAD=0  OUT=1 TIME=36
CLK=1 D_IN=1011 LOAD=0  OUT=1 TIME=37
CLK=0 D_IN=1011 LOAD=0  OUT=1 TIME=38
CLK=1 D_IN=1011 LOAD=0  OUT=1 TIME=39
CLK=0 D_IN=1011 LOAD=0  OUT=1 TIME=40
CLK=1 D_IN=1011 LOAD=0  OUT=1 TIME=41
CLK=0 D_IN=1011 LOAD=0  OUT=1 TIME=42
CLK=1 D_IN=1011 LOAD=0  OUT=1 TIME=43
CLK=0 D_IN=1011 LOAD=0  OUT=1 TIME=44
CLK=1 D_IN=1011 LOAD=0  OUT=1 TIME=45
CLK=0 D_IN=1011 LOAD=0  OUT=1 TIME=46
CLK=1 D_IN=1011 LOAD=0  OUT=1 TIME=47
CLK=0 D_IN=1011 LOAD=0  OUT=1 TIME=48
CLK=1 D_IN=1011 LOAD=0  OUT=1 TIME=49
$finish called from file "testbench.sv", line 38.
$finish at simulation time                   50
           V C S   S i m u l a t i o n   R e p o r t 
Time: 50 ns
CPU Time:      0.540 seconds;       Data structure size:   0.0Mb
Fri May  5 06:20:31 2023
Finding VCD file...
./dump.vcd
[2023-05-05 06:20:31 EDT] Opening EPWave...
Done
