
Gameboy.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bc80  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a74  0800be20  0800be20  0000ce20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c894  0800c894  0000e07c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c894  0800c894  0000d894  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c89c  0800c89c  0000e07c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c89c  0800c89c  0000d89c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c8a0  0800c8a0  0000d8a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  0800c8a4  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000066ac  2000007c  0800c920  0000e07c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20006728  0800c920  0000e728  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e07c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002066d  00000000  00000000  0000e0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005215  00000000  00000000  0002e719  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b00  00000000  00000000  00033930  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014a1  00000000  00000000  00035430  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d8bb  00000000  00000000  000368d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023ae6  00000000  00000000  0005418c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a7be7  00000000  00000000  00077c72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011f859  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007954  00000000  00000000  0011f89c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a4  00000000  00000000  001271f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000007c 	.word	0x2000007c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800be08 	.word	0x0800be08

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000080 	.word	0x20000080
 80001dc:	0800be08 	.word	0x0800be08

080001e0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001e0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001e2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001e6:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 8000270 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001ea:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001ee:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001f2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001f4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001f6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001f8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001fa:	d332      	bcc.n	8000262 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001fc:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001fe:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000200:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000202:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000204:	d314      	bcc.n	8000230 <_CheckCase2>

08000206 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000206:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000208:	19d0      	adds	r0, r2, r7
 800020a:	bf00      	nop

0800020c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800020c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000210:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000214:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000216:	d005      	beq.n	8000224 <_CSDone>
        LDRB     R3,[R1], #+1
 8000218:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800021c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000220:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000222:	d1f3      	bne.n	800020c <_LoopCopyStraight>

08000224 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000224:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000228:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800022a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800022c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800022e:	4770      	bx	lr

08000230 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000230:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000232:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000234:	d319      	bcc.n	800026a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000236:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000238:	1b12      	subs	r2, r2, r4

0800023a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800023e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000242:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000246:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000248:	d005      	beq.n	8000256 <_No2ChunkNeeded>

0800024a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800024a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800024e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000252:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000254:	d1f9      	bne.n	800024a <_LoopCopyAfterWrapAround>

08000256 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000256:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800025a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800025c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800025e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000260:	4770      	bx	lr

08000262 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000262:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000264:	3801      	subs	r0, #1
        CMP      R0,R2
 8000266:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000268:	d2cd      	bcs.n	8000206 <_Case4>

0800026a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800026a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800026c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800026e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000270:	20005008 	.word	0x20005008
	...

08000280 <memchr>:
 8000280:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000284:	2a10      	cmp	r2, #16
 8000286:	db2b      	blt.n	80002e0 <memchr+0x60>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	d008      	beq.n	80002a0 <memchr+0x20>
 800028e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000292:	3a01      	subs	r2, #1
 8000294:	428b      	cmp	r3, r1
 8000296:	d02d      	beq.n	80002f4 <memchr+0x74>
 8000298:	f010 0f07 	tst.w	r0, #7
 800029c:	b342      	cbz	r2, 80002f0 <memchr+0x70>
 800029e:	d1f6      	bne.n	800028e <memchr+0xe>
 80002a0:	b4f0      	push	{r4, r5, r6, r7}
 80002a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002aa:	f022 0407 	bic.w	r4, r2, #7
 80002ae:	f07f 0700 	mvns.w	r7, #0
 80002b2:	2300      	movs	r3, #0
 80002b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002b8:	3c08      	subs	r4, #8
 80002ba:	ea85 0501 	eor.w	r5, r5, r1
 80002be:	ea86 0601 	eor.w	r6, r6, r1
 80002c2:	fa85 f547 	uadd8	r5, r5, r7
 80002c6:	faa3 f587 	sel	r5, r3, r7
 80002ca:	fa86 f647 	uadd8	r6, r6, r7
 80002ce:	faa5 f687 	sel	r6, r5, r7
 80002d2:	b98e      	cbnz	r6, 80002f8 <memchr+0x78>
 80002d4:	d1ee      	bne.n	80002b4 <memchr+0x34>
 80002d6:	bcf0      	pop	{r4, r5, r6, r7}
 80002d8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002dc:	f002 0207 	and.w	r2, r2, #7
 80002e0:	b132      	cbz	r2, 80002f0 <memchr+0x70>
 80002e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002e6:	3a01      	subs	r2, #1
 80002e8:	ea83 0301 	eor.w	r3, r3, r1
 80002ec:	b113      	cbz	r3, 80002f4 <memchr+0x74>
 80002ee:	d1f8      	bne.n	80002e2 <memchr+0x62>
 80002f0:	2000      	movs	r0, #0
 80002f2:	4770      	bx	lr
 80002f4:	3801      	subs	r0, #1
 80002f6:	4770      	bx	lr
 80002f8:	2d00      	cmp	r5, #0
 80002fa:	bf06      	itte	eq
 80002fc:	4635      	moveq	r5, r6
 80002fe:	3803      	subeq	r0, #3
 8000300:	3807      	subne	r0, #7
 8000302:	f015 0f01 	tst.w	r5, #1
 8000306:	d107      	bne.n	8000318 <memchr+0x98>
 8000308:	3001      	adds	r0, #1
 800030a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800030e:	bf02      	ittt	eq
 8000310:	3001      	addeq	r0, #1
 8000312:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000316:	3001      	addeq	r0, #1
 8000318:	bcf0      	pop	{r4, r5, r6, r7}
 800031a:	3801      	subs	r0, #1
 800031c:	4770      	bx	lr
 800031e:	bf00      	nop

08000320 <__aeabi_uldivmod>:
 8000320:	b953      	cbnz	r3, 8000338 <__aeabi_uldivmod+0x18>
 8000322:	b94a      	cbnz	r2, 8000338 <__aeabi_uldivmod+0x18>
 8000324:	2900      	cmp	r1, #0
 8000326:	bf08      	it	eq
 8000328:	2800      	cmpeq	r0, #0
 800032a:	bf1c      	itt	ne
 800032c:	f04f 31ff 	movne.w	r1, #4294967295
 8000330:	f04f 30ff 	movne.w	r0, #4294967295
 8000334:	f000 b988 	b.w	8000648 <__aeabi_idiv0>
 8000338:	f1ad 0c08 	sub.w	ip, sp, #8
 800033c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000340:	f000 f806 	bl	8000350 <__udivmoddi4>
 8000344:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000348:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800034c:	b004      	add	sp, #16
 800034e:	4770      	bx	lr

08000350 <__udivmoddi4>:
 8000350:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000354:	9d08      	ldr	r5, [sp, #32]
 8000356:	468e      	mov	lr, r1
 8000358:	4604      	mov	r4, r0
 800035a:	4688      	mov	r8, r1
 800035c:	2b00      	cmp	r3, #0
 800035e:	d14a      	bne.n	80003f6 <__udivmoddi4+0xa6>
 8000360:	428a      	cmp	r2, r1
 8000362:	4617      	mov	r7, r2
 8000364:	d962      	bls.n	800042c <__udivmoddi4+0xdc>
 8000366:	fab2 f682 	clz	r6, r2
 800036a:	b14e      	cbz	r6, 8000380 <__udivmoddi4+0x30>
 800036c:	f1c6 0320 	rsb	r3, r6, #32
 8000370:	fa01 f806 	lsl.w	r8, r1, r6
 8000374:	fa20 f303 	lsr.w	r3, r0, r3
 8000378:	40b7      	lsls	r7, r6
 800037a:	ea43 0808 	orr.w	r8, r3, r8
 800037e:	40b4      	lsls	r4, r6
 8000380:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000384:	fa1f fc87 	uxth.w	ip, r7
 8000388:	fbb8 f1fe 	udiv	r1, r8, lr
 800038c:	0c23      	lsrs	r3, r4, #16
 800038e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000392:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000396:	fb01 f20c 	mul.w	r2, r1, ip
 800039a:	429a      	cmp	r2, r3
 800039c:	d909      	bls.n	80003b2 <__udivmoddi4+0x62>
 800039e:	18fb      	adds	r3, r7, r3
 80003a0:	f101 30ff 	add.w	r0, r1, #4294967295
 80003a4:	f080 80ea 	bcs.w	800057c <__udivmoddi4+0x22c>
 80003a8:	429a      	cmp	r2, r3
 80003aa:	f240 80e7 	bls.w	800057c <__udivmoddi4+0x22c>
 80003ae:	3902      	subs	r1, #2
 80003b0:	443b      	add	r3, r7
 80003b2:	1a9a      	subs	r2, r3, r2
 80003b4:	b2a3      	uxth	r3, r4
 80003b6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003ba:	fb0e 2210 	mls	r2, lr, r0, r2
 80003be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c2:	fb00 fc0c 	mul.w	ip, r0, ip
 80003c6:	459c      	cmp	ip, r3
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x8e>
 80003ca:	18fb      	adds	r3, r7, r3
 80003cc:	f100 32ff 	add.w	r2, r0, #4294967295
 80003d0:	f080 80d6 	bcs.w	8000580 <__udivmoddi4+0x230>
 80003d4:	459c      	cmp	ip, r3
 80003d6:	f240 80d3 	bls.w	8000580 <__udivmoddi4+0x230>
 80003da:	443b      	add	r3, r7
 80003dc:	3802      	subs	r0, #2
 80003de:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003e2:	eba3 030c 	sub.w	r3, r3, ip
 80003e6:	2100      	movs	r1, #0
 80003e8:	b11d      	cbz	r5, 80003f2 <__udivmoddi4+0xa2>
 80003ea:	40f3      	lsrs	r3, r6
 80003ec:	2200      	movs	r2, #0
 80003ee:	e9c5 3200 	strd	r3, r2, [r5]
 80003f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003f6:	428b      	cmp	r3, r1
 80003f8:	d905      	bls.n	8000406 <__udivmoddi4+0xb6>
 80003fa:	b10d      	cbz	r5, 8000400 <__udivmoddi4+0xb0>
 80003fc:	e9c5 0100 	strd	r0, r1, [r5]
 8000400:	2100      	movs	r1, #0
 8000402:	4608      	mov	r0, r1
 8000404:	e7f5      	b.n	80003f2 <__udivmoddi4+0xa2>
 8000406:	fab3 f183 	clz	r1, r3
 800040a:	2900      	cmp	r1, #0
 800040c:	d146      	bne.n	800049c <__udivmoddi4+0x14c>
 800040e:	4573      	cmp	r3, lr
 8000410:	d302      	bcc.n	8000418 <__udivmoddi4+0xc8>
 8000412:	4282      	cmp	r2, r0
 8000414:	f200 8105 	bhi.w	8000622 <__udivmoddi4+0x2d2>
 8000418:	1a84      	subs	r4, r0, r2
 800041a:	eb6e 0203 	sbc.w	r2, lr, r3
 800041e:	2001      	movs	r0, #1
 8000420:	4690      	mov	r8, r2
 8000422:	2d00      	cmp	r5, #0
 8000424:	d0e5      	beq.n	80003f2 <__udivmoddi4+0xa2>
 8000426:	e9c5 4800 	strd	r4, r8, [r5]
 800042a:	e7e2      	b.n	80003f2 <__udivmoddi4+0xa2>
 800042c:	2a00      	cmp	r2, #0
 800042e:	f000 8090 	beq.w	8000552 <__udivmoddi4+0x202>
 8000432:	fab2 f682 	clz	r6, r2
 8000436:	2e00      	cmp	r6, #0
 8000438:	f040 80a4 	bne.w	8000584 <__udivmoddi4+0x234>
 800043c:	1a8a      	subs	r2, r1, r2
 800043e:	0c03      	lsrs	r3, r0, #16
 8000440:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000444:	b280      	uxth	r0, r0
 8000446:	b2bc      	uxth	r4, r7
 8000448:	2101      	movs	r1, #1
 800044a:	fbb2 fcfe 	udiv	ip, r2, lr
 800044e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000452:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000456:	fb04 f20c 	mul.w	r2, r4, ip
 800045a:	429a      	cmp	r2, r3
 800045c:	d907      	bls.n	800046e <__udivmoddi4+0x11e>
 800045e:	18fb      	adds	r3, r7, r3
 8000460:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000464:	d202      	bcs.n	800046c <__udivmoddi4+0x11c>
 8000466:	429a      	cmp	r2, r3
 8000468:	f200 80e0 	bhi.w	800062c <__udivmoddi4+0x2dc>
 800046c:	46c4      	mov	ip, r8
 800046e:	1a9b      	subs	r3, r3, r2
 8000470:	fbb3 f2fe 	udiv	r2, r3, lr
 8000474:	fb0e 3312 	mls	r3, lr, r2, r3
 8000478:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800047c:	fb02 f404 	mul.w	r4, r2, r4
 8000480:	429c      	cmp	r4, r3
 8000482:	d907      	bls.n	8000494 <__udivmoddi4+0x144>
 8000484:	18fb      	adds	r3, r7, r3
 8000486:	f102 30ff 	add.w	r0, r2, #4294967295
 800048a:	d202      	bcs.n	8000492 <__udivmoddi4+0x142>
 800048c:	429c      	cmp	r4, r3
 800048e:	f200 80ca 	bhi.w	8000626 <__udivmoddi4+0x2d6>
 8000492:	4602      	mov	r2, r0
 8000494:	1b1b      	subs	r3, r3, r4
 8000496:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800049a:	e7a5      	b.n	80003e8 <__udivmoddi4+0x98>
 800049c:	f1c1 0620 	rsb	r6, r1, #32
 80004a0:	408b      	lsls	r3, r1
 80004a2:	fa22 f706 	lsr.w	r7, r2, r6
 80004a6:	431f      	orrs	r7, r3
 80004a8:	fa0e f401 	lsl.w	r4, lr, r1
 80004ac:	fa20 f306 	lsr.w	r3, r0, r6
 80004b0:	fa2e fe06 	lsr.w	lr, lr, r6
 80004b4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80004b8:	4323      	orrs	r3, r4
 80004ba:	fa00 f801 	lsl.w	r8, r0, r1
 80004be:	fa1f fc87 	uxth.w	ip, r7
 80004c2:	fbbe f0f9 	udiv	r0, lr, r9
 80004c6:	0c1c      	lsrs	r4, r3, #16
 80004c8:	fb09 ee10 	mls	lr, r9, r0, lr
 80004cc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004d0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004d4:	45a6      	cmp	lr, r4
 80004d6:	fa02 f201 	lsl.w	r2, r2, r1
 80004da:	d909      	bls.n	80004f0 <__udivmoddi4+0x1a0>
 80004dc:	193c      	adds	r4, r7, r4
 80004de:	f100 3aff 	add.w	sl, r0, #4294967295
 80004e2:	f080 809c 	bcs.w	800061e <__udivmoddi4+0x2ce>
 80004e6:	45a6      	cmp	lr, r4
 80004e8:	f240 8099 	bls.w	800061e <__udivmoddi4+0x2ce>
 80004ec:	3802      	subs	r0, #2
 80004ee:	443c      	add	r4, r7
 80004f0:	eba4 040e 	sub.w	r4, r4, lr
 80004f4:	fa1f fe83 	uxth.w	lr, r3
 80004f8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004fc:	fb09 4413 	mls	r4, r9, r3, r4
 8000500:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000504:	fb03 fc0c 	mul.w	ip, r3, ip
 8000508:	45a4      	cmp	ip, r4
 800050a:	d908      	bls.n	800051e <__udivmoddi4+0x1ce>
 800050c:	193c      	adds	r4, r7, r4
 800050e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000512:	f080 8082 	bcs.w	800061a <__udivmoddi4+0x2ca>
 8000516:	45a4      	cmp	ip, r4
 8000518:	d97f      	bls.n	800061a <__udivmoddi4+0x2ca>
 800051a:	3b02      	subs	r3, #2
 800051c:	443c      	add	r4, r7
 800051e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000522:	eba4 040c 	sub.w	r4, r4, ip
 8000526:	fba0 ec02 	umull	lr, ip, r0, r2
 800052a:	4564      	cmp	r4, ip
 800052c:	4673      	mov	r3, lr
 800052e:	46e1      	mov	r9, ip
 8000530:	d362      	bcc.n	80005f8 <__udivmoddi4+0x2a8>
 8000532:	d05f      	beq.n	80005f4 <__udivmoddi4+0x2a4>
 8000534:	b15d      	cbz	r5, 800054e <__udivmoddi4+0x1fe>
 8000536:	ebb8 0203 	subs.w	r2, r8, r3
 800053a:	eb64 0409 	sbc.w	r4, r4, r9
 800053e:	fa04 f606 	lsl.w	r6, r4, r6
 8000542:	fa22 f301 	lsr.w	r3, r2, r1
 8000546:	431e      	orrs	r6, r3
 8000548:	40cc      	lsrs	r4, r1
 800054a:	e9c5 6400 	strd	r6, r4, [r5]
 800054e:	2100      	movs	r1, #0
 8000550:	e74f      	b.n	80003f2 <__udivmoddi4+0xa2>
 8000552:	fbb1 fcf2 	udiv	ip, r1, r2
 8000556:	0c01      	lsrs	r1, r0, #16
 8000558:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800055c:	b280      	uxth	r0, r0
 800055e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000562:	463b      	mov	r3, r7
 8000564:	4638      	mov	r0, r7
 8000566:	463c      	mov	r4, r7
 8000568:	46b8      	mov	r8, r7
 800056a:	46be      	mov	lr, r7
 800056c:	2620      	movs	r6, #32
 800056e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000572:	eba2 0208 	sub.w	r2, r2, r8
 8000576:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800057a:	e766      	b.n	800044a <__udivmoddi4+0xfa>
 800057c:	4601      	mov	r1, r0
 800057e:	e718      	b.n	80003b2 <__udivmoddi4+0x62>
 8000580:	4610      	mov	r0, r2
 8000582:	e72c      	b.n	80003de <__udivmoddi4+0x8e>
 8000584:	f1c6 0220 	rsb	r2, r6, #32
 8000588:	fa2e f302 	lsr.w	r3, lr, r2
 800058c:	40b7      	lsls	r7, r6
 800058e:	40b1      	lsls	r1, r6
 8000590:	fa20 f202 	lsr.w	r2, r0, r2
 8000594:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000598:	430a      	orrs	r2, r1
 800059a:	fbb3 f8fe 	udiv	r8, r3, lr
 800059e:	b2bc      	uxth	r4, r7
 80005a0:	fb0e 3318 	mls	r3, lr, r8, r3
 80005a4:	0c11      	lsrs	r1, r2, #16
 80005a6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005aa:	fb08 f904 	mul.w	r9, r8, r4
 80005ae:	40b0      	lsls	r0, r6
 80005b0:	4589      	cmp	r9, r1
 80005b2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80005b6:	b280      	uxth	r0, r0
 80005b8:	d93e      	bls.n	8000638 <__udivmoddi4+0x2e8>
 80005ba:	1879      	adds	r1, r7, r1
 80005bc:	f108 3cff 	add.w	ip, r8, #4294967295
 80005c0:	d201      	bcs.n	80005c6 <__udivmoddi4+0x276>
 80005c2:	4589      	cmp	r9, r1
 80005c4:	d81f      	bhi.n	8000606 <__udivmoddi4+0x2b6>
 80005c6:	eba1 0109 	sub.w	r1, r1, r9
 80005ca:	fbb1 f9fe 	udiv	r9, r1, lr
 80005ce:	fb09 f804 	mul.w	r8, r9, r4
 80005d2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005d6:	b292      	uxth	r2, r2
 80005d8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005dc:	4542      	cmp	r2, r8
 80005de:	d229      	bcs.n	8000634 <__udivmoddi4+0x2e4>
 80005e0:	18ba      	adds	r2, r7, r2
 80005e2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005e6:	d2c4      	bcs.n	8000572 <__udivmoddi4+0x222>
 80005e8:	4542      	cmp	r2, r8
 80005ea:	d2c2      	bcs.n	8000572 <__udivmoddi4+0x222>
 80005ec:	f1a9 0102 	sub.w	r1, r9, #2
 80005f0:	443a      	add	r2, r7
 80005f2:	e7be      	b.n	8000572 <__udivmoddi4+0x222>
 80005f4:	45f0      	cmp	r8, lr
 80005f6:	d29d      	bcs.n	8000534 <__udivmoddi4+0x1e4>
 80005f8:	ebbe 0302 	subs.w	r3, lr, r2
 80005fc:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000600:	3801      	subs	r0, #1
 8000602:	46e1      	mov	r9, ip
 8000604:	e796      	b.n	8000534 <__udivmoddi4+0x1e4>
 8000606:	eba7 0909 	sub.w	r9, r7, r9
 800060a:	4449      	add	r1, r9
 800060c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000610:	fbb1 f9fe 	udiv	r9, r1, lr
 8000614:	fb09 f804 	mul.w	r8, r9, r4
 8000618:	e7db      	b.n	80005d2 <__udivmoddi4+0x282>
 800061a:	4673      	mov	r3, lr
 800061c:	e77f      	b.n	800051e <__udivmoddi4+0x1ce>
 800061e:	4650      	mov	r0, sl
 8000620:	e766      	b.n	80004f0 <__udivmoddi4+0x1a0>
 8000622:	4608      	mov	r0, r1
 8000624:	e6fd      	b.n	8000422 <__udivmoddi4+0xd2>
 8000626:	443b      	add	r3, r7
 8000628:	3a02      	subs	r2, #2
 800062a:	e733      	b.n	8000494 <__udivmoddi4+0x144>
 800062c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000630:	443b      	add	r3, r7
 8000632:	e71c      	b.n	800046e <__udivmoddi4+0x11e>
 8000634:	4649      	mov	r1, r9
 8000636:	e79c      	b.n	8000572 <__udivmoddi4+0x222>
 8000638:	eba1 0109 	sub.w	r1, r1, r9
 800063c:	46c4      	mov	ip, r8
 800063e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000642:	fb09 f804 	mul.w	r8, r9, r4
 8000646:	e7c4      	b.n	80005d2 <__udivmoddi4+0x282>

08000648 <__aeabi_idiv0>:
 8000648:	4770      	bx	lr
 800064a:	bf00      	nop

0800064c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b084      	sub	sp, #16
 8000650:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000652:	463b      	mov	r3, r7
 8000654:	2200      	movs	r2, #0
 8000656:	601a      	str	r2, [r3, #0]
 8000658:	605a      	str	r2, [r3, #4]
 800065a:	609a      	str	r2, [r3, #8]
 800065c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800065e:	4b27      	ldr	r3, [pc, #156]	@ (80006fc <MX_ADC1_Init+0xb0>)
 8000660:	4a27      	ldr	r2, [pc, #156]	@ (8000700 <MX_ADC1_Init+0xb4>)
 8000662:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000664:	4b25      	ldr	r3, [pc, #148]	@ (80006fc <MX_ADC1_Init+0xb0>)
 8000666:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800066a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800066c:	4b23      	ldr	r3, [pc, #140]	@ (80006fc <MX_ADC1_Init+0xb0>)
 800066e:	2200      	movs	r2, #0
 8000670:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000672:	4b22      	ldr	r3, [pc, #136]	@ (80006fc <MX_ADC1_Init+0xb0>)
 8000674:	2201      	movs	r2, #1
 8000676:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000678:	4b20      	ldr	r3, [pc, #128]	@ (80006fc <MX_ADC1_Init+0xb0>)
 800067a:	2201      	movs	r2, #1
 800067c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800067e:	4b1f      	ldr	r3, [pc, #124]	@ (80006fc <MX_ADC1_Init+0xb0>)
 8000680:	2200      	movs	r2, #0
 8000682:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000686:	4b1d      	ldr	r3, [pc, #116]	@ (80006fc <MX_ADC1_Init+0xb0>)
 8000688:	2200      	movs	r2, #0
 800068a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800068c:	4b1b      	ldr	r3, [pc, #108]	@ (80006fc <MX_ADC1_Init+0xb0>)
 800068e:	4a1d      	ldr	r2, [pc, #116]	@ (8000704 <MX_ADC1_Init+0xb8>)
 8000690:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000692:	4b1a      	ldr	r3, [pc, #104]	@ (80006fc <MX_ADC1_Init+0xb0>)
 8000694:	2200      	movs	r2, #0
 8000696:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000698:	4b18      	ldr	r3, [pc, #96]	@ (80006fc <MX_ADC1_Init+0xb0>)
 800069a:	2202      	movs	r2, #2
 800069c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800069e:	4b17      	ldr	r3, [pc, #92]	@ (80006fc <MX_ADC1_Init+0xb0>)
 80006a0:	2201      	movs	r2, #1
 80006a2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80006a6:	4b15      	ldr	r3, [pc, #84]	@ (80006fc <MX_ADC1_Init+0xb0>)
 80006a8:	2201      	movs	r2, #1
 80006aa:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80006ac:	4813      	ldr	r0, [pc, #76]	@ (80006fc <MX_ADC1_Init+0xb0>)
 80006ae:	f001 faa1 	bl	8001bf4 <HAL_ADC_Init>
 80006b2:	4603      	mov	r3, r0
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d001      	beq.n	80006bc <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80006b8:	f000 fe08 	bl	80012cc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80006bc:	2300      	movs	r3, #0
 80006be:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80006c0:	2301      	movs	r3, #1
 80006c2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80006c4:	2307      	movs	r3, #7
 80006c6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006c8:	463b      	mov	r3, r7
 80006ca:	4619      	mov	r1, r3
 80006cc:	480b      	ldr	r0, [pc, #44]	@ (80006fc <MX_ADC1_Init+0xb0>)
 80006ce:	f001 fd01 	bl	80020d4 <HAL_ADC_ConfigChannel>
 80006d2:	4603      	mov	r3, r0
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d001      	beq.n	80006dc <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80006d8:	f000 fdf8 	bl	80012cc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 2;
 80006dc:	2302      	movs	r3, #2
 80006de:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006e0:	463b      	mov	r3, r7
 80006e2:	4619      	mov	r1, r3
 80006e4:	4805      	ldr	r0, [pc, #20]	@ (80006fc <MX_ADC1_Init+0xb0>)
 80006e6:	f001 fcf5 	bl	80020d4 <HAL_ADC_ConfigChannel>
 80006ea:	4603      	mov	r3, r0
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d001      	beq.n	80006f4 <MX_ADC1_Init+0xa8>
  {
    Error_Handler();
 80006f0:	f000 fdec 	bl	80012cc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006f4:	bf00      	nop
 80006f6:	3710      	adds	r7, #16
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	20000098 	.word	0x20000098
 8000700:	40012000 	.word	0x40012000
 8000704:	0f000001 	.word	0x0f000001

08000708 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b08a      	sub	sp, #40	@ 0x28
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000710:	f107 0314 	add.w	r3, r7, #20
 8000714:	2200      	movs	r2, #0
 8000716:	601a      	str	r2, [r3, #0]
 8000718:	605a      	str	r2, [r3, #4]
 800071a:	609a      	str	r2, [r3, #8]
 800071c:	60da      	str	r2, [r3, #12]
 800071e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	4a33      	ldr	r2, [pc, #204]	@ (80007f4 <HAL_ADC_MspInit+0xec>)
 8000726:	4293      	cmp	r3, r2
 8000728:	d15f      	bne.n	80007ea <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800072a:	2300      	movs	r3, #0
 800072c:	613b      	str	r3, [r7, #16]
 800072e:	4b32      	ldr	r3, [pc, #200]	@ (80007f8 <HAL_ADC_MspInit+0xf0>)
 8000730:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000732:	4a31      	ldr	r2, [pc, #196]	@ (80007f8 <HAL_ADC_MspInit+0xf0>)
 8000734:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000738:	6453      	str	r3, [r2, #68]	@ 0x44
 800073a:	4b2f      	ldr	r3, [pc, #188]	@ (80007f8 <HAL_ADC_MspInit+0xf0>)
 800073c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800073e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000742:	613b      	str	r3, [r7, #16]
 8000744:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000746:	2300      	movs	r3, #0
 8000748:	60fb      	str	r3, [r7, #12]
 800074a:	4b2b      	ldr	r3, [pc, #172]	@ (80007f8 <HAL_ADC_MspInit+0xf0>)
 800074c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800074e:	4a2a      	ldr	r2, [pc, #168]	@ (80007f8 <HAL_ADC_MspInit+0xf0>)
 8000750:	f043 0301 	orr.w	r3, r3, #1
 8000754:	6313      	str	r3, [r2, #48]	@ 0x30
 8000756:	4b28      	ldr	r3, [pc, #160]	@ (80007f8 <HAL_ADC_MspInit+0xf0>)
 8000758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800075a:	f003 0301 	and.w	r3, r3, #1
 800075e:	60fb      	str	r3, [r7, #12]
 8000760:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000762:	2303      	movs	r3, #3
 8000764:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000766:	2303      	movs	r3, #3
 8000768:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800076a:	2300      	movs	r3, #0
 800076c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800076e:	f107 0314 	add.w	r3, r7, #20
 8000772:	4619      	mov	r1, r3
 8000774:	4821      	ldr	r0, [pc, #132]	@ (80007fc <HAL_ADC_MspInit+0xf4>)
 8000776:	f002 fbd9 	bl	8002f2c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800077a:	4b21      	ldr	r3, [pc, #132]	@ (8000800 <HAL_ADC_MspInit+0xf8>)
 800077c:	4a21      	ldr	r2, [pc, #132]	@ (8000804 <HAL_ADC_MspInit+0xfc>)
 800077e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000780:	4b1f      	ldr	r3, [pc, #124]	@ (8000800 <HAL_ADC_MspInit+0xf8>)
 8000782:	2200      	movs	r2, #0
 8000784:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000786:	4b1e      	ldr	r3, [pc, #120]	@ (8000800 <HAL_ADC_MspInit+0xf8>)
 8000788:	2200      	movs	r2, #0
 800078a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800078c:	4b1c      	ldr	r3, [pc, #112]	@ (8000800 <HAL_ADC_MspInit+0xf8>)
 800078e:	2200      	movs	r2, #0
 8000790:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000792:	4b1b      	ldr	r3, [pc, #108]	@ (8000800 <HAL_ADC_MspInit+0xf8>)
 8000794:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000798:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800079a:	4b19      	ldr	r3, [pc, #100]	@ (8000800 <HAL_ADC_MspInit+0xf8>)
 800079c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80007a0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80007a2:	4b17      	ldr	r3, [pc, #92]	@ (8000800 <HAL_ADC_MspInit+0xf8>)
 80007a4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80007a8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80007aa:	4b15      	ldr	r3, [pc, #84]	@ (8000800 <HAL_ADC_MspInit+0xf8>)
 80007ac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80007b0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80007b2:	4b13      	ldr	r3, [pc, #76]	@ (8000800 <HAL_ADC_MspInit+0xf8>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80007b8:	4b11      	ldr	r3, [pc, #68]	@ (8000800 <HAL_ADC_MspInit+0xf8>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80007be:	4810      	ldr	r0, [pc, #64]	@ (8000800 <HAL_ADC_MspInit+0xf8>)
 80007c0:	f002 f844 	bl	800284c <HAL_DMA_Init>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d001      	beq.n	80007ce <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80007ca:	f000 fd7f 	bl	80012cc <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	4a0b      	ldr	r2, [pc, #44]	@ (8000800 <HAL_ADC_MspInit+0xf8>)
 80007d2:	639a      	str	r2, [r3, #56]	@ 0x38
 80007d4:	4a0a      	ldr	r2, [pc, #40]	@ (8000800 <HAL_ADC_MspInit+0xf8>)
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 80007da:	2200      	movs	r2, #0
 80007dc:	2105      	movs	r1, #5
 80007de:	2012      	movs	r0, #18
 80007e0:	f001 fffd 	bl	80027de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80007e4:	2012      	movs	r0, #18
 80007e6:	f002 f816 	bl	8002816 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80007ea:	bf00      	nop
 80007ec:	3728      	adds	r7, #40	@ 0x28
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	bf00      	nop
 80007f4:	40012000 	.word	0x40012000
 80007f8:	40023800 	.word	0x40023800
 80007fc:	40020000 	.word	0x40020000
 8000800:	200000e0 	.word	0x200000e0
 8000804:	40026410 	.word	0x40026410

08000808 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b082      	sub	sp, #8
 800080c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800080e:	2300      	movs	r3, #0
 8000810:	607b      	str	r3, [r7, #4]
 8000812:	4b0c      	ldr	r3, [pc, #48]	@ (8000844 <MX_DMA_Init+0x3c>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000816:	4a0b      	ldr	r2, [pc, #44]	@ (8000844 <MX_DMA_Init+0x3c>)
 8000818:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800081c:	6313      	str	r3, [r2, #48]	@ 0x30
 800081e:	4b09      	ldr	r3, [pc, #36]	@ (8000844 <MX_DMA_Init+0x3c>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000822:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000826:	607b      	str	r3, [r7, #4]
 8000828:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 800082a:	2200      	movs	r2, #0
 800082c:	2105      	movs	r1, #5
 800082e:	2038      	movs	r0, #56	@ 0x38
 8000830:	f001 ffd5 	bl	80027de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000834:	2038      	movs	r0, #56	@ 0x38
 8000836:	f001 ffee 	bl	8002816 <HAL_NVIC_EnableIRQ>

}
 800083a:	bf00      	nop
 800083c:	3708      	adds	r7, #8
 800083e:	46bd      	mov	sp, r7
 8000840:	bd80      	pop	{r7, pc}
 8000842:	bf00      	nop
 8000844:	40023800 	.word	0x40023800

08000848 <MX_FREERTOS_Init>:
void MX_FREERTOS_Init(void);

/**
  * @brief  FreeRTOS initialization
  */
void MX_FREERTOS_Init(void) {
 8000848:	b580      	push	{r7, lr}
 800084a:	af00      	add	r7, sp, #0
  // Create Mutex
  DataMutexHandle = osMutexNew(&DataMutex_attributes);
 800084c:	4817      	ldr	r0, [pc, #92]	@ (80008ac <MX_FREERTOS_Init+0x64>)
 800084e:	f004 fa58 	bl	8004d02 <osMutexNew>
 8000852:	4603      	mov	r3, r0
 8000854:	4a16      	ldr	r2, [pc, #88]	@ (80008b0 <MX_FREERTOS_Init+0x68>)
 8000856:	6013      	str	r3, [r2, #0]

  // Create Semaphore (Binary, starts at 0)
  ButtonSemHandle = osSemaphoreNew(1, 0, &ButtonSem_attributes);
 8000858:	4a16      	ldr	r2, [pc, #88]	@ (80008b4 <MX_FREERTOS_Init+0x6c>)
 800085a:	2100      	movs	r1, #0
 800085c:	2001      	movs	r0, #1
 800085e:	f004 fb5e 	bl	8004f1e <osSemaphoreNew>
 8000862:	4603      	mov	r3, r0
 8000864:	4a14      	ldr	r2, [pc, #80]	@ (80008b8 <MX_FREERTOS_Init+0x70>)
 8000866:	6013      	str	r3, [r2, #0]

  // Create Queue (Depth 5, Size = sizeof(uint8_t))
  LedQueueHandle = osMessageQueueNew(5, sizeof(uint8_t), &LedQueue_attributes);
 8000868:	4a14      	ldr	r2, [pc, #80]	@ (80008bc <MX_FREERTOS_Init+0x74>)
 800086a:	2101      	movs	r1, #1
 800086c:	2005      	movs	r0, #5
 800086e:	f004 fc75 	bl	800515c <osMessageQueueNew>
 8000872:	4603      	mov	r3, r0
 8000874:	4a12      	ldr	r2, [pc, #72]	@ (80008c0 <MX_FREERTOS_Init+0x78>)
 8000876:	6013      	str	r3, [r2, #0]

  // Create Tasks
  InputTaskHandle = osThreadNew(StartInputTask, NULL, &InputTask_attributes);
 8000878:	4a12      	ldr	r2, [pc, #72]	@ (80008c4 <MX_FREERTOS_Init+0x7c>)
 800087a:	2100      	movs	r1, #0
 800087c:	4812      	ldr	r0, [pc, #72]	@ (80008c8 <MX_FREERTOS_Init+0x80>)
 800087e:	f004 f993 	bl	8004ba8 <osThreadNew>
 8000882:	4603      	mov	r3, r0
 8000884:	4a11      	ldr	r2, [pc, #68]	@ (80008cc <MX_FREERTOS_Init+0x84>)
 8000886:	6013      	str	r3, [r2, #0]
  GameTaskHandle = osThreadNew(StartGameTask, NULL, &GameTask_attributes);
 8000888:	4a11      	ldr	r2, [pc, #68]	@ (80008d0 <MX_FREERTOS_Init+0x88>)
 800088a:	2100      	movs	r1, #0
 800088c:	4811      	ldr	r0, [pc, #68]	@ (80008d4 <MX_FREERTOS_Init+0x8c>)
 800088e:	f004 f98b 	bl	8004ba8 <osThreadNew>
 8000892:	4603      	mov	r3, r0
 8000894:	4a10      	ldr	r2, [pc, #64]	@ (80008d8 <MX_FREERTOS_Init+0x90>)
 8000896:	6013      	str	r3, [r2, #0]
  LedTaskHandle = osThreadNew(StartLedTask, NULL, &LedTask_attributes);
 8000898:	4a10      	ldr	r2, [pc, #64]	@ (80008dc <MX_FREERTOS_Init+0x94>)
 800089a:	2100      	movs	r1, #0
 800089c:	4810      	ldr	r0, [pc, #64]	@ (80008e0 <MX_FREERTOS_Init+0x98>)
 800089e:	f004 f983 	bl	8004ba8 <osThreadNew>
 80008a2:	4603      	mov	r3, r0
 80008a4:	4a0f      	ldr	r2, [pc, #60]	@ (80008e4 <MX_FREERTOS_Init+0x9c>)
 80008a6:	6013      	str	r3, [r2, #0]
}
 80008a8:	bf00      	nop
 80008aa:	bd80      	pop	{r7, pc}
 80008ac:	0800bf64 	.word	0x0800bf64
 80008b0:	20000144 	.word	0x20000144
 80008b4:	0800bf74 	.word	0x0800bf74
 80008b8:	20000148 	.word	0x20000148
 80008bc:	0800bf84 	.word	0x0800bf84
 80008c0:	2000014c 	.word	0x2000014c
 80008c4:	0800bf9c 	.word	0x0800bf9c
 80008c8:	080008e9 	.word	0x080008e9
 80008cc:	20000150 	.word	0x20000150
 80008d0:	0800bfc0 	.word	0x0800bfc0
 80008d4:	0800096d 	.word	0x0800096d
 80008d8:	20000154 	.word	0x20000154
 80008dc:	0800bfe4 	.word	0x0800bfe4
 80008e0:	08000bb1 	.word	0x08000bb1
 80008e4:	20000158 	.word	0x20000158

080008e8 <StartInputTask>:
/* -------------------------------------------------------------------------
   TASK 1: INPUT (High Priority)
   Uses: Mutex (Write), Semaphore (Release)
   ------------------------------------------------------------------------- */
void StartInputTask(void *argument)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b084      	sub	sp, #16
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
  Joystick_Init();
 80008f0:	f000 fc0c 	bl	800110c <Joystick_Init>
  uint8_t last_btn_state = Joystick_GetButton;
 80008f4:	4b18      	ldr	r3, [pc, #96]	@ (8000958 <StartInputTask+0x70>)
 80008f6:	73fb      	strb	r3, [r7, #15]

  for(;;)
  {
    uint16_t raw_x = adcValues[0];
 80008f8:	4b18      	ldr	r3, [pc, #96]	@ (800095c <StartInputTask+0x74>)
 80008fa:	881b      	ldrh	r3, [r3, #0]
 80008fc:	81bb      	strh	r3, [r7, #12]
    uint16_t raw_y = adcValues[1];
 80008fe:	4b17      	ldr	r3, [pc, #92]	@ (800095c <StartInputTask+0x74>)
 8000900:	885b      	ldrh	r3, [r3, #2]
 8000902:	817b      	strh	r3, [r7, #10]
    uint8_t raw_btn = Joystick_GetButton;
 8000904:	4b14      	ldr	r3, [pc, #80]	@ (8000958 <StartInputTask+0x70>)
 8000906:	727b      	strb	r3, [r7, #9]

    // 1. MUTEX WRITE: Protect global data
    if (osMutexAcquire(DataMutexHandle, 10) == osOK) {
 8000908:	4b15      	ldr	r3, [pc, #84]	@ (8000960 <StartInputTask+0x78>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	210a      	movs	r1, #10
 800090e:	4618      	mov	r0, r3
 8000910:	f004 fa7d 	bl	8004e0e <osMutexAcquire>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d10d      	bne.n	8000936 <StartInputTask+0x4e>
        public_joy_data.x = raw_x;
 800091a:	4a12      	ldr	r2, [pc, #72]	@ (8000964 <StartInputTask+0x7c>)
 800091c:	89bb      	ldrh	r3, [r7, #12]
 800091e:	8013      	strh	r3, [r2, #0]
        public_joy_data.y = raw_y;
 8000920:	4a10      	ldr	r2, [pc, #64]	@ (8000964 <StartInputTask+0x7c>)
 8000922:	897b      	ldrh	r3, [r7, #10]
 8000924:	8053      	strh	r3, [r2, #2]
        public_joy_data.button = raw_btn;
 8000926:	4a0f      	ldr	r2, [pc, #60]	@ (8000964 <StartInputTask+0x7c>)
 8000928:	7a7b      	ldrb	r3, [r7, #9]
 800092a:	7113      	strb	r3, [r2, #4]
        osMutexRelease(DataMutexHandle);
 800092c:	4b0c      	ldr	r3, [pc, #48]	@ (8000960 <StartInputTask+0x78>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	4618      	mov	r0, r3
 8000932:	f004 fab7 	bl	8004ea4 <osMutexRelease>
    }

    // 2. SEMAPHORE SIGNAL: Detect button press edge
    if (raw_btn == 0 && last_btn_state == 1) {
 8000936:	7a7b      	ldrb	r3, [r7, #9]
 8000938:	2b00      	cmp	r3, #0
 800093a:	d107      	bne.n	800094c <StartInputTask+0x64>
 800093c:	7bfb      	ldrb	r3, [r7, #15]
 800093e:	2b01      	cmp	r3, #1
 8000940:	d104      	bne.n	800094c <StartInputTask+0x64>
        // "Give" the semaphore to signal an event happened.
        // We don't change state here anymore! We just announce the event.
        osSemaphoreRelease(ButtonSemHandle);
 8000942:	4b09      	ldr	r3, [pc, #36]	@ (8000968 <StartInputTask+0x80>)
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	4618      	mov	r0, r3
 8000948:	f004 fbc4 	bl	80050d4 <osSemaphoreRelease>
    }

    last_btn_state = raw_btn;
 800094c:	7a7b      	ldrb	r3, [r7, #9]
 800094e:	73fb      	strb	r3, [r7, #15]
    osDelay(20);
 8000950:	2014      	movs	r0, #20
 8000952:	f004 f9bb 	bl	8004ccc <osDelay>
  {
 8000956:	e7cf      	b.n	80008f8 <StartInputTask+0x10>
 8000958:	0800111d 	.word	0x0800111d
 800095c:	200001b0 	.word	0x200001b0
 8000960:	20000144 	.word	0x20000144
 8000964:	20000000 	.word	0x20000000
 8000968:	20000148 	.word	0x20000148

0800096c <StartGameTask>:
/* -------------------------------------------------------------------------
   TASK 2: GAME ENGINE (Normal Priority)
   Uses: Mutex (Read), Semaphore (Acquire), Queue (Send)
   ------------------------------------------------------------------------- */
void StartGameTask(void *argument)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b098      	sub	sp, #96	@ 0x60
 8000970:	af02      	add	r7, sp, #8
 8000972:	6078      	str	r0, [r7, #4]
  ssd1306_Init();
 8000974:	f000 fea8 	bl	80016c8 <ssd1306_Init>
  ssd1306_Fill(Black);
 8000978:	2000      	movs	r0, #0
 800097a:	f000 ff0f 	bl	800179c <ssd1306_Fill>
  ssd1306_UpdateScreen();
 800097e:	f000 ff25 	bl	80017cc <ssd1306_UpdateScreen>

  Basket_t player;
  FallingObject_t fruit;
  Game_Init(&player, &fruit);
 8000982:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8000986:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800098a:	4611      	mov	r1, r2
 800098c:	4618      	mov	r0, r3
 800098e:	f000 f9cd 	bl	8000d2c <Game_Init>

  int score = 0;
 8000992:	2300      	movs	r3, #0
 8000994:	657b      	str	r3, [r7, #84]	@ 0x54
  char strBuf[16];
  GameState_t last_loop_state = STATE_PLAYING;
 8000996:	2300      	movs	r3, #0
 8000998:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53

  for(;;)
  {
    // --- 1. CHECK SEMAPHORE (Button Event) ---
    // Check if InputTask signaled a button press (Don't wait, return immediately)
    if (osSemaphoreAcquire(ButtonSemHandle, 0) == osOK) {
 800099c:	4b79      	ldr	r3, [pc, #484]	@ (8000b84 <StartGameTask+0x218>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	2100      	movs	r1, #0
 80009a2:	4618      	mov	r0, r3
 80009a4:	f004 fb44 	bl	8005030 <osSemaphoreAcquire>
 80009a8:	4603      	mov	r3, r0
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d119      	bne.n	80009e2 <StartGameTask+0x76>
        // Semaphore taken! A press occurred. Toggle State.
        if (current_state == STATE_PLAYING) current_state = STATE_PAUSED;
 80009ae:	4b76      	ldr	r3, [pc, #472]	@ (8000b88 <StartGameTask+0x21c>)
 80009b0:	781b      	ldrb	r3, [r3, #0]
 80009b2:	b2db      	uxtb	r3, r3
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d103      	bne.n	80009c0 <StartGameTask+0x54>
 80009b8:	4b73      	ldr	r3, [pc, #460]	@ (8000b88 <StartGameTask+0x21c>)
 80009ba:	2201      	movs	r2, #1
 80009bc:	701a      	strb	r2, [r3, #0]
 80009be:	e010      	b.n	80009e2 <StartGameTask+0x76>
        else if (current_state == STATE_PAUSED) current_state = STATE_PLAYING;
 80009c0:	4b71      	ldr	r3, [pc, #452]	@ (8000b88 <StartGameTask+0x21c>)
 80009c2:	781b      	ldrb	r3, [r3, #0]
 80009c4:	b2db      	uxtb	r3, r3
 80009c6:	2b01      	cmp	r3, #1
 80009c8:	d103      	bne.n	80009d2 <StartGameTask+0x66>
 80009ca:	4b6f      	ldr	r3, [pc, #444]	@ (8000b88 <StartGameTask+0x21c>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	701a      	strb	r2, [r3, #0]
 80009d0:	e007      	b.n	80009e2 <StartGameTask+0x76>
        else if (current_state == STATE_GAME_OVER) current_state = STATE_PLAYING;
 80009d2:	4b6d      	ldr	r3, [pc, #436]	@ (8000b88 <StartGameTask+0x21c>)
 80009d4:	781b      	ldrb	r3, [r3, #0]
 80009d6:	b2db      	uxtb	r3, r3
 80009d8:	2b02      	cmp	r3, #2
 80009da:	d102      	bne.n	80009e2 <StartGameTask+0x76>
 80009dc:	4b6a      	ldr	r3, [pc, #424]	@ (8000b88 <StartGameTask+0x21c>)
 80009de:	2200      	movs	r2, #0
 80009e0:	701a      	strb	r2, [r3, #0]
    }

    // --- 2. GET INPUT (Mutex) ---
    JoystickData_t input = {2048, 2048, 1};
 80009e2:	4a6a      	ldr	r2, [pc, #424]	@ (8000b8c <StartGameTask+0x220>)
 80009e4:	f107 0310 	add.w	r3, r7, #16
 80009e8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80009ec:	6018      	str	r0, [r3, #0]
 80009ee:	3304      	adds	r3, #4
 80009f0:	8019      	strh	r1, [r3, #0]
    if (osMutexAcquire(DataMutexHandle, 10) == osOK) {
 80009f2:	4b67      	ldr	r3, [pc, #412]	@ (8000b90 <StartGameTask+0x224>)
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	210a      	movs	r1, #10
 80009f8:	4618      	mov	r0, r3
 80009fa:	f004 fa08 	bl	8004e0e <osMutexAcquire>
 80009fe:	4603      	mov	r3, r0
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d10c      	bne.n	8000a1e <StartGameTask+0xb2>
        input = public_joy_data;
 8000a04:	4a63      	ldr	r2, [pc, #396]	@ (8000b94 <StartGameTask+0x228>)
 8000a06:	f107 0310 	add.w	r3, r7, #16
 8000a0a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a0e:	6018      	str	r0, [r3, #0]
 8000a10:	3304      	adds	r3, #4
 8000a12:	8019      	strh	r1, [r3, #0]
        osMutexRelease(DataMutexHandle);
 8000a14:	4b5e      	ldr	r3, [pc, #376]	@ (8000b90 <StartGameTask+0x224>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	4618      	mov	r0, r3
 8000a1a:	f004 fa43 	bl	8004ea4 <osMutexRelease>
    }

    // --- 3. GAME LOGIC ---
    ssd1306_Fill(Black);
 8000a1e:	2000      	movs	r0, #0
 8000a20:	f000 febc 	bl	800179c <ssd1306_Fill>

    switch (current_state) {
 8000a24:	4b58      	ldr	r3, [pc, #352]	@ (8000b88 <StartGameTask+0x21c>)
 8000a26:	781b      	ldrb	r3, [r3, #0]
 8000a28:	b2db      	uxtb	r3, r3
 8000a2a:	2b02      	cmp	r3, #2
 8000a2c:	f000 8081 	beq.w	8000b32 <StartGameTask+0x1c6>
 8000a30:	2b02      	cmp	r3, #2
 8000a32:	f300 809d 	bgt.w	8000b70 <StartGameTask+0x204>
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d002      	beq.n	8000a40 <StartGameTask+0xd4>
 8000a3a:	2b01      	cmp	r3, #1
 8000a3c:	d065      	beq.n	8000b0a <StartGameTask+0x19e>
 8000a3e:	e097      	b.n	8000b70 <StartGameTask+0x204>
        case STATE_PLAYING:
            if (last_loop_state == STATE_GAME_OVER) {
 8000a40:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8000a44:	2b02      	cmp	r3, #2
 8000a46:	d109      	bne.n	8000a5c <StartGameTask+0xf0>
                score = 0;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	657b      	str	r3, [r7, #84]	@ 0x54
                Game_Init(&player, &fruit);
 8000a4c:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8000a50:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000a54:	4611      	mov	r1, r2
 8000a56:	4618      	mov	r0, r3
 8000a58:	f000 f968 	bl	8000d2c <Game_Init>
            }

            Basket_Update(&player, input);
 8000a5c:	f107 003c 	add.w	r0, r7, #60	@ 0x3c
 8000a60:	f107 0310 	add.w	r3, r7, #16
 8000a64:	e893 0006 	ldmia.w	r3, {r1, r2}
 8000a68:	f000 f97b 	bl	8000d62 <Basket_Update>
            Object_Update(&fruit);
 8000a6c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000a70:	4618      	mov	r0, r3
 8000a72:	f000 f9b0 	bl	8000dd6 <Object_Update>

            if (Check_Collision(&player, &fruit)) {
 8000a76:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8000a7a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000a7e:	4611      	mov	r1, r2
 8000a80:	4618      	mov	r0, r3
 8000a82:	f000 f9c5 	bl	8000e10 <Check_Collision>
 8000a86:	4603      	mov	r3, r0
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d01a      	beq.n	8000ac2 <StartGameTask+0x156>
                uint8_t msg;
                if (fruit.type == 2) { // Bomb
 8000a8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a8e:	2b02      	cmp	r3, #2
 8000a90:	d105      	bne.n	8000a9e <StartGameTask+0x132>
                    current_state = STATE_GAME_OVER;
 8000a92:	4b3d      	ldr	r3, [pc, #244]	@ (8000b88 <StartGameTask+0x21c>)
 8000a94:	2202      	movs	r2, #2
 8000a96:	701a      	strb	r2, [r3, #0]
                    msg = 2; // Event Type 2 = Bomb
 8000a98:	2302      	movs	r3, #2
 8000a9a:	73fb      	strb	r3, [r7, #15]
 8000a9c:	e009      	b.n	8000ab2 <StartGameTask+0x146>
                } else {
                    score++;
 8000a9e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000aa0:	3301      	adds	r3, #1
 8000aa2:	657b      	str	r3, [r7, #84]	@ 0x54
                    Object_Spawn(&fruit);
 8000aa4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f000 f8f5 	bl	8000c98 <Object_Spawn>
                    msg = 1; // Event Type 1 = Fruit Catch
 8000aae:	2301      	movs	r3, #1
 8000ab0:	73fb      	strb	r3, [r7, #15]
                }

                // --- QUEUE SEND: Notify LED Task ---
                osMessageQueuePut(LedQueueHandle, &msg, 0, 0);
 8000ab2:	4b39      	ldr	r3, [pc, #228]	@ (8000b98 <StartGameTask+0x22c>)
 8000ab4:	6818      	ldr	r0, [r3, #0]
 8000ab6:	f107 010f 	add.w	r1, r7, #15
 8000aba:	2300      	movs	r3, #0
 8000abc:	2200      	movs	r2, #0
 8000abe:	f004 fbc1 	bl	8005244 <osMessageQueuePut>
            }

            if (fruit.active == 0) Object_Spawn(&fruit);
 8000ac2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d104      	bne.n	8000ad2 <StartGameTask+0x166>
 8000ac8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000acc:	4618      	mov	r0, r3
 8000ace:	f000 f8e3 	bl	8000c98 <Object_Spawn>
            Game_Draw(&player, &fruit);
 8000ad2:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8000ad6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000ada:	4611      	mov	r1, r2
 8000adc:	4618      	mov	r0, r3
 8000ade:	f000 f9cb 	bl	8000e78 <Game_Draw>

            sprintf(strBuf, "%d", score);
 8000ae2:	f107 0318 	add.w	r3, r7, #24
 8000ae6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8000ae8:	492c      	ldr	r1, [pc, #176]	@ (8000b9c <StartGameTask+0x230>)
 8000aea:	4618      	mov	r0, r3
 8000aec:	f00a f8da 	bl	800aca4 <siprintf>
            ssd1306_SetCursor(0, 0);
 8000af0:	2100      	movs	r1, #0
 8000af2:	2000      	movs	r0, #0
 8000af4:	f000 ff9e 	bl	8001a34 <ssd1306_SetCursor>
            ssd1306_WriteString(strBuf, Font_7x10, White);
 8000af8:	4b29      	ldr	r3, [pc, #164]	@ (8000ba0 <StartGameTask+0x234>)
 8000afa:	f107 0018 	add.w	r0, r7, #24
 8000afe:	2201      	movs	r2, #1
 8000b00:	9200      	str	r2, [sp, #0]
 8000b02:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000b04:	f000 ff70 	bl	80019e8 <ssd1306_WriteString>
            break;
 8000b08:	e032      	b.n	8000b70 <StartGameTask+0x204>

        case STATE_PAUSED:
            Game_Draw(&player, &fruit);
 8000b0a:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8000b0e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000b12:	4611      	mov	r1, r2
 8000b14:	4618      	mov	r0, r3
 8000b16:	f000 f9af 	bl	8000e78 <Game_Draw>
            ssd1306_SetCursor(40, 25);
 8000b1a:	2119      	movs	r1, #25
 8000b1c:	2028      	movs	r0, #40	@ 0x28
 8000b1e:	f000 ff89 	bl	8001a34 <ssd1306_SetCursor>
            ssd1306_WriteString("PAUSED", Font_7x10, White);
 8000b22:	4b1f      	ldr	r3, [pc, #124]	@ (8000ba0 <StartGameTask+0x234>)
 8000b24:	2201      	movs	r2, #1
 8000b26:	9200      	str	r2, [sp, #0]
 8000b28:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000b2a:	481e      	ldr	r0, [pc, #120]	@ (8000ba4 <StartGameTask+0x238>)
 8000b2c:	f000 ff5c 	bl	80019e8 <ssd1306_WriteString>
            break;
 8000b30:	e01e      	b.n	8000b70 <StartGameTask+0x204>

        case STATE_GAME_OVER:
            ssd1306_SetCursor(30, 20);
 8000b32:	2114      	movs	r1, #20
 8000b34:	201e      	movs	r0, #30
 8000b36:	f000 ff7d 	bl	8001a34 <ssd1306_SetCursor>
            ssd1306_WriteString("GAME OVER", Font_7x10, White);
 8000b3a:	4b19      	ldr	r3, [pc, #100]	@ (8000ba0 <StartGameTask+0x234>)
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	9200      	str	r2, [sp, #0]
 8000b40:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000b42:	4819      	ldr	r0, [pc, #100]	@ (8000ba8 <StartGameTask+0x23c>)
 8000b44:	f000 ff50 	bl	80019e8 <ssd1306_WriteString>
            sprintf(strBuf, "Score: %d", score);
 8000b48:	f107 0318 	add.w	r3, r7, #24
 8000b4c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8000b4e:	4917      	ldr	r1, [pc, #92]	@ (8000bac <StartGameTask+0x240>)
 8000b50:	4618      	mov	r0, r3
 8000b52:	f00a f8a7 	bl	800aca4 <siprintf>
            ssd1306_SetCursor(35, 40);
 8000b56:	2128      	movs	r1, #40	@ 0x28
 8000b58:	2023      	movs	r0, #35	@ 0x23
 8000b5a:	f000 ff6b 	bl	8001a34 <ssd1306_SetCursor>
            ssd1306_WriteString(strBuf, Font_7x10, White);
 8000b5e:	4b10      	ldr	r3, [pc, #64]	@ (8000ba0 <StartGameTask+0x234>)
 8000b60:	f107 0018 	add.w	r0, r7, #24
 8000b64:	2201      	movs	r2, #1
 8000b66:	9200      	str	r2, [sp, #0]
 8000b68:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000b6a:	f000 ff3d 	bl	80019e8 <ssd1306_WriteString>
            break;
 8000b6e:	bf00      	nop
    }

    last_loop_state = current_state;
 8000b70:	4b05      	ldr	r3, [pc, #20]	@ (8000b88 <StartGameTask+0x21c>)
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
    ssd1306_UpdateScreen();
 8000b78:	f000 fe28 	bl	80017cc <ssd1306_UpdateScreen>
    osDelay(33);
 8000b7c:	2021      	movs	r0, #33	@ 0x21
 8000b7e:	f004 f8a5 	bl	8004ccc <osDelay>
  {
 8000b82:	e70b      	b.n	800099c <StartGameTask+0x30>
 8000b84:	20000148 	.word	0x20000148
 8000b88:	20000140 	.word	0x20000140
 8000b8c:	0800be88 	.word	0x0800be88
 8000b90:	20000144 	.word	0x20000144
 8000b94:	20000000 	.word	0x20000000
 8000b98:	2000014c 	.word	0x2000014c
 8000b9c:	0800be64 	.word	0x0800be64
 8000ba0:	0800c78c 	.word	0x0800c78c
 8000ba4:	0800be68 	.word	0x0800be68
 8000ba8:	0800be70 	.word	0x0800be70
 8000bac:	0800be7c 	.word	0x0800be7c

08000bb0 <StartLedTask>:
/* -------------------------------------------------------------------------
   TASK 3: LED FEEDBACK (Low Priority)
   Uses: Queue (Receive)
   ------------------------------------------------------------------------- */
void StartLedTask(void *argument)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b084      	sub	sp, #16
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]

  for(;;)
  {
      // Wait FOREVER for a message in the queue
      // This task consumes 0% CPU while waiting.
      if (osMessageQueueGet(LedQueueHandle, &eventMsg, NULL, osWaitForever) == osOK)
 8000bb8:	4b1c      	ldr	r3, [pc, #112]	@ (8000c2c <StartLedTask+0x7c>)
 8000bba:	6818      	ldr	r0, [r3, #0]
 8000bbc:	f107 010b 	add.w	r1, r7, #11
 8000bc0:	f04f 33ff 	mov.w	r3, #4294967295
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	f004 fb9d 	bl	8005304 <osMessageQueueGet>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d1f3      	bne.n	8000bb8 <StartLedTask+0x8>
      {
          if (eventMsg == 1) {
 8000bd0:	7afb      	ldrb	r3, [r7, #11]
 8000bd2:	2b01      	cmp	r3, #1
 8000bd4:	d10d      	bne.n	8000bf2 <StartLedTask+0x42>
              // FRUIT CAUGHT: Quick Blink
              HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8000bd6:	2201      	movs	r2, #1
 8000bd8:	2120      	movs	r1, #32
 8000bda:	4815      	ldr	r0, [pc, #84]	@ (8000c30 <StartLedTask+0x80>)
 8000bdc:	f002 fb42 	bl	8003264 <HAL_GPIO_WritePin>
              osDelay(100);
 8000be0:	2064      	movs	r0, #100	@ 0x64
 8000be2:	f004 f873 	bl	8004ccc <osDelay>
              HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000be6:	2200      	movs	r2, #0
 8000be8:	2120      	movs	r1, #32
 8000bea:	4811      	ldr	r0, [pc, #68]	@ (8000c30 <StartLedTask+0x80>)
 8000bec:	f002 fb3a 	bl	8003264 <HAL_GPIO_WritePin>
 8000bf0:	e7e2      	b.n	8000bb8 <StartLedTask+0x8>
          }
          else if (eventMsg == 2) {
 8000bf2:	7afb      	ldrb	r3, [r7, #11]
 8000bf4:	2b02      	cmp	r3, #2
 8000bf6:	d1df      	bne.n	8000bb8 <StartLedTask+0x8>
              // BOMB HIT: 3 Fast Blinks
              for(int i=0; i<3; i++) {
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	60fb      	str	r3, [r7, #12]
 8000bfc:	e012      	b.n	8000c24 <StartLedTask+0x74>
                  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8000bfe:	2201      	movs	r2, #1
 8000c00:	2120      	movs	r1, #32
 8000c02:	480b      	ldr	r0, [pc, #44]	@ (8000c30 <StartLedTask+0x80>)
 8000c04:	f002 fb2e 	bl	8003264 <HAL_GPIO_WritePin>
                  osDelay(100);
 8000c08:	2064      	movs	r0, #100	@ 0x64
 8000c0a:	f004 f85f 	bl	8004ccc <osDelay>
                  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000c0e:	2200      	movs	r2, #0
 8000c10:	2120      	movs	r1, #32
 8000c12:	4807      	ldr	r0, [pc, #28]	@ (8000c30 <StartLedTask+0x80>)
 8000c14:	f002 fb26 	bl	8003264 <HAL_GPIO_WritePin>
                  osDelay(100);
 8000c18:	2064      	movs	r0, #100	@ 0x64
 8000c1a:	f004 f857 	bl	8004ccc <osDelay>
              for(int i=0; i<3; i++) {
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	3301      	adds	r3, #1
 8000c22:	60fb      	str	r3, [r7, #12]
 8000c24:	68fb      	ldr	r3, [r7, #12]
 8000c26:	2b02      	cmp	r3, #2
 8000c28:	dde9      	ble.n	8000bfe <StartLedTask+0x4e>
      if (osMessageQueueGet(LedQueueHandle, &eventMsg, NULL, osWaitForever) == osOK)
 8000c2a:	e7c5      	b.n	8000bb8 <StartLedTask+0x8>
 8000c2c:	2000014c 	.word	0x2000014c
 8000c30:	40020000 	.word	0x40020000

08000c34 <DrawRect>:

#include "gameobjects.h"
#include <stdlib.h> // For rand()

// Private Helper: Draw Filled Rectangle
static void DrawRect(int x, int y, int w, int h, SSD1306_COLOR color) {
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b086      	sub	sp, #24
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	60f8      	str	r0, [r7, #12]
 8000c3c:	60b9      	str	r1, [r7, #8]
 8000c3e:	607a      	str	r2, [r7, #4]
 8000c40:	603b      	str	r3, [r7, #0]
    for (int i = 0; i < w; i++) {
 8000c42:	2300      	movs	r3, #0
 8000c44:	617b      	str	r3, [r7, #20]
 8000c46:	e01d      	b.n	8000c84 <DrawRect+0x50>
        for (int j = 0; j < h; j++) {
 8000c48:	2300      	movs	r3, #0
 8000c4a:	613b      	str	r3, [r7, #16]
 8000c4c:	e013      	b.n	8000c76 <DrawRect+0x42>
            ssd1306_DrawPixel(x + i, y + j, color);
 8000c4e:	68fb      	ldr	r3, [r7, #12]
 8000c50:	b2da      	uxtb	r2, r3
 8000c52:	697b      	ldr	r3, [r7, #20]
 8000c54:	b2db      	uxtb	r3, r3
 8000c56:	4413      	add	r3, r2
 8000c58:	b2d8      	uxtb	r0, r3
 8000c5a:	68bb      	ldr	r3, [r7, #8]
 8000c5c:	b2da      	uxtb	r2, r3
 8000c5e:	693b      	ldr	r3, [r7, #16]
 8000c60:	b2db      	uxtb	r3, r3
 8000c62:	4413      	add	r3, r2
 8000c64:	b2db      	uxtb	r3, r3
 8000c66:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	f000 fdd6 	bl	800181c <ssd1306_DrawPixel>
        for (int j = 0; j < h; j++) {
 8000c70:	693b      	ldr	r3, [r7, #16]
 8000c72:	3301      	adds	r3, #1
 8000c74:	613b      	str	r3, [r7, #16]
 8000c76:	693a      	ldr	r2, [r7, #16]
 8000c78:	683b      	ldr	r3, [r7, #0]
 8000c7a:	429a      	cmp	r2, r3
 8000c7c:	dbe7      	blt.n	8000c4e <DrawRect+0x1a>
    for (int i = 0; i < w; i++) {
 8000c7e:	697b      	ldr	r3, [r7, #20]
 8000c80:	3301      	adds	r3, #1
 8000c82:	617b      	str	r3, [r7, #20]
 8000c84:	697a      	ldr	r2, [r7, #20]
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	429a      	cmp	r2, r3
 8000c8a:	dbdd      	blt.n	8000c48 <DrawRect+0x14>
        }
    }
}
 8000c8c:	bf00      	nop
 8000c8e:	bf00      	nop
 8000c90:	3718      	adds	r7, #24
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
	...

08000c98 <Object_Spawn>:

// --- Logic ---

void Object_Spawn(FallingObject_t* o) {
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b082      	sub	sp, #8
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
    o->x = rand() % (SCREEN_WIDTH - OBJ_SIZE);
 8000ca0:	f009 ff00 	bl	800aaa4 <rand>
 8000ca4:	4602      	mov	r2, r0
 8000ca6:	4b1e      	ldr	r3, [pc, #120]	@ (8000d20 <Object_Spawn+0x88>)
 8000ca8:	fb83 1302 	smull	r1, r3, r3, r2
 8000cac:	1159      	asrs	r1, r3, #5
 8000cae:	17d3      	asrs	r3, r2, #31
 8000cb0:	1acb      	subs	r3, r1, r3
 8000cb2:	217a      	movs	r1, #122	@ 0x7a
 8000cb4:	fb01 f303 	mul.w	r3, r1, r3
 8000cb8:	1ad3      	subs	r3, r2, r3
 8000cba:	687a      	ldr	r2, [r7, #4]
 8000cbc:	6013      	str	r3, [r2, #0]
    o->y = -OBJ_SIZE; // Start above screen
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	f06f 0205 	mvn.w	r2, #5
 8000cc4:	605a      	str	r2, [r3, #4]
    o->active = 1;
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	2201      	movs	r2, #1
 8000cca:	60da      	str	r2, [r3, #12]
    o->speed = 1 + (rand() % 3); // Random speed 1-3
 8000ccc:	f009 feea 	bl	800aaa4 <rand>
 8000cd0:	4601      	mov	r1, r0
 8000cd2:	4b14      	ldr	r3, [pc, #80]	@ (8000d24 <Object_Spawn+0x8c>)
 8000cd4:	fb83 3201 	smull	r3, r2, r3, r1
 8000cd8:	17cb      	asrs	r3, r1, #31
 8000cda:	1ad2      	subs	r2, r2, r3
 8000cdc:	4613      	mov	r3, r2
 8000cde:	005b      	lsls	r3, r3, #1
 8000ce0:	4413      	add	r3, r2
 8000ce2:	1aca      	subs	r2, r1, r3
 8000ce4:	3201      	adds	r2, #1
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	611a      	str	r2, [r3, #16]

    // 70% Fruit (0), 30% Bomb (2)
    if ((rand() % 10) < 7) o->type = 0;
 8000cea:	f009 fedb 	bl	800aaa4 <rand>
 8000cee:	4601      	mov	r1, r0
 8000cf0:	4b0d      	ldr	r3, [pc, #52]	@ (8000d28 <Object_Spawn+0x90>)
 8000cf2:	fb83 2301 	smull	r2, r3, r3, r1
 8000cf6:	109a      	asrs	r2, r3, #2
 8000cf8:	17cb      	asrs	r3, r1, #31
 8000cfa:	1ad2      	subs	r2, r2, r3
 8000cfc:	4613      	mov	r3, r2
 8000cfe:	009b      	lsls	r3, r3, #2
 8000d00:	4413      	add	r3, r2
 8000d02:	005b      	lsls	r3, r3, #1
 8000d04:	1aca      	subs	r2, r1, r3
 8000d06:	2a06      	cmp	r2, #6
 8000d08:	dc03      	bgt.n	8000d12 <Object_Spawn+0x7a>
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	609a      	str	r2, [r3, #8]
    else o->type = 2;
}
 8000d10:	e002      	b.n	8000d18 <Object_Spawn+0x80>
    else o->type = 2;
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	2202      	movs	r2, #2
 8000d16:	609a      	str	r2, [r3, #8]
}
 8000d18:	bf00      	nop
 8000d1a:	3708      	adds	r7, #8
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	bd80      	pop	{r7, pc}
 8000d20:	4325c53f 	.word	0x4325c53f
 8000d24:	55555556 	.word	0x55555556
 8000d28:	66666667 	.word	0x66666667

08000d2c <Game_Init>:

void Game_Init(Basket_t* p, FallingObject_t* o) {
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b082      	sub	sp, #8
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
 8000d34:	6039      	str	r1, [r7, #0]
    p->width = BASKET_W;
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	220c      	movs	r2, #12
 8000d3a:	609a      	str	r2, [r3, #8]
    p->height = BASKET_H;
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	2204      	movs	r2, #4
 8000d40:	60da      	str	r2, [r3, #12]
    p->x = (SCREEN_WIDTH / 2) - (BASKET_W / 2);
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	223a      	movs	r2, #58	@ 0x3a
 8000d46:	601a      	str	r2, [r3, #0]
    p->y = SCREEN_HEIGHT - (BASKET_H + 2);
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	223a      	movs	r2, #58	@ 0x3a
 8000d4c:	605a      	str	r2, [r3, #4]
    p->speed = 3;
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	2203      	movs	r2, #3
 8000d52:	611a      	str	r2, [r3, #16]

    Object_Spawn(o);
 8000d54:	6838      	ldr	r0, [r7, #0]
 8000d56:	f7ff ff9f 	bl	8000c98 <Object_Spawn>
}
 8000d5a:	bf00      	nop
 8000d5c:	3708      	adds	r7, #8
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}

08000d62 <Basket_Update>:

void Basket_Update(Basket_t* p, JoystickData_t input) {
 8000d62:	b480      	push	{r7}
 8000d64:	b085      	sub	sp, #20
 8000d66:	af00      	add	r7, sp, #0
 8000d68:	60f8      	str	r0, [r7, #12]
 8000d6a:	1d3b      	adds	r3, r7, #4
 8000d6c:	e883 0006 	stmia.w	r3, {r1, r2}
    // 1. Move Left
    if (input.x < 1000) {
 8000d70:	88bb      	ldrh	r3, [r7, #4]
 8000d72:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000d76:	d207      	bcs.n	8000d88 <Basket_Update+0x26>
        p->x -= p->speed;
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	681a      	ldr	r2, [r3, #0]
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	691b      	ldr	r3, [r3, #16]
 8000d80:	1ad2      	subs	r2, r2, r3
 8000d82:	68fb      	ldr	r3, [r7, #12]
 8000d84:	601a      	str	r2, [r3, #0]
 8000d86:	e00b      	b.n	8000da0 <Basket_Update+0x3e>
    }
    // 2. Move Right
    else if (input.x > 3000) {
 8000d88:	88bb      	ldrh	r3, [r7, #4]
 8000d8a:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8000d8e:	4293      	cmp	r3, r2
 8000d90:	d906      	bls.n	8000da0 <Basket_Update+0x3e>
        p->x += p->speed;
 8000d92:	68fb      	ldr	r3, [r7, #12]
 8000d94:	681a      	ldr	r2, [r3, #0]
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	691b      	ldr	r3, [r3, #16]
 8000d9a:	441a      	add	r2, r3
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	601a      	str	r2, [r3, #0]
    }

    // 3. Keep inside screen
    if (p->x < 0) p->x = 0;
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	da02      	bge.n	8000dae <Basket_Update+0x4c>
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	2200      	movs	r2, #0
 8000dac:	601a      	str	r2, [r3, #0]
    if (p->x > SCREEN_WIDTH - p->width) p->x = SCREEN_WIDTH - p->width;
 8000dae:	68fb      	ldr	r3, [r7, #12]
 8000db0:	681a      	ldr	r2, [r3, #0]
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	689b      	ldr	r3, [r3, #8]
 8000db6:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8000dba:	429a      	cmp	r2, r3
 8000dbc:	dd05      	ble.n	8000dca <Basket_Update+0x68>
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	689b      	ldr	r3, [r3, #8]
 8000dc2:	f1c3 0280 	rsb	r2, r3, #128	@ 0x80
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	601a      	str	r2, [r3, #0]
}
 8000dca:	bf00      	nop
 8000dcc:	3714      	adds	r7, #20
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd4:	4770      	bx	lr

08000dd6 <Object_Update>:

void Object_Update(FallingObject_t* o) {
 8000dd6:	b480      	push	{r7}
 8000dd8:	b083      	sub	sp, #12
 8000dda:	af00      	add	r7, sp, #0
 8000ddc:	6078      	str	r0, [r7, #4]
    if (o->active == 0) return;
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	68db      	ldr	r3, [r3, #12]
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d00e      	beq.n	8000e04 <Object_Update+0x2e>

    o->y += o->speed;
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	685a      	ldr	r2, [r3, #4]
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	691b      	ldr	r3, [r3, #16]
 8000dee:	441a      	add	r2, r3
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	605a      	str	r2, [r3, #4]

    // Check floor
    if (o->y > SCREEN_HEIGHT) {
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	685b      	ldr	r3, [r3, #4]
 8000df8:	2b40      	cmp	r3, #64	@ 0x40
 8000dfa:	dd04      	ble.n	8000e06 <Object_Update+0x30>
        o->active = 0;
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	2200      	movs	r2, #0
 8000e00:	60da      	str	r2, [r3, #12]
 8000e02:	e000      	b.n	8000e06 <Object_Update+0x30>
    if (o->active == 0) return;
 8000e04:	bf00      	nop
    }
}
 8000e06:	370c      	adds	r7, #12
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0e:	4770      	bx	lr

08000e10 <Check_Collision>:

int Check_Collision(Basket_t* p, FallingObject_t* o) {
 8000e10:	b480      	push	{r7}
 8000e12:	b083      	sub	sp, #12
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
 8000e18:	6039      	str	r1, [r7, #0]
    if (o->active == 0) return 0;
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	68db      	ldr	r3, [r3, #12]
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d101      	bne.n	8000e26 <Check_Collision+0x16>
 8000e22:	2300      	movs	r3, #0
 8000e24:	e022      	b.n	8000e6c <Check_Collision+0x5c>

    // AABB Collision
    if (o->x < p->x + p->width &&
 8000e26:	683b      	ldr	r3, [r7, #0]
 8000e28:	681a      	ldr	r2, [r3, #0]
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	6819      	ldr	r1, [r3, #0]
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	689b      	ldr	r3, [r3, #8]
 8000e32:	440b      	add	r3, r1
 8000e34:	429a      	cmp	r2, r3
 8000e36:	da18      	bge.n	8000e6a <Check_Collision+0x5a>
        o->x + OBJ_SIZE > p->x &&
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	1d5a      	adds	r2, r3, #5
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	681b      	ldr	r3, [r3, #0]
    if (o->x < p->x + p->width &&
 8000e42:	429a      	cmp	r2, r3
 8000e44:	db11      	blt.n	8000e6a <Check_Collision+0x5a>
        o->y < p->y + p->height &&
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	685a      	ldr	r2, [r3, #4]
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	6859      	ldr	r1, [r3, #4]
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	68db      	ldr	r3, [r3, #12]
 8000e52:	440b      	add	r3, r1
        o->x + OBJ_SIZE > p->x &&
 8000e54:	429a      	cmp	r2, r3
 8000e56:	da08      	bge.n	8000e6a <Check_Collision+0x5a>
        o->y + OBJ_SIZE > p->y) {
 8000e58:	683b      	ldr	r3, [r7, #0]
 8000e5a:	685b      	ldr	r3, [r3, #4]
 8000e5c:	1d5a      	adds	r2, r3, #5
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	685b      	ldr	r3, [r3, #4]
        o->y < p->y + p->height &&
 8000e62:	429a      	cmp	r2, r3
 8000e64:	db01      	blt.n	8000e6a <Check_Collision+0x5a>
        return 1;
 8000e66:	2301      	movs	r3, #1
 8000e68:	e000      	b.n	8000e6c <Check_Collision+0x5c>
    }
    return 0;
 8000e6a:	2300      	movs	r3, #0
}
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	370c      	adds	r7, #12
 8000e70:	46bd      	mov	sp, r7
 8000e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e76:	4770      	bx	lr

08000e78 <Game_Draw>:

void Game_Draw(Basket_t* p, FallingObject_t* o) {
 8000e78:	b590      	push	{r4, r7, lr}
 8000e7a:	b087      	sub	sp, #28
 8000e7c:	af02      	add	r7, sp, #8
 8000e7e:	6078      	str	r0, [r7, #4]
 8000e80:	6039      	str	r1, [r7, #0]
    // Draw Basket
    DrawRect(p->x, p->y, p->width, p->height, White);
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	6818      	ldr	r0, [r3, #0]
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	6859      	ldr	r1, [r3, #4]
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	689a      	ldr	r2, [r3, #8]
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	68db      	ldr	r3, [r3, #12]
 8000e92:	2401      	movs	r4, #1
 8000e94:	9400      	str	r4, [sp, #0]
 8000e96:	f7ff fecd 	bl	8000c34 <DrawRect>

    // Draw Object
    if (o->active) {
 8000e9a:	683b      	ldr	r3, [r7, #0]
 8000e9c:	68db      	ldr	r3, [r3, #12]
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d03d      	beq.n	8000f1e <Game_Draw+0xa6>
        if (o->type == 0) {
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	689b      	ldr	r3, [r3, #8]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d10a      	bne.n	8000ec0 <Game_Draw+0x48>
            // Fruit: Box
            DrawRect(o->x, o->y, OBJ_SIZE, OBJ_SIZE, White);
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	6818      	ldr	r0, [r3, #0]
 8000eae:	683b      	ldr	r3, [r7, #0]
 8000eb0:	6859      	ldr	r1, [r3, #4]
 8000eb2:	2301      	movs	r3, #1
 8000eb4:	9300      	str	r3, [sp, #0]
 8000eb6:	2306      	movs	r3, #6
 8000eb8:	2206      	movs	r2, #6
 8000eba:	f7ff febb 	bl	8000c34 <DrawRect>
                ssd1306_DrawPixel(o->x + k, o->y + k, White);
                ssd1306_DrawPixel(o->x + OBJ_SIZE - 1 - k, o->y + k, White);
            }
        }
    }
}
 8000ebe:	e02e      	b.n	8000f1e <Game_Draw+0xa6>
            for (int k = 0; k < OBJ_SIZE; k++) {
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	60fb      	str	r3, [r7, #12]
 8000ec4:	e028      	b.n	8000f18 <Game_Draw+0xa0>
                ssd1306_DrawPixel(o->x + k, o->y + k, White);
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	b2da      	uxtb	r2, r3
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	b2db      	uxtb	r3, r3
 8000ed0:	4413      	add	r3, r2
 8000ed2:	b2d8      	uxtb	r0, r3
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	685b      	ldr	r3, [r3, #4]
 8000ed8:	b2da      	uxtb	r2, r3
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	b2db      	uxtb	r3, r3
 8000ede:	4413      	add	r3, r2
 8000ee0:	b2db      	uxtb	r3, r3
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	f000 fc99 	bl	800181c <ssd1306_DrawPixel>
                ssd1306_DrawPixel(o->x + OBJ_SIZE - 1 - k, o->y + k, White);
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	b2da      	uxtb	r2, r3
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	b2db      	uxtb	r3, r3
 8000ef4:	1ad3      	subs	r3, r2, r3
 8000ef6:	b2db      	uxtb	r3, r3
 8000ef8:	3305      	adds	r3, #5
 8000efa:	b2d8      	uxtb	r0, r3
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	685b      	ldr	r3, [r3, #4]
 8000f00:	b2da      	uxtb	r2, r3
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	b2db      	uxtb	r3, r3
 8000f06:	4413      	add	r3, r2
 8000f08:	b2db      	uxtb	r3, r3
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	f000 fc85 	bl	800181c <ssd1306_DrawPixel>
            for (int k = 0; k < OBJ_SIZE; k++) {
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	3301      	adds	r3, #1
 8000f16:	60fb      	str	r3, [r7, #12]
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	2b05      	cmp	r3, #5
 8000f1c:	ddd3      	ble.n	8000ec6 <Game_Draw+0x4e>
}
 8000f1e:	bf00      	nop
 8000f20:	3714      	adds	r7, #20
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd90      	pop	{r4, r7, pc}
	...

08000f28 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b08a      	sub	sp, #40	@ 0x28
 8000f2c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f2e:	f107 0314 	add.w	r3, r7, #20
 8000f32:	2200      	movs	r2, #0
 8000f34:	601a      	str	r2, [r3, #0]
 8000f36:	605a      	str	r2, [r3, #4]
 8000f38:	609a      	str	r2, [r3, #8]
 8000f3a:	60da      	str	r2, [r3, #12]
 8000f3c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f3e:	2300      	movs	r3, #0
 8000f40:	613b      	str	r3, [r7, #16]
 8000f42:	4b34      	ldr	r3, [pc, #208]	@ (8001014 <MX_GPIO_Init+0xec>)
 8000f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f46:	4a33      	ldr	r2, [pc, #204]	@ (8001014 <MX_GPIO_Init+0xec>)
 8000f48:	f043 0304 	orr.w	r3, r3, #4
 8000f4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f4e:	4b31      	ldr	r3, [pc, #196]	@ (8001014 <MX_GPIO_Init+0xec>)
 8000f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f52:	f003 0304 	and.w	r3, r3, #4
 8000f56:	613b      	str	r3, [r7, #16]
 8000f58:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	60fb      	str	r3, [r7, #12]
 8000f5e:	4b2d      	ldr	r3, [pc, #180]	@ (8001014 <MX_GPIO_Init+0xec>)
 8000f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f62:	4a2c      	ldr	r2, [pc, #176]	@ (8001014 <MX_GPIO_Init+0xec>)
 8000f64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f68:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f6a:	4b2a      	ldr	r3, [pc, #168]	@ (8001014 <MX_GPIO_Init+0xec>)
 8000f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f72:	60fb      	str	r3, [r7, #12]
 8000f74:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f76:	2300      	movs	r3, #0
 8000f78:	60bb      	str	r3, [r7, #8]
 8000f7a:	4b26      	ldr	r3, [pc, #152]	@ (8001014 <MX_GPIO_Init+0xec>)
 8000f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f7e:	4a25      	ldr	r2, [pc, #148]	@ (8001014 <MX_GPIO_Init+0xec>)
 8000f80:	f043 0301 	orr.w	r3, r3, #1
 8000f84:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f86:	4b23      	ldr	r3, [pc, #140]	@ (8001014 <MX_GPIO_Init+0xec>)
 8000f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f8a:	f003 0301 	and.w	r3, r3, #1
 8000f8e:	60bb      	str	r3, [r7, #8]
 8000f90:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f92:	2300      	movs	r3, #0
 8000f94:	607b      	str	r3, [r7, #4]
 8000f96:	4b1f      	ldr	r3, [pc, #124]	@ (8001014 <MX_GPIO_Init+0xec>)
 8000f98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f9a:	4a1e      	ldr	r2, [pc, #120]	@ (8001014 <MX_GPIO_Init+0xec>)
 8000f9c:	f043 0302 	orr.w	r3, r3, #2
 8000fa0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fa2:	4b1c      	ldr	r3, [pc, #112]	@ (8001014 <MX_GPIO_Init+0xec>)
 8000fa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fa6:	f003 0302 	and.w	r3, r3, #2
 8000faa:	607b      	str	r3, [r7, #4]
 8000fac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000fae:	2200      	movs	r2, #0
 8000fb0:	2120      	movs	r1, #32
 8000fb2:	4819      	ldr	r0, [pc, #100]	@ (8001018 <MX_GPIO_Init+0xf0>)
 8000fb4:	f002 f956 	bl	8003264 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000fb8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000fbc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000fbe:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000fc2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000fc8:	f107 0314 	add.w	r3, r7, #20
 8000fcc:	4619      	mov	r1, r3
 8000fce:	4813      	ldr	r0, [pc, #76]	@ (800101c <MX_GPIO_Init+0xf4>)
 8000fd0:	f001 ffac 	bl	8002f2c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000fd4:	2320      	movs	r3, #32
 8000fd6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fd8:	2301      	movs	r3, #1
 8000fda:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000fe4:	f107 0314 	add.w	r3, r7, #20
 8000fe8:	4619      	mov	r1, r3
 8000fea:	480b      	ldr	r0, [pc, #44]	@ (8001018 <MX_GPIO_Init+0xf0>)
 8000fec:	f001 ff9e 	bl	8002f2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000ff0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000ff4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ffe:	f107 0314 	add.w	r3, r7, #20
 8001002:	4619      	mov	r1, r3
 8001004:	4804      	ldr	r0, [pc, #16]	@ (8001018 <MX_GPIO_Init+0xf0>)
 8001006:	f001 ff91 	bl	8002f2c <HAL_GPIO_Init>

}
 800100a:	bf00      	nop
 800100c:	3728      	adds	r7, #40	@ 0x28
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	40023800 	.word	0x40023800
 8001018:	40020000 	.word	0x40020000
 800101c:	40020800 	.word	0x40020800

08001020 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001024:	4b12      	ldr	r3, [pc, #72]	@ (8001070 <MX_I2C1_Init+0x50>)
 8001026:	4a13      	ldr	r2, [pc, #76]	@ (8001074 <MX_I2C1_Init+0x54>)
 8001028:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800102a:	4b11      	ldr	r3, [pc, #68]	@ (8001070 <MX_I2C1_Init+0x50>)
 800102c:	4a12      	ldr	r2, [pc, #72]	@ (8001078 <MX_I2C1_Init+0x58>)
 800102e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001030:	4b0f      	ldr	r3, [pc, #60]	@ (8001070 <MX_I2C1_Init+0x50>)
 8001032:	2200      	movs	r2, #0
 8001034:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001036:	4b0e      	ldr	r3, [pc, #56]	@ (8001070 <MX_I2C1_Init+0x50>)
 8001038:	2200      	movs	r2, #0
 800103a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800103c:	4b0c      	ldr	r3, [pc, #48]	@ (8001070 <MX_I2C1_Init+0x50>)
 800103e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001042:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001044:	4b0a      	ldr	r3, [pc, #40]	@ (8001070 <MX_I2C1_Init+0x50>)
 8001046:	2200      	movs	r2, #0
 8001048:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800104a:	4b09      	ldr	r3, [pc, #36]	@ (8001070 <MX_I2C1_Init+0x50>)
 800104c:	2200      	movs	r2, #0
 800104e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001050:	4b07      	ldr	r3, [pc, #28]	@ (8001070 <MX_I2C1_Init+0x50>)
 8001052:	2200      	movs	r2, #0
 8001054:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001056:	4b06      	ldr	r3, [pc, #24]	@ (8001070 <MX_I2C1_Init+0x50>)
 8001058:	2200      	movs	r2, #0
 800105a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800105c:	4804      	ldr	r0, [pc, #16]	@ (8001070 <MX_I2C1_Init+0x50>)
 800105e:	f002 f91b 	bl	8003298 <HAL_I2C_Init>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d001      	beq.n	800106c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001068:	f000 f930 	bl	80012cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800106c:	bf00      	nop
 800106e:	bd80      	pop	{r7, pc}
 8001070:	2000015c 	.word	0x2000015c
 8001074:	40005400 	.word	0x40005400
 8001078:	00061a80 	.word	0x00061a80

0800107c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b08a      	sub	sp, #40	@ 0x28
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001084:	f107 0314 	add.w	r3, r7, #20
 8001088:	2200      	movs	r2, #0
 800108a:	601a      	str	r2, [r3, #0]
 800108c:	605a      	str	r2, [r3, #4]
 800108e:	609a      	str	r2, [r3, #8]
 8001090:	60da      	str	r2, [r3, #12]
 8001092:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4a19      	ldr	r2, [pc, #100]	@ (8001100 <HAL_I2C_MspInit+0x84>)
 800109a:	4293      	cmp	r3, r2
 800109c:	d12c      	bne.n	80010f8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800109e:	2300      	movs	r3, #0
 80010a0:	613b      	str	r3, [r7, #16]
 80010a2:	4b18      	ldr	r3, [pc, #96]	@ (8001104 <HAL_I2C_MspInit+0x88>)
 80010a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010a6:	4a17      	ldr	r2, [pc, #92]	@ (8001104 <HAL_I2C_MspInit+0x88>)
 80010a8:	f043 0302 	orr.w	r3, r3, #2
 80010ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80010ae:	4b15      	ldr	r3, [pc, #84]	@ (8001104 <HAL_I2C_MspInit+0x88>)
 80010b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010b2:	f003 0302 	and.w	r3, r3, #2
 80010b6:	613b      	str	r3, [r7, #16]
 80010b8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80010ba:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80010be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010c0:	2312      	movs	r3, #18
 80010c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c4:	2300      	movs	r3, #0
 80010c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010c8:	2303      	movs	r3, #3
 80010ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80010cc:	2304      	movs	r3, #4
 80010ce:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010d0:	f107 0314 	add.w	r3, r7, #20
 80010d4:	4619      	mov	r1, r3
 80010d6:	480c      	ldr	r0, [pc, #48]	@ (8001108 <HAL_I2C_MspInit+0x8c>)
 80010d8:	f001 ff28 	bl	8002f2c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80010dc:	2300      	movs	r3, #0
 80010de:	60fb      	str	r3, [r7, #12]
 80010e0:	4b08      	ldr	r3, [pc, #32]	@ (8001104 <HAL_I2C_MspInit+0x88>)
 80010e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010e4:	4a07      	ldr	r2, [pc, #28]	@ (8001104 <HAL_I2C_MspInit+0x88>)
 80010e6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80010ea:	6413      	str	r3, [r2, #64]	@ 0x40
 80010ec:	4b05      	ldr	r3, [pc, #20]	@ (8001104 <HAL_I2C_MspInit+0x88>)
 80010ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80010f4:	60fb      	str	r3, [r7, #12]
 80010f6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80010f8:	bf00      	nop
 80010fa:	3728      	adds	r7, #40	@ 0x28
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	40005400 	.word	0x40005400
 8001104:	40023800 	.word	0x40023800
 8001108:	40020400 	.word	0x40020400

0800110c <Joystick_Init>:
// We need access to the DMA buffer defined in main.c
extern volatile uint16_t adcValues[2];

// --- FUNCTIONS ---

void Joystick_Init(void) {
 800110c:	b480      	push	{r7}
 800110e:	af00      	add	r7, sp, #0
    // Hardware initialization is handled in main.c (DMA Start & GPIO Init)
    // We can keep this empty, or use it for calibration logic later.
}
 8001110:	bf00      	nop
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr
	...

0800111c <Joystick_GetButton>:
    // Safe read from the DMA buffer
    return adcValues[0];
}

// Function 2: Returns ONLY the Button state
uint8_t Joystick_GetButton(void) {
 800111c:	b580      	push	{r7, lr}
 800111e:	af00      	add	r7, sp, #0
    // Safe read from the specific GPIO Pin
    return HAL_GPIO_ReadPin(BUTTON_PORT, BUTTON_PIN);
 8001120:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001124:	4802      	ldr	r0, [pc, #8]	@ (8001130 <Joystick_GetButton+0x14>)
 8001126:	f002 f885 	bl	8003234 <HAL_GPIO_ReadPin>
 800112a:	4603      	mov	r3, r0
}
 800112c:	4618      	mov	r0, r3
 800112e:	bd80      	pop	{r7, pc}
 8001130:	40020000 	.word	0x40020000

08001134 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001134:	b480      	push	{r7}
 8001136:	b085      	sub	sp, #20
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	f003 0307 	and.w	r3, r3, #7
 8001142:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001144:	4b0c      	ldr	r3, [pc, #48]	@ (8001178 <__NVIC_SetPriorityGrouping+0x44>)
 8001146:	68db      	ldr	r3, [r3, #12]
 8001148:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800114a:	68ba      	ldr	r2, [r7, #8]
 800114c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001150:	4013      	ands	r3, r2
 8001152:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001158:	68bb      	ldr	r3, [r7, #8]
 800115a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800115c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001160:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001164:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001166:	4a04      	ldr	r2, [pc, #16]	@ (8001178 <__NVIC_SetPriorityGrouping+0x44>)
 8001168:	68bb      	ldr	r3, [r7, #8]
 800116a:	60d3      	str	r3, [r2, #12]
}
 800116c:	bf00      	nop
 800116e:	3714      	adds	r7, #20
 8001170:	46bd      	mov	sp, r7
 8001172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001176:	4770      	bx	lr
 8001178:	e000ed00 	.word	0xe000ed00

0800117c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001180:	f000 fca2 	bl	8001ac8 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001184:	f000 f836 	bl	80011f4 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001188:	f7ff fece 	bl	8000f28 <MX_GPIO_Init>
  MX_DMA_Init();
 800118c:	f7ff fb3c 	bl	8000808 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001190:	f000 f9c6 	bl	8001520 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001194:	f7ff fa5a 	bl	800064c <MX_ADC1_Init>
  MX_I2C1_Init();
 8001198:	f7ff ff42 	bl	8001020 <MX_I2C1_Init>

  /* USER CODE BEGIN 2 */
  ssd1306_Init();
 800119c:	f000 fa94 	bl	80016c8 <ssd1306_Init>
  Joystick_Init();
 80011a0:	f7ff ffb4 	bl	800110c <Joystick_Init>

// --- DMA START (Correct!) ---
  if (HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adcValues, 2) != HAL_OK) {
 80011a4:	2202      	movs	r2, #2
 80011a6:	490f      	ldr	r1, [pc, #60]	@ (80011e4 <main+0x68>)
 80011a8:	480f      	ldr	r0, [pc, #60]	@ (80011e8 <main+0x6c>)
 80011aa:	f000 fe77 	bl	8001e9c <HAL_ADC_Start_DMA>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <main+0x3c>
	  Error_Handler();
 80011b4:	f000 f88a 	bl	80012cc <Error_Handler>
  }

// --- SYSTEMVIEW SETUP ---

// 1. Enable Cycle Counter (Required for timestamps)
  DWT_CTRL |= (1<<0);
 80011b8:	4b0c      	ldr	r3, [pc, #48]	@ (80011ec <main+0x70>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4a0b      	ldr	r2, [pc, #44]	@ (80011ec <main+0x70>)
 80011be:	f043 0301 	orr.w	r3, r3, #1
 80011c2:	6013      	str	r3, [r2, #0]

// 2. Setup Priority Grouping (Required by FreeRTOS)
  NVIC_SetPriorityGrouping(0);
 80011c4:	2000      	movs	r0, #0
 80011c6:	f7ff ffb5 	bl	8001134 <__NVIC_SetPriorityGrouping>

// 3. Configure SystemView (Initialize buffers)
// --- FIX: Uncomment this ---
  SEGGER_SYSVIEW_Conf();
 80011ca:	f007 fc23 	bl	8008a14 <SEGGER_SYSVIEW_Conf>
// --- FIX: Uncomment this ---
//  SEGGER_SYSVIEW_Start();

// Note: I commented out SEGGER_UART_init because usually SystemView uses RTT.
// If you are sure you are using UART mode, uncomment it.
  SEGGER_UART_init(500000);
 80011ce:	4808      	ldr	r0, [pc, #32]	@ (80011f0 <main+0x74>)
 80011d0:	f007 fe0c 	bl	8008dec <SEGGER_UART_init>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 80011d4:	f003 fc9e 	bl	8004b14 <osKernelInitialize>
  MX_FREERTOS_Init();
 80011d8:	f7ff fb36 	bl	8000848 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80011dc:	f003 fcbe 	bl	8004b5c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80011e0:	bf00      	nop
 80011e2:	e7fd      	b.n	80011e0 <main+0x64>
 80011e4:	200001b0 	.word	0x200001b0
 80011e8:	20000098 	.word	0x20000098
 80011ec:	e0001000 	.word	0xe0001000
 80011f0:	0007a120 	.word	0x0007a120

080011f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b094      	sub	sp, #80	@ 0x50
 80011f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011fa:	f107 0320 	add.w	r3, r7, #32
 80011fe:	2230      	movs	r2, #48	@ 0x30
 8001200:	2100      	movs	r1, #0
 8001202:	4618      	mov	r0, r3
 8001204:	f009 fddd 	bl	800adc2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001208:	f107 030c 	add.w	r3, r7, #12
 800120c:	2200      	movs	r2, #0
 800120e:	601a      	str	r2, [r3, #0]
 8001210:	605a      	str	r2, [r3, #4]
 8001212:	609a      	str	r2, [r3, #8]
 8001214:	60da      	str	r2, [r3, #12]
 8001216:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001218:	2300      	movs	r3, #0
 800121a:	60bb      	str	r3, [r7, #8]
 800121c:	4b29      	ldr	r3, [pc, #164]	@ (80012c4 <SystemClock_Config+0xd0>)
 800121e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001220:	4a28      	ldr	r2, [pc, #160]	@ (80012c4 <SystemClock_Config+0xd0>)
 8001222:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001226:	6413      	str	r3, [r2, #64]	@ 0x40
 8001228:	4b26      	ldr	r3, [pc, #152]	@ (80012c4 <SystemClock_Config+0xd0>)
 800122a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800122c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001230:	60bb      	str	r3, [r7, #8]
 8001232:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001234:	2300      	movs	r3, #0
 8001236:	607b      	str	r3, [r7, #4]
 8001238:	4b23      	ldr	r3, [pc, #140]	@ (80012c8 <SystemClock_Config+0xd4>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001240:	4a21      	ldr	r2, [pc, #132]	@ (80012c8 <SystemClock_Config+0xd4>)
 8001242:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001246:	6013      	str	r3, [r2, #0]
 8001248:	4b1f      	ldr	r3, [pc, #124]	@ (80012c8 <SystemClock_Config+0xd4>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001250:	607b      	str	r3, [r7, #4]
 8001252:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001254:	2302      	movs	r3, #2
 8001256:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001258:	2301      	movs	r3, #1
 800125a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800125c:	2310      	movs	r3, #16
 800125e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001260:	2302      	movs	r3, #2
 8001262:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001264:	2300      	movs	r3, #0
 8001266:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001268:	2310      	movs	r3, #16
 800126a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800126c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001270:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001272:	2304      	movs	r3, #4
 8001274:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001276:	2307      	movs	r3, #7
 8001278:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800127a:	f107 0320 	add.w	r3, r7, #32
 800127e:	4618      	mov	r0, r3
 8001280:	f002 fcb8 	bl	8003bf4 <HAL_RCC_OscConfig>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800128a:	f000 f81f 	bl	80012cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800128e:	230f      	movs	r3, #15
 8001290:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001292:	2302      	movs	r3, #2
 8001294:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001296:	2300      	movs	r3, #0
 8001298:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800129a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800129e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012a0:	2300      	movs	r3, #0
 80012a2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80012a4:	f107 030c 	add.w	r3, r7, #12
 80012a8:	2102      	movs	r1, #2
 80012aa:	4618      	mov	r0, r3
 80012ac:	f002 ff1a 	bl	80040e4 <HAL_RCC_ClockConfig>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d001      	beq.n	80012ba <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80012b6:	f000 f809 	bl	80012cc <Error_Handler>
  }
}
 80012ba:	bf00      	nop
 80012bc:	3750      	adds	r7, #80	@ 0x50
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	40023800 	.word	0x40023800
 80012c8:	40007000 	.word	0x40007000

080012cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012cc:	b480      	push	{r7}
 80012ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012d0:	b672      	cpsid	i
}
 80012d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  while (1)
 80012d4:	bf00      	nop
 80012d6:	e7fd      	b.n	80012d4 <Error_Handler+0x8>

080012d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012de:	2300      	movs	r3, #0
 80012e0:	607b      	str	r3, [r7, #4]
 80012e2:	4b12      	ldr	r3, [pc, #72]	@ (800132c <HAL_MspInit+0x54>)
 80012e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012e6:	4a11      	ldr	r2, [pc, #68]	@ (800132c <HAL_MspInit+0x54>)
 80012e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80012ee:	4b0f      	ldr	r3, [pc, #60]	@ (800132c <HAL_MspInit+0x54>)
 80012f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80012f6:	607b      	str	r3, [r7, #4]
 80012f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012fa:	2300      	movs	r3, #0
 80012fc:	603b      	str	r3, [r7, #0]
 80012fe:	4b0b      	ldr	r3, [pc, #44]	@ (800132c <HAL_MspInit+0x54>)
 8001300:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001302:	4a0a      	ldr	r2, [pc, #40]	@ (800132c <HAL_MspInit+0x54>)
 8001304:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001308:	6413      	str	r3, [r2, #64]	@ 0x40
 800130a:	4b08      	ldr	r3, [pc, #32]	@ (800132c <HAL_MspInit+0x54>)
 800130c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800130e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001312:	603b      	str	r3, [r7, #0]
 8001314:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001316:	2200      	movs	r2, #0
 8001318:	210f      	movs	r1, #15
 800131a:	f06f 0001 	mvn.w	r0, #1
 800131e:	f001 fa5e 	bl	80027de <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001322:	bf00      	nop
 8001324:	3708      	adds	r7, #8
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	40023800 	.word	0x40023800

08001330 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001334:	bf00      	nop
 8001336:	e7fd      	b.n	8001334 <NMI_Handler+0x4>

08001338 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001338:	b480      	push	{r7}
 800133a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800133c:	bf00      	nop
 800133e:	e7fd      	b.n	800133c <HardFault_Handler+0x4>

08001340 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001344:	bf00      	nop
 8001346:	e7fd      	b.n	8001344 <MemManage_Handler+0x4>

08001348 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800134c:	bf00      	nop
 800134e:	e7fd      	b.n	800134c <BusFault_Handler+0x4>

08001350 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001350:	b480      	push	{r7}
 8001352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001354:	bf00      	nop
 8001356:	e7fd      	b.n	8001354 <UsageFault_Handler+0x4>

08001358 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800135c:	bf00      	nop
 800135e:	46bd      	mov	sp, r7
 8001360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001364:	4770      	bx	lr

08001366 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001366:	b580      	push	{r7, lr}
 8001368:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800136a:	f000 fbff 	bl	8001b6c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800136e:	f006 f9af 	bl	80076d0 <xTaskGetSchedulerState>
 8001372:	4603      	mov	r3, r0
 8001374:	2b01      	cmp	r3, #1
 8001376:	d001      	beq.n	800137c <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001378:	f007 f8be 	bl	80084f8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800137c:	bf00      	nop
 800137e:	bd80      	pop	{r7, pc}

08001380 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001384:	4802      	ldr	r0, [pc, #8]	@ (8001390 <ADC_IRQHandler+0x10>)
 8001386:	f000 fc78 	bl	8001c7a <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800138a:	bf00      	nop
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	20000098 	.word	0x20000098

08001394 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001398:	4802      	ldr	r0, [pc, #8]	@ (80013a4 <DMA2_Stream0_IRQHandler+0x10>)
 800139a:	f001 fb5d 	bl	8002a58 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800139e:	bf00      	nop
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	200000e0 	.word	0x200000e0

080013a8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  return 1;
 80013ac:	2301      	movs	r3, #1
}
 80013ae:	4618      	mov	r0, r3
 80013b0:	46bd      	mov	sp, r7
 80013b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b6:	4770      	bx	lr

080013b8 <_kill>:

int _kill(int pid, int sig)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
 80013c0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80013c2:	f009 fd3b 	bl	800ae3c <__errno>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2216      	movs	r2, #22
 80013ca:	601a      	str	r2, [r3, #0]
  return -1;
 80013cc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013d0:	4618      	mov	r0, r3
 80013d2:	3708      	adds	r7, #8
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}

080013d8 <_exit>:

void _exit (int status)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80013e0:	f04f 31ff 	mov.w	r1, #4294967295
 80013e4:	6878      	ldr	r0, [r7, #4]
 80013e6:	f7ff ffe7 	bl	80013b8 <_kill>
  while (1) {}    /* Make sure we hang here */
 80013ea:	bf00      	nop
 80013ec:	e7fd      	b.n	80013ea <_exit+0x12>

080013ee <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013ee:	b580      	push	{r7, lr}
 80013f0:	b086      	sub	sp, #24
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	60f8      	str	r0, [r7, #12]
 80013f6:	60b9      	str	r1, [r7, #8]
 80013f8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013fa:	2300      	movs	r3, #0
 80013fc:	617b      	str	r3, [r7, #20]
 80013fe:	e00a      	b.n	8001416 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001400:	f3af 8000 	nop.w
 8001404:	4601      	mov	r1, r0
 8001406:	68bb      	ldr	r3, [r7, #8]
 8001408:	1c5a      	adds	r2, r3, #1
 800140a:	60ba      	str	r2, [r7, #8]
 800140c:	b2ca      	uxtb	r2, r1
 800140e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001410:	697b      	ldr	r3, [r7, #20]
 8001412:	3301      	adds	r3, #1
 8001414:	617b      	str	r3, [r7, #20]
 8001416:	697a      	ldr	r2, [r7, #20]
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	429a      	cmp	r2, r3
 800141c:	dbf0      	blt.n	8001400 <_read+0x12>
  }

  return len;
 800141e:	687b      	ldr	r3, [r7, #4]
}
 8001420:	4618      	mov	r0, r3
 8001422:	3718      	adds	r7, #24
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}

08001428 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001428:	b480      	push	{r7}
 800142a:	b083      	sub	sp, #12
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001430:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001434:	4618      	mov	r0, r3
 8001436:	370c      	adds	r7, #12
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr

08001440 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001440:	b480      	push	{r7}
 8001442:	b083      	sub	sp, #12
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
 8001448:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001450:	605a      	str	r2, [r3, #4]
  return 0;
 8001452:	2300      	movs	r3, #0
}
 8001454:	4618      	mov	r0, r3
 8001456:	370c      	adds	r7, #12
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr

08001460 <_isatty>:

int _isatty(int file)
{
 8001460:	b480      	push	{r7}
 8001462:	b083      	sub	sp, #12
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001468:	2301      	movs	r3, #1
}
 800146a:	4618      	mov	r0, r3
 800146c:	370c      	adds	r7, #12
 800146e:	46bd      	mov	sp, r7
 8001470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001474:	4770      	bx	lr

08001476 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001476:	b480      	push	{r7}
 8001478:	b085      	sub	sp, #20
 800147a:	af00      	add	r7, sp, #0
 800147c:	60f8      	str	r0, [r7, #12]
 800147e:	60b9      	str	r1, [r7, #8]
 8001480:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001482:	2300      	movs	r3, #0
}
 8001484:	4618      	mov	r0, r3
 8001486:	3714      	adds	r7, #20
 8001488:	46bd      	mov	sp, r7
 800148a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148e:	4770      	bx	lr

08001490 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b086      	sub	sp, #24
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001498:	4a14      	ldr	r2, [pc, #80]	@ (80014ec <_sbrk+0x5c>)
 800149a:	4b15      	ldr	r3, [pc, #84]	@ (80014f0 <_sbrk+0x60>)
 800149c:	1ad3      	subs	r3, r2, r3
 800149e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014a0:	697b      	ldr	r3, [r7, #20]
 80014a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014a4:	4b13      	ldr	r3, [pc, #76]	@ (80014f4 <_sbrk+0x64>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d102      	bne.n	80014b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014ac:	4b11      	ldr	r3, [pc, #68]	@ (80014f4 <_sbrk+0x64>)
 80014ae:	4a12      	ldr	r2, [pc, #72]	@ (80014f8 <_sbrk+0x68>)
 80014b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014b2:	4b10      	ldr	r3, [pc, #64]	@ (80014f4 <_sbrk+0x64>)
 80014b4:	681a      	ldr	r2, [r3, #0]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	4413      	add	r3, r2
 80014ba:	693a      	ldr	r2, [r7, #16]
 80014bc:	429a      	cmp	r2, r3
 80014be:	d207      	bcs.n	80014d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014c0:	f009 fcbc 	bl	800ae3c <__errno>
 80014c4:	4603      	mov	r3, r0
 80014c6:	220c      	movs	r2, #12
 80014c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014ca:	f04f 33ff 	mov.w	r3, #4294967295
 80014ce:	e009      	b.n	80014e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014d0:	4b08      	ldr	r3, [pc, #32]	@ (80014f4 <_sbrk+0x64>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014d6:	4b07      	ldr	r3, [pc, #28]	@ (80014f4 <_sbrk+0x64>)
 80014d8:	681a      	ldr	r2, [r3, #0]
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	4413      	add	r3, r2
 80014de:	4a05      	ldr	r2, [pc, #20]	@ (80014f4 <_sbrk+0x64>)
 80014e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014e2:	68fb      	ldr	r3, [r7, #12]
}
 80014e4:	4618      	mov	r0, r3
 80014e6:	3718      	adds	r7, #24
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	20018000 	.word	0x20018000
 80014f0:	00000400 	.word	0x00000400
 80014f4:	200001b4 	.word	0x200001b4
 80014f8:	20006728 	.word	0x20006728

080014fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001500:	4b06      	ldr	r3, [pc, #24]	@ (800151c <SystemInit+0x20>)
 8001502:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001506:	4a05      	ldr	r2, [pc, #20]	@ (800151c <SystemInit+0x20>)
 8001508:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800150c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001510:	bf00      	nop
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	e000ed00 	.word	0xe000ed00

08001520 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001524:	4b11      	ldr	r3, [pc, #68]	@ (800156c <MX_USART2_UART_Init+0x4c>)
 8001526:	4a12      	ldr	r2, [pc, #72]	@ (8001570 <MX_USART2_UART_Init+0x50>)
 8001528:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800152a:	4b10      	ldr	r3, [pc, #64]	@ (800156c <MX_USART2_UART_Init+0x4c>)
 800152c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001530:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001532:	4b0e      	ldr	r3, [pc, #56]	@ (800156c <MX_USART2_UART_Init+0x4c>)
 8001534:	2200      	movs	r2, #0
 8001536:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001538:	4b0c      	ldr	r3, [pc, #48]	@ (800156c <MX_USART2_UART_Init+0x4c>)
 800153a:	2200      	movs	r2, #0
 800153c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800153e:	4b0b      	ldr	r3, [pc, #44]	@ (800156c <MX_USART2_UART_Init+0x4c>)
 8001540:	2200      	movs	r2, #0
 8001542:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001544:	4b09      	ldr	r3, [pc, #36]	@ (800156c <MX_USART2_UART_Init+0x4c>)
 8001546:	220c      	movs	r2, #12
 8001548:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800154a:	4b08      	ldr	r3, [pc, #32]	@ (800156c <MX_USART2_UART_Init+0x4c>)
 800154c:	2200      	movs	r2, #0
 800154e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001550:	4b06      	ldr	r3, [pc, #24]	@ (800156c <MX_USART2_UART_Init+0x4c>)
 8001552:	2200      	movs	r2, #0
 8001554:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001556:	4805      	ldr	r0, [pc, #20]	@ (800156c <MX_USART2_UART_Init+0x4c>)
 8001558:	f002 ffe4 	bl	8004524 <HAL_UART_Init>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001562:	f7ff feb3 	bl	80012cc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001566:	bf00      	nop
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	200001b8 	.word	0x200001b8
 8001570:	40004400 	.word	0x40004400

08001574 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b08a      	sub	sp, #40	@ 0x28
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800157c:	f107 0314 	add.w	r3, r7, #20
 8001580:	2200      	movs	r2, #0
 8001582:	601a      	str	r2, [r3, #0]
 8001584:	605a      	str	r2, [r3, #4]
 8001586:	609a      	str	r2, [r3, #8]
 8001588:	60da      	str	r2, [r3, #12]
 800158a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4a19      	ldr	r2, [pc, #100]	@ (80015f8 <HAL_UART_MspInit+0x84>)
 8001592:	4293      	cmp	r3, r2
 8001594:	d12b      	bne.n	80015ee <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001596:	2300      	movs	r3, #0
 8001598:	613b      	str	r3, [r7, #16]
 800159a:	4b18      	ldr	r3, [pc, #96]	@ (80015fc <HAL_UART_MspInit+0x88>)
 800159c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800159e:	4a17      	ldr	r2, [pc, #92]	@ (80015fc <HAL_UART_MspInit+0x88>)
 80015a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80015a6:	4b15      	ldr	r3, [pc, #84]	@ (80015fc <HAL_UART_MspInit+0x88>)
 80015a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015ae:	613b      	str	r3, [r7, #16]
 80015b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015b2:	2300      	movs	r3, #0
 80015b4:	60fb      	str	r3, [r7, #12]
 80015b6:	4b11      	ldr	r3, [pc, #68]	@ (80015fc <HAL_UART_MspInit+0x88>)
 80015b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ba:	4a10      	ldr	r2, [pc, #64]	@ (80015fc <HAL_UART_MspInit+0x88>)
 80015bc:	f043 0301 	orr.w	r3, r3, #1
 80015c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015c2:	4b0e      	ldr	r3, [pc, #56]	@ (80015fc <HAL_UART_MspInit+0x88>)
 80015c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c6:	f003 0301 	and.w	r3, r3, #1
 80015ca:	60fb      	str	r3, [r7, #12]
 80015cc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80015ce:	230c      	movs	r3, #12
 80015d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015d2:	2302      	movs	r3, #2
 80015d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d6:	2300      	movs	r3, #0
 80015d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015da:	2300      	movs	r3, #0
 80015dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80015de:	2307      	movs	r3, #7
 80015e0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015e2:	f107 0314 	add.w	r3, r7, #20
 80015e6:	4619      	mov	r1, r3
 80015e8:	4805      	ldr	r0, [pc, #20]	@ (8001600 <HAL_UART_MspInit+0x8c>)
 80015ea:	f001 fc9f 	bl	8002f2c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80015ee:	bf00      	nop
 80015f0:	3728      	adds	r7, #40	@ 0x28
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	40004400 	.word	0x40004400
 80015fc:	40023800 	.word	0x40023800
 8001600:	40020000 	.word	0x40020000

08001604 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001604:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800163c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001608:	f7ff ff78 	bl	80014fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800160c:	480c      	ldr	r0, [pc, #48]	@ (8001640 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800160e:	490d      	ldr	r1, [pc, #52]	@ (8001644 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001610:	4a0d      	ldr	r2, [pc, #52]	@ (8001648 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001612:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001614:	e002      	b.n	800161c <LoopCopyDataInit>

08001616 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001616:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001618:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800161a:	3304      	adds	r3, #4

0800161c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800161c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800161e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001620:	d3f9      	bcc.n	8001616 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001622:	4a0a      	ldr	r2, [pc, #40]	@ (800164c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001624:	4c0a      	ldr	r4, [pc, #40]	@ (8001650 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001626:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001628:	e001      	b.n	800162e <LoopFillZerobss>

0800162a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800162a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800162c:	3204      	adds	r2, #4

0800162e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800162e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001630:	d3fb      	bcc.n	800162a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001632:	f009 fc09 	bl	800ae48 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001636:	f7ff fda1 	bl	800117c <main>
  bx  lr    
 800163a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800163c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001640:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001644:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8001648:	0800c8a4 	.word	0x0800c8a4
  ldr r2, =_sbss
 800164c:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8001650:	20006728 	.word	0x20006728

08001654 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001654:	e7fe      	b.n	8001654 <DMA1_Stream0_IRQHandler>

08001656 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8001656:	b480      	push	{r7}
 8001658:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 800165a:	bf00      	nop
 800165c:	46bd      	mov	sp, r7
 800165e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001662:	4770      	bx	lr

08001664 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001664:	b580      	push	{r7, lr}
 8001666:	b086      	sub	sp, #24
 8001668:	af04      	add	r7, sp, #16
 800166a:	4603      	mov	r3, r0
 800166c:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800166e:	f04f 33ff 	mov.w	r3, #4294967295
 8001672:	9302      	str	r3, [sp, #8]
 8001674:	2301      	movs	r3, #1
 8001676:	9301      	str	r3, [sp, #4]
 8001678:	1dfb      	adds	r3, r7, #7
 800167a:	9300      	str	r3, [sp, #0]
 800167c:	2301      	movs	r3, #1
 800167e:	2200      	movs	r2, #0
 8001680:	2178      	movs	r1, #120	@ 0x78
 8001682:	4803      	ldr	r0, [pc, #12]	@ (8001690 <ssd1306_WriteCommand+0x2c>)
 8001684:	f001 ff4c 	bl	8003520 <HAL_I2C_Mem_Write>
}
 8001688:	bf00      	nop
 800168a:	3708      	adds	r7, #8
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	2000015c 	.word	0x2000015c

08001694 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001694:	b580      	push	{r7, lr}
 8001696:	b086      	sub	sp, #24
 8001698:	af04      	add	r7, sp, #16
 800169a:	6078      	str	r0, [r7, #4]
 800169c:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	b29b      	uxth	r3, r3
 80016a2:	f04f 32ff 	mov.w	r2, #4294967295
 80016a6:	9202      	str	r2, [sp, #8]
 80016a8:	9301      	str	r3, [sp, #4]
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	9300      	str	r3, [sp, #0]
 80016ae:	2301      	movs	r3, #1
 80016b0:	2240      	movs	r2, #64	@ 0x40
 80016b2:	2178      	movs	r1, #120	@ 0x78
 80016b4:	4803      	ldr	r0, [pc, #12]	@ (80016c4 <ssd1306_WriteData+0x30>)
 80016b6:	f001 ff33 	bl	8003520 <HAL_I2C_Mem_Write>
}
 80016ba:	bf00      	nop
 80016bc:	3708      	adds	r7, #8
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	2000015c 	.word	0x2000015c

080016c8 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80016c8:	b580      	push	{r7, lr}
 80016ca:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80016cc:	f7ff ffc3 	bl	8001656 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80016d0:	2064      	movs	r0, #100	@ 0x64
 80016d2:	f000 fa6b 	bl	8001bac <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80016d6:	2000      	movs	r0, #0
 80016d8:	f000 f9d8 	bl	8001a8c <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80016dc:	2020      	movs	r0, #32
 80016de:	f7ff ffc1 	bl	8001664 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80016e2:	2000      	movs	r0, #0
 80016e4:	f7ff ffbe 	bl	8001664 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80016e8:	20b0      	movs	r0, #176	@ 0xb0
 80016ea:	f7ff ffbb 	bl	8001664 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80016ee:	20c8      	movs	r0, #200	@ 0xc8
 80016f0:	f7ff ffb8 	bl	8001664 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80016f4:	2000      	movs	r0, #0
 80016f6:	f7ff ffb5 	bl	8001664 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80016fa:	2010      	movs	r0, #16
 80016fc:	f7ff ffb2 	bl	8001664 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001700:	2040      	movs	r0, #64	@ 0x40
 8001702:	f7ff ffaf 	bl	8001664 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001706:	20ff      	movs	r0, #255	@ 0xff
 8001708:	f000 f9ac 	bl	8001a64 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 800170c:	20a1      	movs	r0, #161	@ 0xa1
 800170e:	f7ff ffa9 	bl	8001664 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001712:	20a6      	movs	r0, #166	@ 0xa6
 8001714:	f7ff ffa6 	bl	8001664 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001718:	20a8      	movs	r0, #168	@ 0xa8
 800171a:	f7ff ffa3 	bl	8001664 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800171e:	203f      	movs	r0, #63	@ 0x3f
 8001720:	f7ff ffa0 	bl	8001664 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001724:	20a4      	movs	r0, #164	@ 0xa4
 8001726:	f7ff ff9d 	bl	8001664 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800172a:	20d3      	movs	r0, #211	@ 0xd3
 800172c:	f7ff ff9a 	bl	8001664 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001730:	2000      	movs	r0, #0
 8001732:	f7ff ff97 	bl	8001664 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001736:	20d5      	movs	r0, #213	@ 0xd5
 8001738:	f7ff ff94 	bl	8001664 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 800173c:	20f0      	movs	r0, #240	@ 0xf0
 800173e:	f7ff ff91 	bl	8001664 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001742:	20d9      	movs	r0, #217	@ 0xd9
 8001744:	f7ff ff8e 	bl	8001664 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001748:	2022      	movs	r0, #34	@ 0x22
 800174a:	f7ff ff8b 	bl	8001664 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800174e:	20da      	movs	r0, #218	@ 0xda
 8001750:	f7ff ff88 	bl	8001664 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001754:	2012      	movs	r0, #18
 8001756:	f7ff ff85 	bl	8001664 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800175a:	20db      	movs	r0, #219	@ 0xdb
 800175c:	f7ff ff82 	bl	8001664 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001760:	2020      	movs	r0, #32
 8001762:	f7ff ff7f 	bl	8001664 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001766:	208d      	movs	r0, #141	@ 0x8d
 8001768:	f7ff ff7c 	bl	8001664 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 800176c:	2014      	movs	r0, #20
 800176e:	f7ff ff79 	bl	8001664 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8001772:	2001      	movs	r0, #1
 8001774:	f000 f98a 	bl	8001a8c <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001778:	2000      	movs	r0, #0
 800177a:	f000 f80f 	bl	800179c <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800177e:	f000 f825 	bl	80017cc <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001782:	4b05      	ldr	r3, [pc, #20]	@ (8001798 <ssd1306_Init+0xd0>)
 8001784:	2200      	movs	r2, #0
 8001786:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001788:	4b03      	ldr	r3, [pc, #12]	@ (8001798 <ssd1306_Init+0xd0>)
 800178a:	2200      	movs	r2, #0
 800178c:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800178e:	4b02      	ldr	r3, [pc, #8]	@ (8001798 <ssd1306_Init+0xd0>)
 8001790:	2201      	movs	r2, #1
 8001792:	711a      	strb	r2, [r3, #4]
}
 8001794:	bf00      	nop
 8001796:	bd80      	pop	{r7, pc}
 8001798:	20000600 	.word	0x20000600

0800179c <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 800179c:	b580      	push	{r7, lr}
 800179e:	b082      	sub	sp, #8
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	4603      	mov	r3, r0
 80017a4:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80017a6:	79fb      	ldrb	r3, [r7, #7]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d101      	bne.n	80017b0 <ssd1306_Fill+0x14>
 80017ac:	2300      	movs	r3, #0
 80017ae:	e000      	b.n	80017b2 <ssd1306_Fill+0x16>
 80017b0:	23ff      	movs	r3, #255	@ 0xff
 80017b2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017b6:	4619      	mov	r1, r3
 80017b8:	4803      	ldr	r0, [pc, #12]	@ (80017c8 <ssd1306_Fill+0x2c>)
 80017ba:	f009 fb02 	bl	800adc2 <memset>
}
 80017be:	bf00      	nop
 80017c0:	3708      	adds	r7, #8
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	20000200 	.word	0x20000200

080017cc <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b082      	sub	sp, #8
 80017d0:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80017d2:	2300      	movs	r3, #0
 80017d4:	71fb      	strb	r3, [r7, #7]
 80017d6:	e016      	b.n	8001806 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80017d8:	79fb      	ldrb	r3, [r7, #7]
 80017da:	3b50      	subs	r3, #80	@ 0x50
 80017dc:	b2db      	uxtb	r3, r3
 80017de:	4618      	mov	r0, r3
 80017e0:	f7ff ff40 	bl	8001664 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80017e4:	2000      	movs	r0, #0
 80017e6:	f7ff ff3d 	bl	8001664 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80017ea:	2010      	movs	r0, #16
 80017ec:	f7ff ff3a 	bl	8001664 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80017f0:	79fb      	ldrb	r3, [r7, #7]
 80017f2:	01db      	lsls	r3, r3, #7
 80017f4:	4a08      	ldr	r2, [pc, #32]	@ (8001818 <ssd1306_UpdateScreen+0x4c>)
 80017f6:	4413      	add	r3, r2
 80017f8:	2180      	movs	r1, #128	@ 0x80
 80017fa:	4618      	mov	r0, r3
 80017fc:	f7ff ff4a 	bl	8001694 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001800:	79fb      	ldrb	r3, [r7, #7]
 8001802:	3301      	adds	r3, #1
 8001804:	71fb      	strb	r3, [r7, #7]
 8001806:	79fb      	ldrb	r3, [r7, #7]
 8001808:	2b07      	cmp	r3, #7
 800180a:	d9e5      	bls.n	80017d8 <ssd1306_UpdateScreen+0xc>
    }
}
 800180c:	bf00      	nop
 800180e:	bf00      	nop
 8001810:	3708      	adds	r7, #8
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	20000200 	.word	0x20000200

0800181c <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 800181c:	b480      	push	{r7}
 800181e:	b083      	sub	sp, #12
 8001820:	af00      	add	r7, sp, #0
 8001822:	4603      	mov	r3, r0
 8001824:	71fb      	strb	r3, [r7, #7]
 8001826:	460b      	mov	r3, r1
 8001828:	71bb      	strb	r3, [r7, #6]
 800182a:	4613      	mov	r3, r2
 800182c:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800182e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001832:	2b00      	cmp	r3, #0
 8001834:	db3d      	blt.n	80018b2 <ssd1306_DrawPixel+0x96>
 8001836:	79bb      	ldrb	r3, [r7, #6]
 8001838:	2b3f      	cmp	r3, #63	@ 0x3f
 800183a:	d83a      	bhi.n	80018b2 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 800183c:	797b      	ldrb	r3, [r7, #5]
 800183e:	2b01      	cmp	r3, #1
 8001840:	d11a      	bne.n	8001878 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001842:	79fa      	ldrb	r2, [r7, #7]
 8001844:	79bb      	ldrb	r3, [r7, #6]
 8001846:	08db      	lsrs	r3, r3, #3
 8001848:	b2d8      	uxtb	r0, r3
 800184a:	4603      	mov	r3, r0
 800184c:	01db      	lsls	r3, r3, #7
 800184e:	4413      	add	r3, r2
 8001850:	4a1b      	ldr	r2, [pc, #108]	@ (80018c0 <ssd1306_DrawPixel+0xa4>)
 8001852:	5cd3      	ldrb	r3, [r2, r3]
 8001854:	b25a      	sxtb	r2, r3
 8001856:	79bb      	ldrb	r3, [r7, #6]
 8001858:	f003 0307 	and.w	r3, r3, #7
 800185c:	2101      	movs	r1, #1
 800185e:	fa01 f303 	lsl.w	r3, r1, r3
 8001862:	b25b      	sxtb	r3, r3
 8001864:	4313      	orrs	r3, r2
 8001866:	b259      	sxtb	r1, r3
 8001868:	79fa      	ldrb	r2, [r7, #7]
 800186a:	4603      	mov	r3, r0
 800186c:	01db      	lsls	r3, r3, #7
 800186e:	4413      	add	r3, r2
 8001870:	b2c9      	uxtb	r1, r1
 8001872:	4a13      	ldr	r2, [pc, #76]	@ (80018c0 <ssd1306_DrawPixel+0xa4>)
 8001874:	54d1      	strb	r1, [r2, r3]
 8001876:	e01d      	b.n	80018b4 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001878:	79fa      	ldrb	r2, [r7, #7]
 800187a:	79bb      	ldrb	r3, [r7, #6]
 800187c:	08db      	lsrs	r3, r3, #3
 800187e:	b2d8      	uxtb	r0, r3
 8001880:	4603      	mov	r3, r0
 8001882:	01db      	lsls	r3, r3, #7
 8001884:	4413      	add	r3, r2
 8001886:	4a0e      	ldr	r2, [pc, #56]	@ (80018c0 <ssd1306_DrawPixel+0xa4>)
 8001888:	5cd3      	ldrb	r3, [r2, r3]
 800188a:	b25a      	sxtb	r2, r3
 800188c:	79bb      	ldrb	r3, [r7, #6]
 800188e:	f003 0307 	and.w	r3, r3, #7
 8001892:	2101      	movs	r1, #1
 8001894:	fa01 f303 	lsl.w	r3, r1, r3
 8001898:	b25b      	sxtb	r3, r3
 800189a:	43db      	mvns	r3, r3
 800189c:	b25b      	sxtb	r3, r3
 800189e:	4013      	ands	r3, r2
 80018a0:	b259      	sxtb	r1, r3
 80018a2:	79fa      	ldrb	r2, [r7, #7]
 80018a4:	4603      	mov	r3, r0
 80018a6:	01db      	lsls	r3, r3, #7
 80018a8:	4413      	add	r3, r2
 80018aa:	b2c9      	uxtb	r1, r1
 80018ac:	4a04      	ldr	r2, [pc, #16]	@ (80018c0 <ssd1306_DrawPixel+0xa4>)
 80018ae:	54d1      	strb	r1, [r2, r3]
 80018b0:	e000      	b.n	80018b4 <ssd1306_DrawPixel+0x98>
        return;
 80018b2:	bf00      	nop
    }
}
 80018b4:	370c      	adds	r7, #12
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr
 80018be:	bf00      	nop
 80018c0:	20000200 	.word	0x20000200

080018c4 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80018c4:	b590      	push	{r4, r7, lr}
 80018c6:	b089      	sub	sp, #36	@ 0x24
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	4604      	mov	r4, r0
 80018cc:	4638      	mov	r0, r7
 80018ce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80018d2:	4623      	mov	r3, r4
 80018d4:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80018d6:	7bfb      	ldrb	r3, [r7, #15]
 80018d8:	2b1f      	cmp	r3, #31
 80018da:	d902      	bls.n	80018e2 <ssd1306_WriteChar+0x1e>
 80018dc:	7bfb      	ldrb	r3, [r7, #15]
 80018de:	2b7e      	cmp	r3, #126	@ 0x7e
 80018e0:	d901      	bls.n	80018e6 <ssd1306_WriteChar+0x22>
        return 0;
 80018e2:	2300      	movs	r3, #0
 80018e4:	e079      	b.n	80019da <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 80018e6:	68bb      	ldr	r3, [r7, #8]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d005      	beq.n	80018f8 <ssd1306_WriteChar+0x34>
 80018ec:	68ba      	ldr	r2, [r7, #8]
 80018ee:	7bfb      	ldrb	r3, [r7, #15]
 80018f0:	3b20      	subs	r3, #32
 80018f2:	4413      	add	r3, r2
 80018f4:	781b      	ldrb	r3, [r3, #0]
 80018f6:	e000      	b.n	80018fa <ssd1306_WriteChar+0x36>
 80018f8:	783b      	ldrb	r3, [r7, #0]
 80018fa:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80018fc:	4b39      	ldr	r3, [pc, #228]	@ (80019e4 <ssd1306_WriteChar+0x120>)
 80018fe:	881b      	ldrh	r3, [r3, #0]
 8001900:	461a      	mov	r2, r3
 8001902:	7dfb      	ldrb	r3, [r7, #23]
 8001904:	4413      	add	r3, r2
 8001906:	2b80      	cmp	r3, #128	@ 0x80
 8001908:	dc06      	bgt.n	8001918 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 800190a:	4b36      	ldr	r3, [pc, #216]	@ (80019e4 <ssd1306_WriteChar+0x120>)
 800190c:	885b      	ldrh	r3, [r3, #2]
 800190e:	461a      	mov	r2, r3
 8001910:	787b      	ldrb	r3, [r7, #1]
 8001912:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001914:	2b40      	cmp	r3, #64	@ 0x40
 8001916:	dd01      	ble.n	800191c <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8001918:	2300      	movs	r3, #0
 800191a:	e05e      	b.n	80019da <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 800191c:	2300      	movs	r3, #0
 800191e:	61fb      	str	r3, [r7, #28]
 8001920:	e04d      	b.n	80019be <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8001922:	687a      	ldr	r2, [r7, #4]
 8001924:	7bfb      	ldrb	r3, [r7, #15]
 8001926:	3b20      	subs	r3, #32
 8001928:	7879      	ldrb	r1, [r7, #1]
 800192a:	fb01 f303 	mul.w	r3, r1, r3
 800192e:	4619      	mov	r1, r3
 8001930:	69fb      	ldr	r3, [r7, #28]
 8001932:	440b      	add	r3, r1
 8001934:	005b      	lsls	r3, r3, #1
 8001936:	4413      	add	r3, r2
 8001938:	881b      	ldrh	r3, [r3, #0]
 800193a:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 800193c:	2300      	movs	r3, #0
 800193e:	61bb      	str	r3, [r7, #24]
 8001940:	e036      	b.n	80019b0 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8001942:	693a      	ldr	r2, [r7, #16]
 8001944:	69bb      	ldr	r3, [r7, #24]
 8001946:	fa02 f303 	lsl.w	r3, r2, r3
 800194a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800194e:	2b00      	cmp	r3, #0
 8001950:	d013      	beq.n	800197a <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001952:	4b24      	ldr	r3, [pc, #144]	@ (80019e4 <ssd1306_WriteChar+0x120>)
 8001954:	881b      	ldrh	r3, [r3, #0]
 8001956:	b2da      	uxtb	r2, r3
 8001958:	69bb      	ldr	r3, [r7, #24]
 800195a:	b2db      	uxtb	r3, r3
 800195c:	4413      	add	r3, r2
 800195e:	b2d8      	uxtb	r0, r3
 8001960:	4b20      	ldr	r3, [pc, #128]	@ (80019e4 <ssd1306_WriteChar+0x120>)
 8001962:	885b      	ldrh	r3, [r3, #2]
 8001964:	b2da      	uxtb	r2, r3
 8001966:	69fb      	ldr	r3, [r7, #28]
 8001968:	b2db      	uxtb	r3, r3
 800196a:	4413      	add	r3, r2
 800196c:	b2db      	uxtb	r3, r3
 800196e:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001972:	4619      	mov	r1, r3
 8001974:	f7ff ff52 	bl	800181c <ssd1306_DrawPixel>
 8001978:	e017      	b.n	80019aa <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 800197a:	4b1a      	ldr	r3, [pc, #104]	@ (80019e4 <ssd1306_WriteChar+0x120>)
 800197c:	881b      	ldrh	r3, [r3, #0]
 800197e:	b2da      	uxtb	r2, r3
 8001980:	69bb      	ldr	r3, [r7, #24]
 8001982:	b2db      	uxtb	r3, r3
 8001984:	4413      	add	r3, r2
 8001986:	b2d8      	uxtb	r0, r3
 8001988:	4b16      	ldr	r3, [pc, #88]	@ (80019e4 <ssd1306_WriteChar+0x120>)
 800198a:	885b      	ldrh	r3, [r3, #2]
 800198c:	b2da      	uxtb	r2, r3
 800198e:	69fb      	ldr	r3, [r7, #28]
 8001990:	b2db      	uxtb	r3, r3
 8001992:	4413      	add	r3, r2
 8001994:	b2d9      	uxtb	r1, r3
 8001996:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800199a:	2b00      	cmp	r3, #0
 800199c:	bf0c      	ite	eq
 800199e:	2301      	moveq	r3, #1
 80019a0:	2300      	movne	r3, #0
 80019a2:	b2db      	uxtb	r3, r3
 80019a4:	461a      	mov	r2, r3
 80019a6:	f7ff ff39 	bl	800181c <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 80019aa:	69bb      	ldr	r3, [r7, #24]
 80019ac:	3301      	adds	r3, #1
 80019ae:	61bb      	str	r3, [r7, #24]
 80019b0:	7dfb      	ldrb	r3, [r7, #23]
 80019b2:	69ba      	ldr	r2, [r7, #24]
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d3c4      	bcc.n	8001942 <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 80019b8:	69fb      	ldr	r3, [r7, #28]
 80019ba:	3301      	adds	r3, #1
 80019bc:	61fb      	str	r3, [r7, #28]
 80019be:	787b      	ldrb	r3, [r7, #1]
 80019c0:	461a      	mov	r2, r3
 80019c2:	69fb      	ldr	r3, [r7, #28]
 80019c4:	4293      	cmp	r3, r2
 80019c6:	d3ac      	bcc.n	8001922 <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 80019c8:	4b06      	ldr	r3, [pc, #24]	@ (80019e4 <ssd1306_WriteChar+0x120>)
 80019ca:	881a      	ldrh	r2, [r3, #0]
 80019cc:	7dfb      	ldrb	r3, [r7, #23]
 80019ce:	b29b      	uxth	r3, r3
 80019d0:	4413      	add	r3, r2
 80019d2:	b29a      	uxth	r2, r3
 80019d4:	4b03      	ldr	r3, [pc, #12]	@ (80019e4 <ssd1306_WriteChar+0x120>)
 80019d6:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 80019d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80019da:	4618      	mov	r0, r3
 80019dc:	3724      	adds	r7, #36	@ 0x24
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd90      	pop	{r4, r7, pc}
 80019e2:	bf00      	nop
 80019e4:	20000600 	.word	0x20000600

080019e8 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b086      	sub	sp, #24
 80019ec:	af02      	add	r7, sp, #8
 80019ee:	60f8      	str	r0, [r7, #12]
 80019f0:	4638      	mov	r0, r7
 80019f2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 80019f6:	e013      	b.n	8001a20 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	7818      	ldrb	r0, [r3, #0]
 80019fc:	7e3b      	ldrb	r3, [r7, #24]
 80019fe:	9300      	str	r3, [sp, #0]
 8001a00:	463b      	mov	r3, r7
 8001a02:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a04:	f7ff ff5e 	bl	80018c4 <ssd1306_WriteChar>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	429a      	cmp	r2, r3
 8001a12:	d002      	beq.n	8001a1a <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	781b      	ldrb	r3, [r3, #0]
 8001a18:	e008      	b.n	8001a2c <ssd1306_WriteString+0x44>
        }
        str++;
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	3301      	adds	r3, #1
 8001a1e:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	781b      	ldrb	r3, [r3, #0]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d1e7      	bne.n	80019f8 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	781b      	ldrb	r3, [r3, #0]
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	3710      	adds	r7, #16
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd80      	pop	{r7, pc}

08001a34 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001a34:	b480      	push	{r7}
 8001a36:	b083      	sub	sp, #12
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	460a      	mov	r2, r1
 8001a3e:	71fb      	strb	r3, [r7, #7]
 8001a40:	4613      	mov	r3, r2
 8001a42:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001a44:	79fb      	ldrb	r3, [r7, #7]
 8001a46:	b29a      	uxth	r2, r3
 8001a48:	4b05      	ldr	r3, [pc, #20]	@ (8001a60 <ssd1306_SetCursor+0x2c>)
 8001a4a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001a4c:	79bb      	ldrb	r3, [r7, #6]
 8001a4e:	b29a      	uxth	r2, r3
 8001a50:	4b03      	ldr	r3, [pc, #12]	@ (8001a60 <ssd1306_SetCursor+0x2c>)
 8001a52:	805a      	strh	r2, [r3, #2]
}
 8001a54:	bf00      	nop
 8001a56:	370c      	adds	r7, #12
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5e:	4770      	bx	lr
 8001a60:	20000600 	.word	0x20000600

08001a64 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b084      	sub	sp, #16
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001a6e:	2381      	movs	r3, #129	@ 0x81
 8001a70:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001a72:	7bfb      	ldrb	r3, [r7, #15]
 8001a74:	4618      	mov	r0, r3
 8001a76:	f7ff fdf5 	bl	8001664 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001a7a:	79fb      	ldrb	r3, [r7, #7]
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f7ff fdf1 	bl	8001664 <ssd1306_WriteCommand>
}
 8001a82:	bf00      	nop
 8001a84:	3710      	adds	r7, #16
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
	...

08001a8c <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b084      	sub	sp, #16
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	4603      	mov	r3, r0
 8001a94:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001a96:	79fb      	ldrb	r3, [r7, #7]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d005      	beq.n	8001aa8 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001a9c:	23af      	movs	r3, #175	@ 0xaf
 8001a9e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001aa0:	4b08      	ldr	r3, [pc, #32]	@ (8001ac4 <ssd1306_SetDisplayOn+0x38>)
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	715a      	strb	r2, [r3, #5]
 8001aa6:	e004      	b.n	8001ab2 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001aa8:	23ae      	movs	r3, #174	@ 0xae
 8001aaa:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001aac:	4b05      	ldr	r3, [pc, #20]	@ (8001ac4 <ssd1306_SetDisplayOn+0x38>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001ab2:	7bfb      	ldrb	r3, [r7, #15]
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f7ff fdd5 	bl	8001664 <ssd1306_WriteCommand>
}
 8001aba:	bf00      	nop
 8001abc:	3710      	adds	r7, #16
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	20000600 	.word	0x20000600

08001ac8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001acc:	4b0e      	ldr	r3, [pc, #56]	@ (8001b08 <HAL_Init+0x40>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a0d      	ldr	r2, [pc, #52]	@ (8001b08 <HAL_Init+0x40>)
 8001ad2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ad6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ad8:	4b0b      	ldr	r3, [pc, #44]	@ (8001b08 <HAL_Init+0x40>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a0a      	ldr	r2, [pc, #40]	@ (8001b08 <HAL_Init+0x40>)
 8001ade:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ae2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ae4:	4b08      	ldr	r3, [pc, #32]	@ (8001b08 <HAL_Init+0x40>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4a07      	ldr	r2, [pc, #28]	@ (8001b08 <HAL_Init+0x40>)
 8001aea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001aee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001af0:	2003      	movs	r0, #3
 8001af2:	f000 fe69 	bl	80027c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001af6:	200f      	movs	r0, #15
 8001af8:	f000 f808 	bl	8001b0c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001afc:	f7ff fbec 	bl	80012d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b00:	2300      	movs	r3, #0
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	40023c00 	.word	0x40023c00

08001b0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b082      	sub	sp, #8
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b14:	4b12      	ldr	r3, [pc, #72]	@ (8001b60 <HAL_InitTick+0x54>)
 8001b16:	681a      	ldr	r2, [r3, #0]
 8001b18:	4b12      	ldr	r3, [pc, #72]	@ (8001b64 <HAL_InitTick+0x58>)
 8001b1a:	781b      	ldrb	r3, [r3, #0]
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b22:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b26:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f000 fe81 	bl	8002832 <HAL_SYSTICK_Config>
 8001b30:	4603      	mov	r3, r0
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d001      	beq.n	8001b3a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b36:	2301      	movs	r3, #1
 8001b38:	e00e      	b.n	8001b58 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	2b0f      	cmp	r3, #15
 8001b3e:	d80a      	bhi.n	8001b56 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b40:	2200      	movs	r2, #0
 8001b42:	6879      	ldr	r1, [r7, #4]
 8001b44:	f04f 30ff 	mov.w	r0, #4294967295
 8001b48:	f000 fe49 	bl	80027de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b4c:	4a06      	ldr	r2, [pc, #24]	@ (8001b68 <HAL_InitTick+0x5c>)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b52:	2300      	movs	r3, #0
 8001b54:	e000      	b.n	8001b58 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b56:	2301      	movs	r3, #1
}
 8001b58:	4618      	mov	r0, r3
 8001b5a:	3708      	adds	r7, #8
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	20000008 	.word	0x20000008
 8001b64:	20000010 	.word	0x20000010
 8001b68:	2000000c 	.word	0x2000000c

08001b6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b70:	4b06      	ldr	r3, [pc, #24]	@ (8001b8c <HAL_IncTick+0x20>)
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	461a      	mov	r2, r3
 8001b76:	4b06      	ldr	r3, [pc, #24]	@ (8001b90 <HAL_IncTick+0x24>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4413      	add	r3, r2
 8001b7c:	4a04      	ldr	r2, [pc, #16]	@ (8001b90 <HAL_IncTick+0x24>)
 8001b7e:	6013      	str	r3, [r2, #0]
}
 8001b80:	bf00      	nop
 8001b82:	46bd      	mov	sp, r7
 8001b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b88:	4770      	bx	lr
 8001b8a:	bf00      	nop
 8001b8c:	20000010 	.word	0x20000010
 8001b90:	20000608 	.word	0x20000608

08001b94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  return uwTick;
 8001b98:	4b03      	ldr	r3, [pc, #12]	@ (8001ba8 <HAL_GetTick+0x14>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr
 8001ba6:	bf00      	nop
 8001ba8:	20000608 	.word	0x20000608

08001bac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b084      	sub	sp, #16
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001bb4:	f7ff ffee 	bl	8001b94 <HAL_GetTick>
 8001bb8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bc4:	d005      	beq.n	8001bd2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001bc6:	4b0a      	ldr	r3, [pc, #40]	@ (8001bf0 <HAL_Delay+0x44>)
 8001bc8:	781b      	ldrb	r3, [r3, #0]
 8001bca:	461a      	mov	r2, r3
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	4413      	add	r3, r2
 8001bd0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001bd2:	bf00      	nop
 8001bd4:	f7ff ffde 	bl	8001b94 <HAL_GetTick>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	68bb      	ldr	r3, [r7, #8]
 8001bdc:	1ad3      	subs	r3, r2, r3
 8001bde:	68fa      	ldr	r2, [r7, #12]
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d8f7      	bhi.n	8001bd4 <HAL_Delay+0x28>
  {
  }
}
 8001be4:	bf00      	nop
 8001be6:	bf00      	nop
 8001be8:	3710      	adds	r7, #16
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	20000010 	.word	0x20000010

08001bf4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b084      	sub	sp, #16
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d101      	bne.n	8001c0a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001c06:	2301      	movs	r3, #1
 8001c08:	e033      	b.n	8001c72 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d109      	bne.n	8001c26 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c12:	6878      	ldr	r0, [r7, #4]
 8001c14:	f7fe fd78 	bl	8000708 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	2200      	movs	r2, #0
 8001c22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c2a:	f003 0310 	and.w	r3, r3, #16
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d118      	bne.n	8001c64 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c36:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001c3a:	f023 0302 	bic.w	r3, r3, #2
 8001c3e:	f043 0202 	orr.w	r2, r3, #2
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001c46:	6878      	ldr	r0, [r7, #4]
 8001c48:	f000 fb66 	bl	8002318 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	2200      	movs	r2, #0
 8001c50:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c56:	f023 0303 	bic.w	r3, r3, #3
 8001c5a:	f043 0201 	orr.w	r2, r3, #1
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	641a      	str	r2, [r3, #64]	@ 0x40
 8001c62:	e001      	b.n	8001c68 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001c64:	2301      	movs	r3, #1
 8001c66:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001c70:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c72:	4618      	mov	r0, r3
 8001c74:	3710      	adds	r7, #16
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}

08001c7a <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001c7a:	b580      	push	{r7, lr}
 8001c7c:	b086      	sub	sp, #24
 8001c7e:	af00      	add	r7, sp, #0
 8001c80:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001c82:	2300      	movs	r3, #0
 8001c84:	617b      	str	r3, [r7, #20]
 8001c86:	2300      	movs	r3, #0
 8001c88:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	f003 0302 	and.w	r3, r3, #2
 8001ca0:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8001ca2:	68bb      	ldr	r3, [r7, #8]
 8001ca4:	f003 0320 	and.w	r3, r3, #32
 8001ca8:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8001caa:	697b      	ldr	r3, [r7, #20]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d049      	beq.n	8001d44 <HAL_ADC_IRQHandler+0xca>
 8001cb0:	693b      	ldr	r3, [r7, #16]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d046      	beq.n	8001d44 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cba:	f003 0310 	and.w	r3, r3, #16
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d105      	bne.n	8001cce <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cc6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d12b      	bne.n	8001d34 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d127      	bne.n	8001d34 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cea:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d006      	beq.n	8001d00 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	689b      	ldr	r3, [r3, #8]
 8001cf8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d119      	bne.n	8001d34 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	685a      	ldr	r2, [r3, #4]
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f022 0220 	bic.w	r2, r2, #32
 8001d0e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d14:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d20:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d105      	bne.n	8001d34 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d2c:	f043 0201 	orr.w	r2, r3, #1
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001d34:	6878      	ldr	r0, [r7, #4]
 8001d36:	f000 f9a5 	bl	8002084 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f06f 0212 	mvn.w	r2, #18
 8001d42:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	f003 0304 	and.w	r3, r3, #4
 8001d4a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8001d4c:	68bb      	ldr	r3, [r7, #8]
 8001d4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d52:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8001d54:	697b      	ldr	r3, [r7, #20]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d057      	beq.n	8001e0a <HAL_ADC_IRQHandler+0x190>
 8001d5a:	693b      	ldr	r3, [r7, #16]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d054      	beq.n	8001e0a <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d64:	f003 0310 	and.w	r3, r3, #16
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d105      	bne.n	8001d78 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d70:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	689b      	ldr	r3, [r3, #8]
 8001d7e:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d139      	bne.n	8001dfa <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d8c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d006      	beq.n	8001da2 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	689b      	ldr	r3, [r3, #8]
 8001d9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d12b      	bne.n	8001dfa <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d124      	bne.n	8001dfa <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	689b      	ldr	r3, [r3, #8]
 8001db6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d11d      	bne.n	8001dfa <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d119      	bne.n	8001dfa <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	685a      	ldr	r2, [r3, #4]
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001dd4:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dda:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001de6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d105      	bne.n	8001dfa <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001df2:	f043 0201 	orr.w	r2, r3, #1
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001dfa:	6878      	ldr	r0, [r7, #4]
 8001dfc:	f000 fc0a 	bl	8002614 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f06f 020c 	mvn.w	r2, #12
 8001e08:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	f003 0301 	and.w	r3, r3, #1
 8001e10:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8001e12:	68bb      	ldr	r3, [r7, #8]
 8001e14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e18:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8001e1a:	697b      	ldr	r3, [r7, #20]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d017      	beq.n	8001e50 <HAL_ADC_IRQHandler+0x1d6>
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d014      	beq.n	8001e50 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f003 0301 	and.w	r3, r3, #1
 8001e30:	2b01      	cmp	r3, #1
 8001e32:	d10d      	bne.n	8001e50 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e38:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001e40:	6878      	ldr	r0, [r7, #4]
 8001e42:	f000 f933 	bl	80020ac <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f06f 0201 	mvn.w	r2, #1
 8001e4e:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	f003 0320 	and.w	r3, r3, #32
 8001e56:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001e5e:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8001e60:	697b      	ldr	r3, [r7, #20]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d015      	beq.n	8001e92 <HAL_ADC_IRQHandler+0x218>
 8001e66:	693b      	ldr	r3, [r7, #16]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d012      	beq.n	8001e92 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e70:	f043 0202 	orr.w	r2, r3, #2
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f06f 0220 	mvn.w	r2, #32
 8001e80:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8001e82:	6878      	ldr	r0, [r7, #4]
 8001e84:	f000 f91c 	bl	80020c0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f06f 0220 	mvn.w	r2, #32
 8001e90:	601a      	str	r2, [r3, #0]
  }
}
 8001e92:	bf00      	nop
 8001e94:	3718      	adds	r7, #24
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
	...

08001e9c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b088      	sub	sp, #32
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	60f8      	str	r0, [r7, #12]
 8001ea4:	60b9      	str	r1, [r7, #8]
 8001ea6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001eac:	2300      	movs	r3, #0
 8001eae:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001eb6:	2b01      	cmp	r3, #1
 8001eb8:	d101      	bne.n	8001ebe <HAL_ADC_Start_DMA+0x22>
 8001eba:	2302      	movs	r3, #2
 8001ebc:	e0d0      	b.n	8002060 <HAL_ADC_Start_DMA+0x1c4>
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	2201      	movs	r2, #1
 8001ec2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	689b      	ldr	r3, [r3, #8]
 8001ecc:	f003 0301 	and.w	r3, r3, #1
 8001ed0:	2b01      	cmp	r3, #1
 8001ed2:	d018      	beq.n	8001f06 <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	689a      	ldr	r2, [r3, #8]
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f042 0201 	orr.w	r2, r2, #1
 8001ee2:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001ee4:	4b60      	ldr	r3, [pc, #384]	@ (8002068 <HAL_ADC_Start_DMA+0x1cc>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4a60      	ldr	r2, [pc, #384]	@ (800206c <HAL_ADC_Start_DMA+0x1d0>)
 8001eea:	fba2 2303 	umull	r2, r3, r2, r3
 8001eee:	0c9a      	lsrs	r2, r3, #18
 8001ef0:	4613      	mov	r3, r2
 8001ef2:	005b      	lsls	r3, r3, #1
 8001ef4:	4413      	add	r3, r2
 8001ef6:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8001ef8:	e002      	b.n	8001f00 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8001efa:	697b      	ldr	r3, [r7, #20]
 8001efc:	3b01      	subs	r3, #1
 8001efe:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8001f00:	697b      	ldr	r3, [r7, #20]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d1f9      	bne.n	8001efa <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	689b      	ldr	r3, [r3, #8]
 8001f0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001f14:	d107      	bne.n	8001f26 <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	689a      	ldr	r2, [r3, #8]
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001f24:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	689b      	ldr	r3, [r3, #8]
 8001f2c:	f003 0301 	and.w	r3, r3, #1
 8001f30:	2b01      	cmp	r3, #1
 8001f32:	f040 8088 	bne.w	8002046 <HAL_ADC_Start_DMA+0x1aa>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f3a:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001f3e:	f023 0301 	bic.w	r3, r3, #1
 8001f42:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d007      	beq.n	8001f68 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f5c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001f60:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f6c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f70:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001f74:	d106      	bne.n	8001f84 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f7a:	f023 0206 	bic.w	r2, r3, #6
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	645a      	str	r2, [r3, #68]	@ 0x44
 8001f82:	e002      	b.n	8001f8a <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	2200      	movs	r2, #0
 8001f88:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f92:	4b37      	ldr	r3, [pc, #220]	@ (8002070 <HAL_ADC_Start_DMA+0x1d4>)
 8001f94:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f9a:	4a36      	ldr	r2, [pc, #216]	@ (8002074 <HAL_ADC_Start_DMA+0x1d8>)
 8001f9c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fa2:	4a35      	ldr	r2, [pc, #212]	@ (8002078 <HAL_ADC_Start_DMA+0x1dc>)
 8001fa4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001faa:	4a34      	ldr	r2, [pc, #208]	@ (800207c <HAL_ADC_Start_DMA+0x1e0>)
 8001fac:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001fb6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	685a      	ldr	r2, [r3, #4]
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8001fc6:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	689a      	ldr	r2, [r3, #8]
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001fd6:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	334c      	adds	r3, #76	@ 0x4c
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	68ba      	ldr	r2, [r7, #8]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	f000 fcde 	bl	80029a8 <HAL_DMA_Start_IT>
 8001fec:	4603      	mov	r3, r0
 8001fee:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001ff0:	69bb      	ldr	r3, [r7, #24]
 8001ff2:	685b      	ldr	r3, [r3, #4]
 8001ff4:	f003 031f 	and.w	r3, r3, #31
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d10f      	bne.n	800201c <HAL_ADC_Start_DMA+0x180>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	689b      	ldr	r3, [r3, #8]
 8002002:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002006:	2b00      	cmp	r3, #0
 8002008:	d129      	bne.n	800205e <HAL_ADC_Start_DMA+0x1c2>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	689a      	ldr	r2, [r3, #8]
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002018:	609a      	str	r2, [r3, #8]
 800201a:	e020      	b.n	800205e <HAL_ADC_Start_DMA+0x1c2>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a17      	ldr	r2, [pc, #92]	@ (8002080 <HAL_ADC_Start_DMA+0x1e4>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d11b      	bne.n	800205e <HAL_ADC_Start_DMA+0x1c2>
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	689b      	ldr	r3, [r3, #8]
 800202c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002030:	2b00      	cmp	r3, #0
 8002032:	d114      	bne.n	800205e <HAL_ADC_Start_DMA+0x1c2>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	689a      	ldr	r2, [r3, #8]
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002042:	609a      	str	r2, [r3, #8]
 8002044:	e00b      	b.n	800205e <HAL_ADC_Start_DMA+0x1c2>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800204a:	f043 0210 	orr.w	r2, r3, #16
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002056:	f043 0201 	orr.w	r2, r3, #1
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 800205e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002060:	4618      	mov	r0, r3
 8002062:	3720      	adds	r7, #32
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}
 8002068:	20000008 	.word	0x20000008
 800206c:	431bde83 	.word	0x431bde83
 8002070:	40012300 	.word	0x40012300
 8002074:	08002511 	.word	0x08002511
 8002078:	080025cb 	.word	0x080025cb
 800207c:	080025e7 	.word	0x080025e7
 8002080:	40012000 	.word	0x40012000

08002084 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002084:	b480      	push	{r7}
 8002086:	b083      	sub	sp, #12
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800208c:	bf00      	nop
 800208e:	370c      	adds	r7, #12
 8002090:	46bd      	mov	sp, r7
 8002092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002096:	4770      	bx	lr

08002098 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002098:	b480      	push	{r7}
 800209a:	b083      	sub	sp, #12
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80020a0:	bf00      	nop
 80020a2:	370c      	adds	r7, #12
 80020a4:	46bd      	mov	sp, r7
 80020a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020aa:	4770      	bx	lr

080020ac <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b083      	sub	sp, #12
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80020b4:	bf00      	nop
 80020b6:	370c      	adds	r7, #12
 80020b8:	46bd      	mov	sp, r7
 80020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020be:	4770      	bx	lr

080020c0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b083      	sub	sp, #12
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80020c8:	bf00      	nop
 80020ca:	370c      	adds	r7, #12
 80020cc:	46bd      	mov	sp, r7
 80020ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d2:	4770      	bx	lr

080020d4 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80020d4:	b480      	push	{r7}
 80020d6:	b085      	sub	sp, #20
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
 80020dc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80020de:	2300      	movs	r3, #0
 80020e0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80020e8:	2b01      	cmp	r3, #1
 80020ea:	d101      	bne.n	80020f0 <HAL_ADC_ConfigChannel+0x1c>
 80020ec:	2302      	movs	r3, #2
 80020ee:	e105      	b.n	80022fc <HAL_ADC_ConfigChannel+0x228>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2201      	movs	r2, #1
 80020f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	2b09      	cmp	r3, #9
 80020fe:	d925      	bls.n	800214c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	68d9      	ldr	r1, [r3, #12]
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	b29b      	uxth	r3, r3
 800210c:	461a      	mov	r2, r3
 800210e:	4613      	mov	r3, r2
 8002110:	005b      	lsls	r3, r3, #1
 8002112:	4413      	add	r3, r2
 8002114:	3b1e      	subs	r3, #30
 8002116:	2207      	movs	r2, #7
 8002118:	fa02 f303 	lsl.w	r3, r2, r3
 800211c:	43da      	mvns	r2, r3
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	400a      	ands	r2, r1
 8002124:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	68d9      	ldr	r1, [r3, #12]
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	689a      	ldr	r2, [r3, #8]
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	b29b      	uxth	r3, r3
 8002136:	4618      	mov	r0, r3
 8002138:	4603      	mov	r3, r0
 800213a:	005b      	lsls	r3, r3, #1
 800213c:	4403      	add	r3, r0
 800213e:	3b1e      	subs	r3, #30
 8002140:	409a      	lsls	r2, r3
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	430a      	orrs	r2, r1
 8002148:	60da      	str	r2, [r3, #12]
 800214a:	e022      	b.n	8002192 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	6919      	ldr	r1, [r3, #16]
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	b29b      	uxth	r3, r3
 8002158:	461a      	mov	r2, r3
 800215a:	4613      	mov	r3, r2
 800215c:	005b      	lsls	r3, r3, #1
 800215e:	4413      	add	r3, r2
 8002160:	2207      	movs	r2, #7
 8002162:	fa02 f303 	lsl.w	r3, r2, r3
 8002166:	43da      	mvns	r2, r3
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	400a      	ands	r2, r1
 800216e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	6919      	ldr	r1, [r3, #16]
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	689a      	ldr	r2, [r3, #8]
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	b29b      	uxth	r3, r3
 8002180:	4618      	mov	r0, r3
 8002182:	4603      	mov	r3, r0
 8002184:	005b      	lsls	r3, r3, #1
 8002186:	4403      	add	r3, r0
 8002188:	409a      	lsls	r2, r3
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	430a      	orrs	r2, r1
 8002190:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	2b06      	cmp	r3, #6
 8002198:	d824      	bhi.n	80021e4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	685a      	ldr	r2, [r3, #4]
 80021a4:	4613      	mov	r3, r2
 80021a6:	009b      	lsls	r3, r3, #2
 80021a8:	4413      	add	r3, r2
 80021aa:	3b05      	subs	r3, #5
 80021ac:	221f      	movs	r2, #31
 80021ae:	fa02 f303 	lsl.w	r3, r2, r3
 80021b2:	43da      	mvns	r2, r3
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	400a      	ands	r2, r1
 80021ba:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	b29b      	uxth	r3, r3
 80021c8:	4618      	mov	r0, r3
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	685a      	ldr	r2, [r3, #4]
 80021ce:	4613      	mov	r3, r2
 80021d0:	009b      	lsls	r3, r3, #2
 80021d2:	4413      	add	r3, r2
 80021d4:	3b05      	subs	r3, #5
 80021d6:	fa00 f203 	lsl.w	r2, r0, r3
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	430a      	orrs	r2, r1
 80021e0:	635a      	str	r2, [r3, #52]	@ 0x34
 80021e2:	e04c      	b.n	800227e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	2b0c      	cmp	r3, #12
 80021ea:	d824      	bhi.n	8002236 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	685a      	ldr	r2, [r3, #4]
 80021f6:	4613      	mov	r3, r2
 80021f8:	009b      	lsls	r3, r3, #2
 80021fa:	4413      	add	r3, r2
 80021fc:	3b23      	subs	r3, #35	@ 0x23
 80021fe:	221f      	movs	r2, #31
 8002200:	fa02 f303 	lsl.w	r3, r2, r3
 8002204:	43da      	mvns	r2, r3
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	400a      	ands	r2, r1
 800220c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	b29b      	uxth	r3, r3
 800221a:	4618      	mov	r0, r3
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	685a      	ldr	r2, [r3, #4]
 8002220:	4613      	mov	r3, r2
 8002222:	009b      	lsls	r3, r3, #2
 8002224:	4413      	add	r3, r2
 8002226:	3b23      	subs	r3, #35	@ 0x23
 8002228:	fa00 f203 	lsl.w	r2, r0, r3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	430a      	orrs	r2, r1
 8002232:	631a      	str	r2, [r3, #48]	@ 0x30
 8002234:	e023      	b.n	800227e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	685a      	ldr	r2, [r3, #4]
 8002240:	4613      	mov	r3, r2
 8002242:	009b      	lsls	r3, r3, #2
 8002244:	4413      	add	r3, r2
 8002246:	3b41      	subs	r3, #65	@ 0x41
 8002248:	221f      	movs	r2, #31
 800224a:	fa02 f303 	lsl.w	r3, r2, r3
 800224e:	43da      	mvns	r2, r3
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	400a      	ands	r2, r1
 8002256:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	b29b      	uxth	r3, r3
 8002264:	4618      	mov	r0, r3
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	685a      	ldr	r2, [r3, #4]
 800226a:	4613      	mov	r3, r2
 800226c:	009b      	lsls	r3, r3, #2
 800226e:	4413      	add	r3, r2
 8002270:	3b41      	subs	r3, #65	@ 0x41
 8002272:	fa00 f203 	lsl.w	r2, r0, r3
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	430a      	orrs	r2, r1
 800227c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800227e:	4b22      	ldr	r3, [pc, #136]	@ (8002308 <HAL_ADC_ConfigChannel+0x234>)
 8002280:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4a21      	ldr	r2, [pc, #132]	@ (800230c <HAL_ADC_ConfigChannel+0x238>)
 8002288:	4293      	cmp	r3, r2
 800228a:	d109      	bne.n	80022a0 <HAL_ADC_ConfigChannel+0x1cc>
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	2b12      	cmp	r3, #18
 8002292:	d105      	bne.n	80022a0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a19      	ldr	r2, [pc, #100]	@ (800230c <HAL_ADC_ConfigChannel+0x238>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d123      	bne.n	80022f2 <HAL_ADC_ConfigChannel+0x21e>
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	2b10      	cmp	r3, #16
 80022b0:	d003      	beq.n	80022ba <HAL_ADC_ConfigChannel+0x1e6>
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	2b11      	cmp	r3, #17
 80022b8:	d11b      	bne.n	80022f2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	2b10      	cmp	r3, #16
 80022cc:	d111      	bne.n	80022f2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80022ce:	4b10      	ldr	r3, [pc, #64]	@ (8002310 <HAL_ADC_ConfigChannel+0x23c>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a10      	ldr	r2, [pc, #64]	@ (8002314 <HAL_ADC_ConfigChannel+0x240>)
 80022d4:	fba2 2303 	umull	r2, r3, r2, r3
 80022d8:	0c9a      	lsrs	r2, r3, #18
 80022da:	4613      	mov	r3, r2
 80022dc:	009b      	lsls	r3, r3, #2
 80022de:	4413      	add	r3, r2
 80022e0:	005b      	lsls	r3, r3, #1
 80022e2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80022e4:	e002      	b.n	80022ec <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80022e6:	68bb      	ldr	r3, [r7, #8]
 80022e8:	3b01      	subs	r3, #1
 80022ea:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80022ec:	68bb      	ldr	r3, [r7, #8]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d1f9      	bne.n	80022e6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2200      	movs	r2, #0
 80022f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80022fa:	2300      	movs	r3, #0
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	3714      	adds	r7, #20
 8002300:	46bd      	mov	sp, r7
 8002302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002306:	4770      	bx	lr
 8002308:	40012300 	.word	0x40012300
 800230c:	40012000 	.word	0x40012000
 8002310:	20000008 	.word	0x20000008
 8002314:	431bde83 	.word	0x431bde83

08002318 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002318:	b480      	push	{r7}
 800231a:	b085      	sub	sp, #20
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002320:	4b79      	ldr	r3, [pc, #484]	@ (8002508 <ADC_Init+0x1f0>)
 8002322:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	685a      	ldr	r2, [r3, #4]
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	431a      	orrs	r2, r3
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	685a      	ldr	r2, [r3, #4]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800234c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	6859      	ldr	r1, [r3, #4]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	691b      	ldr	r3, [r3, #16]
 8002358:	021a      	lsls	r2, r3, #8
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	430a      	orrs	r2, r1
 8002360:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	685a      	ldr	r2, [r3, #4]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002370:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	6859      	ldr	r1, [r3, #4]
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	689a      	ldr	r2, [r3, #8]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	430a      	orrs	r2, r1
 8002382:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	689a      	ldr	r2, [r3, #8]
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002392:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	6899      	ldr	r1, [r3, #8]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	68da      	ldr	r2, [r3, #12]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	430a      	orrs	r2, r1
 80023a4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023aa:	4a58      	ldr	r2, [pc, #352]	@ (800250c <ADC_Init+0x1f4>)
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d022      	beq.n	80023f6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	689a      	ldr	r2, [r3, #8]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80023be:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	6899      	ldr	r1, [r3, #8]
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	430a      	orrs	r2, r1
 80023d0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	689a      	ldr	r2, [r3, #8]
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80023e0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	6899      	ldr	r1, [r3, #8]
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	430a      	orrs	r2, r1
 80023f2:	609a      	str	r2, [r3, #8]
 80023f4:	e00f      	b.n	8002416 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	689a      	ldr	r2, [r3, #8]
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002404:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	689a      	ldr	r2, [r3, #8]
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002414:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	689a      	ldr	r2, [r3, #8]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f022 0202 	bic.w	r2, r2, #2
 8002424:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	6899      	ldr	r1, [r3, #8]
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	7e1b      	ldrb	r3, [r3, #24]
 8002430:	005a      	lsls	r2, r3, #1
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	430a      	orrs	r2, r1
 8002438:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d01b      	beq.n	800247c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	685a      	ldr	r2, [r3, #4]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002452:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	685a      	ldr	r2, [r3, #4]
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002462:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	6859      	ldr	r1, [r3, #4]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800246e:	3b01      	subs	r3, #1
 8002470:	035a      	lsls	r2, r3, #13
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	430a      	orrs	r2, r1
 8002478:	605a      	str	r2, [r3, #4]
 800247a:	e007      	b.n	800248c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	685a      	ldr	r2, [r3, #4]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800248a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800249a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	69db      	ldr	r3, [r3, #28]
 80024a6:	3b01      	subs	r3, #1
 80024a8:	051a      	lsls	r2, r3, #20
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	430a      	orrs	r2, r1
 80024b0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	689a      	ldr	r2, [r3, #8]
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80024c0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	6899      	ldr	r1, [r3, #8]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80024ce:	025a      	lsls	r2, r3, #9
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	430a      	orrs	r2, r1
 80024d6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	689a      	ldr	r2, [r3, #8]
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80024e6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	6899      	ldr	r1, [r3, #8]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	695b      	ldr	r3, [r3, #20]
 80024f2:	029a      	lsls	r2, r3, #10
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	430a      	orrs	r2, r1
 80024fa:	609a      	str	r2, [r3, #8]
}
 80024fc:	bf00      	nop
 80024fe:	3714      	adds	r7, #20
 8002500:	46bd      	mov	sp, r7
 8002502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002506:	4770      	bx	lr
 8002508:	40012300 	.word	0x40012300
 800250c:	0f000001 	.word	0x0f000001

08002510 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b084      	sub	sp, #16
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800251c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002522:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002526:	2b00      	cmp	r3, #0
 8002528:	d13c      	bne.n	80025a4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800252e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	689b      	ldr	r3, [r3, #8]
 800253c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002540:	2b00      	cmp	r3, #0
 8002542:	d12b      	bne.n	800259c <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002548:	2b00      	cmp	r3, #0
 800254a:	d127      	bne.n	800259c <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002552:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002556:	2b00      	cmp	r3, #0
 8002558:	d006      	beq.n	8002568 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	689b      	ldr	r3, [r3, #8]
 8002560:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002564:	2b00      	cmp	r3, #0
 8002566:	d119      	bne.n	800259c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	685a      	ldr	r2, [r3, #4]
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f022 0220 	bic.w	r2, r2, #32
 8002576:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800257c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002588:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800258c:	2b00      	cmp	r3, #0
 800258e:	d105      	bne.n	800259c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002594:	f043 0201 	orr.w	r2, r3, #1
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800259c:	68f8      	ldr	r0, [r7, #12]
 800259e:	f7ff fd71 	bl	8002084 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80025a2:	e00e      	b.n	80025c2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025a8:	f003 0310 	and.w	r3, r3, #16
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d003      	beq.n	80025b8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80025b0:	68f8      	ldr	r0, [r7, #12]
 80025b2:	f7ff fd85 	bl	80020c0 <HAL_ADC_ErrorCallback>
}
 80025b6:	e004      	b.n	80025c2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025be:	6878      	ldr	r0, [r7, #4]
 80025c0:	4798      	blx	r3
}
 80025c2:	bf00      	nop
 80025c4:	3710      	adds	r7, #16
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}

080025ca <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80025ca:	b580      	push	{r7, lr}
 80025cc:	b084      	sub	sp, #16
 80025ce:	af00      	add	r7, sp, #0
 80025d0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025d6:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80025d8:	68f8      	ldr	r0, [r7, #12]
 80025da:	f7ff fd5d 	bl	8002098 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80025de:	bf00      	nop
 80025e0:	3710      	adds	r7, #16
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}

080025e6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80025e6:	b580      	push	{r7, lr}
 80025e8:	b084      	sub	sp, #16
 80025ea:	af00      	add	r7, sp, #0
 80025ec:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025f2:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	2240      	movs	r2, #64	@ 0x40
 80025f8:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025fe:	f043 0204 	orr.w	r2, r3, #4
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002606:	68f8      	ldr	r0, [r7, #12]
 8002608:	f7ff fd5a 	bl	80020c0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800260c:	bf00      	nop
 800260e:	3710      	adds	r7, #16
 8002610:	46bd      	mov	sp, r7
 8002612:	bd80      	pop	{r7, pc}

08002614 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002614:	b480      	push	{r7}
 8002616:	b083      	sub	sp, #12
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800261c:	bf00      	nop
 800261e:	370c      	adds	r7, #12
 8002620:	46bd      	mov	sp, r7
 8002622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002626:	4770      	bx	lr

08002628 <__NVIC_SetPriorityGrouping>:
{
 8002628:	b480      	push	{r7}
 800262a:	b085      	sub	sp, #20
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	f003 0307 	and.w	r3, r3, #7
 8002636:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002638:	4b0c      	ldr	r3, [pc, #48]	@ (800266c <__NVIC_SetPriorityGrouping+0x44>)
 800263a:	68db      	ldr	r3, [r3, #12]
 800263c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800263e:	68ba      	ldr	r2, [r7, #8]
 8002640:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002644:	4013      	ands	r3, r2
 8002646:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002650:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002654:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002658:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800265a:	4a04      	ldr	r2, [pc, #16]	@ (800266c <__NVIC_SetPriorityGrouping+0x44>)
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	60d3      	str	r3, [r2, #12]
}
 8002660:	bf00      	nop
 8002662:	3714      	adds	r7, #20
 8002664:	46bd      	mov	sp, r7
 8002666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266a:	4770      	bx	lr
 800266c:	e000ed00 	.word	0xe000ed00

08002670 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002670:	b480      	push	{r7}
 8002672:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002674:	4b04      	ldr	r3, [pc, #16]	@ (8002688 <__NVIC_GetPriorityGrouping+0x18>)
 8002676:	68db      	ldr	r3, [r3, #12]
 8002678:	0a1b      	lsrs	r3, r3, #8
 800267a:	f003 0307 	and.w	r3, r3, #7
}
 800267e:	4618      	mov	r0, r3
 8002680:	46bd      	mov	sp, r7
 8002682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002686:	4770      	bx	lr
 8002688:	e000ed00 	.word	0xe000ed00

0800268c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800268c:	b480      	push	{r7}
 800268e:	b083      	sub	sp, #12
 8002690:	af00      	add	r7, sp, #0
 8002692:	4603      	mov	r3, r0
 8002694:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002696:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800269a:	2b00      	cmp	r3, #0
 800269c:	db0b      	blt.n	80026b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800269e:	79fb      	ldrb	r3, [r7, #7]
 80026a0:	f003 021f 	and.w	r2, r3, #31
 80026a4:	4907      	ldr	r1, [pc, #28]	@ (80026c4 <__NVIC_EnableIRQ+0x38>)
 80026a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026aa:	095b      	lsrs	r3, r3, #5
 80026ac:	2001      	movs	r0, #1
 80026ae:	fa00 f202 	lsl.w	r2, r0, r2
 80026b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80026b6:	bf00      	nop
 80026b8:	370c      	adds	r7, #12
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr
 80026c2:	bf00      	nop
 80026c4:	e000e100 	.word	0xe000e100

080026c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b083      	sub	sp, #12
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	4603      	mov	r3, r0
 80026d0:	6039      	str	r1, [r7, #0]
 80026d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	db0a      	blt.n	80026f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	b2da      	uxtb	r2, r3
 80026e0:	490c      	ldr	r1, [pc, #48]	@ (8002714 <__NVIC_SetPriority+0x4c>)
 80026e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026e6:	0112      	lsls	r2, r2, #4
 80026e8:	b2d2      	uxtb	r2, r2
 80026ea:	440b      	add	r3, r1
 80026ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026f0:	e00a      	b.n	8002708 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	b2da      	uxtb	r2, r3
 80026f6:	4908      	ldr	r1, [pc, #32]	@ (8002718 <__NVIC_SetPriority+0x50>)
 80026f8:	79fb      	ldrb	r3, [r7, #7]
 80026fa:	f003 030f 	and.w	r3, r3, #15
 80026fe:	3b04      	subs	r3, #4
 8002700:	0112      	lsls	r2, r2, #4
 8002702:	b2d2      	uxtb	r2, r2
 8002704:	440b      	add	r3, r1
 8002706:	761a      	strb	r2, [r3, #24]
}
 8002708:	bf00      	nop
 800270a:	370c      	adds	r7, #12
 800270c:	46bd      	mov	sp, r7
 800270e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002712:	4770      	bx	lr
 8002714:	e000e100 	.word	0xe000e100
 8002718:	e000ed00 	.word	0xe000ed00

0800271c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800271c:	b480      	push	{r7}
 800271e:	b089      	sub	sp, #36	@ 0x24
 8002720:	af00      	add	r7, sp, #0
 8002722:	60f8      	str	r0, [r7, #12]
 8002724:	60b9      	str	r1, [r7, #8]
 8002726:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	f003 0307 	and.w	r3, r3, #7
 800272e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002730:	69fb      	ldr	r3, [r7, #28]
 8002732:	f1c3 0307 	rsb	r3, r3, #7
 8002736:	2b04      	cmp	r3, #4
 8002738:	bf28      	it	cs
 800273a:	2304      	movcs	r3, #4
 800273c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800273e:	69fb      	ldr	r3, [r7, #28]
 8002740:	3304      	adds	r3, #4
 8002742:	2b06      	cmp	r3, #6
 8002744:	d902      	bls.n	800274c <NVIC_EncodePriority+0x30>
 8002746:	69fb      	ldr	r3, [r7, #28]
 8002748:	3b03      	subs	r3, #3
 800274a:	e000      	b.n	800274e <NVIC_EncodePriority+0x32>
 800274c:	2300      	movs	r3, #0
 800274e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002750:	f04f 32ff 	mov.w	r2, #4294967295
 8002754:	69bb      	ldr	r3, [r7, #24]
 8002756:	fa02 f303 	lsl.w	r3, r2, r3
 800275a:	43da      	mvns	r2, r3
 800275c:	68bb      	ldr	r3, [r7, #8]
 800275e:	401a      	ands	r2, r3
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002764:	f04f 31ff 	mov.w	r1, #4294967295
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	fa01 f303 	lsl.w	r3, r1, r3
 800276e:	43d9      	mvns	r1, r3
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002774:	4313      	orrs	r3, r2
         );
}
 8002776:	4618      	mov	r0, r3
 8002778:	3724      	adds	r7, #36	@ 0x24
 800277a:	46bd      	mov	sp, r7
 800277c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002780:	4770      	bx	lr
	...

08002784 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b082      	sub	sp, #8
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	3b01      	subs	r3, #1
 8002790:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002794:	d301      	bcc.n	800279a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002796:	2301      	movs	r3, #1
 8002798:	e00f      	b.n	80027ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800279a:	4a0a      	ldr	r2, [pc, #40]	@ (80027c4 <SysTick_Config+0x40>)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	3b01      	subs	r3, #1
 80027a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027a2:	210f      	movs	r1, #15
 80027a4:	f04f 30ff 	mov.w	r0, #4294967295
 80027a8:	f7ff ff8e 	bl	80026c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027ac:	4b05      	ldr	r3, [pc, #20]	@ (80027c4 <SysTick_Config+0x40>)
 80027ae:	2200      	movs	r2, #0
 80027b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027b2:	4b04      	ldr	r3, [pc, #16]	@ (80027c4 <SysTick_Config+0x40>)
 80027b4:	2207      	movs	r2, #7
 80027b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027b8:	2300      	movs	r3, #0
}
 80027ba:	4618      	mov	r0, r3
 80027bc:	3708      	adds	r7, #8
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	e000e010 	.word	0xe000e010

080027c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b082      	sub	sp, #8
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027d0:	6878      	ldr	r0, [r7, #4]
 80027d2:	f7ff ff29 	bl	8002628 <__NVIC_SetPriorityGrouping>
}
 80027d6:	bf00      	nop
 80027d8:	3708      	adds	r7, #8
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}

080027de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027de:	b580      	push	{r7, lr}
 80027e0:	b086      	sub	sp, #24
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	4603      	mov	r3, r0
 80027e6:	60b9      	str	r1, [r7, #8]
 80027e8:	607a      	str	r2, [r7, #4]
 80027ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80027ec:	2300      	movs	r3, #0
 80027ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027f0:	f7ff ff3e 	bl	8002670 <__NVIC_GetPriorityGrouping>
 80027f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027f6:	687a      	ldr	r2, [r7, #4]
 80027f8:	68b9      	ldr	r1, [r7, #8]
 80027fa:	6978      	ldr	r0, [r7, #20]
 80027fc:	f7ff ff8e 	bl	800271c <NVIC_EncodePriority>
 8002800:	4602      	mov	r2, r0
 8002802:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002806:	4611      	mov	r1, r2
 8002808:	4618      	mov	r0, r3
 800280a:	f7ff ff5d 	bl	80026c8 <__NVIC_SetPriority>
}
 800280e:	bf00      	nop
 8002810:	3718      	adds	r7, #24
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}

08002816 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002816:	b580      	push	{r7, lr}
 8002818:	b082      	sub	sp, #8
 800281a:	af00      	add	r7, sp, #0
 800281c:	4603      	mov	r3, r0
 800281e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002820:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002824:	4618      	mov	r0, r3
 8002826:	f7ff ff31 	bl	800268c <__NVIC_EnableIRQ>
}
 800282a:	bf00      	nop
 800282c:	3708      	adds	r7, #8
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}

08002832 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002832:	b580      	push	{r7, lr}
 8002834:	b082      	sub	sp, #8
 8002836:	af00      	add	r7, sp, #0
 8002838:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800283a:	6878      	ldr	r0, [r7, #4]
 800283c:	f7ff ffa2 	bl	8002784 <SysTick_Config>
 8002840:	4603      	mov	r3, r0
}
 8002842:	4618      	mov	r0, r3
 8002844:	3708      	adds	r7, #8
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}
	...

0800284c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b086      	sub	sp, #24
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002854:	2300      	movs	r3, #0
 8002856:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002858:	f7ff f99c 	bl	8001b94 <HAL_GetTick>
 800285c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d101      	bne.n	8002868 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002864:	2301      	movs	r3, #1
 8002866:	e099      	b.n	800299c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2202      	movs	r2, #2
 800286c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2200      	movs	r2, #0
 8002874:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	681a      	ldr	r2, [r3, #0]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f022 0201 	bic.w	r2, r2, #1
 8002886:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002888:	e00f      	b.n	80028aa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800288a:	f7ff f983 	bl	8001b94 <HAL_GetTick>
 800288e:	4602      	mov	r2, r0
 8002890:	693b      	ldr	r3, [r7, #16]
 8002892:	1ad3      	subs	r3, r2, r3
 8002894:	2b05      	cmp	r3, #5
 8002896:	d908      	bls.n	80028aa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2220      	movs	r2, #32
 800289c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2203      	movs	r2, #3
 80028a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80028a6:	2303      	movs	r3, #3
 80028a8:	e078      	b.n	800299c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f003 0301 	and.w	r3, r3, #1
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d1e8      	bne.n	800288a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80028c0:	697a      	ldr	r2, [r7, #20]
 80028c2:	4b38      	ldr	r3, [pc, #224]	@ (80029a4 <HAL_DMA_Init+0x158>)
 80028c4:	4013      	ands	r3, r2
 80028c6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	685a      	ldr	r2, [r3, #4]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80028d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	691b      	ldr	r3, [r3, #16]
 80028dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	699b      	ldr	r3, [r3, #24]
 80028e8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028ee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6a1b      	ldr	r3, [r3, #32]
 80028f4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80028f6:	697a      	ldr	r2, [r7, #20]
 80028f8:	4313      	orrs	r3, r2
 80028fa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002900:	2b04      	cmp	r3, #4
 8002902:	d107      	bne.n	8002914 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800290c:	4313      	orrs	r3, r2
 800290e:	697a      	ldr	r2, [r7, #20]
 8002910:	4313      	orrs	r3, r2
 8002912:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	697a      	ldr	r2, [r7, #20]
 800291a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	695b      	ldr	r3, [r3, #20]
 8002922:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002924:	697b      	ldr	r3, [r7, #20]
 8002926:	f023 0307 	bic.w	r3, r3, #7
 800292a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002930:	697a      	ldr	r2, [r7, #20]
 8002932:	4313      	orrs	r3, r2
 8002934:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800293a:	2b04      	cmp	r3, #4
 800293c:	d117      	bne.n	800296e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002942:	697a      	ldr	r2, [r7, #20]
 8002944:	4313      	orrs	r3, r2
 8002946:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800294c:	2b00      	cmp	r3, #0
 800294e:	d00e      	beq.n	800296e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002950:	6878      	ldr	r0, [r7, #4]
 8002952:	f000 fa6f 	bl	8002e34 <DMA_CheckFifoParam>
 8002956:	4603      	mov	r3, r0
 8002958:	2b00      	cmp	r3, #0
 800295a:	d008      	beq.n	800296e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2240      	movs	r2, #64	@ 0x40
 8002960:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2201      	movs	r2, #1
 8002966:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800296a:	2301      	movs	r3, #1
 800296c:	e016      	b.n	800299c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	697a      	ldr	r2, [r7, #20]
 8002974:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002976:	6878      	ldr	r0, [r7, #4]
 8002978:	f000 fa26 	bl	8002dc8 <DMA_CalcBaseAndBitshift>
 800297c:	4603      	mov	r3, r0
 800297e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002984:	223f      	movs	r2, #63	@ 0x3f
 8002986:	409a      	lsls	r2, r3
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2200      	movs	r2, #0
 8002990:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2201      	movs	r2, #1
 8002996:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800299a:	2300      	movs	r3, #0
}
 800299c:	4618      	mov	r0, r3
 800299e:	3718      	adds	r7, #24
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bd80      	pop	{r7, pc}
 80029a4:	f010803f 	.word	0xf010803f

080029a8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b086      	sub	sp, #24
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	60f8      	str	r0, [r7, #12]
 80029b0:	60b9      	str	r1, [r7, #8]
 80029b2:	607a      	str	r2, [r7, #4]
 80029b4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80029b6:	2300      	movs	r3, #0
 80029b8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029be:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80029c6:	2b01      	cmp	r3, #1
 80029c8:	d101      	bne.n	80029ce <HAL_DMA_Start_IT+0x26>
 80029ca:	2302      	movs	r3, #2
 80029cc:	e040      	b.n	8002a50 <HAL_DMA_Start_IT+0xa8>
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	2201      	movs	r2, #1
 80029d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80029dc:	b2db      	uxtb	r3, r3
 80029de:	2b01      	cmp	r3, #1
 80029e0:	d12f      	bne.n	8002a42 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	2202      	movs	r2, #2
 80029e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	2200      	movs	r2, #0
 80029ee:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	687a      	ldr	r2, [r7, #4]
 80029f4:	68b9      	ldr	r1, [r7, #8]
 80029f6:	68f8      	ldr	r0, [r7, #12]
 80029f8:	f000 f9b8 	bl	8002d6c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a00:	223f      	movs	r2, #63	@ 0x3f
 8002a02:	409a      	lsls	r2, r3
 8002a04:	693b      	ldr	r3, [r7, #16]
 8002a06:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f042 0216 	orr.w	r2, r2, #22
 8002a16:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d007      	beq.n	8002a30 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	681a      	ldr	r2, [r3, #0]
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f042 0208 	orr.w	r2, r2, #8
 8002a2e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	681a      	ldr	r2, [r3, #0]
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f042 0201 	orr.w	r2, r2, #1
 8002a3e:	601a      	str	r2, [r3, #0]
 8002a40:	e005      	b.n	8002a4e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	2200      	movs	r2, #0
 8002a46:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002a4a:	2302      	movs	r3, #2
 8002a4c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002a4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a50:	4618      	mov	r0, r3
 8002a52:	3718      	adds	r7, #24
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}

08002a58 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b086      	sub	sp, #24
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002a60:	2300      	movs	r3, #0
 8002a62:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002a64:	4b8e      	ldr	r3, [pc, #568]	@ (8002ca0 <HAL_DMA_IRQHandler+0x248>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a8e      	ldr	r2, [pc, #568]	@ (8002ca4 <HAL_DMA_IRQHandler+0x24c>)
 8002a6a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a6e:	0a9b      	lsrs	r3, r3, #10
 8002a70:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a76:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002a78:	693b      	ldr	r3, [r7, #16]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a82:	2208      	movs	r2, #8
 8002a84:	409a      	lsls	r2, r3
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	4013      	ands	r3, r2
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d01a      	beq.n	8002ac4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f003 0304 	and.w	r3, r3, #4
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d013      	beq.n	8002ac4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f022 0204 	bic.w	r2, r2, #4
 8002aaa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ab0:	2208      	movs	r2, #8
 8002ab2:	409a      	lsls	r2, r3
 8002ab4:	693b      	ldr	r3, [r7, #16]
 8002ab6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002abc:	f043 0201 	orr.w	r2, r3, #1
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ac8:	2201      	movs	r2, #1
 8002aca:	409a      	lsls	r2, r3
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	4013      	ands	r3, r2
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d012      	beq.n	8002afa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	695b      	ldr	r3, [r3, #20]
 8002ada:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d00b      	beq.n	8002afa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	409a      	lsls	r2, r3
 8002aea:	693b      	ldr	r3, [r7, #16]
 8002aec:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002af2:	f043 0202 	orr.w	r2, r3, #2
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002afe:	2204      	movs	r2, #4
 8002b00:	409a      	lsls	r2, r3
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	4013      	ands	r3, r2
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d012      	beq.n	8002b30 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f003 0302 	and.w	r3, r3, #2
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d00b      	beq.n	8002b30 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b1c:	2204      	movs	r2, #4
 8002b1e:	409a      	lsls	r2, r3
 8002b20:	693b      	ldr	r3, [r7, #16]
 8002b22:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b28:	f043 0204 	orr.w	r2, r3, #4
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b34:	2210      	movs	r2, #16
 8002b36:	409a      	lsls	r2, r3
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d043      	beq.n	8002bc8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f003 0308 	and.w	r3, r3, #8
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d03c      	beq.n	8002bc8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b52:	2210      	movs	r2, #16
 8002b54:	409a      	lsls	r2, r3
 8002b56:	693b      	ldr	r3, [r7, #16]
 8002b58:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d018      	beq.n	8002b9a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d108      	bne.n	8002b88 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d024      	beq.n	8002bc8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b82:	6878      	ldr	r0, [r7, #4]
 8002b84:	4798      	blx	r3
 8002b86:	e01f      	b.n	8002bc8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d01b      	beq.n	8002bc8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b94:	6878      	ldr	r0, [r7, #4]
 8002b96:	4798      	blx	r3
 8002b98:	e016      	b.n	8002bc8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d107      	bne.n	8002bb8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	681a      	ldr	r2, [r3, #0]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f022 0208 	bic.w	r2, r2, #8
 8002bb6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d003      	beq.n	8002bc8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bc4:	6878      	ldr	r0, [r7, #4]
 8002bc6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bcc:	2220      	movs	r2, #32
 8002bce:	409a      	lsls	r2, r3
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	f000 808f 	beq.w	8002cf8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f003 0310 	and.w	r3, r3, #16
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	f000 8087 	beq.w	8002cf8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bee:	2220      	movs	r2, #32
 8002bf0:	409a      	lsls	r2, r3
 8002bf2:	693b      	ldr	r3, [r7, #16]
 8002bf4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002bfc:	b2db      	uxtb	r3, r3
 8002bfe:	2b05      	cmp	r3, #5
 8002c00:	d136      	bne.n	8002c70 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	681a      	ldr	r2, [r3, #0]
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f022 0216 	bic.w	r2, r2, #22
 8002c10:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	695a      	ldr	r2, [r3, #20]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002c20:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d103      	bne.n	8002c32 <HAL_DMA_IRQHandler+0x1da>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d007      	beq.n	8002c42 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	681a      	ldr	r2, [r3, #0]
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f022 0208 	bic.w	r2, r2, #8
 8002c40:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c46:	223f      	movs	r2, #63	@ 0x3f
 8002c48:	409a      	lsls	r2, r3
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2201      	movs	r2, #1
 8002c52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d07e      	beq.n	8002d64 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c6a:	6878      	ldr	r0, [r7, #4]
 8002c6c:	4798      	blx	r3
        }
        return;
 8002c6e:	e079      	b.n	8002d64 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d01d      	beq.n	8002cba <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d10d      	bne.n	8002ca8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d031      	beq.n	8002cf8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c98:	6878      	ldr	r0, [r7, #4]
 8002c9a:	4798      	blx	r3
 8002c9c:	e02c      	b.n	8002cf8 <HAL_DMA_IRQHandler+0x2a0>
 8002c9e:	bf00      	nop
 8002ca0:	20000008 	.word	0x20000008
 8002ca4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d023      	beq.n	8002cf8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cb4:	6878      	ldr	r0, [r7, #4]
 8002cb6:	4798      	blx	r3
 8002cb8:	e01e      	b.n	8002cf8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d10f      	bne.n	8002ce8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	681a      	ldr	r2, [r3, #0]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f022 0210 	bic.w	r2, r2, #16
 8002cd6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2201      	movs	r2, #1
 8002cdc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d003      	beq.n	8002cf8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cf4:	6878      	ldr	r0, [r7, #4]
 8002cf6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d032      	beq.n	8002d66 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d04:	f003 0301 	and.w	r3, r3, #1
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d022      	beq.n	8002d52 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2205      	movs	r2, #5
 8002d10:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	681a      	ldr	r2, [r3, #0]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f022 0201 	bic.w	r2, r2, #1
 8002d22:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	3301      	adds	r3, #1
 8002d28:	60bb      	str	r3, [r7, #8]
 8002d2a:	697a      	ldr	r2, [r7, #20]
 8002d2c:	429a      	cmp	r2, r3
 8002d2e:	d307      	bcc.n	8002d40 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f003 0301 	and.w	r3, r3, #1
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d1f2      	bne.n	8002d24 <HAL_DMA_IRQHandler+0x2cc>
 8002d3e:	e000      	b.n	8002d42 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002d40:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2201      	movs	r2, #1
 8002d46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d005      	beq.n	8002d66 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d5e:	6878      	ldr	r0, [r7, #4]
 8002d60:	4798      	blx	r3
 8002d62:	e000      	b.n	8002d66 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002d64:	bf00      	nop
    }
  }
}
 8002d66:	3718      	adds	r7, #24
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}

08002d6c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b085      	sub	sp, #20
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	60f8      	str	r0, [r7, #12]
 8002d74:	60b9      	str	r1, [r7, #8]
 8002d76:	607a      	str	r2, [r7, #4]
 8002d78:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	681a      	ldr	r2, [r3, #0]
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002d88:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	683a      	ldr	r2, [r7, #0]
 8002d90:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	2b40      	cmp	r3, #64	@ 0x40
 8002d98:	d108      	bne.n	8002dac <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	687a      	ldr	r2, [r7, #4]
 8002da0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	68ba      	ldr	r2, [r7, #8]
 8002da8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002daa:	e007      	b.n	8002dbc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	68ba      	ldr	r2, [r7, #8]
 8002db2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	687a      	ldr	r2, [r7, #4]
 8002dba:	60da      	str	r2, [r3, #12]
}
 8002dbc:	bf00      	nop
 8002dbe:	3714      	adds	r7, #20
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc6:	4770      	bx	lr

08002dc8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b085      	sub	sp, #20
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	b2db      	uxtb	r3, r3
 8002dd6:	3b10      	subs	r3, #16
 8002dd8:	4a14      	ldr	r2, [pc, #80]	@ (8002e2c <DMA_CalcBaseAndBitshift+0x64>)
 8002dda:	fba2 2303 	umull	r2, r3, r2, r3
 8002dde:	091b      	lsrs	r3, r3, #4
 8002de0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002de2:	4a13      	ldr	r2, [pc, #76]	@ (8002e30 <DMA_CalcBaseAndBitshift+0x68>)
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	4413      	add	r3, r2
 8002de8:	781b      	ldrb	r3, [r3, #0]
 8002dea:	461a      	mov	r2, r3
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	2b03      	cmp	r3, #3
 8002df4:	d909      	bls.n	8002e0a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002dfe:	f023 0303 	bic.w	r3, r3, #3
 8002e02:	1d1a      	adds	r2, r3, #4
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	659a      	str	r2, [r3, #88]	@ 0x58
 8002e08:	e007      	b.n	8002e1a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002e12:	f023 0303 	bic.w	r3, r3, #3
 8002e16:	687a      	ldr	r2, [r7, #4]
 8002e18:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	3714      	adds	r7, #20
 8002e22:	46bd      	mov	sp, r7
 8002e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e28:	4770      	bx	lr
 8002e2a:	bf00      	nop
 8002e2c:	aaaaaaab 	.word	0xaaaaaaab
 8002e30:	0800c798 	.word	0x0800c798

08002e34 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002e34:	b480      	push	{r7}
 8002e36:	b085      	sub	sp, #20
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e44:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	699b      	ldr	r3, [r3, #24]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d11f      	bne.n	8002e8e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002e4e:	68bb      	ldr	r3, [r7, #8]
 8002e50:	2b03      	cmp	r3, #3
 8002e52:	d856      	bhi.n	8002f02 <DMA_CheckFifoParam+0xce>
 8002e54:	a201      	add	r2, pc, #4	@ (adr r2, 8002e5c <DMA_CheckFifoParam+0x28>)
 8002e56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e5a:	bf00      	nop
 8002e5c:	08002e6d 	.word	0x08002e6d
 8002e60:	08002e7f 	.word	0x08002e7f
 8002e64:	08002e6d 	.word	0x08002e6d
 8002e68:	08002f03 	.word	0x08002f03
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e70:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d046      	beq.n	8002f06 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e7c:	e043      	b.n	8002f06 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e82:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002e86:	d140      	bne.n	8002f0a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e8c:	e03d      	b.n	8002f0a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	699b      	ldr	r3, [r3, #24]
 8002e92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e96:	d121      	bne.n	8002edc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	2b03      	cmp	r3, #3
 8002e9c:	d837      	bhi.n	8002f0e <DMA_CheckFifoParam+0xda>
 8002e9e:	a201      	add	r2, pc, #4	@ (adr r2, 8002ea4 <DMA_CheckFifoParam+0x70>)
 8002ea0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ea4:	08002eb5 	.word	0x08002eb5
 8002ea8:	08002ebb 	.word	0x08002ebb
 8002eac:	08002eb5 	.word	0x08002eb5
 8002eb0:	08002ecd 	.word	0x08002ecd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	73fb      	strb	r3, [r7, #15]
      break;
 8002eb8:	e030      	b.n	8002f1c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ebe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d025      	beq.n	8002f12 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002eca:	e022      	b.n	8002f12 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ed0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002ed4:	d11f      	bne.n	8002f16 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002eda:	e01c      	b.n	8002f16 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002edc:	68bb      	ldr	r3, [r7, #8]
 8002ede:	2b02      	cmp	r3, #2
 8002ee0:	d903      	bls.n	8002eea <DMA_CheckFifoParam+0xb6>
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	2b03      	cmp	r3, #3
 8002ee6:	d003      	beq.n	8002ef0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002ee8:	e018      	b.n	8002f1c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002eea:	2301      	movs	r3, #1
 8002eec:	73fb      	strb	r3, [r7, #15]
      break;
 8002eee:	e015      	b.n	8002f1c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ef4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d00e      	beq.n	8002f1a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002efc:	2301      	movs	r3, #1
 8002efe:	73fb      	strb	r3, [r7, #15]
      break;
 8002f00:	e00b      	b.n	8002f1a <DMA_CheckFifoParam+0xe6>
      break;
 8002f02:	bf00      	nop
 8002f04:	e00a      	b.n	8002f1c <DMA_CheckFifoParam+0xe8>
      break;
 8002f06:	bf00      	nop
 8002f08:	e008      	b.n	8002f1c <DMA_CheckFifoParam+0xe8>
      break;
 8002f0a:	bf00      	nop
 8002f0c:	e006      	b.n	8002f1c <DMA_CheckFifoParam+0xe8>
      break;
 8002f0e:	bf00      	nop
 8002f10:	e004      	b.n	8002f1c <DMA_CheckFifoParam+0xe8>
      break;
 8002f12:	bf00      	nop
 8002f14:	e002      	b.n	8002f1c <DMA_CheckFifoParam+0xe8>
      break;   
 8002f16:	bf00      	nop
 8002f18:	e000      	b.n	8002f1c <DMA_CheckFifoParam+0xe8>
      break;
 8002f1a:	bf00      	nop
    }
  } 
  
  return status; 
 8002f1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	3714      	adds	r7, #20
 8002f22:	46bd      	mov	sp, r7
 8002f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f28:	4770      	bx	lr
 8002f2a:	bf00      	nop

08002f2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b089      	sub	sp, #36	@ 0x24
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
 8002f34:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002f36:	2300      	movs	r3, #0
 8002f38:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f42:	2300      	movs	r3, #0
 8002f44:	61fb      	str	r3, [r7, #28]
 8002f46:	e159      	b.n	80031fc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002f48:	2201      	movs	r2, #1
 8002f4a:	69fb      	ldr	r3, [r7, #28]
 8002f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f50:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	697a      	ldr	r2, [r7, #20]
 8002f58:	4013      	ands	r3, r2
 8002f5a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002f5c:	693a      	ldr	r2, [r7, #16]
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	429a      	cmp	r2, r3
 8002f62:	f040 8148 	bne.w	80031f6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	685b      	ldr	r3, [r3, #4]
 8002f6a:	f003 0303 	and.w	r3, r3, #3
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	d005      	beq.n	8002f7e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f7a:	2b02      	cmp	r3, #2
 8002f7c:	d130      	bne.n	8002fe0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	689b      	ldr	r3, [r3, #8]
 8002f82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002f84:	69fb      	ldr	r3, [r7, #28]
 8002f86:	005b      	lsls	r3, r3, #1
 8002f88:	2203      	movs	r2, #3
 8002f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8e:	43db      	mvns	r3, r3
 8002f90:	69ba      	ldr	r2, [r7, #24]
 8002f92:	4013      	ands	r3, r2
 8002f94:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	68da      	ldr	r2, [r3, #12]
 8002f9a:	69fb      	ldr	r3, [r7, #28]
 8002f9c:	005b      	lsls	r3, r3, #1
 8002f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa2:	69ba      	ldr	r2, [r7, #24]
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	69ba      	ldr	r2, [r7, #24]
 8002fac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002fb4:	2201      	movs	r2, #1
 8002fb6:	69fb      	ldr	r3, [r7, #28]
 8002fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fbc:	43db      	mvns	r3, r3
 8002fbe:	69ba      	ldr	r2, [r7, #24]
 8002fc0:	4013      	ands	r3, r2
 8002fc2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	091b      	lsrs	r3, r3, #4
 8002fca:	f003 0201 	and.w	r2, r3, #1
 8002fce:	69fb      	ldr	r3, [r7, #28]
 8002fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd4:	69ba      	ldr	r2, [r7, #24]
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	69ba      	ldr	r2, [r7, #24]
 8002fde:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	f003 0303 	and.w	r3, r3, #3
 8002fe8:	2b03      	cmp	r3, #3
 8002fea:	d017      	beq.n	800301c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	68db      	ldr	r3, [r3, #12]
 8002ff0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002ff2:	69fb      	ldr	r3, [r7, #28]
 8002ff4:	005b      	lsls	r3, r3, #1
 8002ff6:	2203      	movs	r2, #3
 8002ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffc:	43db      	mvns	r3, r3
 8002ffe:	69ba      	ldr	r2, [r7, #24]
 8003000:	4013      	ands	r3, r2
 8003002:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	689a      	ldr	r2, [r3, #8]
 8003008:	69fb      	ldr	r3, [r7, #28]
 800300a:	005b      	lsls	r3, r3, #1
 800300c:	fa02 f303 	lsl.w	r3, r2, r3
 8003010:	69ba      	ldr	r2, [r7, #24]
 8003012:	4313      	orrs	r3, r2
 8003014:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	69ba      	ldr	r2, [r7, #24]
 800301a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	f003 0303 	and.w	r3, r3, #3
 8003024:	2b02      	cmp	r3, #2
 8003026:	d123      	bne.n	8003070 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003028:	69fb      	ldr	r3, [r7, #28]
 800302a:	08da      	lsrs	r2, r3, #3
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	3208      	adds	r2, #8
 8003030:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003034:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003036:	69fb      	ldr	r3, [r7, #28]
 8003038:	f003 0307 	and.w	r3, r3, #7
 800303c:	009b      	lsls	r3, r3, #2
 800303e:	220f      	movs	r2, #15
 8003040:	fa02 f303 	lsl.w	r3, r2, r3
 8003044:	43db      	mvns	r3, r3
 8003046:	69ba      	ldr	r2, [r7, #24]
 8003048:	4013      	ands	r3, r2
 800304a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	691a      	ldr	r2, [r3, #16]
 8003050:	69fb      	ldr	r3, [r7, #28]
 8003052:	f003 0307 	and.w	r3, r3, #7
 8003056:	009b      	lsls	r3, r3, #2
 8003058:	fa02 f303 	lsl.w	r3, r2, r3
 800305c:	69ba      	ldr	r2, [r7, #24]
 800305e:	4313      	orrs	r3, r2
 8003060:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003062:	69fb      	ldr	r3, [r7, #28]
 8003064:	08da      	lsrs	r2, r3, #3
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	3208      	adds	r2, #8
 800306a:	69b9      	ldr	r1, [r7, #24]
 800306c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003076:	69fb      	ldr	r3, [r7, #28]
 8003078:	005b      	lsls	r3, r3, #1
 800307a:	2203      	movs	r2, #3
 800307c:	fa02 f303 	lsl.w	r3, r2, r3
 8003080:	43db      	mvns	r3, r3
 8003082:	69ba      	ldr	r2, [r7, #24]
 8003084:	4013      	ands	r3, r2
 8003086:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	f003 0203 	and.w	r2, r3, #3
 8003090:	69fb      	ldr	r3, [r7, #28]
 8003092:	005b      	lsls	r3, r3, #1
 8003094:	fa02 f303 	lsl.w	r3, r2, r3
 8003098:	69ba      	ldr	r2, [r7, #24]
 800309a:	4313      	orrs	r3, r2
 800309c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	69ba      	ldr	r2, [r7, #24]
 80030a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	f000 80a2 	beq.w	80031f6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030b2:	2300      	movs	r3, #0
 80030b4:	60fb      	str	r3, [r7, #12]
 80030b6:	4b57      	ldr	r3, [pc, #348]	@ (8003214 <HAL_GPIO_Init+0x2e8>)
 80030b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030ba:	4a56      	ldr	r2, [pc, #344]	@ (8003214 <HAL_GPIO_Init+0x2e8>)
 80030bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80030c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80030c2:	4b54      	ldr	r3, [pc, #336]	@ (8003214 <HAL_GPIO_Init+0x2e8>)
 80030c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030ca:	60fb      	str	r3, [r7, #12]
 80030cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80030ce:	4a52      	ldr	r2, [pc, #328]	@ (8003218 <HAL_GPIO_Init+0x2ec>)
 80030d0:	69fb      	ldr	r3, [r7, #28]
 80030d2:	089b      	lsrs	r3, r3, #2
 80030d4:	3302      	adds	r3, #2
 80030d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80030dc:	69fb      	ldr	r3, [r7, #28]
 80030de:	f003 0303 	and.w	r3, r3, #3
 80030e2:	009b      	lsls	r3, r3, #2
 80030e4:	220f      	movs	r2, #15
 80030e6:	fa02 f303 	lsl.w	r3, r2, r3
 80030ea:	43db      	mvns	r3, r3
 80030ec:	69ba      	ldr	r2, [r7, #24]
 80030ee:	4013      	ands	r3, r2
 80030f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	4a49      	ldr	r2, [pc, #292]	@ (800321c <HAL_GPIO_Init+0x2f0>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d019      	beq.n	800312e <HAL_GPIO_Init+0x202>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	4a48      	ldr	r2, [pc, #288]	@ (8003220 <HAL_GPIO_Init+0x2f4>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d013      	beq.n	800312a <HAL_GPIO_Init+0x1fe>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	4a47      	ldr	r2, [pc, #284]	@ (8003224 <HAL_GPIO_Init+0x2f8>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d00d      	beq.n	8003126 <HAL_GPIO_Init+0x1fa>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	4a46      	ldr	r2, [pc, #280]	@ (8003228 <HAL_GPIO_Init+0x2fc>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d007      	beq.n	8003122 <HAL_GPIO_Init+0x1f6>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	4a45      	ldr	r2, [pc, #276]	@ (800322c <HAL_GPIO_Init+0x300>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d101      	bne.n	800311e <HAL_GPIO_Init+0x1f2>
 800311a:	2304      	movs	r3, #4
 800311c:	e008      	b.n	8003130 <HAL_GPIO_Init+0x204>
 800311e:	2307      	movs	r3, #7
 8003120:	e006      	b.n	8003130 <HAL_GPIO_Init+0x204>
 8003122:	2303      	movs	r3, #3
 8003124:	e004      	b.n	8003130 <HAL_GPIO_Init+0x204>
 8003126:	2302      	movs	r3, #2
 8003128:	e002      	b.n	8003130 <HAL_GPIO_Init+0x204>
 800312a:	2301      	movs	r3, #1
 800312c:	e000      	b.n	8003130 <HAL_GPIO_Init+0x204>
 800312e:	2300      	movs	r3, #0
 8003130:	69fa      	ldr	r2, [r7, #28]
 8003132:	f002 0203 	and.w	r2, r2, #3
 8003136:	0092      	lsls	r2, r2, #2
 8003138:	4093      	lsls	r3, r2
 800313a:	69ba      	ldr	r2, [r7, #24]
 800313c:	4313      	orrs	r3, r2
 800313e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003140:	4935      	ldr	r1, [pc, #212]	@ (8003218 <HAL_GPIO_Init+0x2ec>)
 8003142:	69fb      	ldr	r3, [r7, #28]
 8003144:	089b      	lsrs	r3, r3, #2
 8003146:	3302      	adds	r3, #2
 8003148:	69ba      	ldr	r2, [r7, #24]
 800314a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800314e:	4b38      	ldr	r3, [pc, #224]	@ (8003230 <HAL_GPIO_Init+0x304>)
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003154:	693b      	ldr	r3, [r7, #16]
 8003156:	43db      	mvns	r3, r3
 8003158:	69ba      	ldr	r2, [r7, #24]
 800315a:	4013      	ands	r3, r2
 800315c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003166:	2b00      	cmp	r3, #0
 8003168:	d003      	beq.n	8003172 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800316a:	69ba      	ldr	r2, [r7, #24]
 800316c:	693b      	ldr	r3, [r7, #16]
 800316e:	4313      	orrs	r3, r2
 8003170:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003172:	4a2f      	ldr	r2, [pc, #188]	@ (8003230 <HAL_GPIO_Init+0x304>)
 8003174:	69bb      	ldr	r3, [r7, #24]
 8003176:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003178:	4b2d      	ldr	r3, [pc, #180]	@ (8003230 <HAL_GPIO_Init+0x304>)
 800317a:	68db      	ldr	r3, [r3, #12]
 800317c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800317e:	693b      	ldr	r3, [r7, #16]
 8003180:	43db      	mvns	r3, r3
 8003182:	69ba      	ldr	r2, [r7, #24]
 8003184:	4013      	ands	r3, r2
 8003186:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003190:	2b00      	cmp	r3, #0
 8003192:	d003      	beq.n	800319c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003194:	69ba      	ldr	r2, [r7, #24]
 8003196:	693b      	ldr	r3, [r7, #16]
 8003198:	4313      	orrs	r3, r2
 800319a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800319c:	4a24      	ldr	r2, [pc, #144]	@ (8003230 <HAL_GPIO_Init+0x304>)
 800319e:	69bb      	ldr	r3, [r7, #24]
 80031a0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80031a2:	4b23      	ldr	r3, [pc, #140]	@ (8003230 <HAL_GPIO_Init+0x304>)
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031a8:	693b      	ldr	r3, [r7, #16]
 80031aa:	43db      	mvns	r3, r3
 80031ac:	69ba      	ldr	r2, [r7, #24]
 80031ae:	4013      	ands	r3, r2
 80031b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d003      	beq.n	80031c6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80031be:	69ba      	ldr	r2, [r7, #24]
 80031c0:	693b      	ldr	r3, [r7, #16]
 80031c2:	4313      	orrs	r3, r2
 80031c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80031c6:	4a1a      	ldr	r2, [pc, #104]	@ (8003230 <HAL_GPIO_Init+0x304>)
 80031c8:	69bb      	ldr	r3, [r7, #24]
 80031ca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80031cc:	4b18      	ldr	r3, [pc, #96]	@ (8003230 <HAL_GPIO_Init+0x304>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	43db      	mvns	r3, r3
 80031d6:	69ba      	ldr	r2, [r7, #24]
 80031d8:	4013      	ands	r3, r2
 80031da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d003      	beq.n	80031f0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80031e8:	69ba      	ldr	r2, [r7, #24]
 80031ea:	693b      	ldr	r3, [r7, #16]
 80031ec:	4313      	orrs	r3, r2
 80031ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80031f0:	4a0f      	ldr	r2, [pc, #60]	@ (8003230 <HAL_GPIO_Init+0x304>)
 80031f2:	69bb      	ldr	r3, [r7, #24]
 80031f4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031f6:	69fb      	ldr	r3, [r7, #28]
 80031f8:	3301      	adds	r3, #1
 80031fa:	61fb      	str	r3, [r7, #28]
 80031fc:	69fb      	ldr	r3, [r7, #28]
 80031fe:	2b0f      	cmp	r3, #15
 8003200:	f67f aea2 	bls.w	8002f48 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003204:	bf00      	nop
 8003206:	bf00      	nop
 8003208:	3724      	adds	r7, #36	@ 0x24
 800320a:	46bd      	mov	sp, r7
 800320c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003210:	4770      	bx	lr
 8003212:	bf00      	nop
 8003214:	40023800 	.word	0x40023800
 8003218:	40013800 	.word	0x40013800
 800321c:	40020000 	.word	0x40020000
 8003220:	40020400 	.word	0x40020400
 8003224:	40020800 	.word	0x40020800
 8003228:	40020c00 	.word	0x40020c00
 800322c:	40021000 	.word	0x40021000
 8003230:	40013c00 	.word	0x40013c00

08003234 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003234:	b480      	push	{r7}
 8003236:	b085      	sub	sp, #20
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
 800323c:	460b      	mov	r3, r1
 800323e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	691a      	ldr	r2, [r3, #16]
 8003244:	887b      	ldrh	r3, [r7, #2]
 8003246:	4013      	ands	r3, r2
 8003248:	2b00      	cmp	r3, #0
 800324a:	d002      	beq.n	8003252 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800324c:	2301      	movs	r3, #1
 800324e:	73fb      	strb	r3, [r7, #15]
 8003250:	e001      	b.n	8003256 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003252:	2300      	movs	r3, #0
 8003254:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003256:	7bfb      	ldrb	r3, [r7, #15]
}
 8003258:	4618      	mov	r0, r3
 800325a:	3714      	adds	r7, #20
 800325c:	46bd      	mov	sp, r7
 800325e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003262:	4770      	bx	lr

08003264 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003264:	b480      	push	{r7}
 8003266:	b083      	sub	sp, #12
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
 800326c:	460b      	mov	r3, r1
 800326e:	807b      	strh	r3, [r7, #2]
 8003270:	4613      	mov	r3, r2
 8003272:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003274:	787b      	ldrb	r3, [r7, #1]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d003      	beq.n	8003282 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800327a:	887a      	ldrh	r2, [r7, #2]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003280:	e003      	b.n	800328a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003282:	887b      	ldrh	r3, [r7, #2]
 8003284:	041a      	lsls	r2, r3, #16
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	619a      	str	r2, [r3, #24]
}
 800328a:	bf00      	nop
 800328c:	370c      	adds	r7, #12
 800328e:	46bd      	mov	sp, r7
 8003290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003294:	4770      	bx	lr
	...

08003298 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b084      	sub	sp, #16
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d101      	bne.n	80032aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80032a6:	2301      	movs	r3, #1
 80032a8:	e12b      	b.n	8003502 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032b0:	b2db      	uxtb	r3, r3
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d106      	bne.n	80032c4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2200      	movs	r2, #0
 80032ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80032be:	6878      	ldr	r0, [r7, #4]
 80032c0:	f7fd fedc 	bl	800107c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2224      	movs	r2, #36	@ 0x24
 80032c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	681a      	ldr	r2, [r3, #0]
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f022 0201 	bic.w	r2, r2, #1
 80032da:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	681a      	ldr	r2, [r3, #0]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80032ea:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80032fa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80032fc:	f001 f8ea 	bl	80044d4 <HAL_RCC_GetPCLK1Freq>
 8003300:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	4a81      	ldr	r2, [pc, #516]	@ (800350c <HAL_I2C_Init+0x274>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d807      	bhi.n	800331c <HAL_I2C_Init+0x84>
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	4a80      	ldr	r2, [pc, #512]	@ (8003510 <HAL_I2C_Init+0x278>)
 8003310:	4293      	cmp	r3, r2
 8003312:	bf94      	ite	ls
 8003314:	2301      	movls	r3, #1
 8003316:	2300      	movhi	r3, #0
 8003318:	b2db      	uxtb	r3, r3
 800331a:	e006      	b.n	800332a <HAL_I2C_Init+0x92>
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	4a7d      	ldr	r2, [pc, #500]	@ (8003514 <HAL_I2C_Init+0x27c>)
 8003320:	4293      	cmp	r3, r2
 8003322:	bf94      	ite	ls
 8003324:	2301      	movls	r3, #1
 8003326:	2300      	movhi	r3, #0
 8003328:	b2db      	uxtb	r3, r3
 800332a:	2b00      	cmp	r3, #0
 800332c:	d001      	beq.n	8003332 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800332e:	2301      	movs	r3, #1
 8003330:	e0e7      	b.n	8003502 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	4a78      	ldr	r2, [pc, #480]	@ (8003518 <HAL_I2C_Init+0x280>)
 8003336:	fba2 2303 	umull	r2, r3, r2, r3
 800333a:	0c9b      	lsrs	r3, r3, #18
 800333c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	68ba      	ldr	r2, [r7, #8]
 800334e:	430a      	orrs	r2, r1
 8003350:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	6a1b      	ldr	r3, [r3, #32]
 8003358:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	4a6a      	ldr	r2, [pc, #424]	@ (800350c <HAL_I2C_Init+0x274>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d802      	bhi.n	800336c <HAL_I2C_Init+0xd4>
 8003366:	68bb      	ldr	r3, [r7, #8]
 8003368:	3301      	adds	r3, #1
 800336a:	e009      	b.n	8003380 <HAL_I2C_Init+0xe8>
 800336c:	68bb      	ldr	r3, [r7, #8]
 800336e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003372:	fb02 f303 	mul.w	r3, r2, r3
 8003376:	4a69      	ldr	r2, [pc, #420]	@ (800351c <HAL_I2C_Init+0x284>)
 8003378:	fba2 2303 	umull	r2, r3, r2, r3
 800337c:	099b      	lsrs	r3, r3, #6
 800337e:	3301      	adds	r3, #1
 8003380:	687a      	ldr	r2, [r7, #4]
 8003382:	6812      	ldr	r2, [r2, #0]
 8003384:	430b      	orrs	r3, r1
 8003386:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	69db      	ldr	r3, [r3, #28]
 800338e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003392:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	495c      	ldr	r1, [pc, #368]	@ (800350c <HAL_I2C_Init+0x274>)
 800339c:	428b      	cmp	r3, r1
 800339e:	d819      	bhi.n	80033d4 <HAL_I2C_Init+0x13c>
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	1e59      	subs	r1, r3, #1
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	005b      	lsls	r3, r3, #1
 80033aa:	fbb1 f3f3 	udiv	r3, r1, r3
 80033ae:	1c59      	adds	r1, r3, #1
 80033b0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80033b4:	400b      	ands	r3, r1
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d00a      	beq.n	80033d0 <HAL_I2C_Init+0x138>
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	1e59      	subs	r1, r3, #1
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	005b      	lsls	r3, r3, #1
 80033c4:	fbb1 f3f3 	udiv	r3, r1, r3
 80033c8:	3301      	adds	r3, #1
 80033ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033ce:	e051      	b.n	8003474 <HAL_I2C_Init+0x1dc>
 80033d0:	2304      	movs	r3, #4
 80033d2:	e04f      	b.n	8003474 <HAL_I2C_Init+0x1dc>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	689b      	ldr	r3, [r3, #8]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d111      	bne.n	8003400 <HAL_I2C_Init+0x168>
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	1e58      	subs	r0, r3, #1
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6859      	ldr	r1, [r3, #4]
 80033e4:	460b      	mov	r3, r1
 80033e6:	005b      	lsls	r3, r3, #1
 80033e8:	440b      	add	r3, r1
 80033ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80033ee:	3301      	adds	r3, #1
 80033f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	bf0c      	ite	eq
 80033f8:	2301      	moveq	r3, #1
 80033fa:	2300      	movne	r3, #0
 80033fc:	b2db      	uxtb	r3, r3
 80033fe:	e012      	b.n	8003426 <HAL_I2C_Init+0x18e>
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	1e58      	subs	r0, r3, #1
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6859      	ldr	r1, [r3, #4]
 8003408:	460b      	mov	r3, r1
 800340a:	009b      	lsls	r3, r3, #2
 800340c:	440b      	add	r3, r1
 800340e:	0099      	lsls	r1, r3, #2
 8003410:	440b      	add	r3, r1
 8003412:	fbb0 f3f3 	udiv	r3, r0, r3
 8003416:	3301      	adds	r3, #1
 8003418:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800341c:	2b00      	cmp	r3, #0
 800341e:	bf0c      	ite	eq
 8003420:	2301      	moveq	r3, #1
 8003422:	2300      	movne	r3, #0
 8003424:	b2db      	uxtb	r3, r3
 8003426:	2b00      	cmp	r3, #0
 8003428:	d001      	beq.n	800342e <HAL_I2C_Init+0x196>
 800342a:	2301      	movs	r3, #1
 800342c:	e022      	b.n	8003474 <HAL_I2C_Init+0x1dc>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	689b      	ldr	r3, [r3, #8]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d10e      	bne.n	8003454 <HAL_I2C_Init+0x1bc>
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	1e58      	subs	r0, r3, #1
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6859      	ldr	r1, [r3, #4]
 800343e:	460b      	mov	r3, r1
 8003440:	005b      	lsls	r3, r3, #1
 8003442:	440b      	add	r3, r1
 8003444:	fbb0 f3f3 	udiv	r3, r0, r3
 8003448:	3301      	adds	r3, #1
 800344a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800344e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003452:	e00f      	b.n	8003474 <HAL_I2C_Init+0x1dc>
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	1e58      	subs	r0, r3, #1
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6859      	ldr	r1, [r3, #4]
 800345c:	460b      	mov	r3, r1
 800345e:	009b      	lsls	r3, r3, #2
 8003460:	440b      	add	r3, r1
 8003462:	0099      	lsls	r1, r3, #2
 8003464:	440b      	add	r3, r1
 8003466:	fbb0 f3f3 	udiv	r3, r0, r3
 800346a:	3301      	adds	r3, #1
 800346c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003470:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003474:	6879      	ldr	r1, [r7, #4]
 8003476:	6809      	ldr	r1, [r1, #0]
 8003478:	4313      	orrs	r3, r2
 800347a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	69da      	ldr	r2, [r3, #28]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6a1b      	ldr	r3, [r3, #32]
 800348e:	431a      	orrs	r2, r3
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	430a      	orrs	r2, r1
 8003496:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	689b      	ldr	r3, [r3, #8]
 800349e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80034a2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80034a6:	687a      	ldr	r2, [r7, #4]
 80034a8:	6911      	ldr	r1, [r2, #16]
 80034aa:	687a      	ldr	r2, [r7, #4]
 80034ac:	68d2      	ldr	r2, [r2, #12]
 80034ae:	4311      	orrs	r1, r2
 80034b0:	687a      	ldr	r2, [r7, #4]
 80034b2:	6812      	ldr	r2, [r2, #0]
 80034b4:	430b      	orrs	r3, r1
 80034b6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	68db      	ldr	r3, [r3, #12]
 80034be:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	695a      	ldr	r2, [r3, #20]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	699b      	ldr	r3, [r3, #24]
 80034ca:	431a      	orrs	r2, r3
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	430a      	orrs	r2, r1
 80034d2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f042 0201 	orr.w	r2, r2, #1
 80034e2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2200      	movs	r2, #0
 80034e8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2220      	movs	r2, #32
 80034ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2200      	movs	r2, #0
 80034f6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2200      	movs	r2, #0
 80034fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003500:	2300      	movs	r3, #0
}
 8003502:	4618      	mov	r0, r3
 8003504:	3710      	adds	r7, #16
 8003506:	46bd      	mov	sp, r7
 8003508:	bd80      	pop	{r7, pc}
 800350a:	bf00      	nop
 800350c:	000186a0 	.word	0x000186a0
 8003510:	001e847f 	.word	0x001e847f
 8003514:	003d08ff 	.word	0x003d08ff
 8003518:	431bde83 	.word	0x431bde83
 800351c:	10624dd3 	.word	0x10624dd3

08003520 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b088      	sub	sp, #32
 8003524:	af02      	add	r7, sp, #8
 8003526:	60f8      	str	r0, [r7, #12]
 8003528:	4608      	mov	r0, r1
 800352a:	4611      	mov	r1, r2
 800352c:	461a      	mov	r2, r3
 800352e:	4603      	mov	r3, r0
 8003530:	817b      	strh	r3, [r7, #10]
 8003532:	460b      	mov	r3, r1
 8003534:	813b      	strh	r3, [r7, #8]
 8003536:	4613      	mov	r3, r2
 8003538:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800353a:	f7fe fb2b 	bl	8001b94 <HAL_GetTick>
 800353e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003546:	b2db      	uxtb	r3, r3
 8003548:	2b20      	cmp	r3, #32
 800354a:	f040 80d9 	bne.w	8003700 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800354e:	697b      	ldr	r3, [r7, #20]
 8003550:	9300      	str	r3, [sp, #0]
 8003552:	2319      	movs	r3, #25
 8003554:	2201      	movs	r2, #1
 8003556:	496d      	ldr	r1, [pc, #436]	@ (800370c <HAL_I2C_Mem_Write+0x1ec>)
 8003558:	68f8      	ldr	r0, [r7, #12]
 800355a:	f000 f971 	bl	8003840 <I2C_WaitOnFlagUntilTimeout>
 800355e:	4603      	mov	r3, r0
 8003560:	2b00      	cmp	r3, #0
 8003562:	d001      	beq.n	8003568 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003564:	2302      	movs	r3, #2
 8003566:	e0cc      	b.n	8003702 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800356e:	2b01      	cmp	r3, #1
 8003570:	d101      	bne.n	8003576 <HAL_I2C_Mem_Write+0x56>
 8003572:	2302      	movs	r3, #2
 8003574:	e0c5      	b.n	8003702 <HAL_I2C_Mem_Write+0x1e2>
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2201      	movs	r2, #1
 800357a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f003 0301 	and.w	r3, r3, #1
 8003588:	2b01      	cmp	r3, #1
 800358a:	d007      	beq.n	800359c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	681a      	ldr	r2, [r3, #0]
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f042 0201 	orr.w	r2, r2, #1
 800359a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	681a      	ldr	r2, [r3, #0]
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80035aa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	2221      	movs	r2, #33	@ 0x21
 80035b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	2240      	movs	r2, #64	@ 0x40
 80035b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	2200      	movs	r2, #0
 80035c0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	6a3a      	ldr	r2, [r7, #32]
 80035c6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80035cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035d2:	b29a      	uxth	r2, r3
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	4a4d      	ldr	r2, [pc, #308]	@ (8003710 <HAL_I2C_Mem_Write+0x1f0>)
 80035dc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80035de:	88f8      	ldrh	r0, [r7, #6]
 80035e0:	893a      	ldrh	r2, [r7, #8]
 80035e2:	8979      	ldrh	r1, [r7, #10]
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	9301      	str	r3, [sp, #4]
 80035e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035ea:	9300      	str	r3, [sp, #0]
 80035ec:	4603      	mov	r3, r0
 80035ee:	68f8      	ldr	r0, [r7, #12]
 80035f0:	f000 f890 	bl	8003714 <I2C_RequestMemoryWrite>
 80035f4:	4603      	mov	r3, r0
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d052      	beq.n	80036a0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80035fa:	2301      	movs	r3, #1
 80035fc:	e081      	b.n	8003702 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035fe:	697a      	ldr	r2, [r7, #20]
 8003600:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003602:	68f8      	ldr	r0, [r7, #12]
 8003604:	f000 fa36 	bl	8003a74 <I2C_WaitOnTXEFlagUntilTimeout>
 8003608:	4603      	mov	r3, r0
 800360a:	2b00      	cmp	r3, #0
 800360c:	d00d      	beq.n	800362a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003612:	2b04      	cmp	r3, #4
 8003614:	d107      	bne.n	8003626 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	681a      	ldr	r2, [r3, #0]
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003624:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003626:	2301      	movs	r3, #1
 8003628:	e06b      	b.n	8003702 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800362e:	781a      	ldrb	r2, [r3, #0]
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800363a:	1c5a      	adds	r2, r3, #1
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003644:	3b01      	subs	r3, #1
 8003646:	b29a      	uxth	r2, r3
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003650:	b29b      	uxth	r3, r3
 8003652:	3b01      	subs	r3, #1
 8003654:	b29a      	uxth	r2, r3
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	695b      	ldr	r3, [r3, #20]
 8003660:	f003 0304 	and.w	r3, r3, #4
 8003664:	2b04      	cmp	r3, #4
 8003666:	d11b      	bne.n	80036a0 <HAL_I2C_Mem_Write+0x180>
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800366c:	2b00      	cmp	r3, #0
 800366e:	d017      	beq.n	80036a0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003674:	781a      	ldrb	r2, [r3, #0]
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003680:	1c5a      	adds	r2, r3, #1
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800368a:	3b01      	subs	r3, #1
 800368c:	b29a      	uxth	r2, r3
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003696:	b29b      	uxth	r3, r3
 8003698:	3b01      	subs	r3, #1
 800369a:	b29a      	uxth	r2, r3
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d1aa      	bne.n	80035fe <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036a8:	697a      	ldr	r2, [r7, #20]
 80036aa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80036ac:	68f8      	ldr	r0, [r7, #12]
 80036ae:	f000 fa29 	bl	8003b04 <I2C_WaitOnBTFFlagUntilTimeout>
 80036b2:	4603      	mov	r3, r0
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d00d      	beq.n	80036d4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036bc:	2b04      	cmp	r3, #4
 80036be:	d107      	bne.n	80036d0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	681a      	ldr	r2, [r3, #0]
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036ce:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	e016      	b.n	8003702 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	681a      	ldr	r2, [r3, #0]
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	2220      	movs	r2, #32
 80036e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	2200      	movs	r2, #0
 80036f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2200      	movs	r2, #0
 80036f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80036fc:	2300      	movs	r3, #0
 80036fe:	e000      	b.n	8003702 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003700:	2302      	movs	r3, #2
  }
}
 8003702:	4618      	mov	r0, r3
 8003704:	3718      	adds	r7, #24
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}
 800370a:	bf00      	nop
 800370c:	00100002 	.word	0x00100002
 8003710:	ffff0000 	.word	0xffff0000

08003714 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b088      	sub	sp, #32
 8003718:	af02      	add	r7, sp, #8
 800371a:	60f8      	str	r0, [r7, #12]
 800371c:	4608      	mov	r0, r1
 800371e:	4611      	mov	r1, r2
 8003720:	461a      	mov	r2, r3
 8003722:	4603      	mov	r3, r0
 8003724:	817b      	strh	r3, [r7, #10]
 8003726:	460b      	mov	r3, r1
 8003728:	813b      	strh	r3, [r7, #8]
 800372a:	4613      	mov	r3, r2
 800372c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	681a      	ldr	r2, [r3, #0]
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800373c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800373e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003740:	9300      	str	r3, [sp, #0]
 8003742:	6a3b      	ldr	r3, [r7, #32]
 8003744:	2200      	movs	r2, #0
 8003746:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800374a:	68f8      	ldr	r0, [r7, #12]
 800374c:	f000 f878 	bl	8003840 <I2C_WaitOnFlagUntilTimeout>
 8003750:	4603      	mov	r3, r0
 8003752:	2b00      	cmp	r3, #0
 8003754:	d00d      	beq.n	8003772 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003760:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003764:	d103      	bne.n	800376e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800376c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800376e:	2303      	movs	r3, #3
 8003770:	e05f      	b.n	8003832 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003772:	897b      	ldrh	r3, [r7, #10]
 8003774:	b2db      	uxtb	r3, r3
 8003776:	461a      	mov	r2, r3
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003780:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003784:	6a3a      	ldr	r2, [r7, #32]
 8003786:	492d      	ldr	r1, [pc, #180]	@ (800383c <I2C_RequestMemoryWrite+0x128>)
 8003788:	68f8      	ldr	r0, [r7, #12]
 800378a:	f000 f8d3 	bl	8003934 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800378e:	4603      	mov	r3, r0
 8003790:	2b00      	cmp	r3, #0
 8003792:	d001      	beq.n	8003798 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003794:	2301      	movs	r3, #1
 8003796:	e04c      	b.n	8003832 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003798:	2300      	movs	r3, #0
 800379a:	617b      	str	r3, [r7, #20]
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	695b      	ldr	r3, [r3, #20]
 80037a2:	617b      	str	r3, [r7, #20]
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	699b      	ldr	r3, [r3, #24]
 80037aa:	617b      	str	r3, [r7, #20]
 80037ac:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80037ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037b0:	6a39      	ldr	r1, [r7, #32]
 80037b2:	68f8      	ldr	r0, [r7, #12]
 80037b4:	f000 f95e 	bl	8003a74 <I2C_WaitOnTXEFlagUntilTimeout>
 80037b8:	4603      	mov	r3, r0
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d00d      	beq.n	80037da <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037c2:	2b04      	cmp	r3, #4
 80037c4:	d107      	bne.n	80037d6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037d4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
 80037d8:	e02b      	b.n	8003832 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80037da:	88fb      	ldrh	r3, [r7, #6]
 80037dc:	2b01      	cmp	r3, #1
 80037de:	d105      	bne.n	80037ec <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80037e0:	893b      	ldrh	r3, [r7, #8]
 80037e2:	b2da      	uxtb	r2, r3
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	611a      	str	r2, [r3, #16]
 80037ea:	e021      	b.n	8003830 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80037ec:	893b      	ldrh	r3, [r7, #8]
 80037ee:	0a1b      	lsrs	r3, r3, #8
 80037f0:	b29b      	uxth	r3, r3
 80037f2:	b2da      	uxtb	r2, r3
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80037fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037fc:	6a39      	ldr	r1, [r7, #32]
 80037fe:	68f8      	ldr	r0, [r7, #12]
 8003800:	f000 f938 	bl	8003a74 <I2C_WaitOnTXEFlagUntilTimeout>
 8003804:	4603      	mov	r3, r0
 8003806:	2b00      	cmp	r3, #0
 8003808:	d00d      	beq.n	8003826 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800380e:	2b04      	cmp	r3, #4
 8003810:	d107      	bne.n	8003822 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	681a      	ldr	r2, [r3, #0]
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003820:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	e005      	b.n	8003832 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003826:	893b      	ldrh	r3, [r7, #8]
 8003828:	b2da      	uxtb	r2, r3
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003830:	2300      	movs	r3, #0
}
 8003832:	4618      	mov	r0, r3
 8003834:	3718      	adds	r7, #24
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}
 800383a:	bf00      	nop
 800383c:	00010002 	.word	0x00010002

08003840 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b084      	sub	sp, #16
 8003844:	af00      	add	r7, sp, #0
 8003846:	60f8      	str	r0, [r7, #12]
 8003848:	60b9      	str	r1, [r7, #8]
 800384a:	603b      	str	r3, [r7, #0]
 800384c:	4613      	mov	r3, r2
 800384e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003850:	e048      	b.n	80038e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003858:	d044      	beq.n	80038e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800385a:	f7fe f99b 	bl	8001b94 <HAL_GetTick>
 800385e:	4602      	mov	r2, r0
 8003860:	69bb      	ldr	r3, [r7, #24]
 8003862:	1ad3      	subs	r3, r2, r3
 8003864:	683a      	ldr	r2, [r7, #0]
 8003866:	429a      	cmp	r2, r3
 8003868:	d302      	bcc.n	8003870 <I2C_WaitOnFlagUntilTimeout+0x30>
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d139      	bne.n	80038e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	0c1b      	lsrs	r3, r3, #16
 8003874:	b2db      	uxtb	r3, r3
 8003876:	2b01      	cmp	r3, #1
 8003878:	d10d      	bne.n	8003896 <I2C_WaitOnFlagUntilTimeout+0x56>
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	695b      	ldr	r3, [r3, #20]
 8003880:	43da      	mvns	r2, r3
 8003882:	68bb      	ldr	r3, [r7, #8]
 8003884:	4013      	ands	r3, r2
 8003886:	b29b      	uxth	r3, r3
 8003888:	2b00      	cmp	r3, #0
 800388a:	bf0c      	ite	eq
 800388c:	2301      	moveq	r3, #1
 800388e:	2300      	movne	r3, #0
 8003890:	b2db      	uxtb	r3, r3
 8003892:	461a      	mov	r2, r3
 8003894:	e00c      	b.n	80038b0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	699b      	ldr	r3, [r3, #24]
 800389c:	43da      	mvns	r2, r3
 800389e:	68bb      	ldr	r3, [r7, #8]
 80038a0:	4013      	ands	r3, r2
 80038a2:	b29b      	uxth	r3, r3
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	bf0c      	ite	eq
 80038a8:	2301      	moveq	r3, #1
 80038aa:	2300      	movne	r3, #0
 80038ac:	b2db      	uxtb	r3, r3
 80038ae:	461a      	mov	r2, r3
 80038b0:	79fb      	ldrb	r3, [r7, #7]
 80038b2:	429a      	cmp	r2, r3
 80038b4:	d116      	bne.n	80038e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2200      	movs	r2, #0
 80038ba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	2220      	movs	r2, #32
 80038c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	2200      	movs	r2, #0
 80038c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038d0:	f043 0220 	orr.w	r2, r3, #32
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	2200      	movs	r2, #0
 80038dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80038e0:	2301      	movs	r3, #1
 80038e2:	e023      	b.n	800392c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80038e4:	68bb      	ldr	r3, [r7, #8]
 80038e6:	0c1b      	lsrs	r3, r3, #16
 80038e8:	b2db      	uxtb	r3, r3
 80038ea:	2b01      	cmp	r3, #1
 80038ec:	d10d      	bne.n	800390a <I2C_WaitOnFlagUntilTimeout+0xca>
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	695b      	ldr	r3, [r3, #20]
 80038f4:	43da      	mvns	r2, r3
 80038f6:	68bb      	ldr	r3, [r7, #8]
 80038f8:	4013      	ands	r3, r2
 80038fa:	b29b      	uxth	r3, r3
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	bf0c      	ite	eq
 8003900:	2301      	moveq	r3, #1
 8003902:	2300      	movne	r3, #0
 8003904:	b2db      	uxtb	r3, r3
 8003906:	461a      	mov	r2, r3
 8003908:	e00c      	b.n	8003924 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	699b      	ldr	r3, [r3, #24]
 8003910:	43da      	mvns	r2, r3
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	4013      	ands	r3, r2
 8003916:	b29b      	uxth	r3, r3
 8003918:	2b00      	cmp	r3, #0
 800391a:	bf0c      	ite	eq
 800391c:	2301      	moveq	r3, #1
 800391e:	2300      	movne	r3, #0
 8003920:	b2db      	uxtb	r3, r3
 8003922:	461a      	mov	r2, r3
 8003924:	79fb      	ldrb	r3, [r7, #7]
 8003926:	429a      	cmp	r2, r3
 8003928:	d093      	beq.n	8003852 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800392a:	2300      	movs	r3, #0
}
 800392c:	4618      	mov	r0, r3
 800392e:	3710      	adds	r7, #16
 8003930:	46bd      	mov	sp, r7
 8003932:	bd80      	pop	{r7, pc}

08003934 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b084      	sub	sp, #16
 8003938:	af00      	add	r7, sp, #0
 800393a:	60f8      	str	r0, [r7, #12]
 800393c:	60b9      	str	r1, [r7, #8]
 800393e:	607a      	str	r2, [r7, #4]
 8003940:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003942:	e071      	b.n	8003a28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	695b      	ldr	r3, [r3, #20]
 800394a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800394e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003952:	d123      	bne.n	800399c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	681a      	ldr	r2, [r3, #0]
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003962:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800396c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	2200      	movs	r2, #0
 8003972:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	2220      	movs	r2, #32
 8003978:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	2200      	movs	r2, #0
 8003980:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003988:	f043 0204 	orr.w	r2, r3, #4
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	2200      	movs	r2, #0
 8003994:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003998:	2301      	movs	r3, #1
 800399a:	e067      	b.n	8003a6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039a2:	d041      	beq.n	8003a28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039a4:	f7fe f8f6 	bl	8001b94 <HAL_GetTick>
 80039a8:	4602      	mov	r2, r0
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	1ad3      	subs	r3, r2, r3
 80039ae:	687a      	ldr	r2, [r7, #4]
 80039b0:	429a      	cmp	r2, r3
 80039b2:	d302      	bcc.n	80039ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d136      	bne.n	8003a28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80039ba:	68bb      	ldr	r3, [r7, #8]
 80039bc:	0c1b      	lsrs	r3, r3, #16
 80039be:	b2db      	uxtb	r3, r3
 80039c0:	2b01      	cmp	r3, #1
 80039c2:	d10c      	bne.n	80039de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	695b      	ldr	r3, [r3, #20]
 80039ca:	43da      	mvns	r2, r3
 80039cc:	68bb      	ldr	r3, [r7, #8]
 80039ce:	4013      	ands	r3, r2
 80039d0:	b29b      	uxth	r3, r3
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	bf14      	ite	ne
 80039d6:	2301      	movne	r3, #1
 80039d8:	2300      	moveq	r3, #0
 80039da:	b2db      	uxtb	r3, r3
 80039dc:	e00b      	b.n	80039f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	699b      	ldr	r3, [r3, #24]
 80039e4:	43da      	mvns	r2, r3
 80039e6:	68bb      	ldr	r3, [r7, #8]
 80039e8:	4013      	ands	r3, r2
 80039ea:	b29b      	uxth	r3, r3
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	bf14      	ite	ne
 80039f0:	2301      	movne	r3, #1
 80039f2:	2300      	moveq	r3, #0
 80039f4:	b2db      	uxtb	r3, r3
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d016      	beq.n	8003a28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	2200      	movs	r2, #0
 80039fe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	2220      	movs	r2, #32
 8003a04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a14:	f043 0220 	orr.w	r2, r3, #32
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003a24:	2301      	movs	r3, #1
 8003a26:	e021      	b.n	8003a6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	0c1b      	lsrs	r3, r3, #16
 8003a2c:	b2db      	uxtb	r3, r3
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	d10c      	bne.n	8003a4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	695b      	ldr	r3, [r3, #20]
 8003a38:	43da      	mvns	r2, r3
 8003a3a:	68bb      	ldr	r3, [r7, #8]
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	b29b      	uxth	r3, r3
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	bf14      	ite	ne
 8003a44:	2301      	movne	r3, #1
 8003a46:	2300      	moveq	r3, #0
 8003a48:	b2db      	uxtb	r3, r3
 8003a4a:	e00b      	b.n	8003a64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	699b      	ldr	r3, [r3, #24]
 8003a52:	43da      	mvns	r2, r3
 8003a54:	68bb      	ldr	r3, [r7, #8]
 8003a56:	4013      	ands	r3, r2
 8003a58:	b29b      	uxth	r3, r3
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	bf14      	ite	ne
 8003a5e:	2301      	movne	r3, #1
 8003a60:	2300      	moveq	r3, #0
 8003a62:	b2db      	uxtb	r3, r3
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	f47f af6d 	bne.w	8003944 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003a6a:	2300      	movs	r3, #0
}
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	3710      	adds	r7, #16
 8003a70:	46bd      	mov	sp, r7
 8003a72:	bd80      	pop	{r7, pc}

08003a74 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b084      	sub	sp, #16
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	60f8      	str	r0, [r7, #12]
 8003a7c:	60b9      	str	r1, [r7, #8]
 8003a7e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a80:	e034      	b.n	8003aec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003a82:	68f8      	ldr	r0, [r7, #12]
 8003a84:	f000 f886 	bl	8003b94 <I2C_IsAcknowledgeFailed>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d001      	beq.n	8003a92 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003a8e:	2301      	movs	r3, #1
 8003a90:	e034      	b.n	8003afc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a92:	68bb      	ldr	r3, [r7, #8]
 8003a94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a98:	d028      	beq.n	8003aec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a9a:	f7fe f87b 	bl	8001b94 <HAL_GetTick>
 8003a9e:	4602      	mov	r2, r0
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	1ad3      	subs	r3, r2, r3
 8003aa4:	68ba      	ldr	r2, [r7, #8]
 8003aa6:	429a      	cmp	r2, r3
 8003aa8:	d302      	bcc.n	8003ab0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d11d      	bne.n	8003aec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	695b      	ldr	r3, [r3, #20]
 8003ab6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003aba:	2b80      	cmp	r3, #128	@ 0x80
 8003abc:	d016      	beq.n	8003aec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	2220      	movs	r2, #32
 8003ac8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	2200      	movs	r2, #0
 8003ad0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ad8:	f043 0220 	orr.w	r2, r3, #32
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	e007      	b.n	8003afc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	695b      	ldr	r3, [r3, #20]
 8003af2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003af6:	2b80      	cmp	r3, #128	@ 0x80
 8003af8:	d1c3      	bne.n	8003a82 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003afa:	2300      	movs	r3, #0
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	3710      	adds	r7, #16
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}

08003b04 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b084      	sub	sp, #16
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	60f8      	str	r0, [r7, #12]
 8003b0c:	60b9      	str	r1, [r7, #8]
 8003b0e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003b10:	e034      	b.n	8003b7c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003b12:	68f8      	ldr	r0, [r7, #12]
 8003b14:	f000 f83e 	bl	8003b94 <I2C_IsAcknowledgeFailed>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d001      	beq.n	8003b22 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e034      	b.n	8003b8c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b22:	68bb      	ldr	r3, [r7, #8]
 8003b24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b28:	d028      	beq.n	8003b7c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b2a:	f7fe f833 	bl	8001b94 <HAL_GetTick>
 8003b2e:	4602      	mov	r2, r0
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	1ad3      	subs	r3, r2, r3
 8003b34:	68ba      	ldr	r2, [r7, #8]
 8003b36:	429a      	cmp	r2, r3
 8003b38:	d302      	bcc.n	8003b40 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d11d      	bne.n	8003b7c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	695b      	ldr	r3, [r3, #20]
 8003b46:	f003 0304 	and.w	r3, r3, #4
 8003b4a:	2b04      	cmp	r3, #4
 8003b4c:	d016      	beq.n	8003b7c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	2200      	movs	r2, #0
 8003b52:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2220      	movs	r2, #32
 8003b58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b68:	f043 0220 	orr.w	r2, r3, #32
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2200      	movs	r2, #0
 8003b74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003b78:	2301      	movs	r3, #1
 8003b7a:	e007      	b.n	8003b8c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	695b      	ldr	r3, [r3, #20]
 8003b82:	f003 0304 	and.w	r3, r3, #4
 8003b86:	2b04      	cmp	r3, #4
 8003b88:	d1c3      	bne.n	8003b12 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003b8a:	2300      	movs	r3, #0
}
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	3710      	adds	r7, #16
 8003b90:	46bd      	mov	sp, r7
 8003b92:	bd80      	pop	{r7, pc}

08003b94 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003b94:	b480      	push	{r7}
 8003b96:	b083      	sub	sp, #12
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	695b      	ldr	r3, [r3, #20]
 8003ba2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ba6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003baa:	d11b      	bne.n	8003be4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003bb4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2220      	movs	r2, #32
 8003bc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bd0:	f043 0204 	orr.w	r2, r3, #4
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003be0:	2301      	movs	r3, #1
 8003be2:	e000      	b.n	8003be6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003be4:	2300      	movs	r3, #0
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	370c      	adds	r7, #12
 8003bea:	46bd      	mov	sp, r7
 8003bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf0:	4770      	bx	lr
	...

08003bf4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b086      	sub	sp, #24
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d101      	bne.n	8003c06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c02:	2301      	movs	r3, #1
 8003c04:	e267      	b.n	80040d6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f003 0301 	and.w	r3, r3, #1
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d075      	beq.n	8003cfe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003c12:	4b88      	ldr	r3, [pc, #544]	@ (8003e34 <HAL_RCC_OscConfig+0x240>)
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	f003 030c 	and.w	r3, r3, #12
 8003c1a:	2b04      	cmp	r3, #4
 8003c1c:	d00c      	beq.n	8003c38 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c1e:	4b85      	ldr	r3, [pc, #532]	@ (8003e34 <HAL_RCC_OscConfig+0x240>)
 8003c20:	689b      	ldr	r3, [r3, #8]
 8003c22:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003c26:	2b08      	cmp	r3, #8
 8003c28:	d112      	bne.n	8003c50 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c2a:	4b82      	ldr	r3, [pc, #520]	@ (8003e34 <HAL_RCC_OscConfig+0x240>)
 8003c2c:	685b      	ldr	r3, [r3, #4]
 8003c2e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c32:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c36:	d10b      	bne.n	8003c50 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c38:	4b7e      	ldr	r3, [pc, #504]	@ (8003e34 <HAL_RCC_OscConfig+0x240>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d05b      	beq.n	8003cfc <HAL_RCC_OscConfig+0x108>
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	685b      	ldr	r3, [r3, #4]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d157      	bne.n	8003cfc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	e242      	b.n	80040d6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c58:	d106      	bne.n	8003c68 <HAL_RCC_OscConfig+0x74>
 8003c5a:	4b76      	ldr	r3, [pc, #472]	@ (8003e34 <HAL_RCC_OscConfig+0x240>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4a75      	ldr	r2, [pc, #468]	@ (8003e34 <HAL_RCC_OscConfig+0x240>)
 8003c60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c64:	6013      	str	r3, [r2, #0]
 8003c66:	e01d      	b.n	8003ca4 <HAL_RCC_OscConfig+0xb0>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c70:	d10c      	bne.n	8003c8c <HAL_RCC_OscConfig+0x98>
 8003c72:	4b70      	ldr	r3, [pc, #448]	@ (8003e34 <HAL_RCC_OscConfig+0x240>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4a6f      	ldr	r2, [pc, #444]	@ (8003e34 <HAL_RCC_OscConfig+0x240>)
 8003c78:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c7c:	6013      	str	r3, [r2, #0]
 8003c7e:	4b6d      	ldr	r3, [pc, #436]	@ (8003e34 <HAL_RCC_OscConfig+0x240>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	4a6c      	ldr	r2, [pc, #432]	@ (8003e34 <HAL_RCC_OscConfig+0x240>)
 8003c84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c88:	6013      	str	r3, [r2, #0]
 8003c8a:	e00b      	b.n	8003ca4 <HAL_RCC_OscConfig+0xb0>
 8003c8c:	4b69      	ldr	r3, [pc, #420]	@ (8003e34 <HAL_RCC_OscConfig+0x240>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4a68      	ldr	r2, [pc, #416]	@ (8003e34 <HAL_RCC_OscConfig+0x240>)
 8003c92:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c96:	6013      	str	r3, [r2, #0]
 8003c98:	4b66      	ldr	r3, [pc, #408]	@ (8003e34 <HAL_RCC_OscConfig+0x240>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a65      	ldr	r2, [pc, #404]	@ (8003e34 <HAL_RCC_OscConfig+0x240>)
 8003c9e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ca2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d013      	beq.n	8003cd4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cac:	f7fd ff72 	bl	8001b94 <HAL_GetTick>
 8003cb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cb2:	e008      	b.n	8003cc6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cb4:	f7fd ff6e 	bl	8001b94 <HAL_GetTick>
 8003cb8:	4602      	mov	r2, r0
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	1ad3      	subs	r3, r2, r3
 8003cbe:	2b64      	cmp	r3, #100	@ 0x64
 8003cc0:	d901      	bls.n	8003cc6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003cc2:	2303      	movs	r3, #3
 8003cc4:	e207      	b.n	80040d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cc6:	4b5b      	ldr	r3, [pc, #364]	@ (8003e34 <HAL_RCC_OscConfig+0x240>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d0f0      	beq.n	8003cb4 <HAL_RCC_OscConfig+0xc0>
 8003cd2:	e014      	b.n	8003cfe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cd4:	f7fd ff5e 	bl	8001b94 <HAL_GetTick>
 8003cd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cda:	e008      	b.n	8003cee <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cdc:	f7fd ff5a 	bl	8001b94 <HAL_GetTick>
 8003ce0:	4602      	mov	r2, r0
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	1ad3      	subs	r3, r2, r3
 8003ce6:	2b64      	cmp	r3, #100	@ 0x64
 8003ce8:	d901      	bls.n	8003cee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003cea:	2303      	movs	r3, #3
 8003cec:	e1f3      	b.n	80040d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cee:	4b51      	ldr	r3, [pc, #324]	@ (8003e34 <HAL_RCC_OscConfig+0x240>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d1f0      	bne.n	8003cdc <HAL_RCC_OscConfig+0xe8>
 8003cfa:	e000      	b.n	8003cfe <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cfc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f003 0302 	and.w	r3, r3, #2
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d063      	beq.n	8003dd2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003d0a:	4b4a      	ldr	r3, [pc, #296]	@ (8003e34 <HAL_RCC_OscConfig+0x240>)
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	f003 030c 	and.w	r3, r3, #12
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d00b      	beq.n	8003d2e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d16:	4b47      	ldr	r3, [pc, #284]	@ (8003e34 <HAL_RCC_OscConfig+0x240>)
 8003d18:	689b      	ldr	r3, [r3, #8]
 8003d1a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003d1e:	2b08      	cmp	r3, #8
 8003d20:	d11c      	bne.n	8003d5c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d22:	4b44      	ldr	r3, [pc, #272]	@ (8003e34 <HAL_RCC_OscConfig+0x240>)
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d116      	bne.n	8003d5c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d2e:	4b41      	ldr	r3, [pc, #260]	@ (8003e34 <HAL_RCC_OscConfig+0x240>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f003 0302 	and.w	r3, r3, #2
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d005      	beq.n	8003d46 <HAL_RCC_OscConfig+0x152>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	68db      	ldr	r3, [r3, #12]
 8003d3e:	2b01      	cmp	r3, #1
 8003d40:	d001      	beq.n	8003d46 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003d42:	2301      	movs	r3, #1
 8003d44:	e1c7      	b.n	80040d6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d46:	4b3b      	ldr	r3, [pc, #236]	@ (8003e34 <HAL_RCC_OscConfig+0x240>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	691b      	ldr	r3, [r3, #16]
 8003d52:	00db      	lsls	r3, r3, #3
 8003d54:	4937      	ldr	r1, [pc, #220]	@ (8003e34 <HAL_RCC_OscConfig+0x240>)
 8003d56:	4313      	orrs	r3, r2
 8003d58:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d5a:	e03a      	b.n	8003dd2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	68db      	ldr	r3, [r3, #12]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d020      	beq.n	8003da6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d64:	4b34      	ldr	r3, [pc, #208]	@ (8003e38 <HAL_RCC_OscConfig+0x244>)
 8003d66:	2201      	movs	r2, #1
 8003d68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d6a:	f7fd ff13 	bl	8001b94 <HAL_GetTick>
 8003d6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d70:	e008      	b.n	8003d84 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d72:	f7fd ff0f 	bl	8001b94 <HAL_GetTick>
 8003d76:	4602      	mov	r2, r0
 8003d78:	693b      	ldr	r3, [r7, #16]
 8003d7a:	1ad3      	subs	r3, r2, r3
 8003d7c:	2b02      	cmp	r3, #2
 8003d7e:	d901      	bls.n	8003d84 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003d80:	2303      	movs	r3, #3
 8003d82:	e1a8      	b.n	80040d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d84:	4b2b      	ldr	r3, [pc, #172]	@ (8003e34 <HAL_RCC_OscConfig+0x240>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f003 0302 	and.w	r3, r3, #2
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d0f0      	beq.n	8003d72 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d90:	4b28      	ldr	r3, [pc, #160]	@ (8003e34 <HAL_RCC_OscConfig+0x240>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	691b      	ldr	r3, [r3, #16]
 8003d9c:	00db      	lsls	r3, r3, #3
 8003d9e:	4925      	ldr	r1, [pc, #148]	@ (8003e34 <HAL_RCC_OscConfig+0x240>)
 8003da0:	4313      	orrs	r3, r2
 8003da2:	600b      	str	r3, [r1, #0]
 8003da4:	e015      	b.n	8003dd2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003da6:	4b24      	ldr	r3, [pc, #144]	@ (8003e38 <HAL_RCC_OscConfig+0x244>)
 8003da8:	2200      	movs	r2, #0
 8003daa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dac:	f7fd fef2 	bl	8001b94 <HAL_GetTick>
 8003db0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003db2:	e008      	b.n	8003dc6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003db4:	f7fd feee 	bl	8001b94 <HAL_GetTick>
 8003db8:	4602      	mov	r2, r0
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	1ad3      	subs	r3, r2, r3
 8003dbe:	2b02      	cmp	r3, #2
 8003dc0:	d901      	bls.n	8003dc6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003dc2:	2303      	movs	r3, #3
 8003dc4:	e187      	b.n	80040d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003dc6:	4b1b      	ldr	r3, [pc, #108]	@ (8003e34 <HAL_RCC_OscConfig+0x240>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f003 0302 	and.w	r3, r3, #2
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d1f0      	bne.n	8003db4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f003 0308 	and.w	r3, r3, #8
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d036      	beq.n	8003e4c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	695b      	ldr	r3, [r3, #20]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d016      	beq.n	8003e14 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003de6:	4b15      	ldr	r3, [pc, #84]	@ (8003e3c <HAL_RCC_OscConfig+0x248>)
 8003de8:	2201      	movs	r2, #1
 8003dea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dec:	f7fd fed2 	bl	8001b94 <HAL_GetTick>
 8003df0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003df2:	e008      	b.n	8003e06 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003df4:	f7fd fece 	bl	8001b94 <HAL_GetTick>
 8003df8:	4602      	mov	r2, r0
 8003dfa:	693b      	ldr	r3, [r7, #16]
 8003dfc:	1ad3      	subs	r3, r2, r3
 8003dfe:	2b02      	cmp	r3, #2
 8003e00:	d901      	bls.n	8003e06 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003e02:	2303      	movs	r3, #3
 8003e04:	e167      	b.n	80040d6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e06:	4b0b      	ldr	r3, [pc, #44]	@ (8003e34 <HAL_RCC_OscConfig+0x240>)
 8003e08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e0a:	f003 0302 	and.w	r3, r3, #2
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d0f0      	beq.n	8003df4 <HAL_RCC_OscConfig+0x200>
 8003e12:	e01b      	b.n	8003e4c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e14:	4b09      	ldr	r3, [pc, #36]	@ (8003e3c <HAL_RCC_OscConfig+0x248>)
 8003e16:	2200      	movs	r2, #0
 8003e18:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e1a:	f7fd febb 	bl	8001b94 <HAL_GetTick>
 8003e1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e20:	e00e      	b.n	8003e40 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e22:	f7fd feb7 	bl	8001b94 <HAL_GetTick>
 8003e26:	4602      	mov	r2, r0
 8003e28:	693b      	ldr	r3, [r7, #16]
 8003e2a:	1ad3      	subs	r3, r2, r3
 8003e2c:	2b02      	cmp	r3, #2
 8003e2e:	d907      	bls.n	8003e40 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003e30:	2303      	movs	r3, #3
 8003e32:	e150      	b.n	80040d6 <HAL_RCC_OscConfig+0x4e2>
 8003e34:	40023800 	.word	0x40023800
 8003e38:	42470000 	.word	0x42470000
 8003e3c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e40:	4b88      	ldr	r3, [pc, #544]	@ (8004064 <HAL_RCC_OscConfig+0x470>)
 8003e42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e44:	f003 0302 	and.w	r3, r3, #2
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d1ea      	bne.n	8003e22 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f003 0304 	and.w	r3, r3, #4
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	f000 8097 	beq.w	8003f88 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e5e:	4b81      	ldr	r3, [pc, #516]	@ (8004064 <HAL_RCC_OscConfig+0x470>)
 8003e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d10f      	bne.n	8003e8a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	60bb      	str	r3, [r7, #8]
 8003e6e:	4b7d      	ldr	r3, [pc, #500]	@ (8004064 <HAL_RCC_OscConfig+0x470>)
 8003e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e72:	4a7c      	ldr	r2, [pc, #496]	@ (8004064 <HAL_RCC_OscConfig+0x470>)
 8003e74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e78:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e7a:	4b7a      	ldr	r3, [pc, #488]	@ (8004064 <HAL_RCC_OscConfig+0x470>)
 8003e7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e82:	60bb      	str	r3, [r7, #8]
 8003e84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e86:	2301      	movs	r3, #1
 8003e88:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e8a:	4b77      	ldr	r3, [pc, #476]	@ (8004068 <HAL_RCC_OscConfig+0x474>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d118      	bne.n	8003ec8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e96:	4b74      	ldr	r3, [pc, #464]	@ (8004068 <HAL_RCC_OscConfig+0x474>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a73      	ldr	r2, [pc, #460]	@ (8004068 <HAL_RCC_OscConfig+0x474>)
 8003e9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ea0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ea2:	f7fd fe77 	bl	8001b94 <HAL_GetTick>
 8003ea6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ea8:	e008      	b.n	8003ebc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003eaa:	f7fd fe73 	bl	8001b94 <HAL_GetTick>
 8003eae:	4602      	mov	r2, r0
 8003eb0:	693b      	ldr	r3, [r7, #16]
 8003eb2:	1ad3      	subs	r3, r2, r3
 8003eb4:	2b02      	cmp	r3, #2
 8003eb6:	d901      	bls.n	8003ebc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003eb8:	2303      	movs	r3, #3
 8003eba:	e10c      	b.n	80040d6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ebc:	4b6a      	ldr	r3, [pc, #424]	@ (8004068 <HAL_RCC_OscConfig+0x474>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d0f0      	beq.n	8003eaa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	689b      	ldr	r3, [r3, #8]
 8003ecc:	2b01      	cmp	r3, #1
 8003ece:	d106      	bne.n	8003ede <HAL_RCC_OscConfig+0x2ea>
 8003ed0:	4b64      	ldr	r3, [pc, #400]	@ (8004064 <HAL_RCC_OscConfig+0x470>)
 8003ed2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ed4:	4a63      	ldr	r2, [pc, #396]	@ (8004064 <HAL_RCC_OscConfig+0x470>)
 8003ed6:	f043 0301 	orr.w	r3, r3, #1
 8003eda:	6713      	str	r3, [r2, #112]	@ 0x70
 8003edc:	e01c      	b.n	8003f18 <HAL_RCC_OscConfig+0x324>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	689b      	ldr	r3, [r3, #8]
 8003ee2:	2b05      	cmp	r3, #5
 8003ee4:	d10c      	bne.n	8003f00 <HAL_RCC_OscConfig+0x30c>
 8003ee6:	4b5f      	ldr	r3, [pc, #380]	@ (8004064 <HAL_RCC_OscConfig+0x470>)
 8003ee8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003eea:	4a5e      	ldr	r2, [pc, #376]	@ (8004064 <HAL_RCC_OscConfig+0x470>)
 8003eec:	f043 0304 	orr.w	r3, r3, #4
 8003ef0:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ef2:	4b5c      	ldr	r3, [pc, #368]	@ (8004064 <HAL_RCC_OscConfig+0x470>)
 8003ef4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ef6:	4a5b      	ldr	r2, [pc, #364]	@ (8004064 <HAL_RCC_OscConfig+0x470>)
 8003ef8:	f043 0301 	orr.w	r3, r3, #1
 8003efc:	6713      	str	r3, [r2, #112]	@ 0x70
 8003efe:	e00b      	b.n	8003f18 <HAL_RCC_OscConfig+0x324>
 8003f00:	4b58      	ldr	r3, [pc, #352]	@ (8004064 <HAL_RCC_OscConfig+0x470>)
 8003f02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f04:	4a57      	ldr	r2, [pc, #348]	@ (8004064 <HAL_RCC_OscConfig+0x470>)
 8003f06:	f023 0301 	bic.w	r3, r3, #1
 8003f0a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f0c:	4b55      	ldr	r3, [pc, #340]	@ (8004064 <HAL_RCC_OscConfig+0x470>)
 8003f0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f10:	4a54      	ldr	r2, [pc, #336]	@ (8004064 <HAL_RCC_OscConfig+0x470>)
 8003f12:	f023 0304 	bic.w	r3, r3, #4
 8003f16:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	689b      	ldr	r3, [r3, #8]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d015      	beq.n	8003f4c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f20:	f7fd fe38 	bl	8001b94 <HAL_GetTick>
 8003f24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f26:	e00a      	b.n	8003f3e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f28:	f7fd fe34 	bl	8001b94 <HAL_GetTick>
 8003f2c:	4602      	mov	r2, r0
 8003f2e:	693b      	ldr	r3, [r7, #16]
 8003f30:	1ad3      	subs	r3, r2, r3
 8003f32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d901      	bls.n	8003f3e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003f3a:	2303      	movs	r3, #3
 8003f3c:	e0cb      	b.n	80040d6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f3e:	4b49      	ldr	r3, [pc, #292]	@ (8004064 <HAL_RCC_OscConfig+0x470>)
 8003f40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f42:	f003 0302 	and.w	r3, r3, #2
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d0ee      	beq.n	8003f28 <HAL_RCC_OscConfig+0x334>
 8003f4a:	e014      	b.n	8003f76 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f4c:	f7fd fe22 	bl	8001b94 <HAL_GetTick>
 8003f50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f52:	e00a      	b.n	8003f6a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f54:	f7fd fe1e 	bl	8001b94 <HAL_GetTick>
 8003f58:	4602      	mov	r2, r0
 8003f5a:	693b      	ldr	r3, [r7, #16]
 8003f5c:	1ad3      	subs	r3, r2, r3
 8003f5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d901      	bls.n	8003f6a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003f66:	2303      	movs	r3, #3
 8003f68:	e0b5      	b.n	80040d6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f6a:	4b3e      	ldr	r3, [pc, #248]	@ (8004064 <HAL_RCC_OscConfig+0x470>)
 8003f6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f6e:	f003 0302 	and.w	r3, r3, #2
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d1ee      	bne.n	8003f54 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003f76:	7dfb      	ldrb	r3, [r7, #23]
 8003f78:	2b01      	cmp	r3, #1
 8003f7a:	d105      	bne.n	8003f88 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f7c:	4b39      	ldr	r3, [pc, #228]	@ (8004064 <HAL_RCC_OscConfig+0x470>)
 8003f7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f80:	4a38      	ldr	r2, [pc, #224]	@ (8004064 <HAL_RCC_OscConfig+0x470>)
 8003f82:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f86:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	699b      	ldr	r3, [r3, #24]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	f000 80a1 	beq.w	80040d4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003f92:	4b34      	ldr	r3, [pc, #208]	@ (8004064 <HAL_RCC_OscConfig+0x470>)
 8003f94:	689b      	ldr	r3, [r3, #8]
 8003f96:	f003 030c 	and.w	r3, r3, #12
 8003f9a:	2b08      	cmp	r3, #8
 8003f9c:	d05c      	beq.n	8004058 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	699b      	ldr	r3, [r3, #24]
 8003fa2:	2b02      	cmp	r3, #2
 8003fa4:	d141      	bne.n	800402a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fa6:	4b31      	ldr	r3, [pc, #196]	@ (800406c <HAL_RCC_OscConfig+0x478>)
 8003fa8:	2200      	movs	r2, #0
 8003faa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fac:	f7fd fdf2 	bl	8001b94 <HAL_GetTick>
 8003fb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fb2:	e008      	b.n	8003fc6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fb4:	f7fd fdee 	bl	8001b94 <HAL_GetTick>
 8003fb8:	4602      	mov	r2, r0
 8003fba:	693b      	ldr	r3, [r7, #16]
 8003fbc:	1ad3      	subs	r3, r2, r3
 8003fbe:	2b02      	cmp	r3, #2
 8003fc0:	d901      	bls.n	8003fc6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003fc2:	2303      	movs	r3, #3
 8003fc4:	e087      	b.n	80040d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fc6:	4b27      	ldr	r3, [pc, #156]	@ (8004064 <HAL_RCC_OscConfig+0x470>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d1f0      	bne.n	8003fb4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	69da      	ldr	r2, [r3, #28]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6a1b      	ldr	r3, [r3, #32]
 8003fda:	431a      	orrs	r2, r3
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fe0:	019b      	lsls	r3, r3, #6
 8003fe2:	431a      	orrs	r2, r3
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fe8:	085b      	lsrs	r3, r3, #1
 8003fea:	3b01      	subs	r3, #1
 8003fec:	041b      	lsls	r3, r3, #16
 8003fee:	431a      	orrs	r2, r3
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ff4:	061b      	lsls	r3, r3, #24
 8003ff6:	491b      	ldr	r1, [pc, #108]	@ (8004064 <HAL_RCC_OscConfig+0x470>)
 8003ff8:	4313      	orrs	r3, r2
 8003ffa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ffc:	4b1b      	ldr	r3, [pc, #108]	@ (800406c <HAL_RCC_OscConfig+0x478>)
 8003ffe:	2201      	movs	r2, #1
 8004000:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004002:	f7fd fdc7 	bl	8001b94 <HAL_GetTick>
 8004006:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004008:	e008      	b.n	800401c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800400a:	f7fd fdc3 	bl	8001b94 <HAL_GetTick>
 800400e:	4602      	mov	r2, r0
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	1ad3      	subs	r3, r2, r3
 8004014:	2b02      	cmp	r3, #2
 8004016:	d901      	bls.n	800401c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004018:	2303      	movs	r3, #3
 800401a:	e05c      	b.n	80040d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800401c:	4b11      	ldr	r3, [pc, #68]	@ (8004064 <HAL_RCC_OscConfig+0x470>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004024:	2b00      	cmp	r3, #0
 8004026:	d0f0      	beq.n	800400a <HAL_RCC_OscConfig+0x416>
 8004028:	e054      	b.n	80040d4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800402a:	4b10      	ldr	r3, [pc, #64]	@ (800406c <HAL_RCC_OscConfig+0x478>)
 800402c:	2200      	movs	r2, #0
 800402e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004030:	f7fd fdb0 	bl	8001b94 <HAL_GetTick>
 8004034:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004036:	e008      	b.n	800404a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004038:	f7fd fdac 	bl	8001b94 <HAL_GetTick>
 800403c:	4602      	mov	r2, r0
 800403e:	693b      	ldr	r3, [r7, #16]
 8004040:	1ad3      	subs	r3, r2, r3
 8004042:	2b02      	cmp	r3, #2
 8004044:	d901      	bls.n	800404a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004046:	2303      	movs	r3, #3
 8004048:	e045      	b.n	80040d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800404a:	4b06      	ldr	r3, [pc, #24]	@ (8004064 <HAL_RCC_OscConfig+0x470>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004052:	2b00      	cmp	r3, #0
 8004054:	d1f0      	bne.n	8004038 <HAL_RCC_OscConfig+0x444>
 8004056:	e03d      	b.n	80040d4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	699b      	ldr	r3, [r3, #24]
 800405c:	2b01      	cmp	r3, #1
 800405e:	d107      	bne.n	8004070 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004060:	2301      	movs	r3, #1
 8004062:	e038      	b.n	80040d6 <HAL_RCC_OscConfig+0x4e2>
 8004064:	40023800 	.word	0x40023800
 8004068:	40007000 	.word	0x40007000
 800406c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004070:	4b1b      	ldr	r3, [pc, #108]	@ (80040e0 <HAL_RCC_OscConfig+0x4ec>)
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	699b      	ldr	r3, [r3, #24]
 800407a:	2b01      	cmp	r3, #1
 800407c:	d028      	beq.n	80040d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004088:	429a      	cmp	r2, r3
 800408a:	d121      	bne.n	80040d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004096:	429a      	cmp	r2, r3
 8004098:	d11a      	bne.n	80040d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800409a:	68fa      	ldr	r2, [r7, #12]
 800409c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80040a0:	4013      	ands	r3, r2
 80040a2:	687a      	ldr	r2, [r7, #4]
 80040a4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80040a6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d111      	bne.n	80040d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040b6:	085b      	lsrs	r3, r3, #1
 80040b8:	3b01      	subs	r3, #1
 80040ba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80040bc:	429a      	cmp	r2, r3
 80040be:	d107      	bne.n	80040d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040ca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80040cc:	429a      	cmp	r2, r3
 80040ce:	d001      	beq.n	80040d4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80040d0:	2301      	movs	r3, #1
 80040d2:	e000      	b.n	80040d6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80040d4:	2300      	movs	r3, #0
}
 80040d6:	4618      	mov	r0, r3
 80040d8:	3718      	adds	r7, #24
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd80      	pop	{r7, pc}
 80040de:	bf00      	nop
 80040e0:	40023800 	.word	0x40023800

080040e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b084      	sub	sp, #16
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
 80040ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d101      	bne.n	80040f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80040f4:	2301      	movs	r3, #1
 80040f6:	e0cc      	b.n	8004292 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80040f8:	4b68      	ldr	r3, [pc, #416]	@ (800429c <HAL_RCC_ClockConfig+0x1b8>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f003 0307 	and.w	r3, r3, #7
 8004100:	683a      	ldr	r2, [r7, #0]
 8004102:	429a      	cmp	r2, r3
 8004104:	d90c      	bls.n	8004120 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004106:	4b65      	ldr	r3, [pc, #404]	@ (800429c <HAL_RCC_ClockConfig+0x1b8>)
 8004108:	683a      	ldr	r2, [r7, #0]
 800410a:	b2d2      	uxtb	r2, r2
 800410c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800410e:	4b63      	ldr	r3, [pc, #396]	@ (800429c <HAL_RCC_ClockConfig+0x1b8>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f003 0307 	and.w	r3, r3, #7
 8004116:	683a      	ldr	r2, [r7, #0]
 8004118:	429a      	cmp	r2, r3
 800411a:	d001      	beq.n	8004120 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800411c:	2301      	movs	r3, #1
 800411e:	e0b8      	b.n	8004292 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f003 0302 	and.w	r3, r3, #2
 8004128:	2b00      	cmp	r3, #0
 800412a:	d020      	beq.n	800416e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f003 0304 	and.w	r3, r3, #4
 8004134:	2b00      	cmp	r3, #0
 8004136:	d005      	beq.n	8004144 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004138:	4b59      	ldr	r3, [pc, #356]	@ (80042a0 <HAL_RCC_ClockConfig+0x1bc>)
 800413a:	689b      	ldr	r3, [r3, #8]
 800413c:	4a58      	ldr	r2, [pc, #352]	@ (80042a0 <HAL_RCC_ClockConfig+0x1bc>)
 800413e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004142:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f003 0308 	and.w	r3, r3, #8
 800414c:	2b00      	cmp	r3, #0
 800414e:	d005      	beq.n	800415c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004150:	4b53      	ldr	r3, [pc, #332]	@ (80042a0 <HAL_RCC_ClockConfig+0x1bc>)
 8004152:	689b      	ldr	r3, [r3, #8]
 8004154:	4a52      	ldr	r2, [pc, #328]	@ (80042a0 <HAL_RCC_ClockConfig+0x1bc>)
 8004156:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800415a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800415c:	4b50      	ldr	r3, [pc, #320]	@ (80042a0 <HAL_RCC_ClockConfig+0x1bc>)
 800415e:	689b      	ldr	r3, [r3, #8]
 8004160:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	689b      	ldr	r3, [r3, #8]
 8004168:	494d      	ldr	r1, [pc, #308]	@ (80042a0 <HAL_RCC_ClockConfig+0x1bc>)
 800416a:	4313      	orrs	r3, r2
 800416c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f003 0301 	and.w	r3, r3, #1
 8004176:	2b00      	cmp	r3, #0
 8004178:	d044      	beq.n	8004204 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	2b01      	cmp	r3, #1
 8004180:	d107      	bne.n	8004192 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004182:	4b47      	ldr	r3, [pc, #284]	@ (80042a0 <HAL_RCC_ClockConfig+0x1bc>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800418a:	2b00      	cmp	r3, #0
 800418c:	d119      	bne.n	80041c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800418e:	2301      	movs	r3, #1
 8004190:	e07f      	b.n	8004292 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	2b02      	cmp	r3, #2
 8004198:	d003      	beq.n	80041a2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800419e:	2b03      	cmp	r3, #3
 80041a0:	d107      	bne.n	80041b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041a2:	4b3f      	ldr	r3, [pc, #252]	@ (80042a0 <HAL_RCC_ClockConfig+0x1bc>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d109      	bne.n	80041c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80041ae:	2301      	movs	r3, #1
 80041b0:	e06f      	b.n	8004292 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041b2:	4b3b      	ldr	r3, [pc, #236]	@ (80042a0 <HAL_RCC_ClockConfig+0x1bc>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f003 0302 	and.w	r3, r3, #2
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d101      	bne.n	80041c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80041be:	2301      	movs	r3, #1
 80041c0:	e067      	b.n	8004292 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80041c2:	4b37      	ldr	r3, [pc, #220]	@ (80042a0 <HAL_RCC_ClockConfig+0x1bc>)
 80041c4:	689b      	ldr	r3, [r3, #8]
 80041c6:	f023 0203 	bic.w	r2, r3, #3
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	4934      	ldr	r1, [pc, #208]	@ (80042a0 <HAL_RCC_ClockConfig+0x1bc>)
 80041d0:	4313      	orrs	r3, r2
 80041d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80041d4:	f7fd fcde 	bl	8001b94 <HAL_GetTick>
 80041d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041da:	e00a      	b.n	80041f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041dc:	f7fd fcda 	bl	8001b94 <HAL_GetTick>
 80041e0:	4602      	mov	r2, r0
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	1ad3      	subs	r3, r2, r3
 80041e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d901      	bls.n	80041f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80041ee:	2303      	movs	r3, #3
 80041f0:	e04f      	b.n	8004292 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041f2:	4b2b      	ldr	r3, [pc, #172]	@ (80042a0 <HAL_RCC_ClockConfig+0x1bc>)
 80041f4:	689b      	ldr	r3, [r3, #8]
 80041f6:	f003 020c 	and.w	r2, r3, #12
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	685b      	ldr	r3, [r3, #4]
 80041fe:	009b      	lsls	r3, r3, #2
 8004200:	429a      	cmp	r2, r3
 8004202:	d1eb      	bne.n	80041dc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004204:	4b25      	ldr	r3, [pc, #148]	@ (800429c <HAL_RCC_ClockConfig+0x1b8>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f003 0307 	and.w	r3, r3, #7
 800420c:	683a      	ldr	r2, [r7, #0]
 800420e:	429a      	cmp	r2, r3
 8004210:	d20c      	bcs.n	800422c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004212:	4b22      	ldr	r3, [pc, #136]	@ (800429c <HAL_RCC_ClockConfig+0x1b8>)
 8004214:	683a      	ldr	r2, [r7, #0]
 8004216:	b2d2      	uxtb	r2, r2
 8004218:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800421a:	4b20      	ldr	r3, [pc, #128]	@ (800429c <HAL_RCC_ClockConfig+0x1b8>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f003 0307 	and.w	r3, r3, #7
 8004222:	683a      	ldr	r2, [r7, #0]
 8004224:	429a      	cmp	r2, r3
 8004226:	d001      	beq.n	800422c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004228:	2301      	movs	r3, #1
 800422a:	e032      	b.n	8004292 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f003 0304 	and.w	r3, r3, #4
 8004234:	2b00      	cmp	r3, #0
 8004236:	d008      	beq.n	800424a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004238:	4b19      	ldr	r3, [pc, #100]	@ (80042a0 <HAL_RCC_ClockConfig+0x1bc>)
 800423a:	689b      	ldr	r3, [r3, #8]
 800423c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	68db      	ldr	r3, [r3, #12]
 8004244:	4916      	ldr	r1, [pc, #88]	@ (80042a0 <HAL_RCC_ClockConfig+0x1bc>)
 8004246:	4313      	orrs	r3, r2
 8004248:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f003 0308 	and.w	r3, r3, #8
 8004252:	2b00      	cmp	r3, #0
 8004254:	d009      	beq.n	800426a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004256:	4b12      	ldr	r3, [pc, #72]	@ (80042a0 <HAL_RCC_ClockConfig+0x1bc>)
 8004258:	689b      	ldr	r3, [r3, #8]
 800425a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	691b      	ldr	r3, [r3, #16]
 8004262:	00db      	lsls	r3, r3, #3
 8004264:	490e      	ldr	r1, [pc, #56]	@ (80042a0 <HAL_RCC_ClockConfig+0x1bc>)
 8004266:	4313      	orrs	r3, r2
 8004268:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800426a:	f000 f821 	bl	80042b0 <HAL_RCC_GetSysClockFreq>
 800426e:	4602      	mov	r2, r0
 8004270:	4b0b      	ldr	r3, [pc, #44]	@ (80042a0 <HAL_RCC_ClockConfig+0x1bc>)
 8004272:	689b      	ldr	r3, [r3, #8]
 8004274:	091b      	lsrs	r3, r3, #4
 8004276:	f003 030f 	and.w	r3, r3, #15
 800427a:	490a      	ldr	r1, [pc, #40]	@ (80042a4 <HAL_RCC_ClockConfig+0x1c0>)
 800427c:	5ccb      	ldrb	r3, [r1, r3]
 800427e:	fa22 f303 	lsr.w	r3, r2, r3
 8004282:	4a09      	ldr	r2, [pc, #36]	@ (80042a8 <HAL_RCC_ClockConfig+0x1c4>)
 8004284:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004286:	4b09      	ldr	r3, [pc, #36]	@ (80042ac <HAL_RCC_ClockConfig+0x1c8>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4618      	mov	r0, r3
 800428c:	f7fd fc3e 	bl	8001b0c <HAL_InitTick>

  return HAL_OK;
 8004290:	2300      	movs	r3, #0
}
 8004292:	4618      	mov	r0, r3
 8004294:	3710      	adds	r7, #16
 8004296:	46bd      	mov	sp, r7
 8004298:	bd80      	pop	{r7, pc}
 800429a:	bf00      	nop
 800429c:	40023c00 	.word	0x40023c00
 80042a0:	40023800 	.word	0x40023800
 80042a4:	0800c008 	.word	0x0800c008
 80042a8:	20000008 	.word	0x20000008
 80042ac:	2000000c 	.word	0x2000000c

080042b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80042b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80042b4:	b094      	sub	sp, #80	@ 0x50
 80042b6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80042b8:	2300      	movs	r3, #0
 80042ba:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80042bc:	2300      	movs	r3, #0
 80042be:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80042c0:	2300      	movs	r3, #0
 80042c2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80042c4:	2300      	movs	r3, #0
 80042c6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80042c8:	4b79      	ldr	r3, [pc, #484]	@ (80044b0 <HAL_RCC_GetSysClockFreq+0x200>)
 80042ca:	689b      	ldr	r3, [r3, #8]
 80042cc:	f003 030c 	and.w	r3, r3, #12
 80042d0:	2b08      	cmp	r3, #8
 80042d2:	d00d      	beq.n	80042f0 <HAL_RCC_GetSysClockFreq+0x40>
 80042d4:	2b08      	cmp	r3, #8
 80042d6:	f200 80e1 	bhi.w	800449c <HAL_RCC_GetSysClockFreq+0x1ec>
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d002      	beq.n	80042e4 <HAL_RCC_GetSysClockFreq+0x34>
 80042de:	2b04      	cmp	r3, #4
 80042e0:	d003      	beq.n	80042ea <HAL_RCC_GetSysClockFreq+0x3a>
 80042e2:	e0db      	b.n	800449c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80042e4:	4b73      	ldr	r3, [pc, #460]	@ (80044b4 <HAL_RCC_GetSysClockFreq+0x204>)
 80042e6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80042e8:	e0db      	b.n	80044a2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80042ea:	4b73      	ldr	r3, [pc, #460]	@ (80044b8 <HAL_RCC_GetSysClockFreq+0x208>)
 80042ec:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80042ee:	e0d8      	b.n	80044a2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80042f0:	4b6f      	ldr	r3, [pc, #444]	@ (80044b0 <HAL_RCC_GetSysClockFreq+0x200>)
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80042f8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80042fa:	4b6d      	ldr	r3, [pc, #436]	@ (80044b0 <HAL_RCC_GetSysClockFreq+0x200>)
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004302:	2b00      	cmp	r3, #0
 8004304:	d063      	beq.n	80043ce <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004306:	4b6a      	ldr	r3, [pc, #424]	@ (80044b0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	099b      	lsrs	r3, r3, #6
 800430c:	2200      	movs	r2, #0
 800430e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004310:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004312:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004314:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004318:	633b      	str	r3, [r7, #48]	@ 0x30
 800431a:	2300      	movs	r3, #0
 800431c:	637b      	str	r3, [r7, #52]	@ 0x34
 800431e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004322:	4622      	mov	r2, r4
 8004324:	462b      	mov	r3, r5
 8004326:	f04f 0000 	mov.w	r0, #0
 800432a:	f04f 0100 	mov.w	r1, #0
 800432e:	0159      	lsls	r1, r3, #5
 8004330:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004334:	0150      	lsls	r0, r2, #5
 8004336:	4602      	mov	r2, r0
 8004338:	460b      	mov	r3, r1
 800433a:	4621      	mov	r1, r4
 800433c:	1a51      	subs	r1, r2, r1
 800433e:	6139      	str	r1, [r7, #16]
 8004340:	4629      	mov	r1, r5
 8004342:	eb63 0301 	sbc.w	r3, r3, r1
 8004346:	617b      	str	r3, [r7, #20]
 8004348:	f04f 0200 	mov.w	r2, #0
 800434c:	f04f 0300 	mov.w	r3, #0
 8004350:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004354:	4659      	mov	r1, fp
 8004356:	018b      	lsls	r3, r1, #6
 8004358:	4651      	mov	r1, sl
 800435a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800435e:	4651      	mov	r1, sl
 8004360:	018a      	lsls	r2, r1, #6
 8004362:	4651      	mov	r1, sl
 8004364:	ebb2 0801 	subs.w	r8, r2, r1
 8004368:	4659      	mov	r1, fp
 800436a:	eb63 0901 	sbc.w	r9, r3, r1
 800436e:	f04f 0200 	mov.w	r2, #0
 8004372:	f04f 0300 	mov.w	r3, #0
 8004376:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800437a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800437e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004382:	4690      	mov	r8, r2
 8004384:	4699      	mov	r9, r3
 8004386:	4623      	mov	r3, r4
 8004388:	eb18 0303 	adds.w	r3, r8, r3
 800438c:	60bb      	str	r3, [r7, #8]
 800438e:	462b      	mov	r3, r5
 8004390:	eb49 0303 	adc.w	r3, r9, r3
 8004394:	60fb      	str	r3, [r7, #12]
 8004396:	f04f 0200 	mov.w	r2, #0
 800439a:	f04f 0300 	mov.w	r3, #0
 800439e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80043a2:	4629      	mov	r1, r5
 80043a4:	024b      	lsls	r3, r1, #9
 80043a6:	4621      	mov	r1, r4
 80043a8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80043ac:	4621      	mov	r1, r4
 80043ae:	024a      	lsls	r2, r1, #9
 80043b0:	4610      	mov	r0, r2
 80043b2:	4619      	mov	r1, r3
 80043b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80043b6:	2200      	movs	r2, #0
 80043b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80043ba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80043bc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80043c0:	f7fb ffae 	bl	8000320 <__aeabi_uldivmod>
 80043c4:	4602      	mov	r2, r0
 80043c6:	460b      	mov	r3, r1
 80043c8:	4613      	mov	r3, r2
 80043ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80043cc:	e058      	b.n	8004480 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80043ce:	4b38      	ldr	r3, [pc, #224]	@ (80044b0 <HAL_RCC_GetSysClockFreq+0x200>)
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	099b      	lsrs	r3, r3, #6
 80043d4:	2200      	movs	r2, #0
 80043d6:	4618      	mov	r0, r3
 80043d8:	4611      	mov	r1, r2
 80043da:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80043de:	623b      	str	r3, [r7, #32]
 80043e0:	2300      	movs	r3, #0
 80043e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80043e4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80043e8:	4642      	mov	r2, r8
 80043ea:	464b      	mov	r3, r9
 80043ec:	f04f 0000 	mov.w	r0, #0
 80043f0:	f04f 0100 	mov.w	r1, #0
 80043f4:	0159      	lsls	r1, r3, #5
 80043f6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80043fa:	0150      	lsls	r0, r2, #5
 80043fc:	4602      	mov	r2, r0
 80043fe:	460b      	mov	r3, r1
 8004400:	4641      	mov	r1, r8
 8004402:	ebb2 0a01 	subs.w	sl, r2, r1
 8004406:	4649      	mov	r1, r9
 8004408:	eb63 0b01 	sbc.w	fp, r3, r1
 800440c:	f04f 0200 	mov.w	r2, #0
 8004410:	f04f 0300 	mov.w	r3, #0
 8004414:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004418:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800441c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004420:	ebb2 040a 	subs.w	r4, r2, sl
 8004424:	eb63 050b 	sbc.w	r5, r3, fp
 8004428:	f04f 0200 	mov.w	r2, #0
 800442c:	f04f 0300 	mov.w	r3, #0
 8004430:	00eb      	lsls	r3, r5, #3
 8004432:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004436:	00e2      	lsls	r2, r4, #3
 8004438:	4614      	mov	r4, r2
 800443a:	461d      	mov	r5, r3
 800443c:	4643      	mov	r3, r8
 800443e:	18e3      	adds	r3, r4, r3
 8004440:	603b      	str	r3, [r7, #0]
 8004442:	464b      	mov	r3, r9
 8004444:	eb45 0303 	adc.w	r3, r5, r3
 8004448:	607b      	str	r3, [r7, #4]
 800444a:	f04f 0200 	mov.w	r2, #0
 800444e:	f04f 0300 	mov.w	r3, #0
 8004452:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004456:	4629      	mov	r1, r5
 8004458:	028b      	lsls	r3, r1, #10
 800445a:	4621      	mov	r1, r4
 800445c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004460:	4621      	mov	r1, r4
 8004462:	028a      	lsls	r2, r1, #10
 8004464:	4610      	mov	r0, r2
 8004466:	4619      	mov	r1, r3
 8004468:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800446a:	2200      	movs	r2, #0
 800446c:	61bb      	str	r3, [r7, #24]
 800446e:	61fa      	str	r2, [r7, #28]
 8004470:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004474:	f7fb ff54 	bl	8000320 <__aeabi_uldivmod>
 8004478:	4602      	mov	r2, r0
 800447a:	460b      	mov	r3, r1
 800447c:	4613      	mov	r3, r2
 800447e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004480:	4b0b      	ldr	r3, [pc, #44]	@ (80044b0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	0c1b      	lsrs	r3, r3, #16
 8004486:	f003 0303 	and.w	r3, r3, #3
 800448a:	3301      	adds	r3, #1
 800448c:	005b      	lsls	r3, r3, #1
 800448e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004490:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004492:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004494:	fbb2 f3f3 	udiv	r3, r2, r3
 8004498:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800449a:	e002      	b.n	80044a2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800449c:	4b05      	ldr	r3, [pc, #20]	@ (80044b4 <HAL_RCC_GetSysClockFreq+0x204>)
 800449e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80044a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80044a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	3750      	adds	r7, #80	@ 0x50
 80044a8:	46bd      	mov	sp, r7
 80044aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80044ae:	bf00      	nop
 80044b0:	40023800 	.word	0x40023800
 80044b4:	00f42400 	.word	0x00f42400
 80044b8:	007a1200 	.word	0x007a1200

080044bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044bc:	b480      	push	{r7}
 80044be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044c0:	4b03      	ldr	r3, [pc, #12]	@ (80044d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80044c2:	681b      	ldr	r3, [r3, #0]
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	46bd      	mov	sp, r7
 80044c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044cc:	4770      	bx	lr
 80044ce:	bf00      	nop
 80044d0:	20000008 	.word	0x20000008

080044d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80044d8:	f7ff fff0 	bl	80044bc <HAL_RCC_GetHCLKFreq>
 80044dc:	4602      	mov	r2, r0
 80044de:	4b05      	ldr	r3, [pc, #20]	@ (80044f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80044e0:	689b      	ldr	r3, [r3, #8]
 80044e2:	0a9b      	lsrs	r3, r3, #10
 80044e4:	f003 0307 	and.w	r3, r3, #7
 80044e8:	4903      	ldr	r1, [pc, #12]	@ (80044f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80044ea:	5ccb      	ldrb	r3, [r1, r3]
 80044ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044f0:	4618      	mov	r0, r3
 80044f2:	bd80      	pop	{r7, pc}
 80044f4:	40023800 	.word	0x40023800
 80044f8:	0800c018 	.word	0x0800c018

080044fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004500:	f7ff ffdc 	bl	80044bc <HAL_RCC_GetHCLKFreq>
 8004504:	4602      	mov	r2, r0
 8004506:	4b05      	ldr	r3, [pc, #20]	@ (800451c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004508:	689b      	ldr	r3, [r3, #8]
 800450a:	0b5b      	lsrs	r3, r3, #13
 800450c:	f003 0307 	and.w	r3, r3, #7
 8004510:	4903      	ldr	r1, [pc, #12]	@ (8004520 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004512:	5ccb      	ldrb	r3, [r1, r3]
 8004514:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004518:	4618      	mov	r0, r3
 800451a:	bd80      	pop	{r7, pc}
 800451c:	40023800 	.word	0x40023800
 8004520:	0800c018 	.word	0x0800c018

08004524 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b082      	sub	sp, #8
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d101      	bne.n	8004536 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004532:	2301      	movs	r3, #1
 8004534:	e042      	b.n	80045bc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800453c:	b2db      	uxtb	r3, r3
 800453e:	2b00      	cmp	r3, #0
 8004540:	d106      	bne.n	8004550 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2200      	movs	r2, #0
 8004546:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800454a:	6878      	ldr	r0, [r7, #4]
 800454c:	f7fd f812 	bl	8001574 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2224      	movs	r2, #36	@ 0x24
 8004554:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	68da      	ldr	r2, [r3, #12]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004566:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004568:	6878      	ldr	r0, [r7, #4]
 800456a:	f000 f82b 	bl	80045c4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	691a      	ldr	r2, [r3, #16]
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800457c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	695a      	ldr	r2, [r3, #20]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800458c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	68da      	ldr	r2, [r3, #12]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800459c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2200      	movs	r2, #0
 80045a2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2220      	movs	r2, #32
 80045a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2220      	movs	r2, #32
 80045b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2200      	movs	r2, #0
 80045b8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80045ba:	2300      	movs	r3, #0
}
 80045bc:	4618      	mov	r0, r3
 80045be:	3708      	adds	r7, #8
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bd80      	pop	{r7, pc}

080045c4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80045c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80045c8:	b0c0      	sub	sp, #256	@ 0x100
 80045ca:	af00      	add	r7, sp, #0
 80045cc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80045d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	691b      	ldr	r3, [r3, #16]
 80045d8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80045dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045e0:	68d9      	ldr	r1, [r3, #12]
 80045e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045e6:	681a      	ldr	r2, [r3, #0]
 80045e8:	ea40 0301 	orr.w	r3, r0, r1
 80045ec:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80045ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045f2:	689a      	ldr	r2, [r3, #8]
 80045f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045f8:	691b      	ldr	r3, [r3, #16]
 80045fa:	431a      	orrs	r2, r3
 80045fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004600:	695b      	ldr	r3, [r3, #20]
 8004602:	431a      	orrs	r2, r3
 8004604:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004608:	69db      	ldr	r3, [r3, #28]
 800460a:	4313      	orrs	r3, r2
 800460c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004610:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	68db      	ldr	r3, [r3, #12]
 8004618:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800461c:	f021 010c 	bic.w	r1, r1, #12
 8004620:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004624:	681a      	ldr	r2, [r3, #0]
 8004626:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800462a:	430b      	orrs	r3, r1
 800462c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800462e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	695b      	ldr	r3, [r3, #20]
 8004636:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800463a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800463e:	6999      	ldr	r1, [r3, #24]
 8004640:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004644:	681a      	ldr	r2, [r3, #0]
 8004646:	ea40 0301 	orr.w	r3, r0, r1
 800464a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800464c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004650:	681a      	ldr	r2, [r3, #0]
 8004652:	4b8f      	ldr	r3, [pc, #572]	@ (8004890 <UART_SetConfig+0x2cc>)
 8004654:	429a      	cmp	r2, r3
 8004656:	d005      	beq.n	8004664 <UART_SetConfig+0xa0>
 8004658:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800465c:	681a      	ldr	r2, [r3, #0]
 800465e:	4b8d      	ldr	r3, [pc, #564]	@ (8004894 <UART_SetConfig+0x2d0>)
 8004660:	429a      	cmp	r2, r3
 8004662:	d104      	bne.n	800466e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004664:	f7ff ff4a 	bl	80044fc <HAL_RCC_GetPCLK2Freq>
 8004668:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800466c:	e003      	b.n	8004676 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800466e:	f7ff ff31 	bl	80044d4 <HAL_RCC_GetPCLK1Freq>
 8004672:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004676:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800467a:	69db      	ldr	r3, [r3, #28]
 800467c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004680:	f040 810c 	bne.w	800489c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004684:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004688:	2200      	movs	r2, #0
 800468a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800468e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004692:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004696:	4622      	mov	r2, r4
 8004698:	462b      	mov	r3, r5
 800469a:	1891      	adds	r1, r2, r2
 800469c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800469e:	415b      	adcs	r3, r3
 80046a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80046a2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80046a6:	4621      	mov	r1, r4
 80046a8:	eb12 0801 	adds.w	r8, r2, r1
 80046ac:	4629      	mov	r1, r5
 80046ae:	eb43 0901 	adc.w	r9, r3, r1
 80046b2:	f04f 0200 	mov.w	r2, #0
 80046b6:	f04f 0300 	mov.w	r3, #0
 80046ba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80046be:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80046c2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80046c6:	4690      	mov	r8, r2
 80046c8:	4699      	mov	r9, r3
 80046ca:	4623      	mov	r3, r4
 80046cc:	eb18 0303 	adds.w	r3, r8, r3
 80046d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80046d4:	462b      	mov	r3, r5
 80046d6:	eb49 0303 	adc.w	r3, r9, r3
 80046da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80046de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046e2:	685b      	ldr	r3, [r3, #4]
 80046e4:	2200      	movs	r2, #0
 80046e6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80046ea:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80046ee:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80046f2:	460b      	mov	r3, r1
 80046f4:	18db      	adds	r3, r3, r3
 80046f6:	653b      	str	r3, [r7, #80]	@ 0x50
 80046f8:	4613      	mov	r3, r2
 80046fa:	eb42 0303 	adc.w	r3, r2, r3
 80046fe:	657b      	str	r3, [r7, #84]	@ 0x54
 8004700:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004704:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004708:	f7fb fe0a 	bl	8000320 <__aeabi_uldivmod>
 800470c:	4602      	mov	r2, r0
 800470e:	460b      	mov	r3, r1
 8004710:	4b61      	ldr	r3, [pc, #388]	@ (8004898 <UART_SetConfig+0x2d4>)
 8004712:	fba3 2302 	umull	r2, r3, r3, r2
 8004716:	095b      	lsrs	r3, r3, #5
 8004718:	011c      	lsls	r4, r3, #4
 800471a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800471e:	2200      	movs	r2, #0
 8004720:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004724:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004728:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800472c:	4642      	mov	r2, r8
 800472e:	464b      	mov	r3, r9
 8004730:	1891      	adds	r1, r2, r2
 8004732:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004734:	415b      	adcs	r3, r3
 8004736:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004738:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800473c:	4641      	mov	r1, r8
 800473e:	eb12 0a01 	adds.w	sl, r2, r1
 8004742:	4649      	mov	r1, r9
 8004744:	eb43 0b01 	adc.w	fp, r3, r1
 8004748:	f04f 0200 	mov.w	r2, #0
 800474c:	f04f 0300 	mov.w	r3, #0
 8004750:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004754:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004758:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800475c:	4692      	mov	sl, r2
 800475e:	469b      	mov	fp, r3
 8004760:	4643      	mov	r3, r8
 8004762:	eb1a 0303 	adds.w	r3, sl, r3
 8004766:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800476a:	464b      	mov	r3, r9
 800476c:	eb4b 0303 	adc.w	r3, fp, r3
 8004770:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004774:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	2200      	movs	r2, #0
 800477c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004780:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004784:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004788:	460b      	mov	r3, r1
 800478a:	18db      	adds	r3, r3, r3
 800478c:	643b      	str	r3, [r7, #64]	@ 0x40
 800478e:	4613      	mov	r3, r2
 8004790:	eb42 0303 	adc.w	r3, r2, r3
 8004794:	647b      	str	r3, [r7, #68]	@ 0x44
 8004796:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800479a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800479e:	f7fb fdbf 	bl	8000320 <__aeabi_uldivmod>
 80047a2:	4602      	mov	r2, r0
 80047a4:	460b      	mov	r3, r1
 80047a6:	4611      	mov	r1, r2
 80047a8:	4b3b      	ldr	r3, [pc, #236]	@ (8004898 <UART_SetConfig+0x2d4>)
 80047aa:	fba3 2301 	umull	r2, r3, r3, r1
 80047ae:	095b      	lsrs	r3, r3, #5
 80047b0:	2264      	movs	r2, #100	@ 0x64
 80047b2:	fb02 f303 	mul.w	r3, r2, r3
 80047b6:	1acb      	subs	r3, r1, r3
 80047b8:	00db      	lsls	r3, r3, #3
 80047ba:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80047be:	4b36      	ldr	r3, [pc, #216]	@ (8004898 <UART_SetConfig+0x2d4>)
 80047c0:	fba3 2302 	umull	r2, r3, r3, r2
 80047c4:	095b      	lsrs	r3, r3, #5
 80047c6:	005b      	lsls	r3, r3, #1
 80047c8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80047cc:	441c      	add	r4, r3
 80047ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80047d2:	2200      	movs	r2, #0
 80047d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80047d8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80047dc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80047e0:	4642      	mov	r2, r8
 80047e2:	464b      	mov	r3, r9
 80047e4:	1891      	adds	r1, r2, r2
 80047e6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80047e8:	415b      	adcs	r3, r3
 80047ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80047ec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80047f0:	4641      	mov	r1, r8
 80047f2:	1851      	adds	r1, r2, r1
 80047f4:	6339      	str	r1, [r7, #48]	@ 0x30
 80047f6:	4649      	mov	r1, r9
 80047f8:	414b      	adcs	r3, r1
 80047fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80047fc:	f04f 0200 	mov.w	r2, #0
 8004800:	f04f 0300 	mov.w	r3, #0
 8004804:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004808:	4659      	mov	r1, fp
 800480a:	00cb      	lsls	r3, r1, #3
 800480c:	4651      	mov	r1, sl
 800480e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004812:	4651      	mov	r1, sl
 8004814:	00ca      	lsls	r2, r1, #3
 8004816:	4610      	mov	r0, r2
 8004818:	4619      	mov	r1, r3
 800481a:	4603      	mov	r3, r0
 800481c:	4642      	mov	r2, r8
 800481e:	189b      	adds	r3, r3, r2
 8004820:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004824:	464b      	mov	r3, r9
 8004826:	460a      	mov	r2, r1
 8004828:	eb42 0303 	adc.w	r3, r2, r3
 800482c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004830:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	2200      	movs	r2, #0
 8004838:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800483c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004840:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004844:	460b      	mov	r3, r1
 8004846:	18db      	adds	r3, r3, r3
 8004848:	62bb      	str	r3, [r7, #40]	@ 0x28
 800484a:	4613      	mov	r3, r2
 800484c:	eb42 0303 	adc.w	r3, r2, r3
 8004850:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004852:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004856:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800485a:	f7fb fd61 	bl	8000320 <__aeabi_uldivmod>
 800485e:	4602      	mov	r2, r0
 8004860:	460b      	mov	r3, r1
 8004862:	4b0d      	ldr	r3, [pc, #52]	@ (8004898 <UART_SetConfig+0x2d4>)
 8004864:	fba3 1302 	umull	r1, r3, r3, r2
 8004868:	095b      	lsrs	r3, r3, #5
 800486a:	2164      	movs	r1, #100	@ 0x64
 800486c:	fb01 f303 	mul.w	r3, r1, r3
 8004870:	1ad3      	subs	r3, r2, r3
 8004872:	00db      	lsls	r3, r3, #3
 8004874:	3332      	adds	r3, #50	@ 0x32
 8004876:	4a08      	ldr	r2, [pc, #32]	@ (8004898 <UART_SetConfig+0x2d4>)
 8004878:	fba2 2303 	umull	r2, r3, r2, r3
 800487c:	095b      	lsrs	r3, r3, #5
 800487e:	f003 0207 	and.w	r2, r3, #7
 8004882:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4422      	add	r2, r4
 800488a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800488c:	e106      	b.n	8004a9c <UART_SetConfig+0x4d8>
 800488e:	bf00      	nop
 8004890:	40011000 	.word	0x40011000
 8004894:	40011400 	.word	0x40011400
 8004898:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800489c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80048a0:	2200      	movs	r2, #0
 80048a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80048a6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80048aa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80048ae:	4642      	mov	r2, r8
 80048b0:	464b      	mov	r3, r9
 80048b2:	1891      	adds	r1, r2, r2
 80048b4:	6239      	str	r1, [r7, #32]
 80048b6:	415b      	adcs	r3, r3
 80048b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80048ba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80048be:	4641      	mov	r1, r8
 80048c0:	1854      	adds	r4, r2, r1
 80048c2:	4649      	mov	r1, r9
 80048c4:	eb43 0501 	adc.w	r5, r3, r1
 80048c8:	f04f 0200 	mov.w	r2, #0
 80048cc:	f04f 0300 	mov.w	r3, #0
 80048d0:	00eb      	lsls	r3, r5, #3
 80048d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80048d6:	00e2      	lsls	r2, r4, #3
 80048d8:	4614      	mov	r4, r2
 80048da:	461d      	mov	r5, r3
 80048dc:	4643      	mov	r3, r8
 80048de:	18e3      	adds	r3, r4, r3
 80048e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80048e4:	464b      	mov	r3, r9
 80048e6:	eb45 0303 	adc.w	r3, r5, r3
 80048ea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80048ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	2200      	movs	r2, #0
 80048f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80048fa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80048fe:	f04f 0200 	mov.w	r2, #0
 8004902:	f04f 0300 	mov.w	r3, #0
 8004906:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800490a:	4629      	mov	r1, r5
 800490c:	008b      	lsls	r3, r1, #2
 800490e:	4621      	mov	r1, r4
 8004910:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004914:	4621      	mov	r1, r4
 8004916:	008a      	lsls	r2, r1, #2
 8004918:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800491c:	f7fb fd00 	bl	8000320 <__aeabi_uldivmod>
 8004920:	4602      	mov	r2, r0
 8004922:	460b      	mov	r3, r1
 8004924:	4b60      	ldr	r3, [pc, #384]	@ (8004aa8 <UART_SetConfig+0x4e4>)
 8004926:	fba3 2302 	umull	r2, r3, r3, r2
 800492a:	095b      	lsrs	r3, r3, #5
 800492c:	011c      	lsls	r4, r3, #4
 800492e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004932:	2200      	movs	r2, #0
 8004934:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004938:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800493c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004940:	4642      	mov	r2, r8
 8004942:	464b      	mov	r3, r9
 8004944:	1891      	adds	r1, r2, r2
 8004946:	61b9      	str	r1, [r7, #24]
 8004948:	415b      	adcs	r3, r3
 800494a:	61fb      	str	r3, [r7, #28]
 800494c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004950:	4641      	mov	r1, r8
 8004952:	1851      	adds	r1, r2, r1
 8004954:	6139      	str	r1, [r7, #16]
 8004956:	4649      	mov	r1, r9
 8004958:	414b      	adcs	r3, r1
 800495a:	617b      	str	r3, [r7, #20]
 800495c:	f04f 0200 	mov.w	r2, #0
 8004960:	f04f 0300 	mov.w	r3, #0
 8004964:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004968:	4659      	mov	r1, fp
 800496a:	00cb      	lsls	r3, r1, #3
 800496c:	4651      	mov	r1, sl
 800496e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004972:	4651      	mov	r1, sl
 8004974:	00ca      	lsls	r2, r1, #3
 8004976:	4610      	mov	r0, r2
 8004978:	4619      	mov	r1, r3
 800497a:	4603      	mov	r3, r0
 800497c:	4642      	mov	r2, r8
 800497e:	189b      	adds	r3, r3, r2
 8004980:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004984:	464b      	mov	r3, r9
 8004986:	460a      	mov	r2, r1
 8004988:	eb42 0303 	adc.w	r3, r2, r3
 800498c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004990:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004994:	685b      	ldr	r3, [r3, #4]
 8004996:	2200      	movs	r2, #0
 8004998:	67bb      	str	r3, [r7, #120]	@ 0x78
 800499a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800499c:	f04f 0200 	mov.w	r2, #0
 80049a0:	f04f 0300 	mov.w	r3, #0
 80049a4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80049a8:	4649      	mov	r1, r9
 80049aa:	008b      	lsls	r3, r1, #2
 80049ac:	4641      	mov	r1, r8
 80049ae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80049b2:	4641      	mov	r1, r8
 80049b4:	008a      	lsls	r2, r1, #2
 80049b6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80049ba:	f7fb fcb1 	bl	8000320 <__aeabi_uldivmod>
 80049be:	4602      	mov	r2, r0
 80049c0:	460b      	mov	r3, r1
 80049c2:	4611      	mov	r1, r2
 80049c4:	4b38      	ldr	r3, [pc, #224]	@ (8004aa8 <UART_SetConfig+0x4e4>)
 80049c6:	fba3 2301 	umull	r2, r3, r3, r1
 80049ca:	095b      	lsrs	r3, r3, #5
 80049cc:	2264      	movs	r2, #100	@ 0x64
 80049ce:	fb02 f303 	mul.w	r3, r2, r3
 80049d2:	1acb      	subs	r3, r1, r3
 80049d4:	011b      	lsls	r3, r3, #4
 80049d6:	3332      	adds	r3, #50	@ 0x32
 80049d8:	4a33      	ldr	r2, [pc, #204]	@ (8004aa8 <UART_SetConfig+0x4e4>)
 80049da:	fba2 2303 	umull	r2, r3, r2, r3
 80049de:	095b      	lsrs	r3, r3, #5
 80049e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80049e4:	441c      	add	r4, r3
 80049e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80049ea:	2200      	movs	r2, #0
 80049ec:	673b      	str	r3, [r7, #112]	@ 0x70
 80049ee:	677a      	str	r2, [r7, #116]	@ 0x74
 80049f0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80049f4:	4642      	mov	r2, r8
 80049f6:	464b      	mov	r3, r9
 80049f8:	1891      	adds	r1, r2, r2
 80049fa:	60b9      	str	r1, [r7, #8]
 80049fc:	415b      	adcs	r3, r3
 80049fe:	60fb      	str	r3, [r7, #12]
 8004a00:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004a04:	4641      	mov	r1, r8
 8004a06:	1851      	adds	r1, r2, r1
 8004a08:	6039      	str	r1, [r7, #0]
 8004a0a:	4649      	mov	r1, r9
 8004a0c:	414b      	adcs	r3, r1
 8004a0e:	607b      	str	r3, [r7, #4]
 8004a10:	f04f 0200 	mov.w	r2, #0
 8004a14:	f04f 0300 	mov.w	r3, #0
 8004a18:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004a1c:	4659      	mov	r1, fp
 8004a1e:	00cb      	lsls	r3, r1, #3
 8004a20:	4651      	mov	r1, sl
 8004a22:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004a26:	4651      	mov	r1, sl
 8004a28:	00ca      	lsls	r2, r1, #3
 8004a2a:	4610      	mov	r0, r2
 8004a2c:	4619      	mov	r1, r3
 8004a2e:	4603      	mov	r3, r0
 8004a30:	4642      	mov	r2, r8
 8004a32:	189b      	adds	r3, r3, r2
 8004a34:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004a36:	464b      	mov	r3, r9
 8004a38:	460a      	mov	r2, r1
 8004a3a:	eb42 0303 	adc.w	r3, r2, r3
 8004a3e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004a40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	2200      	movs	r2, #0
 8004a48:	663b      	str	r3, [r7, #96]	@ 0x60
 8004a4a:	667a      	str	r2, [r7, #100]	@ 0x64
 8004a4c:	f04f 0200 	mov.w	r2, #0
 8004a50:	f04f 0300 	mov.w	r3, #0
 8004a54:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004a58:	4649      	mov	r1, r9
 8004a5a:	008b      	lsls	r3, r1, #2
 8004a5c:	4641      	mov	r1, r8
 8004a5e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004a62:	4641      	mov	r1, r8
 8004a64:	008a      	lsls	r2, r1, #2
 8004a66:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004a6a:	f7fb fc59 	bl	8000320 <__aeabi_uldivmod>
 8004a6e:	4602      	mov	r2, r0
 8004a70:	460b      	mov	r3, r1
 8004a72:	4b0d      	ldr	r3, [pc, #52]	@ (8004aa8 <UART_SetConfig+0x4e4>)
 8004a74:	fba3 1302 	umull	r1, r3, r3, r2
 8004a78:	095b      	lsrs	r3, r3, #5
 8004a7a:	2164      	movs	r1, #100	@ 0x64
 8004a7c:	fb01 f303 	mul.w	r3, r1, r3
 8004a80:	1ad3      	subs	r3, r2, r3
 8004a82:	011b      	lsls	r3, r3, #4
 8004a84:	3332      	adds	r3, #50	@ 0x32
 8004a86:	4a08      	ldr	r2, [pc, #32]	@ (8004aa8 <UART_SetConfig+0x4e4>)
 8004a88:	fba2 2303 	umull	r2, r3, r2, r3
 8004a8c:	095b      	lsrs	r3, r3, #5
 8004a8e:	f003 020f 	and.w	r2, r3, #15
 8004a92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	4422      	add	r2, r4
 8004a9a:	609a      	str	r2, [r3, #8]
}
 8004a9c:	bf00      	nop
 8004a9e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004aa8:	51eb851f 	.word	0x51eb851f

08004aac <__NVIC_SetPriority>:
{
 8004aac:	b480      	push	{r7}
 8004aae:	b083      	sub	sp, #12
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	6039      	str	r1, [r7, #0]
 8004ab6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ab8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	db0a      	blt.n	8004ad6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	b2da      	uxtb	r2, r3
 8004ac4:	490c      	ldr	r1, [pc, #48]	@ (8004af8 <__NVIC_SetPriority+0x4c>)
 8004ac6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004aca:	0112      	lsls	r2, r2, #4
 8004acc:	b2d2      	uxtb	r2, r2
 8004ace:	440b      	add	r3, r1
 8004ad0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004ad4:	e00a      	b.n	8004aec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	b2da      	uxtb	r2, r3
 8004ada:	4908      	ldr	r1, [pc, #32]	@ (8004afc <__NVIC_SetPriority+0x50>)
 8004adc:	79fb      	ldrb	r3, [r7, #7]
 8004ade:	f003 030f 	and.w	r3, r3, #15
 8004ae2:	3b04      	subs	r3, #4
 8004ae4:	0112      	lsls	r2, r2, #4
 8004ae6:	b2d2      	uxtb	r2, r2
 8004ae8:	440b      	add	r3, r1
 8004aea:	761a      	strb	r2, [r3, #24]
}
 8004aec:	bf00      	nop
 8004aee:	370c      	adds	r7, #12
 8004af0:	46bd      	mov	sp, r7
 8004af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af6:	4770      	bx	lr
 8004af8:	e000e100 	.word	0xe000e100
 8004afc:	e000ed00 	.word	0xe000ed00

08004b00 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004b00:	b580      	push	{r7, lr}
 8004b02:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004b04:	2100      	movs	r1, #0
 8004b06:	f06f 0004 	mvn.w	r0, #4
 8004b0a:	f7ff ffcf 	bl	8004aac <__NVIC_SetPriority>
#endif
}
 8004b0e:	bf00      	nop
 8004b10:	bd80      	pop	{r7, pc}
	...

08004b14 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004b14:	b480      	push	{r7}
 8004b16:	b083      	sub	sp, #12
 8004b18:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b1a:	f3ef 8305 	mrs	r3, IPSR
 8004b1e:	603b      	str	r3, [r7, #0]
  return(result);
 8004b20:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d003      	beq.n	8004b2e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004b26:	f06f 0305 	mvn.w	r3, #5
 8004b2a:	607b      	str	r3, [r7, #4]
 8004b2c:	e00c      	b.n	8004b48 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004b2e:	4b0a      	ldr	r3, [pc, #40]	@ (8004b58 <osKernelInitialize+0x44>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d105      	bne.n	8004b42 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004b36:	4b08      	ldr	r3, [pc, #32]	@ (8004b58 <osKernelInitialize+0x44>)
 8004b38:	2201      	movs	r2, #1
 8004b3a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	607b      	str	r3, [r7, #4]
 8004b40:	e002      	b.n	8004b48 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004b42:	f04f 33ff 	mov.w	r3, #4294967295
 8004b46:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004b48:	687b      	ldr	r3, [r7, #4]
}
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	370c      	adds	r7, #12
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b54:	4770      	bx	lr
 8004b56:	bf00      	nop
 8004b58:	2000060c 	.word	0x2000060c

08004b5c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b082      	sub	sp, #8
 8004b60:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b62:	f3ef 8305 	mrs	r3, IPSR
 8004b66:	603b      	str	r3, [r7, #0]
  return(result);
 8004b68:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d003      	beq.n	8004b76 <osKernelStart+0x1a>
    stat = osErrorISR;
 8004b6e:	f06f 0305 	mvn.w	r3, #5
 8004b72:	607b      	str	r3, [r7, #4]
 8004b74:	e010      	b.n	8004b98 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004b76:	4b0b      	ldr	r3, [pc, #44]	@ (8004ba4 <osKernelStart+0x48>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	2b01      	cmp	r3, #1
 8004b7c:	d109      	bne.n	8004b92 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004b7e:	f7ff ffbf 	bl	8004b00 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004b82:	4b08      	ldr	r3, [pc, #32]	@ (8004ba4 <osKernelStart+0x48>)
 8004b84:	2202      	movs	r2, #2
 8004b86:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004b88:	f002 f8cc 	bl	8006d24 <vTaskStartScheduler>
      stat = osOK;
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	607b      	str	r3, [r7, #4]
 8004b90:	e002      	b.n	8004b98 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004b92:	f04f 33ff 	mov.w	r3, #4294967295
 8004b96:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004b98:	687b      	ldr	r3, [r7, #4]
}
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	3708      	adds	r7, #8
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	bd80      	pop	{r7, pc}
 8004ba2:	bf00      	nop
 8004ba4:	2000060c 	.word	0x2000060c

08004ba8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b08e      	sub	sp, #56	@ 0x38
 8004bac:	af04      	add	r7, sp, #16
 8004bae:	60f8      	str	r0, [r7, #12]
 8004bb0:	60b9      	str	r1, [r7, #8]
 8004bb2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004bb8:	f3ef 8305 	mrs	r3, IPSR
 8004bbc:	617b      	str	r3, [r7, #20]
  return(result);
 8004bbe:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d17e      	bne.n	8004cc2 <osThreadNew+0x11a>
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d07b      	beq.n	8004cc2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004bca:	2380      	movs	r3, #128	@ 0x80
 8004bcc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004bce:	2318      	movs	r3, #24
 8004bd0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004bd6:	f04f 33ff 	mov.w	r3, #4294967295
 8004bda:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d045      	beq.n	8004c6e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d002      	beq.n	8004bf0 <osThreadNew+0x48>
        name = attr->name;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	699b      	ldr	r3, [r3, #24]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d002      	beq.n	8004bfe <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	699b      	ldr	r3, [r3, #24]
 8004bfc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004bfe:	69fb      	ldr	r3, [r7, #28]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d008      	beq.n	8004c16 <osThreadNew+0x6e>
 8004c04:	69fb      	ldr	r3, [r7, #28]
 8004c06:	2b38      	cmp	r3, #56	@ 0x38
 8004c08:	d805      	bhi.n	8004c16 <osThreadNew+0x6e>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	685b      	ldr	r3, [r3, #4]
 8004c0e:	f003 0301 	and.w	r3, r3, #1
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d001      	beq.n	8004c1a <osThreadNew+0x72>
        return (NULL);
 8004c16:	2300      	movs	r3, #0
 8004c18:	e054      	b.n	8004cc4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	695b      	ldr	r3, [r3, #20]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d003      	beq.n	8004c2a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	695b      	ldr	r3, [r3, #20]
 8004c26:	089b      	lsrs	r3, r3, #2
 8004c28:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	689b      	ldr	r3, [r3, #8]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d00e      	beq.n	8004c50 <osThreadNew+0xa8>
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	68db      	ldr	r3, [r3, #12]
 8004c36:	2b5b      	cmp	r3, #91	@ 0x5b
 8004c38:	d90a      	bls.n	8004c50 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d006      	beq.n	8004c50 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	695b      	ldr	r3, [r3, #20]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d002      	beq.n	8004c50 <osThreadNew+0xa8>
        mem = 1;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	61bb      	str	r3, [r7, #24]
 8004c4e:	e010      	b.n	8004c72 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	689b      	ldr	r3, [r3, #8]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d10c      	bne.n	8004c72 <osThreadNew+0xca>
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	68db      	ldr	r3, [r3, #12]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d108      	bne.n	8004c72 <osThreadNew+0xca>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	691b      	ldr	r3, [r3, #16]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d104      	bne.n	8004c72 <osThreadNew+0xca>
          mem = 0;
 8004c68:	2300      	movs	r3, #0
 8004c6a:	61bb      	str	r3, [r7, #24]
 8004c6c:	e001      	b.n	8004c72 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004c6e:	2300      	movs	r3, #0
 8004c70:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004c72:	69bb      	ldr	r3, [r7, #24]
 8004c74:	2b01      	cmp	r3, #1
 8004c76:	d110      	bne.n	8004c9a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004c7c:	687a      	ldr	r2, [r7, #4]
 8004c7e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004c80:	9202      	str	r2, [sp, #8]
 8004c82:	9301      	str	r3, [sp, #4]
 8004c84:	69fb      	ldr	r3, [r7, #28]
 8004c86:	9300      	str	r3, [sp, #0]
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	6a3a      	ldr	r2, [r7, #32]
 8004c8c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004c8e:	68f8      	ldr	r0, [r7, #12]
 8004c90:	f001 fe4a 	bl	8006928 <xTaskCreateStatic>
 8004c94:	4603      	mov	r3, r0
 8004c96:	613b      	str	r3, [r7, #16]
 8004c98:	e013      	b.n	8004cc2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004c9a:	69bb      	ldr	r3, [r7, #24]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d110      	bne.n	8004cc2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004ca0:	6a3b      	ldr	r3, [r7, #32]
 8004ca2:	b29a      	uxth	r2, r3
 8004ca4:	f107 0310 	add.w	r3, r7, #16
 8004ca8:	9301      	str	r3, [sp, #4]
 8004caa:	69fb      	ldr	r3, [r7, #28]
 8004cac:	9300      	str	r3, [sp, #0]
 8004cae:	68bb      	ldr	r3, [r7, #8]
 8004cb0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004cb2:	68f8      	ldr	r0, [r7, #12]
 8004cb4:	f001 fe98 	bl	80069e8 <xTaskCreate>
 8004cb8:	4603      	mov	r3, r0
 8004cba:	2b01      	cmp	r3, #1
 8004cbc:	d001      	beq.n	8004cc2 <osThreadNew+0x11a>
            hTask = NULL;
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004cc2:	693b      	ldr	r3, [r7, #16]
}
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	3728      	adds	r7, #40	@ 0x28
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	bd80      	pop	{r7, pc}

08004ccc <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	b084      	sub	sp, #16
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004cd4:	f3ef 8305 	mrs	r3, IPSR
 8004cd8:	60bb      	str	r3, [r7, #8]
  return(result);
 8004cda:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d003      	beq.n	8004ce8 <osDelay+0x1c>
    stat = osErrorISR;
 8004ce0:	f06f 0305 	mvn.w	r3, #5
 8004ce4:	60fb      	str	r3, [r7, #12]
 8004ce6:	e007      	b.n	8004cf8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d002      	beq.n	8004cf8 <osDelay+0x2c>
      vTaskDelay(ticks);
 8004cf2:	6878      	ldr	r0, [r7, #4]
 8004cf4:	f001 ffdc 	bl	8006cb0 <vTaskDelay>
    }
  }

  return (stat);
 8004cf8:	68fb      	ldr	r3, [r7, #12]
}
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	3710      	adds	r7, #16
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	bd80      	pop	{r7, pc}

08004d02 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8004d02:	b580      	push	{r7, lr}
 8004d04:	b088      	sub	sp, #32
 8004d06:	af00      	add	r7, sp, #0
 8004d08:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004d0e:	f3ef 8305 	mrs	r3, IPSR
 8004d12:	60bb      	str	r3, [r7, #8]
  return(result);
 8004d14:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d174      	bne.n	8004e04 <osMutexNew+0x102>
    if (attr != NULL) {
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d003      	beq.n	8004d28 <osMutexNew+0x26>
      type = attr->attr_bits;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	685b      	ldr	r3, [r3, #4]
 8004d24:	61bb      	str	r3, [r7, #24]
 8004d26:	e001      	b.n	8004d2c <osMutexNew+0x2a>
    } else {
      type = 0U;
 8004d28:	2300      	movs	r3, #0
 8004d2a:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8004d2c:	69bb      	ldr	r3, [r7, #24]
 8004d2e:	f003 0301 	and.w	r3, r3, #1
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d002      	beq.n	8004d3c <osMutexNew+0x3a>
      rmtx = 1U;
 8004d36:	2301      	movs	r3, #1
 8004d38:	617b      	str	r3, [r7, #20]
 8004d3a:	e001      	b.n	8004d40 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8004d40:	69bb      	ldr	r3, [r7, #24]
 8004d42:	f003 0308 	and.w	r3, r3, #8
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d15c      	bne.n	8004e04 <osMutexNew+0x102>
      mem = -1;
 8004d4a:	f04f 33ff 	mov.w	r3, #4294967295
 8004d4e:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d015      	beq.n	8004d82 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	689b      	ldr	r3, [r3, #8]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d006      	beq.n	8004d6c <osMutexNew+0x6a>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	68db      	ldr	r3, [r3, #12]
 8004d62:	2b4f      	cmp	r3, #79	@ 0x4f
 8004d64:	d902      	bls.n	8004d6c <osMutexNew+0x6a>
          mem = 1;
 8004d66:	2301      	movs	r3, #1
 8004d68:	613b      	str	r3, [r7, #16]
 8004d6a:	e00c      	b.n	8004d86 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	689b      	ldr	r3, [r3, #8]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d108      	bne.n	8004d86 <osMutexNew+0x84>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	68db      	ldr	r3, [r3, #12]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d104      	bne.n	8004d86 <osMutexNew+0x84>
            mem = 0;
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	613b      	str	r3, [r7, #16]
 8004d80:	e001      	b.n	8004d86 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8004d82:	2300      	movs	r3, #0
 8004d84:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8004d86:	693b      	ldr	r3, [r7, #16]
 8004d88:	2b01      	cmp	r3, #1
 8004d8a:	d112      	bne.n	8004db2 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d007      	beq.n	8004da2 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	689b      	ldr	r3, [r3, #8]
 8004d96:	4619      	mov	r1, r3
 8004d98:	2004      	movs	r0, #4
 8004d9a:	f000 fd76 	bl	800588a <xQueueCreateMutexStatic>
 8004d9e:	61f8      	str	r0, [r7, #28]
 8004da0:	e016      	b.n	8004dd0 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	689b      	ldr	r3, [r3, #8]
 8004da6:	4619      	mov	r1, r3
 8004da8:	2001      	movs	r0, #1
 8004daa:	f000 fd6e 	bl	800588a <xQueueCreateMutexStatic>
 8004dae:	61f8      	str	r0, [r7, #28]
 8004db0:	e00e      	b.n	8004dd0 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8004db2:	693b      	ldr	r3, [r7, #16]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d10b      	bne.n	8004dd0 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8004db8:	697b      	ldr	r3, [r7, #20]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d004      	beq.n	8004dc8 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8004dbe:	2004      	movs	r0, #4
 8004dc0:	f000 fd4b 	bl	800585a <xQueueCreateMutex>
 8004dc4:	61f8      	str	r0, [r7, #28]
 8004dc6:	e003      	b.n	8004dd0 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8004dc8:	2001      	movs	r0, #1
 8004dca:	f000 fd46 	bl	800585a <xQueueCreateMutex>
 8004dce:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8004dd0:	69fb      	ldr	r3, [r7, #28]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d00c      	beq.n	8004df0 <osMutexNew+0xee>
        if (attr != NULL) {
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d003      	beq.n	8004de4 <osMutexNew+0xe2>
          name = attr->name;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	60fb      	str	r3, [r7, #12]
 8004de2:	e001      	b.n	8004de8 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8004de4:	2300      	movs	r3, #0
 8004de6:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8004de8:	68f9      	ldr	r1, [r7, #12]
 8004dea:	69f8      	ldr	r0, [r7, #28]
 8004dec:	f001 fd0c 	bl	8006808 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8004df0:	69fb      	ldr	r3, [r7, #28]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d006      	beq.n	8004e04 <osMutexNew+0x102>
 8004df6:	697b      	ldr	r3, [r7, #20]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d003      	beq.n	8004e04 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8004dfc:	69fb      	ldr	r3, [r7, #28]
 8004dfe:	f043 0301 	orr.w	r3, r3, #1
 8004e02:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8004e04:	69fb      	ldr	r3, [r7, #28]
}
 8004e06:	4618      	mov	r0, r3
 8004e08:	3720      	adds	r7, #32
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	bd80      	pop	{r7, pc}

08004e0e <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8004e0e:	b580      	push	{r7, lr}
 8004e10:	b086      	sub	sp, #24
 8004e12:	af00      	add	r7, sp, #0
 8004e14:	6078      	str	r0, [r7, #4]
 8004e16:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	f023 0301 	bic.w	r3, r3, #1
 8004e1e:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	f003 0301 	and.w	r3, r3, #1
 8004e26:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8004e28:	2300      	movs	r3, #0
 8004e2a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004e2c:	f3ef 8305 	mrs	r3, IPSR
 8004e30:	60bb      	str	r3, [r7, #8]
  return(result);
 8004e32:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d003      	beq.n	8004e40 <osMutexAcquire+0x32>
    stat = osErrorISR;
 8004e38:	f06f 0305 	mvn.w	r3, #5
 8004e3c:	617b      	str	r3, [r7, #20]
 8004e3e:	e02c      	b.n	8004e9a <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8004e40:	693b      	ldr	r3, [r7, #16]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d103      	bne.n	8004e4e <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8004e46:	f06f 0303 	mvn.w	r3, #3
 8004e4a:	617b      	str	r3, [r7, #20]
 8004e4c:	e025      	b.n	8004e9a <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d011      	beq.n	8004e78 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8004e54:	6839      	ldr	r1, [r7, #0]
 8004e56:	6938      	ldr	r0, [r7, #16]
 8004e58:	f000 fd67 	bl	800592a <xQueueTakeMutexRecursive>
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	2b01      	cmp	r3, #1
 8004e60:	d01b      	beq.n	8004e9a <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d003      	beq.n	8004e70 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8004e68:	f06f 0301 	mvn.w	r3, #1
 8004e6c:	617b      	str	r3, [r7, #20]
 8004e6e:	e014      	b.n	8004e9a <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8004e70:	f06f 0302 	mvn.w	r3, #2
 8004e74:	617b      	str	r3, [r7, #20]
 8004e76:	e010      	b.n	8004e9a <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8004e78:	6839      	ldr	r1, [r7, #0]
 8004e7a:	6938      	ldr	r0, [r7, #16]
 8004e7c:	f001 f98e 	bl	800619c <xQueueSemaphoreTake>
 8004e80:	4603      	mov	r3, r0
 8004e82:	2b01      	cmp	r3, #1
 8004e84:	d009      	beq.n	8004e9a <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d003      	beq.n	8004e94 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8004e8c:	f06f 0301 	mvn.w	r3, #1
 8004e90:	617b      	str	r3, [r7, #20]
 8004e92:	e002      	b.n	8004e9a <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8004e94:	f06f 0302 	mvn.w	r3, #2
 8004e98:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8004e9a:	697b      	ldr	r3, [r7, #20]
}
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	3718      	adds	r7, #24
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	bd80      	pop	{r7, pc}

08004ea4 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b086      	sub	sp, #24
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	f023 0301 	bic.w	r3, r3, #1
 8004eb2:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	f003 0301 	and.w	r3, r3, #1
 8004eba:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004ec0:	f3ef 8305 	mrs	r3, IPSR
 8004ec4:	60bb      	str	r3, [r7, #8]
  return(result);
 8004ec6:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d003      	beq.n	8004ed4 <osMutexRelease+0x30>
    stat = osErrorISR;
 8004ecc:	f06f 0305 	mvn.w	r3, #5
 8004ed0:	617b      	str	r3, [r7, #20]
 8004ed2:	e01f      	b.n	8004f14 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8004ed4:	693b      	ldr	r3, [r7, #16]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d103      	bne.n	8004ee2 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8004eda:	f06f 0303 	mvn.w	r3, #3
 8004ede:	617b      	str	r3, [r7, #20]
 8004ee0:	e018      	b.n	8004f14 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d009      	beq.n	8004efc <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8004ee8:	6938      	ldr	r0, [r7, #16]
 8004eea:	f000 fce9 	bl	80058c0 <xQueueGiveMutexRecursive>
 8004eee:	4603      	mov	r3, r0
 8004ef0:	2b01      	cmp	r3, #1
 8004ef2:	d00f      	beq.n	8004f14 <osMutexRelease+0x70>
        stat = osErrorResource;
 8004ef4:	f06f 0302 	mvn.w	r3, #2
 8004ef8:	617b      	str	r3, [r7, #20]
 8004efa:	e00b      	b.n	8004f14 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8004efc:	2300      	movs	r3, #0
 8004efe:	2200      	movs	r2, #0
 8004f00:	2100      	movs	r1, #0
 8004f02:	6938      	ldr	r0, [r7, #16]
 8004f04:	f000 fdb6 	bl	8005a74 <xQueueGenericSend>
 8004f08:	4603      	mov	r3, r0
 8004f0a:	2b01      	cmp	r3, #1
 8004f0c:	d002      	beq.n	8004f14 <osMutexRelease+0x70>
        stat = osErrorResource;
 8004f0e:	f06f 0302 	mvn.w	r3, #2
 8004f12:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8004f14:	697b      	ldr	r3, [r7, #20]
}
 8004f16:	4618      	mov	r0, r3
 8004f18:	3718      	adds	r7, #24
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	bd80      	pop	{r7, pc}

08004f1e <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8004f1e:	b580      	push	{r7, lr}
 8004f20:	b08a      	sub	sp, #40	@ 0x28
 8004f22:	af02      	add	r7, sp, #8
 8004f24:	60f8      	str	r0, [r7, #12]
 8004f26:	60b9      	str	r1, [r7, #8]
 8004f28:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004f2e:	f3ef 8305 	mrs	r3, IPSR
 8004f32:	613b      	str	r3, [r7, #16]
  return(result);
 8004f34:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d175      	bne.n	8005026 <osSemaphoreNew+0x108>
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d072      	beq.n	8005026 <osSemaphoreNew+0x108>
 8004f40:	68ba      	ldr	r2, [r7, #8]
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	429a      	cmp	r2, r3
 8004f46:	d86e      	bhi.n	8005026 <osSemaphoreNew+0x108>
    mem = -1;
 8004f48:	f04f 33ff 	mov.w	r3, #4294967295
 8004f4c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d015      	beq.n	8004f80 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	689b      	ldr	r3, [r3, #8]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d006      	beq.n	8004f6a <osSemaphoreNew+0x4c>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	68db      	ldr	r3, [r3, #12]
 8004f60:	2b4f      	cmp	r3, #79	@ 0x4f
 8004f62:	d902      	bls.n	8004f6a <osSemaphoreNew+0x4c>
        mem = 1;
 8004f64:	2301      	movs	r3, #1
 8004f66:	61bb      	str	r3, [r7, #24]
 8004f68:	e00c      	b.n	8004f84 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	689b      	ldr	r3, [r3, #8]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d108      	bne.n	8004f84 <osSemaphoreNew+0x66>
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	68db      	ldr	r3, [r3, #12]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d104      	bne.n	8004f84 <osSemaphoreNew+0x66>
          mem = 0;
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	61bb      	str	r3, [r7, #24]
 8004f7e:	e001      	b.n	8004f84 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8004f80:	2300      	movs	r3, #0
 8004f82:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8004f84:	69bb      	ldr	r3, [r7, #24]
 8004f86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f8a:	d04c      	beq.n	8005026 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	2b01      	cmp	r3, #1
 8004f90:	d128      	bne.n	8004fe4 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8004f92:	69bb      	ldr	r3, [r7, #24]
 8004f94:	2b01      	cmp	r3, #1
 8004f96:	d10a      	bne.n	8004fae <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	689b      	ldr	r3, [r3, #8]
 8004f9c:	2203      	movs	r2, #3
 8004f9e:	9200      	str	r2, [sp, #0]
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	2100      	movs	r1, #0
 8004fa4:	2001      	movs	r0, #1
 8004fa6:	f000 fb5d 	bl	8005664 <xQueueGenericCreateStatic>
 8004faa:	61f8      	str	r0, [r7, #28]
 8004fac:	e005      	b.n	8004fba <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8004fae:	2203      	movs	r2, #3
 8004fb0:	2100      	movs	r1, #0
 8004fb2:	2001      	movs	r0, #1
 8004fb4:	f000 fbd3 	bl	800575e <xQueueGenericCreate>
 8004fb8:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8004fba:	69fb      	ldr	r3, [r7, #28]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d022      	beq.n	8005006 <osSemaphoreNew+0xe8>
 8004fc0:	68bb      	ldr	r3, [r7, #8]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d01f      	beq.n	8005006 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	2200      	movs	r2, #0
 8004fca:	2100      	movs	r1, #0
 8004fcc:	69f8      	ldr	r0, [r7, #28]
 8004fce:	f000 fd51 	bl	8005a74 <xQueueGenericSend>
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	2b01      	cmp	r3, #1
 8004fd6:	d016      	beq.n	8005006 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8004fd8:	69f8      	ldr	r0, [r7, #28]
 8004fda:	f001 fabf 	bl	800655c <vQueueDelete>
            hSemaphore = NULL;
 8004fde:	2300      	movs	r3, #0
 8004fe0:	61fb      	str	r3, [r7, #28]
 8004fe2:	e010      	b.n	8005006 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8004fe4:	69bb      	ldr	r3, [r7, #24]
 8004fe6:	2b01      	cmp	r3, #1
 8004fe8:	d108      	bne.n	8004ffc <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	689b      	ldr	r3, [r3, #8]
 8004fee:	461a      	mov	r2, r3
 8004ff0:	68b9      	ldr	r1, [r7, #8]
 8004ff2:	68f8      	ldr	r0, [r7, #12]
 8004ff4:	f000 fcd0 	bl	8005998 <xQueueCreateCountingSemaphoreStatic>
 8004ff8:	61f8      	str	r0, [r7, #28]
 8004ffa:	e004      	b.n	8005006 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8004ffc:	68b9      	ldr	r1, [r7, #8]
 8004ffe:	68f8      	ldr	r0, [r7, #12]
 8005000:	f000 fd03 	bl	8005a0a <xQueueCreateCountingSemaphore>
 8005004:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8005006:	69fb      	ldr	r3, [r7, #28]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d00c      	beq.n	8005026 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d003      	beq.n	800501a <osSemaphoreNew+0xfc>
          name = attr->name;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	617b      	str	r3, [r7, #20]
 8005018:	e001      	b.n	800501e <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800501a:	2300      	movs	r3, #0
 800501c:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800501e:	6979      	ldr	r1, [r7, #20]
 8005020:	69f8      	ldr	r0, [r7, #28]
 8005022:	f001 fbf1 	bl	8006808 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8005026:	69fb      	ldr	r3, [r7, #28]
}
 8005028:	4618      	mov	r0, r3
 800502a:	3720      	adds	r7, #32
 800502c:	46bd      	mov	sp, r7
 800502e:	bd80      	pop	{r7, pc}

08005030 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8005030:	b580      	push	{r7, lr}
 8005032:	b086      	sub	sp, #24
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
 8005038:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800503e:	2300      	movs	r3, #0
 8005040:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8005042:	693b      	ldr	r3, [r7, #16]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d103      	bne.n	8005050 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8005048:	f06f 0303 	mvn.w	r3, #3
 800504c:	617b      	str	r3, [r7, #20]
 800504e:	e039      	b.n	80050c4 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005050:	f3ef 8305 	mrs	r3, IPSR
 8005054:	60fb      	str	r3, [r7, #12]
  return(result);
 8005056:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8005058:	2b00      	cmp	r3, #0
 800505a:	d022      	beq.n	80050a2 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	2b00      	cmp	r3, #0
 8005060:	d003      	beq.n	800506a <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8005062:	f06f 0303 	mvn.w	r3, #3
 8005066:	617b      	str	r3, [r7, #20]
 8005068:	e02c      	b.n	80050c4 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800506a:	2300      	movs	r3, #0
 800506c:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800506e:	f107 0308 	add.w	r3, r7, #8
 8005072:	461a      	mov	r2, r3
 8005074:	2100      	movs	r1, #0
 8005076:	6938      	ldr	r0, [r7, #16]
 8005078:	f001 f9d0 	bl	800641c <xQueueReceiveFromISR>
 800507c:	4603      	mov	r3, r0
 800507e:	2b01      	cmp	r3, #1
 8005080:	d003      	beq.n	800508a <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8005082:	f06f 0302 	mvn.w	r3, #2
 8005086:	617b      	str	r3, [r7, #20]
 8005088:	e01c      	b.n	80050c4 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800508a:	68bb      	ldr	r3, [r7, #8]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d019      	beq.n	80050c4 <osSemaphoreAcquire+0x94>
 8005090:	4b0f      	ldr	r3, [pc, #60]	@ (80050d0 <osSemaphoreAcquire+0xa0>)
 8005092:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005096:	601a      	str	r2, [r3, #0]
 8005098:	f3bf 8f4f 	dsb	sy
 800509c:	f3bf 8f6f 	isb	sy
 80050a0:	e010      	b.n	80050c4 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80050a2:	6839      	ldr	r1, [r7, #0]
 80050a4:	6938      	ldr	r0, [r7, #16]
 80050a6:	f001 f879 	bl	800619c <xQueueSemaphoreTake>
 80050aa:	4603      	mov	r3, r0
 80050ac:	2b01      	cmp	r3, #1
 80050ae:	d009      	beq.n	80050c4 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d003      	beq.n	80050be <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 80050b6:	f06f 0301 	mvn.w	r3, #1
 80050ba:	617b      	str	r3, [r7, #20]
 80050bc:	e002      	b.n	80050c4 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 80050be:	f06f 0302 	mvn.w	r3, #2
 80050c2:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80050c4:	697b      	ldr	r3, [r7, #20]
}
 80050c6:	4618      	mov	r0, r3
 80050c8:	3718      	adds	r7, #24
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}
 80050ce:	bf00      	nop
 80050d0:	e000ed04 	.word	0xe000ed04

080050d4 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b086      	sub	sp, #24
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80050e0:	2300      	movs	r3, #0
 80050e2:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d103      	bne.n	80050f2 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80050ea:	f06f 0303 	mvn.w	r3, #3
 80050ee:	617b      	str	r3, [r7, #20]
 80050f0:	e02c      	b.n	800514c <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80050f2:	f3ef 8305 	mrs	r3, IPSR
 80050f6:	60fb      	str	r3, [r7, #12]
  return(result);
 80050f8:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d01a      	beq.n	8005134 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 80050fe:	2300      	movs	r3, #0
 8005100:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8005102:	f107 0308 	add.w	r3, r7, #8
 8005106:	4619      	mov	r1, r3
 8005108:	6938      	ldr	r0, [r7, #16]
 800510a:	f000 fe8f 	bl	8005e2c <xQueueGiveFromISR>
 800510e:	4603      	mov	r3, r0
 8005110:	2b01      	cmp	r3, #1
 8005112:	d003      	beq.n	800511c <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8005114:	f06f 0302 	mvn.w	r3, #2
 8005118:	617b      	str	r3, [r7, #20]
 800511a:	e017      	b.n	800514c <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800511c:	68bb      	ldr	r3, [r7, #8]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d014      	beq.n	800514c <osSemaphoreRelease+0x78>
 8005122:	4b0d      	ldr	r3, [pc, #52]	@ (8005158 <osSemaphoreRelease+0x84>)
 8005124:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005128:	601a      	str	r2, [r3, #0]
 800512a:	f3bf 8f4f 	dsb	sy
 800512e:	f3bf 8f6f 	isb	sy
 8005132:	e00b      	b.n	800514c <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8005134:	2300      	movs	r3, #0
 8005136:	2200      	movs	r2, #0
 8005138:	2100      	movs	r1, #0
 800513a:	6938      	ldr	r0, [r7, #16]
 800513c:	f000 fc9a 	bl	8005a74 <xQueueGenericSend>
 8005140:	4603      	mov	r3, r0
 8005142:	2b01      	cmp	r3, #1
 8005144:	d002      	beq.n	800514c <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8005146:	f06f 0302 	mvn.w	r3, #2
 800514a:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800514c:	697b      	ldr	r3, [r7, #20]
}
 800514e:	4618      	mov	r0, r3
 8005150:	3718      	adds	r7, #24
 8005152:	46bd      	mov	sp, r7
 8005154:	bd80      	pop	{r7, pc}
 8005156:	bf00      	nop
 8005158:	e000ed04 	.word	0xe000ed04

0800515c <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800515c:	b580      	push	{r7, lr}
 800515e:	b08a      	sub	sp, #40	@ 0x28
 8005160:	af02      	add	r7, sp, #8
 8005162:	60f8      	str	r0, [r7, #12]
 8005164:	60b9      	str	r1, [r7, #8]
 8005166:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8005168:	2300      	movs	r3, #0
 800516a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800516c:	f3ef 8305 	mrs	r3, IPSR
 8005170:	613b      	str	r3, [r7, #16]
  return(result);
 8005172:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8005174:	2b00      	cmp	r3, #0
 8005176:	d15f      	bne.n	8005238 <osMessageQueueNew+0xdc>
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d05c      	beq.n	8005238 <osMessageQueueNew+0xdc>
 800517e:	68bb      	ldr	r3, [r7, #8]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d059      	beq.n	8005238 <osMessageQueueNew+0xdc>
    mem = -1;
 8005184:	f04f 33ff 	mov.w	r3, #4294967295
 8005188:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d029      	beq.n	80051e4 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	689b      	ldr	r3, [r3, #8]
 8005194:	2b00      	cmp	r3, #0
 8005196:	d012      	beq.n	80051be <osMessageQueueNew+0x62>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	68db      	ldr	r3, [r3, #12]
 800519c:	2b4f      	cmp	r3, #79	@ 0x4f
 800519e:	d90e      	bls.n	80051be <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d00a      	beq.n	80051be <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	695a      	ldr	r2, [r3, #20]
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	68b9      	ldr	r1, [r7, #8]
 80051b0:	fb01 f303 	mul.w	r3, r1, r3
 80051b4:	429a      	cmp	r2, r3
 80051b6:	d302      	bcc.n	80051be <osMessageQueueNew+0x62>
        mem = 1;
 80051b8:	2301      	movs	r3, #1
 80051ba:	61bb      	str	r3, [r7, #24]
 80051bc:	e014      	b.n	80051e8 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	689b      	ldr	r3, [r3, #8]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d110      	bne.n	80051e8 <osMessageQueueNew+0x8c>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	68db      	ldr	r3, [r3, #12]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d10c      	bne.n	80051e8 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d108      	bne.n	80051e8 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	695b      	ldr	r3, [r3, #20]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d104      	bne.n	80051e8 <osMessageQueueNew+0x8c>
          mem = 0;
 80051de:	2300      	movs	r3, #0
 80051e0:	61bb      	str	r3, [r7, #24]
 80051e2:	e001      	b.n	80051e8 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 80051e4:	2300      	movs	r3, #0
 80051e6:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80051e8:	69bb      	ldr	r3, [r7, #24]
 80051ea:	2b01      	cmp	r3, #1
 80051ec:	d10b      	bne.n	8005206 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	691a      	ldr	r2, [r3, #16]
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	689b      	ldr	r3, [r3, #8]
 80051f6:	2100      	movs	r1, #0
 80051f8:	9100      	str	r1, [sp, #0]
 80051fa:	68b9      	ldr	r1, [r7, #8]
 80051fc:	68f8      	ldr	r0, [r7, #12]
 80051fe:	f000 fa31 	bl	8005664 <xQueueGenericCreateStatic>
 8005202:	61f8      	str	r0, [r7, #28]
 8005204:	e008      	b.n	8005218 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8005206:	69bb      	ldr	r3, [r7, #24]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d105      	bne.n	8005218 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800520c:	2200      	movs	r2, #0
 800520e:	68b9      	ldr	r1, [r7, #8]
 8005210:	68f8      	ldr	r0, [r7, #12]
 8005212:	f000 faa4 	bl	800575e <xQueueGenericCreate>
 8005216:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8005218:	69fb      	ldr	r3, [r7, #28]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d00c      	beq.n	8005238 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d003      	beq.n	800522c <osMessageQueueNew+0xd0>
        name = attr->name;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	617b      	str	r3, [r7, #20]
 800522a:	e001      	b.n	8005230 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800522c:	2300      	movs	r3, #0
 800522e:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8005230:	6979      	ldr	r1, [r7, #20]
 8005232:	69f8      	ldr	r0, [r7, #28]
 8005234:	f001 fae8 	bl	8006808 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8005238:	69fb      	ldr	r3, [r7, #28]
}
 800523a:	4618      	mov	r0, r3
 800523c:	3720      	adds	r7, #32
 800523e:	46bd      	mov	sp, r7
 8005240:	bd80      	pop	{r7, pc}
	...

08005244 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8005244:	b580      	push	{r7, lr}
 8005246:	b088      	sub	sp, #32
 8005248:	af00      	add	r7, sp, #0
 800524a:	60f8      	str	r0, [r7, #12]
 800524c:	60b9      	str	r1, [r7, #8]
 800524e:	603b      	str	r3, [r7, #0]
 8005250:	4613      	mov	r3, r2
 8005252:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005258:	2300      	movs	r3, #0
 800525a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800525c:	f3ef 8305 	mrs	r3, IPSR
 8005260:	617b      	str	r3, [r7, #20]
  return(result);
 8005262:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8005264:	2b00      	cmp	r3, #0
 8005266:	d028      	beq.n	80052ba <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005268:	69bb      	ldr	r3, [r7, #24]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d005      	beq.n	800527a <osMessageQueuePut+0x36>
 800526e:	68bb      	ldr	r3, [r7, #8]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d002      	beq.n	800527a <osMessageQueuePut+0x36>
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d003      	beq.n	8005282 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800527a:	f06f 0303 	mvn.w	r3, #3
 800527e:	61fb      	str	r3, [r7, #28]
 8005280:	e038      	b.n	80052f4 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8005282:	2300      	movs	r3, #0
 8005284:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8005286:	f107 0210 	add.w	r2, r7, #16
 800528a:	2300      	movs	r3, #0
 800528c:	68b9      	ldr	r1, [r7, #8]
 800528e:	69b8      	ldr	r0, [r7, #24]
 8005290:	f000 fd1a 	bl	8005cc8 <xQueueGenericSendFromISR>
 8005294:	4603      	mov	r3, r0
 8005296:	2b01      	cmp	r3, #1
 8005298:	d003      	beq.n	80052a2 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800529a:	f06f 0302 	mvn.w	r3, #2
 800529e:	61fb      	str	r3, [r7, #28]
 80052a0:	e028      	b.n	80052f4 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 80052a2:	693b      	ldr	r3, [r7, #16]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d025      	beq.n	80052f4 <osMessageQueuePut+0xb0>
 80052a8:	4b15      	ldr	r3, [pc, #84]	@ (8005300 <osMessageQueuePut+0xbc>)
 80052aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80052ae:	601a      	str	r2, [r3, #0]
 80052b0:	f3bf 8f4f 	dsb	sy
 80052b4:	f3bf 8f6f 	isb	sy
 80052b8:	e01c      	b.n	80052f4 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80052ba:	69bb      	ldr	r3, [r7, #24]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d002      	beq.n	80052c6 <osMessageQueuePut+0x82>
 80052c0:	68bb      	ldr	r3, [r7, #8]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d103      	bne.n	80052ce <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 80052c6:	f06f 0303 	mvn.w	r3, #3
 80052ca:	61fb      	str	r3, [r7, #28]
 80052cc:	e012      	b.n	80052f4 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80052ce:	2300      	movs	r3, #0
 80052d0:	683a      	ldr	r2, [r7, #0]
 80052d2:	68b9      	ldr	r1, [r7, #8]
 80052d4:	69b8      	ldr	r0, [r7, #24]
 80052d6:	f000 fbcd 	bl	8005a74 <xQueueGenericSend>
 80052da:	4603      	mov	r3, r0
 80052dc:	2b01      	cmp	r3, #1
 80052de:	d009      	beq.n	80052f4 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d003      	beq.n	80052ee <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 80052e6:	f06f 0301 	mvn.w	r3, #1
 80052ea:	61fb      	str	r3, [r7, #28]
 80052ec:	e002      	b.n	80052f4 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 80052ee:	f06f 0302 	mvn.w	r3, #2
 80052f2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80052f4:	69fb      	ldr	r3, [r7, #28]
}
 80052f6:	4618      	mov	r0, r3
 80052f8:	3720      	adds	r7, #32
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}
 80052fe:	bf00      	nop
 8005300:	e000ed04 	.word	0xe000ed04

08005304 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8005304:	b580      	push	{r7, lr}
 8005306:	b088      	sub	sp, #32
 8005308:	af00      	add	r7, sp, #0
 800530a:	60f8      	str	r0, [r7, #12]
 800530c:	60b9      	str	r1, [r7, #8]
 800530e:	607a      	str	r2, [r7, #4]
 8005310:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005316:	2300      	movs	r3, #0
 8005318:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800531a:	f3ef 8305 	mrs	r3, IPSR
 800531e:	617b      	str	r3, [r7, #20]
  return(result);
 8005320:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8005322:	2b00      	cmp	r3, #0
 8005324:	d028      	beq.n	8005378 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005326:	69bb      	ldr	r3, [r7, #24]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d005      	beq.n	8005338 <osMessageQueueGet+0x34>
 800532c:	68bb      	ldr	r3, [r7, #8]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d002      	beq.n	8005338 <osMessageQueueGet+0x34>
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d003      	beq.n	8005340 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8005338:	f06f 0303 	mvn.w	r3, #3
 800533c:	61fb      	str	r3, [r7, #28]
 800533e:	e037      	b.n	80053b0 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8005340:	2300      	movs	r3, #0
 8005342:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8005344:	f107 0310 	add.w	r3, r7, #16
 8005348:	461a      	mov	r2, r3
 800534a:	68b9      	ldr	r1, [r7, #8]
 800534c:	69b8      	ldr	r0, [r7, #24]
 800534e:	f001 f865 	bl	800641c <xQueueReceiveFromISR>
 8005352:	4603      	mov	r3, r0
 8005354:	2b01      	cmp	r3, #1
 8005356:	d003      	beq.n	8005360 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8005358:	f06f 0302 	mvn.w	r3, #2
 800535c:	61fb      	str	r3, [r7, #28]
 800535e:	e027      	b.n	80053b0 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8005360:	693b      	ldr	r3, [r7, #16]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d024      	beq.n	80053b0 <osMessageQueueGet+0xac>
 8005366:	4b15      	ldr	r3, [pc, #84]	@ (80053bc <osMessageQueueGet+0xb8>)
 8005368:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800536c:	601a      	str	r2, [r3, #0]
 800536e:	f3bf 8f4f 	dsb	sy
 8005372:	f3bf 8f6f 	isb	sy
 8005376:	e01b      	b.n	80053b0 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8005378:	69bb      	ldr	r3, [r7, #24]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d002      	beq.n	8005384 <osMessageQueueGet+0x80>
 800537e:	68bb      	ldr	r3, [r7, #8]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d103      	bne.n	800538c <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8005384:	f06f 0303 	mvn.w	r3, #3
 8005388:	61fb      	str	r3, [r7, #28]
 800538a:	e011      	b.n	80053b0 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800538c:	683a      	ldr	r2, [r7, #0]
 800538e:	68b9      	ldr	r1, [r7, #8]
 8005390:	69b8      	ldr	r0, [r7, #24]
 8005392:	f000 fdef 	bl	8005f74 <xQueueReceive>
 8005396:	4603      	mov	r3, r0
 8005398:	2b01      	cmp	r3, #1
 800539a:	d009      	beq.n	80053b0 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d003      	beq.n	80053aa <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 80053a2:	f06f 0301 	mvn.w	r3, #1
 80053a6:	61fb      	str	r3, [r7, #28]
 80053a8:	e002      	b.n	80053b0 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 80053aa:	f06f 0302 	mvn.w	r3, #2
 80053ae:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80053b0:	69fb      	ldr	r3, [r7, #28]
}
 80053b2:	4618      	mov	r0, r3
 80053b4:	3720      	adds	r7, #32
 80053b6:	46bd      	mov	sp, r7
 80053b8:	bd80      	pop	{r7, pc}
 80053ba:	bf00      	nop
 80053bc:	e000ed04 	.word	0xe000ed04

080053c0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80053c0:	b480      	push	{r7}
 80053c2:	b085      	sub	sp, #20
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	60f8      	str	r0, [r7, #12]
 80053c8:	60b9      	str	r1, [r7, #8]
 80053ca:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	4a07      	ldr	r2, [pc, #28]	@ (80053ec <vApplicationGetIdleTaskMemory+0x2c>)
 80053d0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	4a06      	ldr	r2, [pc, #24]	@ (80053f0 <vApplicationGetIdleTaskMemory+0x30>)
 80053d6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2280      	movs	r2, #128	@ 0x80
 80053dc:	601a      	str	r2, [r3, #0]
}
 80053de:	bf00      	nop
 80053e0:	3714      	adds	r7, #20
 80053e2:	46bd      	mov	sp, r7
 80053e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e8:	4770      	bx	lr
 80053ea:	bf00      	nop
 80053ec:	20000610 	.word	0x20000610
 80053f0:	2000066c 	.word	0x2000066c

080053f4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80053f4:	b480      	push	{r7}
 80053f6:	b085      	sub	sp, #20
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	60f8      	str	r0, [r7, #12]
 80053fc:	60b9      	str	r1, [r7, #8]
 80053fe:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	4a07      	ldr	r2, [pc, #28]	@ (8005420 <vApplicationGetTimerTaskMemory+0x2c>)
 8005404:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005406:	68bb      	ldr	r3, [r7, #8]
 8005408:	4a06      	ldr	r2, [pc, #24]	@ (8005424 <vApplicationGetTimerTaskMemory+0x30>)
 800540a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005412:	601a      	str	r2, [r3, #0]
}
 8005414:	bf00      	nop
 8005416:	3714      	adds	r7, #20
 8005418:	46bd      	mov	sp, r7
 800541a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541e:	4770      	bx	lr
 8005420:	2000086c 	.word	0x2000086c
 8005424:	200008c8 	.word	0x200008c8

08005428 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005428:	b480      	push	{r7}
 800542a:	b083      	sub	sp, #12
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	f103 0208 	add.w	r2, r3, #8
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	f04f 32ff 	mov.w	r2, #4294967295
 8005440:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	f103 0208 	add.w	r2, r3, #8
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	f103 0208 	add.w	r2, r3, #8
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2200      	movs	r2, #0
 800545a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800545c:	bf00      	nop
 800545e:	370c      	adds	r7, #12
 8005460:	46bd      	mov	sp, r7
 8005462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005466:	4770      	bx	lr

08005468 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005468:	b480      	push	{r7}
 800546a:	b083      	sub	sp, #12
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2200      	movs	r2, #0
 8005474:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005476:	bf00      	nop
 8005478:	370c      	adds	r7, #12
 800547a:	46bd      	mov	sp, r7
 800547c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005480:	4770      	bx	lr

08005482 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005482:	b480      	push	{r7}
 8005484:	b085      	sub	sp, #20
 8005486:	af00      	add	r7, sp, #0
 8005488:	6078      	str	r0, [r7, #4]
 800548a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	685b      	ldr	r3, [r3, #4]
 8005490:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005492:	683b      	ldr	r3, [r7, #0]
 8005494:	68fa      	ldr	r2, [r7, #12]
 8005496:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	689a      	ldr	r2, [r3, #8]
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	689b      	ldr	r3, [r3, #8]
 80054a4:	683a      	ldr	r2, [r7, #0]
 80054a6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	683a      	ldr	r2, [r7, #0]
 80054ac:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	687a      	ldr	r2, [r7, #4]
 80054b2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	1c5a      	adds	r2, r3, #1
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	601a      	str	r2, [r3, #0]
}
 80054be:	bf00      	nop
 80054c0:	3714      	adds	r7, #20
 80054c2:	46bd      	mov	sp, r7
 80054c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c8:	4770      	bx	lr

080054ca <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80054ca:	b480      	push	{r7}
 80054cc:	b085      	sub	sp, #20
 80054ce:	af00      	add	r7, sp, #0
 80054d0:	6078      	str	r0, [r7, #4]
 80054d2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054e0:	d103      	bne.n	80054ea <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	691b      	ldr	r3, [r3, #16]
 80054e6:	60fb      	str	r3, [r7, #12]
 80054e8:	e00c      	b.n	8005504 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	3308      	adds	r3, #8
 80054ee:	60fb      	str	r3, [r7, #12]
 80054f0:	e002      	b.n	80054f8 <vListInsert+0x2e>
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	685b      	ldr	r3, [r3, #4]
 80054f6:	60fb      	str	r3, [r7, #12]
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	685b      	ldr	r3, [r3, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	68ba      	ldr	r2, [r7, #8]
 8005500:	429a      	cmp	r2, r3
 8005502:	d2f6      	bcs.n	80054f2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	685a      	ldr	r2, [r3, #4]
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	685b      	ldr	r3, [r3, #4]
 8005510:	683a      	ldr	r2, [r7, #0]
 8005512:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	68fa      	ldr	r2, [r7, #12]
 8005518:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	683a      	ldr	r2, [r7, #0]
 800551e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	687a      	ldr	r2, [r7, #4]
 8005524:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	1c5a      	adds	r2, r3, #1
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	601a      	str	r2, [r3, #0]
}
 8005530:	bf00      	nop
 8005532:	3714      	adds	r7, #20
 8005534:	46bd      	mov	sp, r7
 8005536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553a:	4770      	bx	lr

0800553c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800553c:	b480      	push	{r7}
 800553e:	b085      	sub	sp, #20
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	691b      	ldr	r3, [r3, #16]
 8005548:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	687a      	ldr	r2, [r7, #4]
 8005550:	6892      	ldr	r2, [r2, #8]
 8005552:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	689b      	ldr	r3, [r3, #8]
 8005558:	687a      	ldr	r2, [r7, #4]
 800555a:	6852      	ldr	r2, [r2, #4]
 800555c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	685b      	ldr	r3, [r3, #4]
 8005562:	687a      	ldr	r2, [r7, #4]
 8005564:	429a      	cmp	r2, r3
 8005566:	d103      	bne.n	8005570 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	689a      	ldr	r2, [r3, #8]
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2200      	movs	r2, #0
 8005574:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	1e5a      	subs	r2, r3, #1
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
}
 8005584:	4618      	mov	r0, r3
 8005586:	3714      	adds	r7, #20
 8005588:	46bd      	mov	sp, r7
 800558a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558e:	4770      	bx	lr

08005590 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b084      	sub	sp, #16
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
 8005598:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d10b      	bne.n	80055bc <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80055a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055a8:	f383 8811 	msr	BASEPRI, r3
 80055ac:	f3bf 8f6f 	isb	sy
 80055b0:	f3bf 8f4f 	dsb	sy
 80055b4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80055b6:	bf00      	nop
 80055b8:	bf00      	nop
 80055ba:	e7fd      	b.n	80055b8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80055bc:	f002 ff0c 	bl	80083d8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681a      	ldr	r2, [r3, #0]
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055c8:	68f9      	ldr	r1, [r7, #12]
 80055ca:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80055cc:	fb01 f303 	mul.w	r3, r1, r3
 80055d0:	441a      	add	r2, r3
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	2200      	movs	r2, #0
 80055da:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681a      	ldr	r2, [r3, #0]
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681a      	ldr	r2, [r3, #0]
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055ec:	3b01      	subs	r3, #1
 80055ee:	68f9      	ldr	r1, [r7, #12]
 80055f0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80055f2:	fb01 f303 	mul.w	r3, r1, r3
 80055f6:	441a      	add	r2, r3
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	22ff      	movs	r2, #255	@ 0xff
 8005600:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	22ff      	movs	r2, #255	@ 0xff
 8005608:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d114      	bne.n	800563c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	691b      	ldr	r3, [r3, #16]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d01a      	beq.n	8005650 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	3310      	adds	r3, #16
 800561e:	4618      	mov	r0, r3
 8005620:	f001 fe4a 	bl	80072b8 <xTaskRemoveFromEventList>
 8005624:	4603      	mov	r3, r0
 8005626:	2b00      	cmp	r3, #0
 8005628:	d012      	beq.n	8005650 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800562a:	4b0d      	ldr	r3, [pc, #52]	@ (8005660 <xQueueGenericReset+0xd0>)
 800562c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005630:	601a      	str	r2, [r3, #0]
 8005632:	f3bf 8f4f 	dsb	sy
 8005636:	f3bf 8f6f 	isb	sy
 800563a:	e009      	b.n	8005650 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	3310      	adds	r3, #16
 8005640:	4618      	mov	r0, r3
 8005642:	f7ff fef1 	bl	8005428 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	3324      	adds	r3, #36	@ 0x24
 800564a:	4618      	mov	r0, r3
 800564c:	f7ff feec 	bl	8005428 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005650:	f002 fef4 	bl	800843c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005654:	2301      	movs	r3, #1
}
 8005656:	4618      	mov	r0, r3
 8005658:	3710      	adds	r7, #16
 800565a:	46bd      	mov	sp, r7
 800565c:	bd80      	pop	{r7, pc}
 800565e:	bf00      	nop
 8005660:	e000ed04 	.word	0xe000ed04

08005664 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005664:	b580      	push	{r7, lr}
 8005666:	b08e      	sub	sp, #56	@ 0x38
 8005668:	af02      	add	r7, sp, #8
 800566a:	60f8      	str	r0, [r7, #12]
 800566c:	60b9      	str	r1, [r7, #8]
 800566e:	607a      	str	r2, [r7, #4]
 8005670:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d10b      	bne.n	8005690 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005678:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800567c:	f383 8811 	msr	BASEPRI, r3
 8005680:	f3bf 8f6f 	isb	sy
 8005684:	f3bf 8f4f 	dsb	sy
 8005688:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800568a:	bf00      	nop
 800568c:	bf00      	nop
 800568e:	e7fd      	b.n	800568c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d10b      	bne.n	80056ae <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005696:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800569a:	f383 8811 	msr	BASEPRI, r3
 800569e:	f3bf 8f6f 	isb	sy
 80056a2:	f3bf 8f4f 	dsb	sy
 80056a6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80056a8:	bf00      	nop
 80056aa:	bf00      	nop
 80056ac:	e7fd      	b.n	80056aa <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d002      	beq.n	80056ba <xQueueGenericCreateStatic+0x56>
 80056b4:	68bb      	ldr	r3, [r7, #8]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d001      	beq.n	80056be <xQueueGenericCreateStatic+0x5a>
 80056ba:	2301      	movs	r3, #1
 80056bc:	e000      	b.n	80056c0 <xQueueGenericCreateStatic+0x5c>
 80056be:	2300      	movs	r3, #0
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d10b      	bne.n	80056dc <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80056c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056c8:	f383 8811 	msr	BASEPRI, r3
 80056cc:	f3bf 8f6f 	isb	sy
 80056d0:	f3bf 8f4f 	dsb	sy
 80056d4:	623b      	str	r3, [r7, #32]
}
 80056d6:	bf00      	nop
 80056d8:	bf00      	nop
 80056da:	e7fd      	b.n	80056d8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d102      	bne.n	80056e8 <xQueueGenericCreateStatic+0x84>
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d101      	bne.n	80056ec <xQueueGenericCreateStatic+0x88>
 80056e8:	2301      	movs	r3, #1
 80056ea:	e000      	b.n	80056ee <xQueueGenericCreateStatic+0x8a>
 80056ec:	2300      	movs	r3, #0
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d10b      	bne.n	800570a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80056f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056f6:	f383 8811 	msr	BASEPRI, r3
 80056fa:	f3bf 8f6f 	isb	sy
 80056fe:	f3bf 8f4f 	dsb	sy
 8005702:	61fb      	str	r3, [r7, #28]
}
 8005704:	bf00      	nop
 8005706:	bf00      	nop
 8005708:	e7fd      	b.n	8005706 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800570a:	2350      	movs	r3, #80	@ 0x50
 800570c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800570e:	697b      	ldr	r3, [r7, #20]
 8005710:	2b50      	cmp	r3, #80	@ 0x50
 8005712:	d00b      	beq.n	800572c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005714:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005718:	f383 8811 	msr	BASEPRI, r3
 800571c:	f3bf 8f6f 	isb	sy
 8005720:	f3bf 8f4f 	dsb	sy
 8005724:	61bb      	str	r3, [r7, #24]
}
 8005726:	bf00      	nop
 8005728:	bf00      	nop
 800572a:	e7fd      	b.n	8005728 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800572c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005732:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005734:	2b00      	cmp	r3, #0
 8005736:	d00d      	beq.n	8005754 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005738:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800573a:	2201      	movs	r2, #1
 800573c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005740:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005744:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005746:	9300      	str	r3, [sp, #0]
 8005748:	4613      	mov	r3, r2
 800574a:	687a      	ldr	r2, [r7, #4]
 800574c:	68b9      	ldr	r1, [r7, #8]
 800574e:	68f8      	ldr	r0, [r7, #12]
 8005750:	f000 f840 	bl	80057d4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005754:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005756:	4618      	mov	r0, r3
 8005758:	3730      	adds	r7, #48	@ 0x30
 800575a:	46bd      	mov	sp, r7
 800575c:	bd80      	pop	{r7, pc}

0800575e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800575e:	b580      	push	{r7, lr}
 8005760:	b08a      	sub	sp, #40	@ 0x28
 8005762:	af02      	add	r7, sp, #8
 8005764:	60f8      	str	r0, [r7, #12]
 8005766:	60b9      	str	r1, [r7, #8]
 8005768:	4613      	mov	r3, r2
 800576a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d10b      	bne.n	800578a <xQueueGenericCreate+0x2c>
	__asm volatile
 8005772:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005776:	f383 8811 	msr	BASEPRI, r3
 800577a:	f3bf 8f6f 	isb	sy
 800577e:	f3bf 8f4f 	dsb	sy
 8005782:	613b      	str	r3, [r7, #16]
}
 8005784:	bf00      	nop
 8005786:	bf00      	nop
 8005788:	e7fd      	b.n	8005786 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	68ba      	ldr	r2, [r7, #8]
 800578e:	fb02 f303 	mul.w	r3, r2, r3
 8005792:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005794:	69fb      	ldr	r3, [r7, #28]
 8005796:	3350      	adds	r3, #80	@ 0x50
 8005798:	4618      	mov	r0, r3
 800579a:	f002 ff3f 	bl	800861c <pvPortMalloc>
 800579e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80057a0:	69bb      	ldr	r3, [r7, #24]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d011      	beq.n	80057ca <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80057a6:	69bb      	ldr	r3, [r7, #24]
 80057a8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80057aa:	697b      	ldr	r3, [r7, #20]
 80057ac:	3350      	adds	r3, #80	@ 0x50
 80057ae:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80057b0:	69bb      	ldr	r3, [r7, #24]
 80057b2:	2200      	movs	r2, #0
 80057b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80057b8:	79fa      	ldrb	r2, [r7, #7]
 80057ba:	69bb      	ldr	r3, [r7, #24]
 80057bc:	9300      	str	r3, [sp, #0]
 80057be:	4613      	mov	r3, r2
 80057c0:	697a      	ldr	r2, [r7, #20]
 80057c2:	68b9      	ldr	r1, [r7, #8]
 80057c4:	68f8      	ldr	r0, [r7, #12]
 80057c6:	f000 f805 	bl	80057d4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80057ca:	69bb      	ldr	r3, [r7, #24]
	}
 80057cc:	4618      	mov	r0, r3
 80057ce:	3720      	adds	r7, #32
 80057d0:	46bd      	mov	sp, r7
 80057d2:	bd80      	pop	{r7, pc}

080057d4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b084      	sub	sp, #16
 80057d8:	af00      	add	r7, sp, #0
 80057da:	60f8      	str	r0, [r7, #12]
 80057dc:	60b9      	str	r1, [r7, #8]
 80057de:	607a      	str	r2, [r7, #4]
 80057e0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80057e2:	68bb      	ldr	r3, [r7, #8]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d103      	bne.n	80057f0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80057e8:	69bb      	ldr	r3, [r7, #24]
 80057ea:	69ba      	ldr	r2, [r7, #24]
 80057ec:	601a      	str	r2, [r3, #0]
 80057ee:	e002      	b.n	80057f6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80057f0:	69bb      	ldr	r3, [r7, #24]
 80057f2:	687a      	ldr	r2, [r7, #4]
 80057f4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80057f6:	69bb      	ldr	r3, [r7, #24]
 80057f8:	68fa      	ldr	r2, [r7, #12]
 80057fa:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80057fc:	69bb      	ldr	r3, [r7, #24]
 80057fe:	68ba      	ldr	r2, [r7, #8]
 8005800:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005802:	2101      	movs	r1, #1
 8005804:	69b8      	ldr	r0, [r7, #24]
 8005806:	f7ff fec3 	bl	8005590 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800580a:	69bb      	ldr	r3, [r7, #24]
 800580c:	78fa      	ldrb	r2, [r7, #3]
 800580e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
	{
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
 8005812:	78fb      	ldrb	r3, [r7, #3]
 8005814:	68ba      	ldr	r2, [r7, #8]
 8005816:	68f9      	ldr	r1, [r7, #12]
 8005818:	2073      	movs	r0, #115	@ 0x73
 800581a:	f004 fb07 	bl	8009e2c <SEGGER_SYSVIEW_RecordU32x3>
}
 800581e:	bf00      	nop
 8005820:	3710      	adds	r7, #16
 8005822:	46bd      	mov	sp, r7
 8005824:	bd80      	pop	{r7, pc}

08005826 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8005826:	b580      	push	{r7, lr}
 8005828:	b082      	sub	sp, #8
 800582a:	af00      	add	r7, sp, #0
 800582c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d00e      	beq.n	8005852 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2200      	movs	r2, #0
 8005838:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2200      	movs	r2, #0
 800583e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2200      	movs	r2, #0
 8005844:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8005846:	2300      	movs	r3, #0
 8005848:	2200      	movs	r2, #0
 800584a:	2100      	movs	r1, #0
 800584c:	6878      	ldr	r0, [r7, #4]
 800584e:	f000 f911 	bl	8005a74 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8005852:	bf00      	nop
 8005854:	3708      	adds	r7, #8
 8005856:	46bd      	mov	sp, r7
 8005858:	bd80      	pop	{r7, pc}

0800585a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800585a:	b580      	push	{r7, lr}
 800585c:	b086      	sub	sp, #24
 800585e:	af00      	add	r7, sp, #0
 8005860:	4603      	mov	r3, r0
 8005862:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005864:	2301      	movs	r3, #1
 8005866:	617b      	str	r3, [r7, #20]
 8005868:	2300      	movs	r3, #0
 800586a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800586c:	79fb      	ldrb	r3, [r7, #7]
 800586e:	461a      	mov	r2, r3
 8005870:	6939      	ldr	r1, [r7, #16]
 8005872:	6978      	ldr	r0, [r7, #20]
 8005874:	f7ff ff73 	bl	800575e <xQueueGenericCreate>
 8005878:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800587a:	68f8      	ldr	r0, [r7, #12]
 800587c:	f7ff ffd3 	bl	8005826 <prvInitialiseMutex>

		return xNewQueue;
 8005880:	68fb      	ldr	r3, [r7, #12]
	}
 8005882:	4618      	mov	r0, r3
 8005884:	3718      	adds	r7, #24
 8005886:	46bd      	mov	sp, r7
 8005888:	bd80      	pop	{r7, pc}

0800588a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800588a:	b580      	push	{r7, lr}
 800588c:	b088      	sub	sp, #32
 800588e:	af02      	add	r7, sp, #8
 8005890:	4603      	mov	r3, r0
 8005892:	6039      	str	r1, [r7, #0]
 8005894:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005896:	2301      	movs	r3, #1
 8005898:	617b      	str	r3, [r7, #20]
 800589a:	2300      	movs	r3, #0
 800589c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800589e:	79fb      	ldrb	r3, [r7, #7]
 80058a0:	9300      	str	r3, [sp, #0]
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	2200      	movs	r2, #0
 80058a6:	6939      	ldr	r1, [r7, #16]
 80058a8:	6978      	ldr	r0, [r7, #20]
 80058aa:	f7ff fedb 	bl	8005664 <xQueueGenericCreateStatic>
 80058ae:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80058b0:	68f8      	ldr	r0, [r7, #12]
 80058b2:	f7ff ffb8 	bl	8005826 <prvInitialiseMutex>

		return xNewQueue;
 80058b6:	68fb      	ldr	r3, [r7, #12]
	}
 80058b8:	4618      	mov	r0, r3
 80058ba:	3718      	adds	r7, #24
 80058bc:	46bd      	mov	sp, r7
 80058be:	bd80      	pop	{r7, pc}

080058c0 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 80058c0:	b590      	push	{r4, r7, lr}
 80058c2:	b087      	sub	sp, #28
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80058cc:	693b      	ldr	r3, [r7, #16]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d10b      	bne.n	80058ea <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 80058d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058d6:	f383 8811 	msr	BASEPRI, r3
 80058da:	f3bf 8f6f 	isb	sy
 80058de:	f3bf 8f4f 	dsb	sy
 80058e2:	60fb      	str	r3, [r7, #12]
}
 80058e4:	bf00      	nop
 80058e6:	bf00      	nop
 80058e8:	e7fd      	b.n	80058e6 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80058ea:	693b      	ldr	r3, [r7, #16]
 80058ec:	689c      	ldr	r4, [r3, #8]
 80058ee:	f001 fedf 	bl	80076b0 <xTaskGetCurrentTaskHandle>
 80058f2:	4603      	mov	r3, r0
 80058f4:	429c      	cmp	r4, r3
 80058f6:	d111      	bne.n	800591c <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 80058f8:	693b      	ldr	r3, [r7, #16]
 80058fa:	68db      	ldr	r3, [r3, #12]
 80058fc:	1e5a      	subs	r2, r3, #1
 80058fe:	693b      	ldr	r3, [r7, #16]
 8005900:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8005902:	693b      	ldr	r3, [r7, #16]
 8005904:	68db      	ldr	r3, [r3, #12]
 8005906:	2b00      	cmp	r3, #0
 8005908:	d105      	bne.n	8005916 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800590a:	2300      	movs	r3, #0
 800590c:	2200      	movs	r2, #0
 800590e:	2100      	movs	r1, #0
 8005910:	6938      	ldr	r0, [r7, #16]
 8005912:	f000 f8af 	bl	8005a74 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8005916:	2301      	movs	r3, #1
 8005918:	617b      	str	r3, [r7, #20]
 800591a:	e001      	b.n	8005920 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800591c:	2300      	movs	r3, #0
 800591e:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8005920:	697b      	ldr	r3, [r7, #20]
	}
 8005922:	4618      	mov	r0, r3
 8005924:	371c      	adds	r7, #28
 8005926:	46bd      	mov	sp, r7
 8005928:	bd90      	pop	{r4, r7, pc}

0800592a <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800592a:	b590      	push	{r4, r7, lr}
 800592c:	b087      	sub	sp, #28
 800592e:	af00      	add	r7, sp, #0
 8005930:	6078      	str	r0, [r7, #4]
 8005932:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8005938:	693b      	ldr	r3, [r7, #16]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d10b      	bne.n	8005956 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 800593e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005942:	f383 8811 	msr	BASEPRI, r3
 8005946:	f3bf 8f6f 	isb	sy
 800594a:	f3bf 8f4f 	dsb	sy
 800594e:	60fb      	str	r3, [r7, #12]
}
 8005950:	bf00      	nop
 8005952:	bf00      	nop
 8005954:	e7fd      	b.n	8005952 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8005956:	693b      	ldr	r3, [r7, #16]
 8005958:	689c      	ldr	r4, [r3, #8]
 800595a:	f001 fea9 	bl	80076b0 <xTaskGetCurrentTaskHandle>
 800595e:	4603      	mov	r3, r0
 8005960:	429c      	cmp	r4, r3
 8005962:	d107      	bne.n	8005974 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8005964:	693b      	ldr	r3, [r7, #16]
 8005966:	68db      	ldr	r3, [r3, #12]
 8005968:	1c5a      	adds	r2, r3, #1
 800596a:	693b      	ldr	r3, [r7, #16]
 800596c:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800596e:	2301      	movs	r3, #1
 8005970:	617b      	str	r3, [r7, #20]
 8005972:	e00c      	b.n	800598e <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8005974:	6839      	ldr	r1, [r7, #0]
 8005976:	6938      	ldr	r0, [r7, #16]
 8005978:	f000 fc10 	bl	800619c <xQueueSemaphoreTake>
 800597c:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800597e:	697b      	ldr	r3, [r7, #20]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d004      	beq.n	800598e <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8005984:	693b      	ldr	r3, [r7, #16]
 8005986:	68db      	ldr	r3, [r3, #12]
 8005988:	1c5a      	adds	r2, r3, #1
 800598a:	693b      	ldr	r3, [r7, #16]
 800598c:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800598e:	697b      	ldr	r3, [r7, #20]
	}
 8005990:	4618      	mov	r0, r3
 8005992:	371c      	adds	r7, #28
 8005994:	46bd      	mov	sp, r7
 8005996:	bd90      	pop	{r4, r7, pc}

08005998 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8005998:	b580      	push	{r7, lr}
 800599a:	b08a      	sub	sp, #40	@ 0x28
 800599c:	af02      	add	r7, sp, #8
 800599e:	60f8      	str	r0, [r7, #12]
 80059a0:	60b9      	str	r1, [r7, #8]
 80059a2:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d10b      	bne.n	80059c2 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 80059aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059ae:	f383 8811 	msr	BASEPRI, r3
 80059b2:	f3bf 8f6f 	isb	sy
 80059b6:	f3bf 8f4f 	dsb	sy
 80059ba:	61bb      	str	r3, [r7, #24]
}
 80059bc:	bf00      	nop
 80059be:	bf00      	nop
 80059c0:	e7fd      	b.n	80059be <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 80059c2:	68ba      	ldr	r2, [r7, #8]
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	429a      	cmp	r2, r3
 80059c8:	d90b      	bls.n	80059e2 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 80059ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059ce:	f383 8811 	msr	BASEPRI, r3
 80059d2:	f3bf 8f6f 	isb	sy
 80059d6:	f3bf 8f4f 	dsb	sy
 80059da:	617b      	str	r3, [r7, #20]
}
 80059dc:	bf00      	nop
 80059de:	bf00      	nop
 80059e0:	e7fd      	b.n	80059de <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80059e2:	2302      	movs	r3, #2
 80059e4:	9300      	str	r3, [sp, #0]
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2200      	movs	r2, #0
 80059ea:	2100      	movs	r1, #0
 80059ec:	68f8      	ldr	r0, [r7, #12]
 80059ee:	f7ff fe39 	bl	8005664 <xQueueGenericCreateStatic>
 80059f2:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80059f4:	69fb      	ldr	r3, [r7, #28]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d002      	beq.n	8005a00 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80059fa:	69fb      	ldr	r3, [r7, #28]
 80059fc:	68ba      	ldr	r2, [r7, #8]
 80059fe:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8005a00:	69fb      	ldr	r3, [r7, #28]
	}
 8005a02:	4618      	mov	r0, r3
 8005a04:	3720      	adds	r7, #32
 8005a06:	46bd      	mov	sp, r7
 8005a08:	bd80      	pop	{r7, pc}

08005a0a <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8005a0a:	b580      	push	{r7, lr}
 8005a0c:	b086      	sub	sp, #24
 8005a0e:	af00      	add	r7, sp, #0
 8005a10:	6078      	str	r0, [r7, #4]
 8005a12:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d10b      	bne.n	8005a32 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8005a1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a1e:	f383 8811 	msr	BASEPRI, r3
 8005a22:	f3bf 8f6f 	isb	sy
 8005a26:	f3bf 8f4f 	dsb	sy
 8005a2a:	613b      	str	r3, [r7, #16]
}
 8005a2c:	bf00      	nop
 8005a2e:	bf00      	nop
 8005a30:	e7fd      	b.n	8005a2e <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8005a32:	683a      	ldr	r2, [r7, #0]
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	429a      	cmp	r2, r3
 8005a38:	d90b      	bls.n	8005a52 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8005a3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a3e:	f383 8811 	msr	BASEPRI, r3
 8005a42:	f3bf 8f6f 	isb	sy
 8005a46:	f3bf 8f4f 	dsb	sy
 8005a4a:	60fb      	str	r3, [r7, #12]
}
 8005a4c:	bf00      	nop
 8005a4e:	bf00      	nop
 8005a50:	e7fd      	b.n	8005a4e <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8005a52:	2202      	movs	r2, #2
 8005a54:	2100      	movs	r1, #0
 8005a56:	6878      	ldr	r0, [r7, #4]
 8005a58:	f7ff fe81 	bl	800575e <xQueueGenericCreate>
 8005a5c:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8005a5e:	697b      	ldr	r3, [r7, #20]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d002      	beq.n	8005a6a <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8005a64:	697b      	ldr	r3, [r7, #20]
 8005a66:	683a      	ldr	r2, [r7, #0]
 8005a68:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8005a6a:	697b      	ldr	r3, [r7, #20]
	}
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	3718      	adds	r7, #24
 8005a70:	46bd      	mov	sp, r7
 8005a72:	bd80      	pop	{r7, pc}

08005a74 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b090      	sub	sp, #64	@ 0x40
 8005a78:	af02      	add	r7, sp, #8
 8005a7a:	60f8      	str	r0, [r7, #12]
 8005a7c:	60b9      	str	r1, [r7, #8]
 8005a7e:	607a      	str	r2, [r7, #4]
 8005a80:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005a82:	2300      	movs	r3, #0
 8005a84:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d10b      	bne.n	8005aa8 <xQueueGenericSend+0x34>
	__asm volatile
 8005a90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a94:	f383 8811 	msr	BASEPRI, r3
 8005a98:	f3bf 8f6f 	isb	sy
 8005a9c:	f3bf 8f4f 	dsb	sy
 8005aa0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005aa2:	bf00      	nop
 8005aa4:	bf00      	nop
 8005aa6:	e7fd      	b.n	8005aa4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005aa8:	68bb      	ldr	r3, [r7, #8]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d103      	bne.n	8005ab6 <xQueueGenericSend+0x42>
 8005aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d101      	bne.n	8005aba <xQueueGenericSend+0x46>
 8005ab6:	2301      	movs	r3, #1
 8005ab8:	e000      	b.n	8005abc <xQueueGenericSend+0x48>
 8005aba:	2300      	movs	r3, #0
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d10b      	bne.n	8005ad8 <xQueueGenericSend+0x64>
	__asm volatile
 8005ac0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ac4:	f383 8811 	msr	BASEPRI, r3
 8005ac8:	f3bf 8f6f 	isb	sy
 8005acc:	f3bf 8f4f 	dsb	sy
 8005ad0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005ad2:	bf00      	nop
 8005ad4:	bf00      	nop
 8005ad6:	e7fd      	b.n	8005ad4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	2b02      	cmp	r3, #2
 8005adc:	d103      	bne.n	8005ae6 <xQueueGenericSend+0x72>
 8005ade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ae0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ae2:	2b01      	cmp	r3, #1
 8005ae4:	d101      	bne.n	8005aea <xQueueGenericSend+0x76>
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	e000      	b.n	8005aec <xQueueGenericSend+0x78>
 8005aea:	2300      	movs	r3, #0
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d10b      	bne.n	8005b08 <xQueueGenericSend+0x94>
	__asm volatile
 8005af0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005af4:	f383 8811 	msr	BASEPRI, r3
 8005af8:	f3bf 8f6f 	isb	sy
 8005afc:	f3bf 8f4f 	dsb	sy
 8005b00:	623b      	str	r3, [r7, #32]
}
 8005b02:	bf00      	nop
 8005b04:	bf00      	nop
 8005b06:	e7fd      	b.n	8005b04 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005b08:	f001 fde2 	bl	80076d0 <xTaskGetSchedulerState>
 8005b0c:	4603      	mov	r3, r0
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d102      	bne.n	8005b18 <xQueueGenericSend+0xa4>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d101      	bne.n	8005b1c <xQueueGenericSend+0xa8>
 8005b18:	2301      	movs	r3, #1
 8005b1a:	e000      	b.n	8005b1e <xQueueGenericSend+0xaa>
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d10b      	bne.n	8005b3a <xQueueGenericSend+0xc6>
	__asm volatile
 8005b22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b26:	f383 8811 	msr	BASEPRI, r3
 8005b2a:	f3bf 8f6f 	isb	sy
 8005b2e:	f3bf 8f4f 	dsb	sy
 8005b32:	61fb      	str	r3, [r7, #28]
}
 8005b34:	bf00      	nop
 8005b36:	bf00      	nop
 8005b38:	e7fd      	b.n	8005b36 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005b3a:	f002 fc4d 	bl	80083d8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005b3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b40:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005b42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b46:	429a      	cmp	r2, r3
 8005b48:	d302      	bcc.n	8005b50 <xQueueGenericSend+0xdc>
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	2b02      	cmp	r3, #2
 8005b4e:	d136      	bne.n	8005bbe <xQueueGenericSend+0x14a>
			{
				traceQUEUE_SEND( pxQueue );
 8005b50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b52:	4618      	mov	r0, r3
 8005b54:	f004 fe1e 	bl	800a794 <SEGGER_SYSVIEW_ShrinkId>
 8005b58:	68ba      	ldr	r2, [r7, #8]
 8005b5a:	6879      	ldr	r1, [r7, #4]
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	9300      	str	r3, [sp, #0]
 8005b60:	460b      	mov	r3, r1
 8005b62:	4601      	mov	r1, r0
 8005b64:	205a      	movs	r0, #90	@ 0x5a
 8005b66:	f004 f9d7 	bl	8009f18 <SEGGER_SYSVIEW_RecordU32x4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005b6a:	683a      	ldr	r2, [r7, #0]
 8005b6c:	68b9      	ldr	r1, [r7, #8]
 8005b6e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005b70:	f000 fd39 	bl	80065e6 <prvCopyDataToQueue>
 8005b74:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005b76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d010      	beq.n	8005ba0 <xQueueGenericSend+0x12c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005b7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b80:	3324      	adds	r3, #36	@ 0x24
 8005b82:	4618      	mov	r0, r3
 8005b84:	f001 fb98 	bl	80072b8 <xTaskRemoveFromEventList>
 8005b88:	4603      	mov	r3, r0
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d013      	beq.n	8005bb6 <xQueueGenericSend+0x142>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005b8e:	4b4d      	ldr	r3, [pc, #308]	@ (8005cc4 <xQueueGenericSend+0x250>)
 8005b90:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b94:	601a      	str	r2, [r3, #0]
 8005b96:	f3bf 8f4f 	dsb	sy
 8005b9a:	f3bf 8f6f 	isb	sy
 8005b9e:	e00a      	b.n	8005bb6 <xQueueGenericSend+0x142>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005ba0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d007      	beq.n	8005bb6 <xQueueGenericSend+0x142>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005ba6:	4b47      	ldr	r3, [pc, #284]	@ (8005cc4 <xQueueGenericSend+0x250>)
 8005ba8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005bac:	601a      	str	r2, [r3, #0]
 8005bae:	f3bf 8f4f 	dsb	sy
 8005bb2:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005bb6:	f002 fc41 	bl	800843c <vPortExitCritical>
				return pdPASS;
 8005bba:	2301      	movs	r3, #1
 8005bbc:	e07d      	b.n	8005cba <xQueueGenericSend+0x246>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d110      	bne.n	8005be6 <xQueueGenericSend+0x172>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005bc4:	f002 fc3a 	bl	800843c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
 8005bc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bca:	4618      	mov	r0, r3
 8005bcc:	f004 fde2 	bl	800a794 <SEGGER_SYSVIEW_ShrinkId>
 8005bd0:	68ba      	ldr	r2, [r7, #8]
 8005bd2:	6879      	ldr	r1, [r7, #4]
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	9300      	str	r3, [sp, #0]
 8005bd8:	460b      	mov	r3, r1
 8005bda:	4601      	mov	r1, r0
 8005bdc:	205a      	movs	r0, #90	@ 0x5a
 8005bde:	f004 f99b 	bl	8009f18 <SEGGER_SYSVIEW_RecordU32x4>
					return errQUEUE_FULL;
 8005be2:	2300      	movs	r3, #0
 8005be4:	e069      	b.n	8005cba <xQueueGenericSend+0x246>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005be6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d106      	bne.n	8005bfa <xQueueGenericSend+0x186>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005bec:	f107 0314 	add.w	r3, r7, #20
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	f001 fbc9 	bl	8007388 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005bfa:	f002 fc1f 	bl	800843c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005bfe:	f001 f909 	bl	8006e14 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005c02:	f002 fbe9 	bl	80083d8 <vPortEnterCritical>
 8005c06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c08:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005c0c:	b25b      	sxtb	r3, r3
 8005c0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c12:	d103      	bne.n	8005c1c <xQueueGenericSend+0x1a8>
 8005c14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c16:	2200      	movs	r2, #0
 8005c18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005c1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c1e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005c22:	b25b      	sxtb	r3, r3
 8005c24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c28:	d103      	bne.n	8005c32 <xQueueGenericSend+0x1be>
 8005c2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005c32:	f002 fc03 	bl	800843c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005c36:	1d3a      	adds	r2, r7, #4
 8005c38:	f107 0314 	add.w	r3, r7, #20
 8005c3c:	4611      	mov	r1, r2
 8005c3e:	4618      	mov	r0, r3
 8005c40:	f001 fbb8 	bl	80073b4 <xTaskCheckForTimeOut>
 8005c44:	4603      	mov	r3, r0
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d124      	bne.n	8005c94 <xQueueGenericSend+0x220>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005c4a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005c4c:	f000 fdc3 	bl	80067d6 <prvIsQueueFull>
 8005c50:	4603      	mov	r3, r0
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d018      	beq.n	8005c88 <xQueueGenericSend+0x214>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005c56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c58:	3310      	adds	r3, #16
 8005c5a:	687a      	ldr	r2, [r7, #4]
 8005c5c:	4611      	mov	r1, r2
 8005c5e:	4618      	mov	r0, r3
 8005c60:	f001 fad4 	bl	800720c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005c64:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005c66:	f000 fd4e 	bl	8006706 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005c6a:	f001 f8e1 	bl	8006e30 <xTaskResumeAll>
 8005c6e:	4603      	mov	r3, r0
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	f47f af62 	bne.w	8005b3a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005c76:	4b13      	ldr	r3, [pc, #76]	@ (8005cc4 <xQueueGenericSend+0x250>)
 8005c78:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c7c:	601a      	str	r2, [r3, #0]
 8005c7e:	f3bf 8f4f 	dsb	sy
 8005c82:	f3bf 8f6f 	isb	sy
 8005c86:	e758      	b.n	8005b3a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005c88:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005c8a:	f000 fd3c 	bl	8006706 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005c8e:	f001 f8cf 	bl	8006e30 <xTaskResumeAll>
 8005c92:	e752      	b.n	8005b3a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005c94:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005c96:	f000 fd36 	bl	8006706 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005c9a:	f001 f8c9 	bl	8006e30 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
 8005c9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	f004 fd77 	bl	800a794 <SEGGER_SYSVIEW_ShrinkId>
 8005ca6:	68ba      	ldr	r2, [r7, #8]
 8005ca8:	6879      	ldr	r1, [r7, #4]
 8005caa:	683b      	ldr	r3, [r7, #0]
 8005cac:	9300      	str	r3, [sp, #0]
 8005cae:	460b      	mov	r3, r1
 8005cb0:	4601      	mov	r1, r0
 8005cb2:	205a      	movs	r0, #90	@ 0x5a
 8005cb4:	f004 f930 	bl	8009f18 <SEGGER_SYSVIEW_RecordU32x4>
			return errQUEUE_FULL;
 8005cb8:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005cba:	4618      	mov	r0, r3
 8005cbc:	3738      	adds	r7, #56	@ 0x38
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	bd80      	pop	{r7, pc}
 8005cc2:	bf00      	nop
 8005cc4:	e000ed04 	.word	0xe000ed04

08005cc8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b090      	sub	sp, #64	@ 0x40
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	60f8      	str	r0, [r7, #12]
 8005cd0:	60b9      	str	r1, [r7, #8]
 8005cd2:	607a      	str	r2, [r7, #4]
 8005cd4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005cda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d10b      	bne.n	8005cf8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005ce0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ce4:	f383 8811 	msr	BASEPRI, r3
 8005ce8:	f3bf 8f6f 	isb	sy
 8005cec:	f3bf 8f4f 	dsb	sy
 8005cf0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005cf2:	bf00      	nop
 8005cf4:	bf00      	nop
 8005cf6:	e7fd      	b.n	8005cf4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005cf8:	68bb      	ldr	r3, [r7, #8]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d103      	bne.n	8005d06 <xQueueGenericSendFromISR+0x3e>
 8005cfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d101      	bne.n	8005d0a <xQueueGenericSendFromISR+0x42>
 8005d06:	2301      	movs	r3, #1
 8005d08:	e000      	b.n	8005d0c <xQueueGenericSendFromISR+0x44>
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d10b      	bne.n	8005d28 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005d10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d14:	f383 8811 	msr	BASEPRI, r3
 8005d18:	f3bf 8f6f 	isb	sy
 8005d1c:	f3bf 8f4f 	dsb	sy
 8005d20:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005d22:	bf00      	nop
 8005d24:	bf00      	nop
 8005d26:	e7fd      	b.n	8005d24 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	2b02      	cmp	r3, #2
 8005d2c:	d103      	bne.n	8005d36 <xQueueGenericSendFromISR+0x6e>
 8005d2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d32:	2b01      	cmp	r3, #1
 8005d34:	d101      	bne.n	8005d3a <xQueueGenericSendFromISR+0x72>
 8005d36:	2301      	movs	r3, #1
 8005d38:	e000      	b.n	8005d3c <xQueueGenericSendFromISR+0x74>
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d10b      	bne.n	8005d58 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005d40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d44:	f383 8811 	msr	BASEPRI, r3
 8005d48:	f3bf 8f6f 	isb	sy
 8005d4c:	f3bf 8f4f 	dsb	sy
 8005d50:	623b      	str	r3, [r7, #32]
}
 8005d52:	bf00      	nop
 8005d54:	bf00      	nop
 8005d56:	e7fd      	b.n	8005d54 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005d58:	f002 fc1e 	bl	8008598 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005d5c:	f3ef 8211 	mrs	r2, BASEPRI
 8005d60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d64:	f383 8811 	msr	BASEPRI, r3
 8005d68:	f3bf 8f6f 	isb	sy
 8005d6c:	f3bf 8f4f 	dsb	sy
 8005d70:	61fa      	str	r2, [r7, #28]
 8005d72:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005d74:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005d76:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005d78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d7a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005d7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d80:	429a      	cmp	r2, r3
 8005d82:	d302      	bcc.n	8005d8a <xQueueGenericSendFromISR+0xc2>
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	2b02      	cmp	r3, #2
 8005d88:	d139      	bne.n	8005dfe <xQueueGenericSendFromISR+0x136>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005d8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d8c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005d90:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005d94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d98:	62fb      	str	r3, [r7, #44]	@ 0x2c

			traceQUEUE_SEND_FROM_ISR( pxQueue );
 8005d9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	f004 fcf9 	bl	800a794 <SEGGER_SYSVIEW_ShrinkId>
 8005da2:	4601      	mov	r1, r0
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	461a      	mov	r2, r3
 8005da8:	2060      	movs	r0, #96	@ 0x60
 8005daa:	f003 ffe5 	bl	8009d78 <SEGGER_SYSVIEW_RecordU32x2>
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005dae:	683a      	ldr	r2, [r7, #0]
 8005db0:	68b9      	ldr	r1, [r7, #8]
 8005db2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005db4:	f000 fc17 	bl	80065e6 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005db8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005dbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dc0:	d112      	bne.n	8005de8 <xQueueGenericSendFromISR+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005dc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d016      	beq.n	8005df8 <xQueueGenericSendFromISR+0x130>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005dca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dcc:	3324      	adds	r3, #36	@ 0x24
 8005dce:	4618      	mov	r0, r3
 8005dd0:	f001 fa72 	bl	80072b8 <xTaskRemoveFromEventList>
 8005dd4:	4603      	mov	r3, r0
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d00e      	beq.n	8005df8 <xQueueGenericSendFromISR+0x130>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d00b      	beq.n	8005df8 <xQueueGenericSendFromISR+0x130>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2201      	movs	r2, #1
 8005de4:	601a      	str	r2, [r3, #0]
 8005de6:	e007      	b.n	8005df8 <xQueueGenericSendFromISR+0x130>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005de8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005dec:	3301      	adds	r3, #1
 8005dee:	b2db      	uxtb	r3, r3
 8005df0:	b25a      	sxtb	r2, r3
 8005df2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005df4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005df8:	2301      	movs	r3, #1
 8005dfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005dfc:	e00b      	b.n	8005e16 <xQueueGenericSendFromISR+0x14e>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 8005dfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e00:	4618      	mov	r0, r3
 8005e02:	f004 fcc7 	bl	800a794 <SEGGER_SYSVIEW_ShrinkId>
 8005e06:	4601      	mov	r1, r0
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	461a      	mov	r2, r3
 8005e0c:	2060      	movs	r0, #96	@ 0x60
 8005e0e:	f003 ffb3 	bl	8009d78 <SEGGER_SYSVIEW_RecordU32x2>
			xReturn = errQUEUE_FULL;
 8005e12:	2300      	movs	r3, #0
 8005e14:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005e16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e18:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005e1a:	697b      	ldr	r3, [r7, #20]
 8005e1c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005e20:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005e22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005e24:	4618      	mov	r0, r3
 8005e26:	3740      	adds	r7, #64	@ 0x40
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	bd80      	pop	{r7, pc}

08005e2c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	b08e      	sub	sp, #56	@ 0x38
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
 8005e34:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8005e3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d10b      	bne.n	8005e58 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8005e40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e44:	f383 8811 	msr	BASEPRI, r3
 8005e48:	f3bf 8f6f 	isb	sy
 8005e4c:	f3bf 8f4f 	dsb	sy
 8005e50:	623b      	str	r3, [r7, #32]
}
 8005e52:	bf00      	nop
 8005e54:	bf00      	nop
 8005e56:	e7fd      	b.n	8005e54 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005e58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d00b      	beq.n	8005e78 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8005e60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e64:	f383 8811 	msr	BASEPRI, r3
 8005e68:	f3bf 8f6f 	isb	sy
 8005e6c:	f3bf 8f4f 	dsb	sy
 8005e70:	61fb      	str	r3, [r7, #28]
}
 8005e72:	bf00      	nop
 8005e74:	bf00      	nop
 8005e76:	e7fd      	b.n	8005e74 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8005e78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d103      	bne.n	8005e88 <xQueueGiveFromISR+0x5c>
 8005e80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e82:	689b      	ldr	r3, [r3, #8]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d101      	bne.n	8005e8c <xQueueGiveFromISR+0x60>
 8005e88:	2301      	movs	r3, #1
 8005e8a:	e000      	b.n	8005e8e <xQueueGiveFromISR+0x62>
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d10b      	bne.n	8005eaa <xQueueGiveFromISR+0x7e>
	__asm volatile
 8005e92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e96:	f383 8811 	msr	BASEPRI, r3
 8005e9a:	f3bf 8f6f 	isb	sy
 8005e9e:	f3bf 8f4f 	dsb	sy
 8005ea2:	61bb      	str	r3, [r7, #24]
}
 8005ea4:	bf00      	nop
 8005ea6:	bf00      	nop
 8005ea8:	e7fd      	b.n	8005ea6 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005eaa:	f002 fb75 	bl	8008598 <vPortValidateInterruptPriority>
	__asm volatile
 8005eae:	f3ef 8211 	mrs	r2, BASEPRI
 8005eb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eb6:	f383 8811 	msr	BASEPRI, r3
 8005eba:	f3bf 8f6f 	isb	sy
 8005ebe:	f3bf 8f4f 	dsb	sy
 8005ec2:	617a      	str	r2, [r7, #20]
 8005ec4:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8005ec6:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005ec8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005eca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ecc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ece:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8005ed0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ed2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ed4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005ed6:	429a      	cmp	r2, r3
 8005ed8:	d235      	bcs.n	8005f46 <xQueueGiveFromISR+0x11a>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005eda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005edc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005ee0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_SEND_FROM_ISR( pxQueue );
 8005ee4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	f004 fc54 	bl	800a794 <SEGGER_SYSVIEW_ShrinkId>
 8005eec:	4601      	mov	r1, r0
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	461a      	mov	r2, r3
 8005ef2:	2060      	movs	r0, #96	@ 0x60
 8005ef4:	f003 ff40 	bl	8009d78 <SEGGER_SYSVIEW_RecordU32x2>
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005ef8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005efa:	1c5a      	adds	r2, r3, #1
 8005efc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005efe:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005f00:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005f04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f08:	d112      	bne.n	8005f30 <xQueueGiveFromISR+0x104>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005f0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d016      	beq.n	8005f40 <xQueueGiveFromISR+0x114>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005f12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f14:	3324      	adds	r3, #36	@ 0x24
 8005f16:	4618      	mov	r0, r3
 8005f18:	f001 f9ce 	bl	80072b8 <xTaskRemoveFromEventList>
 8005f1c:	4603      	mov	r3, r0
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d00e      	beq.n	8005f40 <xQueueGiveFromISR+0x114>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d00b      	beq.n	8005f40 <xQueueGiveFromISR+0x114>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	2201      	movs	r2, #1
 8005f2c:	601a      	str	r2, [r3, #0]
 8005f2e:	e007      	b.n	8005f40 <xQueueGiveFromISR+0x114>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005f30:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005f34:	3301      	adds	r3, #1
 8005f36:	b2db      	uxtb	r3, r3
 8005f38:	b25a      	sxtb	r2, r3
 8005f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f3c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005f40:	2301      	movs	r3, #1
 8005f42:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f44:	e00b      	b.n	8005f5e <xQueueGiveFromISR+0x132>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 8005f46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f48:	4618      	mov	r0, r3
 8005f4a:	f004 fc23 	bl	800a794 <SEGGER_SYSVIEW_ShrinkId>
 8005f4e:	4601      	mov	r1, r0
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	461a      	mov	r2, r3
 8005f54:	2060      	movs	r0, #96	@ 0x60
 8005f56:	f003 ff0f 	bl	8009d78 <SEGGER_SYSVIEW_RecordU32x2>
			xReturn = errQUEUE_FULL;
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f60:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	f383 8811 	msr	BASEPRI, r3
}
 8005f68:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005f6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	3738      	adds	r7, #56	@ 0x38
 8005f70:	46bd      	mov	sp, r7
 8005f72:	bd80      	pop	{r7, pc}

08005f74 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005f74:	b590      	push	{r4, r7, lr}
 8005f76:	b08f      	sub	sp, #60	@ 0x3c
 8005f78:	af02      	add	r7, sp, #8
 8005f7a:	60f8      	str	r0, [r7, #12]
 8005f7c:	60b9      	str	r1, [r7, #8]
 8005f7e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005f80:	2300      	movs	r3, #0
 8005f82:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005f88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d10b      	bne.n	8005fa6 <xQueueReceive+0x32>
	__asm volatile
 8005f8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f92:	f383 8811 	msr	BASEPRI, r3
 8005f96:	f3bf 8f6f 	isb	sy
 8005f9a:	f3bf 8f4f 	dsb	sy
 8005f9e:	623b      	str	r3, [r7, #32]
}
 8005fa0:	bf00      	nop
 8005fa2:	bf00      	nop
 8005fa4:	e7fd      	b.n	8005fa2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005fa6:	68bb      	ldr	r3, [r7, #8]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d103      	bne.n	8005fb4 <xQueueReceive+0x40>
 8005fac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d101      	bne.n	8005fb8 <xQueueReceive+0x44>
 8005fb4:	2301      	movs	r3, #1
 8005fb6:	e000      	b.n	8005fba <xQueueReceive+0x46>
 8005fb8:	2300      	movs	r3, #0
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d10b      	bne.n	8005fd6 <xQueueReceive+0x62>
	__asm volatile
 8005fbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fc2:	f383 8811 	msr	BASEPRI, r3
 8005fc6:	f3bf 8f6f 	isb	sy
 8005fca:	f3bf 8f4f 	dsb	sy
 8005fce:	61fb      	str	r3, [r7, #28]
}
 8005fd0:	bf00      	nop
 8005fd2:	bf00      	nop
 8005fd4:	e7fd      	b.n	8005fd2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005fd6:	f001 fb7b 	bl	80076d0 <xTaskGetSchedulerState>
 8005fda:	4603      	mov	r3, r0
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d102      	bne.n	8005fe6 <xQueueReceive+0x72>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d101      	bne.n	8005fea <xQueueReceive+0x76>
 8005fe6:	2301      	movs	r3, #1
 8005fe8:	e000      	b.n	8005fec <xQueueReceive+0x78>
 8005fea:	2300      	movs	r3, #0
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d10b      	bne.n	8006008 <xQueueReceive+0x94>
	__asm volatile
 8005ff0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ff4:	f383 8811 	msr	BASEPRI, r3
 8005ff8:	f3bf 8f6f 	isb	sy
 8005ffc:	f3bf 8f4f 	dsb	sy
 8006000:	61bb      	str	r3, [r7, #24]
}
 8006002:	bf00      	nop
 8006004:	bf00      	nop
 8006006:	e7fd      	b.n	8006004 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006008:	f002 f9e6 	bl	80083d8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800600c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800600e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006010:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006014:	2b00      	cmp	r3, #0
 8006016:	d02f      	beq.n	8006078 <xQueueReceive+0x104>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006018:	68b9      	ldr	r1, [r7, #8]
 800601a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800601c:	f000 fb4d 	bl	80066ba <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
 8006020:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006022:	4618      	mov	r0, r3
 8006024:	f004 fbb6 	bl	800a794 <SEGGER_SYSVIEW_ShrinkId>
 8006028:	4604      	mov	r4, r0
 800602a:	2000      	movs	r0, #0
 800602c:	f004 fbb2 	bl	800a794 <SEGGER_SYSVIEW_ShrinkId>
 8006030:	4602      	mov	r2, r0
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2101      	movs	r1, #1
 8006036:	9100      	str	r1, [sp, #0]
 8006038:	4621      	mov	r1, r4
 800603a:	205c      	movs	r0, #92	@ 0x5c
 800603c:	f003 ff6c 	bl	8009f18 <SEGGER_SYSVIEW_RecordU32x4>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006042:	1e5a      	subs	r2, r3, #1
 8006044:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006046:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006048:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800604a:	691b      	ldr	r3, [r3, #16]
 800604c:	2b00      	cmp	r3, #0
 800604e:	d00f      	beq.n	8006070 <xQueueReceive+0xfc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006050:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006052:	3310      	adds	r3, #16
 8006054:	4618      	mov	r0, r3
 8006056:	f001 f92f 	bl	80072b8 <xTaskRemoveFromEventList>
 800605a:	4603      	mov	r3, r0
 800605c:	2b00      	cmp	r3, #0
 800605e:	d007      	beq.n	8006070 <xQueueReceive+0xfc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006060:	4b4d      	ldr	r3, [pc, #308]	@ (8006198 <xQueueReceive+0x224>)
 8006062:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006066:	601a      	str	r2, [r3, #0]
 8006068:	f3bf 8f4f 	dsb	sy
 800606c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006070:	f002 f9e4 	bl	800843c <vPortExitCritical>
				return pdPASS;
 8006074:	2301      	movs	r3, #1
 8006076:	e08a      	b.n	800618e <xQueueReceive+0x21a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d113      	bne.n	80060a6 <xQueueReceive+0x132>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800607e:	f002 f9dd 	bl	800843c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
 8006082:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006084:	4618      	mov	r0, r3
 8006086:	f004 fb85 	bl	800a794 <SEGGER_SYSVIEW_ShrinkId>
 800608a:	4604      	mov	r4, r0
 800608c:	2000      	movs	r0, #0
 800608e:	f004 fb81 	bl	800a794 <SEGGER_SYSVIEW_ShrinkId>
 8006092:	4602      	mov	r2, r0
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2101      	movs	r1, #1
 8006098:	9100      	str	r1, [sp, #0]
 800609a:	4621      	mov	r1, r4
 800609c:	205c      	movs	r0, #92	@ 0x5c
 800609e:	f003 ff3b 	bl	8009f18 <SEGGER_SYSVIEW_RecordU32x4>
					return errQUEUE_EMPTY;
 80060a2:	2300      	movs	r3, #0
 80060a4:	e073      	b.n	800618e <xQueueReceive+0x21a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80060a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d106      	bne.n	80060ba <xQueueReceive+0x146>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80060ac:	f107 0310 	add.w	r3, r7, #16
 80060b0:	4618      	mov	r0, r3
 80060b2:	f001 f969 	bl	8007388 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80060b6:	2301      	movs	r3, #1
 80060b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80060ba:	f002 f9bf 	bl	800843c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80060be:	f000 fea9 	bl	8006e14 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80060c2:	f002 f989 	bl	80083d8 <vPortEnterCritical>
 80060c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060c8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80060cc:	b25b      	sxtb	r3, r3
 80060ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060d2:	d103      	bne.n	80060dc <xQueueReceive+0x168>
 80060d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060d6:	2200      	movs	r2, #0
 80060d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80060dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060de:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80060e2:	b25b      	sxtb	r3, r3
 80060e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060e8:	d103      	bne.n	80060f2 <xQueueReceive+0x17e>
 80060ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060ec:	2200      	movs	r2, #0
 80060ee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80060f2:	f002 f9a3 	bl	800843c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80060f6:	1d3a      	adds	r2, r7, #4
 80060f8:	f107 0310 	add.w	r3, r7, #16
 80060fc:	4611      	mov	r1, r2
 80060fe:	4618      	mov	r0, r3
 8006100:	f001 f958 	bl	80073b4 <xTaskCheckForTimeOut>
 8006104:	4603      	mov	r3, r0
 8006106:	2b00      	cmp	r3, #0
 8006108:	d124      	bne.n	8006154 <xQueueReceive+0x1e0>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800610a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800610c:	f000 fb4d 	bl	80067aa <prvIsQueueEmpty>
 8006110:	4603      	mov	r3, r0
 8006112:	2b00      	cmp	r3, #0
 8006114:	d018      	beq.n	8006148 <xQueueReceive+0x1d4>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006116:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006118:	3324      	adds	r3, #36	@ 0x24
 800611a:	687a      	ldr	r2, [r7, #4]
 800611c:	4611      	mov	r1, r2
 800611e:	4618      	mov	r0, r3
 8006120:	f001 f874 	bl	800720c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006124:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006126:	f000 faee 	bl	8006706 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800612a:	f000 fe81 	bl	8006e30 <xTaskResumeAll>
 800612e:	4603      	mov	r3, r0
 8006130:	2b00      	cmp	r3, #0
 8006132:	f47f af69 	bne.w	8006008 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8006136:	4b18      	ldr	r3, [pc, #96]	@ (8006198 <xQueueReceive+0x224>)
 8006138:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800613c:	601a      	str	r2, [r3, #0]
 800613e:	f3bf 8f4f 	dsb	sy
 8006142:	f3bf 8f6f 	isb	sy
 8006146:	e75f      	b.n	8006008 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006148:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800614a:	f000 fadc 	bl	8006706 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800614e:	f000 fe6f 	bl	8006e30 <xTaskResumeAll>
 8006152:	e759      	b.n	8006008 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006154:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006156:	f000 fad6 	bl	8006706 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800615a:	f000 fe69 	bl	8006e30 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800615e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006160:	f000 fb23 	bl	80067aa <prvIsQueueEmpty>
 8006164:	4603      	mov	r3, r0
 8006166:	2b00      	cmp	r3, #0
 8006168:	f43f af4e 	beq.w	8006008 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
 800616c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800616e:	4618      	mov	r0, r3
 8006170:	f004 fb10 	bl	800a794 <SEGGER_SYSVIEW_ShrinkId>
 8006174:	4604      	mov	r4, r0
 8006176:	2000      	movs	r0, #0
 8006178:	f004 fb0c 	bl	800a794 <SEGGER_SYSVIEW_ShrinkId>
 800617c:	4602      	mov	r2, r0
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2101      	movs	r1, #1
 8006182:	9100      	str	r1, [sp, #0]
 8006184:	4621      	mov	r1, r4
 8006186:	205c      	movs	r0, #92	@ 0x5c
 8006188:	f003 fec6 	bl	8009f18 <SEGGER_SYSVIEW_RecordU32x4>
				return errQUEUE_EMPTY;
 800618c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800618e:	4618      	mov	r0, r3
 8006190:	3734      	adds	r7, #52	@ 0x34
 8006192:	46bd      	mov	sp, r7
 8006194:	bd90      	pop	{r4, r7, pc}
 8006196:	bf00      	nop
 8006198:	e000ed04 	.word	0xe000ed04

0800619c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800619c:	b590      	push	{r4, r7, lr}
 800619e:	b091      	sub	sp, #68	@ 0x44
 80061a0:	af02      	add	r7, sp, #8
 80061a2:	6078      	str	r0, [r7, #4]
 80061a4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80061a6:	2300      	movs	r3, #0
 80061a8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80061ae:	2300      	movs	r3, #0
 80061b0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80061b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d10b      	bne.n	80061d0 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80061b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061bc:	f383 8811 	msr	BASEPRI, r3
 80061c0:	f3bf 8f6f 	isb	sy
 80061c4:	f3bf 8f4f 	dsb	sy
 80061c8:	623b      	str	r3, [r7, #32]
}
 80061ca:	bf00      	nop
 80061cc:	bf00      	nop
 80061ce:	e7fd      	b.n	80061cc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80061d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d00b      	beq.n	80061f0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80061d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061dc:	f383 8811 	msr	BASEPRI, r3
 80061e0:	f3bf 8f6f 	isb	sy
 80061e4:	f3bf 8f4f 	dsb	sy
 80061e8:	61fb      	str	r3, [r7, #28]
}
 80061ea:	bf00      	nop
 80061ec:	bf00      	nop
 80061ee:	e7fd      	b.n	80061ec <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80061f0:	f001 fa6e 	bl	80076d0 <xTaskGetSchedulerState>
 80061f4:	4603      	mov	r3, r0
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d102      	bne.n	8006200 <xQueueSemaphoreTake+0x64>
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d101      	bne.n	8006204 <xQueueSemaphoreTake+0x68>
 8006200:	2301      	movs	r3, #1
 8006202:	e000      	b.n	8006206 <xQueueSemaphoreTake+0x6a>
 8006204:	2300      	movs	r3, #0
 8006206:	2b00      	cmp	r3, #0
 8006208:	d10b      	bne.n	8006222 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800620a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800620e:	f383 8811 	msr	BASEPRI, r3
 8006212:	f3bf 8f6f 	isb	sy
 8006216:	f3bf 8f4f 	dsb	sy
 800621a:	61bb      	str	r3, [r7, #24]
}
 800621c:	bf00      	nop
 800621e:	bf00      	nop
 8006220:	e7fd      	b.n	800621e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006222:	f002 f8d9 	bl	80083d8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006226:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006228:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800622a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800622c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800622e:	2b00      	cmp	r3, #0
 8006230:	d034      	beq.n	800629c <xQueueSemaphoreTake+0x100>
			{
				traceQUEUE_RECEIVE( pxQueue );
 8006232:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006234:	4618      	mov	r0, r3
 8006236:	f004 faad 	bl	800a794 <SEGGER_SYSVIEW_ShrinkId>
 800623a:	4604      	mov	r4, r0
 800623c:	2000      	movs	r0, #0
 800623e:	f004 faa9 	bl	800a794 <SEGGER_SYSVIEW_ShrinkId>
 8006242:	4602      	mov	r2, r0
 8006244:	683b      	ldr	r3, [r7, #0]
 8006246:	2101      	movs	r1, #1
 8006248:	9100      	str	r1, [sp, #0]
 800624a:	4621      	mov	r1, r4
 800624c:	205c      	movs	r0, #92	@ 0x5c
 800624e:	f003 fe63 	bl	8009f18 <SEGGER_SYSVIEW_RecordU32x4>

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006252:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006254:	1e5a      	subs	r2, r3, #1
 8006256:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006258:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800625a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d104      	bne.n	800626c <xQueueSemaphoreTake+0xd0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006262:	f001 fbc9 	bl	80079f8 <pvTaskIncrementMutexHeldCount>
 8006266:	4602      	mov	r2, r0
 8006268:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800626a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800626c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800626e:	691b      	ldr	r3, [r3, #16]
 8006270:	2b00      	cmp	r3, #0
 8006272:	d00f      	beq.n	8006294 <xQueueSemaphoreTake+0xf8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006274:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006276:	3310      	adds	r3, #16
 8006278:	4618      	mov	r0, r3
 800627a:	f001 f81d 	bl	80072b8 <xTaskRemoveFromEventList>
 800627e:	4603      	mov	r3, r0
 8006280:	2b00      	cmp	r3, #0
 8006282:	d007      	beq.n	8006294 <xQueueSemaphoreTake+0xf8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006284:	4b64      	ldr	r3, [pc, #400]	@ (8006418 <xQueueSemaphoreTake+0x27c>)
 8006286:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800628a:	601a      	str	r2, [r3, #0]
 800628c:	f3bf 8f4f 	dsb	sy
 8006290:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006294:	f002 f8d2 	bl	800843c <vPortExitCritical>
				return pdPASS;
 8006298:	2301      	movs	r3, #1
 800629a:	e0b8      	b.n	800640e <xQueueSemaphoreTake+0x272>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d122      	bne.n	80062e8 <xQueueSemaphoreTake+0x14c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80062a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d00b      	beq.n	80062c0 <xQueueSemaphoreTake+0x124>
	__asm volatile
 80062a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062ac:	f383 8811 	msr	BASEPRI, r3
 80062b0:	f3bf 8f6f 	isb	sy
 80062b4:	f3bf 8f4f 	dsb	sy
 80062b8:	617b      	str	r3, [r7, #20]
}
 80062ba:	bf00      	nop
 80062bc:	bf00      	nop
 80062be:	e7fd      	b.n	80062bc <xQueueSemaphoreTake+0x120>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80062c0:	f002 f8bc 	bl	800843c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
 80062c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062c6:	4618      	mov	r0, r3
 80062c8:	f004 fa64 	bl	800a794 <SEGGER_SYSVIEW_ShrinkId>
 80062cc:	4604      	mov	r4, r0
 80062ce:	2000      	movs	r0, #0
 80062d0:	f004 fa60 	bl	800a794 <SEGGER_SYSVIEW_ShrinkId>
 80062d4:	4602      	mov	r2, r0
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	2101      	movs	r1, #1
 80062da:	9100      	str	r1, [sp, #0]
 80062dc:	4621      	mov	r1, r4
 80062de:	205c      	movs	r0, #92	@ 0x5c
 80062e0:	f003 fe1a 	bl	8009f18 <SEGGER_SYSVIEW_RecordU32x4>
					return errQUEUE_EMPTY;
 80062e4:	2300      	movs	r3, #0
 80062e6:	e092      	b.n	800640e <xQueueSemaphoreTake+0x272>
				}
				else if( xEntryTimeSet == pdFALSE )
 80062e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d106      	bne.n	80062fc <xQueueSemaphoreTake+0x160>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80062ee:	f107 030c 	add.w	r3, r7, #12
 80062f2:	4618      	mov	r0, r3
 80062f4:	f001 f848 	bl	8007388 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80062f8:	2301      	movs	r3, #1
 80062fa:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80062fc:	f002 f89e 	bl	800843c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006300:	f000 fd88 	bl	8006e14 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006304:	f002 f868 	bl	80083d8 <vPortEnterCritical>
 8006308:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800630a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800630e:	b25b      	sxtb	r3, r3
 8006310:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006314:	d103      	bne.n	800631e <xQueueSemaphoreTake+0x182>
 8006316:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006318:	2200      	movs	r2, #0
 800631a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800631e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006320:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006324:	b25b      	sxtb	r3, r3
 8006326:	f1b3 3fff 	cmp.w	r3, #4294967295
 800632a:	d103      	bne.n	8006334 <xQueueSemaphoreTake+0x198>
 800632c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800632e:	2200      	movs	r2, #0
 8006330:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006334:	f002 f882 	bl	800843c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006338:	463a      	mov	r2, r7
 800633a:	f107 030c 	add.w	r3, r7, #12
 800633e:	4611      	mov	r1, r2
 8006340:	4618      	mov	r0, r3
 8006342:	f001 f837 	bl	80073b4 <xTaskCheckForTimeOut>
 8006346:	4603      	mov	r3, r0
 8006348:	2b00      	cmp	r3, #0
 800634a:	d132      	bne.n	80063b2 <xQueueSemaphoreTake+0x216>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800634c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800634e:	f000 fa2c 	bl	80067aa <prvIsQueueEmpty>
 8006352:	4603      	mov	r3, r0
 8006354:	2b00      	cmp	r3, #0
 8006356:	d026      	beq.n	80063a6 <xQueueSemaphoreTake+0x20a>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006358:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	2b00      	cmp	r3, #0
 800635e:	d109      	bne.n	8006374 <xQueueSemaphoreTake+0x1d8>
					{
						taskENTER_CRITICAL();
 8006360:	f002 f83a 	bl	80083d8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006364:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006366:	689b      	ldr	r3, [r3, #8]
 8006368:	4618      	mov	r0, r3
 800636a:	f001 f9cf 	bl	800770c <xTaskPriorityInherit>
 800636e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8006370:	f002 f864 	bl	800843c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006374:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006376:	3324      	adds	r3, #36	@ 0x24
 8006378:	683a      	ldr	r2, [r7, #0]
 800637a:	4611      	mov	r1, r2
 800637c:	4618      	mov	r0, r3
 800637e:	f000 ff45 	bl	800720c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006382:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006384:	f000 f9bf 	bl	8006706 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006388:	f000 fd52 	bl	8006e30 <xTaskResumeAll>
 800638c:	4603      	mov	r3, r0
 800638e:	2b00      	cmp	r3, #0
 8006390:	f47f af47 	bne.w	8006222 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8006394:	4b20      	ldr	r3, [pc, #128]	@ (8006418 <xQueueSemaphoreTake+0x27c>)
 8006396:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800639a:	601a      	str	r2, [r3, #0]
 800639c:	f3bf 8f4f 	dsb	sy
 80063a0:	f3bf 8f6f 	isb	sy
 80063a4:	e73d      	b.n	8006222 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80063a6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80063a8:	f000 f9ad 	bl	8006706 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80063ac:	f000 fd40 	bl	8006e30 <xTaskResumeAll>
 80063b0:	e737      	b.n	8006222 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80063b2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80063b4:	f000 f9a7 	bl	8006706 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80063b8:	f000 fd3a 	bl	8006e30 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80063bc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80063be:	f000 f9f4 	bl	80067aa <prvIsQueueEmpty>
 80063c2:	4603      	mov	r3, r0
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	f43f af2c 	beq.w	8006222 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80063ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d00d      	beq.n	80063ec <xQueueSemaphoreTake+0x250>
					{
						taskENTER_CRITICAL();
 80063d0:	f002 f802 	bl	80083d8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80063d4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80063d6:	f000 f8ee 	bl	80065b6 <prvGetDisinheritPriorityAfterTimeout>
 80063da:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80063dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063de:	689b      	ldr	r3, [r3, #8]
 80063e0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80063e2:	4618      	mov	r0, r3
 80063e4:	f001 fa7c 	bl	80078e0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80063e8:	f002 f828 	bl	800843c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
 80063ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063ee:	4618      	mov	r0, r3
 80063f0:	f004 f9d0 	bl	800a794 <SEGGER_SYSVIEW_ShrinkId>
 80063f4:	4604      	mov	r4, r0
 80063f6:	2000      	movs	r0, #0
 80063f8:	f004 f9cc 	bl	800a794 <SEGGER_SYSVIEW_ShrinkId>
 80063fc:	4602      	mov	r2, r0
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	2101      	movs	r1, #1
 8006402:	9100      	str	r1, [sp, #0]
 8006404:	4621      	mov	r1, r4
 8006406:	205c      	movs	r0, #92	@ 0x5c
 8006408:	f003 fd86 	bl	8009f18 <SEGGER_SYSVIEW_RecordU32x4>
				return errQUEUE_EMPTY;
 800640c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800640e:	4618      	mov	r0, r3
 8006410:	373c      	adds	r7, #60	@ 0x3c
 8006412:	46bd      	mov	sp, r7
 8006414:	bd90      	pop	{r4, r7, pc}
 8006416:	bf00      	nop
 8006418:	e000ed04 	.word	0xe000ed04

0800641c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800641c:	b590      	push	{r4, r7, lr}
 800641e:	b08f      	sub	sp, #60	@ 0x3c
 8006420:	af00      	add	r7, sp, #0
 8006422:	60f8      	str	r0, [r7, #12]
 8006424:	60b9      	str	r1, [r7, #8]
 8006426:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800642c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800642e:	2b00      	cmp	r3, #0
 8006430:	d10b      	bne.n	800644a <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8006432:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006436:	f383 8811 	msr	BASEPRI, r3
 800643a:	f3bf 8f6f 	isb	sy
 800643e:	f3bf 8f4f 	dsb	sy
 8006442:	623b      	str	r3, [r7, #32]
}
 8006444:	bf00      	nop
 8006446:	bf00      	nop
 8006448:	e7fd      	b.n	8006446 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800644a:	68bb      	ldr	r3, [r7, #8]
 800644c:	2b00      	cmp	r3, #0
 800644e:	d103      	bne.n	8006458 <xQueueReceiveFromISR+0x3c>
 8006450:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006452:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006454:	2b00      	cmp	r3, #0
 8006456:	d101      	bne.n	800645c <xQueueReceiveFromISR+0x40>
 8006458:	2301      	movs	r3, #1
 800645a:	e000      	b.n	800645e <xQueueReceiveFromISR+0x42>
 800645c:	2300      	movs	r3, #0
 800645e:	2b00      	cmp	r3, #0
 8006460:	d10b      	bne.n	800647a <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8006462:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006466:	f383 8811 	msr	BASEPRI, r3
 800646a:	f3bf 8f6f 	isb	sy
 800646e:	f3bf 8f4f 	dsb	sy
 8006472:	61fb      	str	r3, [r7, #28]
}
 8006474:	bf00      	nop
 8006476:	bf00      	nop
 8006478:	e7fd      	b.n	8006476 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800647a:	f002 f88d 	bl	8008598 <vPortValidateInterruptPriority>
	__asm volatile
 800647e:	f3ef 8211 	mrs	r2, BASEPRI
 8006482:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006486:	f383 8811 	msr	BASEPRI, r3
 800648a:	f3bf 8f6f 	isb	sy
 800648e:	f3bf 8f4f 	dsb	sy
 8006492:	61ba      	str	r2, [r7, #24]
 8006494:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8006496:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006498:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800649a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800649c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800649e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80064a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d03e      	beq.n	8006524 <xQueueReceiveFromISR+0x108>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80064a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064a8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80064ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );
 80064b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064b2:	4618      	mov	r0, r3
 80064b4:	f004 f96e 	bl	800a794 <SEGGER_SYSVIEW_ShrinkId>
 80064b8:	4604      	mov	r4, r0
 80064ba:	68bb      	ldr	r3, [r7, #8]
 80064bc:	4618      	mov	r0, r3
 80064be:	f004 f969 	bl	800a794 <SEGGER_SYSVIEW_ShrinkId>
 80064c2:	4602      	mov	r2, r0
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	4621      	mov	r1, r4
 80064c8:	2062      	movs	r0, #98	@ 0x62
 80064ca:	f003 fcaf 	bl	8009e2c <SEGGER_SYSVIEW_RecordU32x3>

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80064ce:	68b9      	ldr	r1, [r7, #8]
 80064d0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80064d2:	f000 f8f2 	bl	80066ba <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80064d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064d8:	1e5a      	subs	r2, r3, #1
 80064da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064dc:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80064de:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80064e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064e6:	d112      	bne.n	800650e <xQueueReceiveFromISR+0xf2>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80064e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064ea:	691b      	ldr	r3, [r3, #16]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d016      	beq.n	800651e <xQueueReceiveFromISR+0x102>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80064f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064f2:	3310      	adds	r3, #16
 80064f4:	4618      	mov	r0, r3
 80064f6:	f000 fedf 	bl	80072b8 <xTaskRemoveFromEventList>
 80064fa:	4603      	mov	r3, r0
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d00e      	beq.n	800651e <xQueueReceiveFromISR+0x102>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2b00      	cmp	r3, #0
 8006504:	d00b      	beq.n	800651e <xQueueReceiveFromISR+0x102>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2201      	movs	r2, #1
 800650a:	601a      	str	r2, [r3, #0]
 800650c:	e007      	b.n	800651e <xQueueReceiveFromISR+0x102>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800650e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006512:	3301      	adds	r3, #1
 8006514:	b2db      	uxtb	r3, r3
 8006516:	b25a      	sxtb	r2, r3
 8006518:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800651a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800651e:	2301      	movs	r3, #1
 8006520:	637b      	str	r3, [r7, #52]	@ 0x34
 8006522:	e010      	b.n	8006546 <xQueueReceiveFromISR+0x12a>
		}
		else
		{
			xReturn = pdFAIL;
 8006524:	2300      	movs	r3, #0
 8006526:	637b      	str	r3, [r7, #52]	@ 0x34
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
 8006528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800652a:	4618      	mov	r0, r3
 800652c:	f004 f932 	bl	800a794 <SEGGER_SYSVIEW_ShrinkId>
 8006530:	4604      	mov	r4, r0
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	4618      	mov	r0, r3
 8006536:	f004 f92d 	bl	800a794 <SEGGER_SYSVIEW_ShrinkId>
 800653a:	4602      	mov	r2, r0
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	4621      	mov	r1, r4
 8006540:	2062      	movs	r0, #98	@ 0x62
 8006542:	f003 fc73 	bl	8009e2c <SEGGER_SYSVIEW_RecordU32x3>
 8006546:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006548:	613b      	str	r3, [r7, #16]
	__asm volatile
 800654a:	693b      	ldr	r3, [r7, #16]
 800654c:	f383 8811 	msr	BASEPRI, r3
}
 8006550:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006552:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8006554:	4618      	mov	r0, r3
 8006556:	373c      	adds	r7, #60	@ 0x3c
 8006558:	46bd      	mov	sp, r7
 800655a:	bd90      	pop	{r4, r7, pc}

0800655c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b084      	sub	sp, #16
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	2b00      	cmp	r3, #0
 800656c:	d10b      	bne.n	8006586 <vQueueDelete+0x2a>
	__asm volatile
 800656e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006572:	f383 8811 	msr	BASEPRI, r3
 8006576:	f3bf 8f6f 	isb	sy
 800657a:	f3bf 8f4f 	dsb	sy
 800657e:	60bb      	str	r3, [r7, #8]
}
 8006580:	bf00      	nop
 8006582:	bf00      	nop
 8006584:	e7fd      	b.n	8006582 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	4618      	mov	r0, r3
 800658a:	f004 f903 	bl	800a794 <SEGGER_SYSVIEW_ShrinkId>
 800658e:	4603      	mov	r3, r0
 8006590:	4619      	mov	r1, r3
 8006592:	205f      	movs	r0, #95	@ 0x5f
 8006594:	f003 fbb4 	bl	8009d00 <SEGGER_SYSVIEW_RecordU32>

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8006598:	68f8      	ldr	r0, [r7, #12]
 800659a:	f000 f967 	bl	800686c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d102      	bne.n	80065ae <vQueueDelete+0x52>
		{
			vPortFree( pxQueue );
 80065a8:	68f8      	ldr	r0, [r7, #12]
 80065aa:	f002 f905 	bl	80087b8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80065ae:	bf00      	nop
 80065b0:	3710      	adds	r7, #16
 80065b2:	46bd      	mov	sp, r7
 80065b4:	bd80      	pop	{r7, pc}

080065b6 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80065b6:	b480      	push	{r7}
 80065b8:	b085      	sub	sp, #20
 80065ba:	af00      	add	r7, sp, #0
 80065bc:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d006      	beq.n	80065d4 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80065d0:	60fb      	str	r3, [r7, #12]
 80065d2:	e001      	b.n	80065d8 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80065d4:	2300      	movs	r3, #0
 80065d6:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80065d8:	68fb      	ldr	r3, [r7, #12]
	}
 80065da:	4618      	mov	r0, r3
 80065dc:	3714      	adds	r7, #20
 80065de:	46bd      	mov	sp, r7
 80065e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e4:	4770      	bx	lr

080065e6 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80065e6:	b580      	push	{r7, lr}
 80065e8:	b086      	sub	sp, #24
 80065ea:	af00      	add	r7, sp, #0
 80065ec:	60f8      	str	r0, [r7, #12]
 80065ee:	60b9      	str	r1, [r7, #8]
 80065f0:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80065f2:	2300      	movs	r3, #0
 80065f4:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065fa:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006600:	2b00      	cmp	r3, #0
 8006602:	d10d      	bne.n	8006620 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d14d      	bne.n	80066a8 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	689b      	ldr	r3, [r3, #8]
 8006610:	4618      	mov	r0, r3
 8006612:	f001 f8ed 	bl	80077f0 <xTaskPriorityDisinherit>
 8006616:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	2200      	movs	r2, #0
 800661c:	609a      	str	r2, [r3, #8]
 800661e:	e043      	b.n	80066a8 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d119      	bne.n	800665a <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	6858      	ldr	r0, [r3, #4]
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800662e:	461a      	mov	r2, r3
 8006630:	68b9      	ldr	r1, [r7, #8]
 8006632:	f004 fc30 	bl	800ae96 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	685a      	ldr	r2, [r3, #4]
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800663e:	441a      	add	r2, r3
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	685a      	ldr	r2, [r3, #4]
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	689b      	ldr	r3, [r3, #8]
 800664c:	429a      	cmp	r2, r3
 800664e:	d32b      	bcc.n	80066a8 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681a      	ldr	r2, [r3, #0]
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	605a      	str	r2, [r3, #4]
 8006658:	e026      	b.n	80066a8 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	68d8      	ldr	r0, [r3, #12]
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006662:	461a      	mov	r2, r3
 8006664:	68b9      	ldr	r1, [r7, #8]
 8006666:	f004 fc16 	bl	800ae96 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	68da      	ldr	r2, [r3, #12]
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006672:	425b      	negs	r3, r3
 8006674:	441a      	add	r2, r3
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	68da      	ldr	r2, [r3, #12]
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	429a      	cmp	r2, r3
 8006684:	d207      	bcs.n	8006696 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	689a      	ldr	r2, [r3, #8]
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800668e:	425b      	negs	r3, r3
 8006690:	441a      	add	r2, r3
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	2b02      	cmp	r3, #2
 800669a:	d105      	bne.n	80066a8 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800669c:	693b      	ldr	r3, [r7, #16]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d002      	beq.n	80066a8 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80066a2:	693b      	ldr	r3, [r7, #16]
 80066a4:	3b01      	subs	r3, #1
 80066a6:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80066a8:	693b      	ldr	r3, [r7, #16]
 80066aa:	1c5a      	adds	r2, r3, #1
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80066b0:	697b      	ldr	r3, [r7, #20]
}
 80066b2:	4618      	mov	r0, r3
 80066b4:	3718      	adds	r7, #24
 80066b6:	46bd      	mov	sp, r7
 80066b8:	bd80      	pop	{r7, pc}

080066ba <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80066ba:	b580      	push	{r7, lr}
 80066bc:	b082      	sub	sp, #8
 80066be:	af00      	add	r7, sp, #0
 80066c0:	6078      	str	r0, [r7, #4]
 80066c2:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d018      	beq.n	80066fe <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	68da      	ldr	r2, [r3, #12]
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066d4:	441a      	add	r2, r3
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	68da      	ldr	r2, [r3, #12]
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	689b      	ldr	r3, [r3, #8]
 80066e2:	429a      	cmp	r2, r3
 80066e4:	d303      	bcc.n	80066ee <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681a      	ldr	r2, [r3, #0]
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	68d9      	ldr	r1, [r3, #12]
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066f6:	461a      	mov	r2, r3
 80066f8:	6838      	ldr	r0, [r7, #0]
 80066fa:	f004 fbcc 	bl	800ae96 <memcpy>
	}
}
 80066fe:	bf00      	nop
 8006700:	3708      	adds	r7, #8
 8006702:	46bd      	mov	sp, r7
 8006704:	bd80      	pop	{r7, pc}

08006706 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006706:	b580      	push	{r7, lr}
 8006708:	b084      	sub	sp, #16
 800670a:	af00      	add	r7, sp, #0
 800670c:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800670e:	f001 fe63 	bl	80083d8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006718:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800671a:	e011      	b.n	8006740 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006720:	2b00      	cmp	r3, #0
 8006722:	d012      	beq.n	800674a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	3324      	adds	r3, #36	@ 0x24
 8006728:	4618      	mov	r0, r3
 800672a:	f000 fdc5 	bl	80072b8 <xTaskRemoveFromEventList>
 800672e:	4603      	mov	r3, r0
 8006730:	2b00      	cmp	r3, #0
 8006732:	d001      	beq.n	8006738 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006734:	f000 fea2 	bl	800747c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006738:	7bfb      	ldrb	r3, [r7, #15]
 800673a:	3b01      	subs	r3, #1
 800673c:	b2db      	uxtb	r3, r3
 800673e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006740:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006744:	2b00      	cmp	r3, #0
 8006746:	dce9      	bgt.n	800671c <prvUnlockQueue+0x16>
 8006748:	e000      	b.n	800674c <prvUnlockQueue+0x46>
					break;
 800674a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	22ff      	movs	r2, #255	@ 0xff
 8006750:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8006754:	f001 fe72 	bl	800843c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006758:	f001 fe3e 	bl	80083d8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006762:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006764:	e011      	b.n	800678a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	691b      	ldr	r3, [r3, #16]
 800676a:	2b00      	cmp	r3, #0
 800676c:	d012      	beq.n	8006794 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	3310      	adds	r3, #16
 8006772:	4618      	mov	r0, r3
 8006774:	f000 fda0 	bl	80072b8 <xTaskRemoveFromEventList>
 8006778:	4603      	mov	r3, r0
 800677a:	2b00      	cmp	r3, #0
 800677c:	d001      	beq.n	8006782 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800677e:	f000 fe7d 	bl	800747c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006782:	7bbb      	ldrb	r3, [r7, #14]
 8006784:	3b01      	subs	r3, #1
 8006786:	b2db      	uxtb	r3, r3
 8006788:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800678a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800678e:	2b00      	cmp	r3, #0
 8006790:	dce9      	bgt.n	8006766 <prvUnlockQueue+0x60>
 8006792:	e000      	b.n	8006796 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006794:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	22ff      	movs	r2, #255	@ 0xff
 800679a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800679e:	f001 fe4d 	bl	800843c <vPortExitCritical>
}
 80067a2:	bf00      	nop
 80067a4:	3710      	adds	r7, #16
 80067a6:	46bd      	mov	sp, r7
 80067a8:	bd80      	pop	{r7, pc}

080067aa <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80067aa:	b580      	push	{r7, lr}
 80067ac:	b084      	sub	sp, #16
 80067ae:	af00      	add	r7, sp, #0
 80067b0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80067b2:	f001 fe11 	bl	80083d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d102      	bne.n	80067c4 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80067be:	2301      	movs	r3, #1
 80067c0:	60fb      	str	r3, [r7, #12]
 80067c2:	e001      	b.n	80067c8 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80067c4:	2300      	movs	r3, #0
 80067c6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80067c8:	f001 fe38 	bl	800843c <vPortExitCritical>

	return xReturn;
 80067cc:	68fb      	ldr	r3, [r7, #12]
}
 80067ce:	4618      	mov	r0, r3
 80067d0:	3710      	adds	r7, #16
 80067d2:	46bd      	mov	sp, r7
 80067d4:	bd80      	pop	{r7, pc}

080067d6 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80067d6:	b580      	push	{r7, lr}
 80067d8:	b084      	sub	sp, #16
 80067da:	af00      	add	r7, sp, #0
 80067dc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80067de:	f001 fdfb 	bl	80083d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067ea:	429a      	cmp	r2, r3
 80067ec:	d102      	bne.n	80067f4 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80067ee:	2301      	movs	r3, #1
 80067f0:	60fb      	str	r3, [r7, #12]
 80067f2:	e001      	b.n	80067f8 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80067f4:	2300      	movs	r3, #0
 80067f6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80067f8:	f001 fe20 	bl	800843c <vPortExitCritical>

	return xReturn;
 80067fc:	68fb      	ldr	r3, [r7, #12]
}
 80067fe:	4618      	mov	r0, r3
 8006800:	3710      	adds	r7, #16
 8006802:	46bd      	mov	sp, r7
 8006804:	bd80      	pop	{r7, pc}
	...

08006808 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006808:	b580      	push	{r7, lr}
 800680a:	b084      	sub	sp, #16
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
 8006810:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006812:	2300      	movs	r3, #0
 8006814:	60fb      	str	r3, [r7, #12]
 8006816:	e01e      	b.n	8006856 <vQueueAddToRegistry+0x4e>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006818:	4a13      	ldr	r2, [pc, #76]	@ (8006868 <vQueueAddToRegistry+0x60>)
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006820:	2b00      	cmp	r3, #0
 8006822:	d115      	bne.n	8006850 <vQueueAddToRegistry+0x48>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006824:	4910      	ldr	r1, [pc, #64]	@ (8006868 <vQueueAddToRegistry+0x60>)
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	683a      	ldr	r2, [r7, #0]
 800682a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800682e:	4a0e      	ldr	r2, [pc, #56]	@ (8006868 <vQueueAddToRegistry+0x60>)
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	00db      	lsls	r3, r3, #3
 8006834:	4413      	add	r3, r2
 8006836:	687a      	ldr	r2, [r7, #4]
 8006838:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	4618      	mov	r0, r3
 800683e:	f003 ffa9 	bl	800a794 <SEGGER_SYSVIEW_ShrinkId>
 8006842:	4601      	mov	r1, r0
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	461a      	mov	r2, r3
 8006848:	2071      	movs	r0, #113	@ 0x71
 800684a:	f003 fa95 	bl	8009d78 <SEGGER_SYSVIEW_RecordU32x2>
				break;
 800684e:	e006      	b.n	800685e <vQueueAddToRegistry+0x56>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	3301      	adds	r3, #1
 8006854:	60fb      	str	r3, [r7, #12]
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	2b07      	cmp	r3, #7
 800685a:	d9dd      	bls.n	8006818 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800685c:	bf00      	nop
 800685e:	bf00      	nop
 8006860:	3710      	adds	r7, #16
 8006862:	46bd      	mov	sp, r7
 8006864:	bd80      	pop	{r7, pc}
 8006866:	bf00      	nop
 8006868:	20000cc8 	.word	0x20000cc8

0800686c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800686c:	b480      	push	{r7}
 800686e:	b085      	sub	sp, #20
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006874:	2300      	movs	r3, #0
 8006876:	60fb      	str	r3, [r7, #12]
 8006878:	e016      	b.n	80068a8 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800687a:	4a10      	ldr	r2, [pc, #64]	@ (80068bc <vQueueUnregisterQueue+0x50>)
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	00db      	lsls	r3, r3, #3
 8006880:	4413      	add	r3, r2
 8006882:	685b      	ldr	r3, [r3, #4]
 8006884:	687a      	ldr	r2, [r7, #4]
 8006886:	429a      	cmp	r2, r3
 8006888:	d10b      	bne.n	80068a2 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800688a:	4a0c      	ldr	r2, [pc, #48]	@ (80068bc <vQueueUnregisterQueue+0x50>)
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	2100      	movs	r1, #0
 8006890:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8006894:	4a09      	ldr	r2, [pc, #36]	@ (80068bc <vQueueUnregisterQueue+0x50>)
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	00db      	lsls	r3, r3, #3
 800689a:	4413      	add	r3, r2
 800689c:	2200      	movs	r2, #0
 800689e:	605a      	str	r2, [r3, #4]
				break;
 80068a0:	e006      	b.n	80068b0 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	3301      	adds	r3, #1
 80068a6:	60fb      	str	r3, [r7, #12]
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	2b07      	cmp	r3, #7
 80068ac:	d9e5      	bls.n	800687a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80068ae:	bf00      	nop
 80068b0:	bf00      	nop
 80068b2:	3714      	adds	r7, #20
 80068b4:	46bd      	mov	sp, r7
 80068b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ba:	4770      	bx	lr
 80068bc:	20000cc8 	.word	0x20000cc8

080068c0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80068c0:	b580      	push	{r7, lr}
 80068c2:	b086      	sub	sp, #24
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	60f8      	str	r0, [r7, #12]
 80068c8:	60b9      	str	r1, [r7, #8]
 80068ca:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80068d0:	f001 fd82 	bl	80083d8 <vPortEnterCritical>
 80068d4:	697b      	ldr	r3, [r7, #20]
 80068d6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80068da:	b25b      	sxtb	r3, r3
 80068dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068e0:	d103      	bne.n	80068ea <vQueueWaitForMessageRestricted+0x2a>
 80068e2:	697b      	ldr	r3, [r7, #20]
 80068e4:	2200      	movs	r2, #0
 80068e6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80068ea:	697b      	ldr	r3, [r7, #20]
 80068ec:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80068f0:	b25b      	sxtb	r3, r3
 80068f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068f6:	d103      	bne.n	8006900 <vQueueWaitForMessageRestricted+0x40>
 80068f8:	697b      	ldr	r3, [r7, #20]
 80068fa:	2200      	movs	r2, #0
 80068fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006900:	f001 fd9c 	bl	800843c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006908:	2b00      	cmp	r3, #0
 800690a:	d106      	bne.n	800691a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800690c:	697b      	ldr	r3, [r7, #20]
 800690e:	3324      	adds	r3, #36	@ 0x24
 8006910:	687a      	ldr	r2, [r7, #4]
 8006912:	68b9      	ldr	r1, [r7, #8]
 8006914:	4618      	mov	r0, r3
 8006916:	f000 fc9f 	bl	8007258 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800691a:	6978      	ldr	r0, [r7, #20]
 800691c:	f7ff fef3 	bl	8006706 <prvUnlockQueue>
	}
 8006920:	bf00      	nop
 8006922:	3718      	adds	r7, #24
 8006924:	46bd      	mov	sp, r7
 8006926:	bd80      	pop	{r7, pc}

08006928 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006928:	b580      	push	{r7, lr}
 800692a:	b08e      	sub	sp, #56	@ 0x38
 800692c:	af04      	add	r7, sp, #16
 800692e:	60f8      	str	r0, [r7, #12]
 8006930:	60b9      	str	r1, [r7, #8]
 8006932:	607a      	str	r2, [r7, #4]
 8006934:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006936:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006938:	2b00      	cmp	r3, #0
 800693a:	d10b      	bne.n	8006954 <xTaskCreateStatic+0x2c>
	__asm volatile
 800693c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006940:	f383 8811 	msr	BASEPRI, r3
 8006944:	f3bf 8f6f 	isb	sy
 8006948:	f3bf 8f4f 	dsb	sy
 800694c:	623b      	str	r3, [r7, #32]
}
 800694e:	bf00      	nop
 8006950:	bf00      	nop
 8006952:	e7fd      	b.n	8006950 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006954:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006956:	2b00      	cmp	r3, #0
 8006958:	d10b      	bne.n	8006972 <xTaskCreateStatic+0x4a>
	__asm volatile
 800695a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800695e:	f383 8811 	msr	BASEPRI, r3
 8006962:	f3bf 8f6f 	isb	sy
 8006966:	f3bf 8f4f 	dsb	sy
 800696a:	61fb      	str	r3, [r7, #28]
}
 800696c:	bf00      	nop
 800696e:	bf00      	nop
 8006970:	e7fd      	b.n	800696e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006972:	235c      	movs	r3, #92	@ 0x5c
 8006974:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006976:	693b      	ldr	r3, [r7, #16]
 8006978:	2b5c      	cmp	r3, #92	@ 0x5c
 800697a:	d00b      	beq.n	8006994 <xTaskCreateStatic+0x6c>
	__asm volatile
 800697c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006980:	f383 8811 	msr	BASEPRI, r3
 8006984:	f3bf 8f6f 	isb	sy
 8006988:	f3bf 8f4f 	dsb	sy
 800698c:	61bb      	str	r3, [r7, #24]
}
 800698e:	bf00      	nop
 8006990:	bf00      	nop
 8006992:	e7fd      	b.n	8006990 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006994:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006996:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006998:	2b00      	cmp	r3, #0
 800699a:	d01e      	beq.n	80069da <xTaskCreateStatic+0xb2>
 800699c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d01b      	beq.n	80069da <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80069a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069a4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80069a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069a8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80069aa:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80069ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ae:	2202      	movs	r2, #2
 80069b0:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80069b4:	2300      	movs	r3, #0
 80069b6:	9303      	str	r3, [sp, #12]
 80069b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ba:	9302      	str	r3, [sp, #8]
 80069bc:	f107 0314 	add.w	r3, r7, #20
 80069c0:	9301      	str	r3, [sp, #4]
 80069c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069c4:	9300      	str	r3, [sp, #0]
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	687a      	ldr	r2, [r7, #4]
 80069ca:	68b9      	ldr	r1, [r7, #8]
 80069cc:	68f8      	ldr	r0, [r7, #12]
 80069ce:	f000 f850 	bl	8006a72 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80069d2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80069d4:	f000 f8de 	bl	8006b94 <prvAddNewTaskToReadyList>
 80069d8:	e001      	b.n	80069de <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80069da:	2300      	movs	r3, #0
 80069dc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80069de:	697b      	ldr	r3, [r7, #20]
	}
 80069e0:	4618      	mov	r0, r3
 80069e2:	3728      	adds	r7, #40	@ 0x28
 80069e4:	46bd      	mov	sp, r7
 80069e6:	bd80      	pop	{r7, pc}

080069e8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b08c      	sub	sp, #48	@ 0x30
 80069ec:	af04      	add	r7, sp, #16
 80069ee:	60f8      	str	r0, [r7, #12]
 80069f0:	60b9      	str	r1, [r7, #8]
 80069f2:	603b      	str	r3, [r7, #0]
 80069f4:	4613      	mov	r3, r2
 80069f6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80069f8:	88fb      	ldrh	r3, [r7, #6]
 80069fa:	009b      	lsls	r3, r3, #2
 80069fc:	4618      	mov	r0, r3
 80069fe:	f001 fe0d 	bl	800861c <pvPortMalloc>
 8006a02:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006a04:	697b      	ldr	r3, [r7, #20]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d00e      	beq.n	8006a28 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006a0a:	205c      	movs	r0, #92	@ 0x5c
 8006a0c:	f001 fe06 	bl	800861c <pvPortMalloc>
 8006a10:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006a12:	69fb      	ldr	r3, [r7, #28]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d003      	beq.n	8006a20 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006a18:	69fb      	ldr	r3, [r7, #28]
 8006a1a:	697a      	ldr	r2, [r7, #20]
 8006a1c:	631a      	str	r2, [r3, #48]	@ 0x30
 8006a1e:	e005      	b.n	8006a2c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006a20:	6978      	ldr	r0, [r7, #20]
 8006a22:	f001 fec9 	bl	80087b8 <vPortFree>
 8006a26:	e001      	b.n	8006a2c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006a28:	2300      	movs	r3, #0
 8006a2a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006a2c:	69fb      	ldr	r3, [r7, #28]
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d017      	beq.n	8006a62 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006a32:	69fb      	ldr	r3, [r7, #28]
 8006a34:	2200      	movs	r2, #0
 8006a36:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006a3a:	88fa      	ldrh	r2, [r7, #6]
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	9303      	str	r3, [sp, #12]
 8006a40:	69fb      	ldr	r3, [r7, #28]
 8006a42:	9302      	str	r3, [sp, #8]
 8006a44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a46:	9301      	str	r3, [sp, #4]
 8006a48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a4a:	9300      	str	r3, [sp, #0]
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	68b9      	ldr	r1, [r7, #8]
 8006a50:	68f8      	ldr	r0, [r7, #12]
 8006a52:	f000 f80e 	bl	8006a72 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006a56:	69f8      	ldr	r0, [r7, #28]
 8006a58:	f000 f89c 	bl	8006b94 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006a5c:	2301      	movs	r3, #1
 8006a5e:	61bb      	str	r3, [r7, #24]
 8006a60:	e002      	b.n	8006a68 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006a62:	f04f 33ff 	mov.w	r3, #4294967295
 8006a66:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006a68:	69bb      	ldr	r3, [r7, #24]
	}
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	3720      	adds	r7, #32
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	bd80      	pop	{r7, pc}

08006a72 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006a72:	b580      	push	{r7, lr}
 8006a74:	b088      	sub	sp, #32
 8006a76:	af00      	add	r7, sp, #0
 8006a78:	60f8      	str	r0, [r7, #12]
 8006a7a:	60b9      	str	r1, [r7, #8]
 8006a7c:	607a      	str	r2, [r7, #4]
 8006a7e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006a80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a82:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	009b      	lsls	r3, r3, #2
 8006a88:	461a      	mov	r2, r3
 8006a8a:	21a5      	movs	r1, #165	@ 0xa5
 8006a8c:	f004 f999 	bl	800adc2 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006a90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a92:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006a9a:	3b01      	subs	r3, #1
 8006a9c:	009b      	lsls	r3, r3, #2
 8006a9e:	4413      	add	r3, r2
 8006aa0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006aa2:	69bb      	ldr	r3, [r7, #24]
 8006aa4:	f023 0307 	bic.w	r3, r3, #7
 8006aa8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006aaa:	69bb      	ldr	r3, [r7, #24]
 8006aac:	f003 0307 	and.w	r3, r3, #7
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d00b      	beq.n	8006acc <prvInitialiseNewTask+0x5a>
	__asm volatile
 8006ab4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ab8:	f383 8811 	msr	BASEPRI, r3
 8006abc:	f3bf 8f6f 	isb	sy
 8006ac0:	f3bf 8f4f 	dsb	sy
 8006ac4:	617b      	str	r3, [r7, #20]
}
 8006ac6:	bf00      	nop
 8006ac8:	bf00      	nop
 8006aca:	e7fd      	b.n	8006ac8 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006acc:	68bb      	ldr	r3, [r7, #8]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d01f      	beq.n	8006b12 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	61fb      	str	r3, [r7, #28]
 8006ad6:	e012      	b.n	8006afe <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006ad8:	68ba      	ldr	r2, [r7, #8]
 8006ada:	69fb      	ldr	r3, [r7, #28]
 8006adc:	4413      	add	r3, r2
 8006ade:	7819      	ldrb	r1, [r3, #0]
 8006ae0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ae2:	69fb      	ldr	r3, [r7, #28]
 8006ae4:	4413      	add	r3, r2
 8006ae6:	3334      	adds	r3, #52	@ 0x34
 8006ae8:	460a      	mov	r2, r1
 8006aea:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006aec:	68ba      	ldr	r2, [r7, #8]
 8006aee:	69fb      	ldr	r3, [r7, #28]
 8006af0:	4413      	add	r3, r2
 8006af2:	781b      	ldrb	r3, [r3, #0]
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d006      	beq.n	8006b06 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006af8:	69fb      	ldr	r3, [r7, #28]
 8006afa:	3301      	adds	r3, #1
 8006afc:	61fb      	str	r3, [r7, #28]
 8006afe:	69fb      	ldr	r3, [r7, #28]
 8006b00:	2b0f      	cmp	r3, #15
 8006b02:	d9e9      	bls.n	8006ad8 <prvInitialiseNewTask+0x66>
 8006b04:	e000      	b.n	8006b08 <prvInitialiseNewTask+0x96>
			{
				break;
 8006b06:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006b08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006b10:	e003      	b.n	8006b1a <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006b12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b14:	2200      	movs	r2, #0
 8006b16:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006b1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b1c:	2b37      	cmp	r3, #55	@ 0x37
 8006b1e:	d901      	bls.n	8006b24 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006b20:	2337      	movs	r3, #55	@ 0x37
 8006b22:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b26:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006b28:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006b2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b2c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006b2e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006b30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b32:	2200      	movs	r2, #0
 8006b34:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006b36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b38:	3304      	adds	r3, #4
 8006b3a:	4618      	mov	r0, r3
 8006b3c:	f7fe fc94 	bl	8005468 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006b40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b42:	3318      	adds	r3, #24
 8006b44:	4618      	mov	r0, r3
 8006b46:	f7fe fc8f 	bl	8005468 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006b4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b4c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b4e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006b50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b52:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006b56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b58:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006b5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b5c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b5e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006b60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b62:	2200      	movs	r2, #0
 8006b64:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006b66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b68:	2200      	movs	r2, #0
 8006b6a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006b6e:	683a      	ldr	r2, [r7, #0]
 8006b70:	68f9      	ldr	r1, [r7, #12]
 8006b72:	69b8      	ldr	r0, [r7, #24]
 8006b74:	f001 fb02 	bl	800817c <pxPortInitialiseStack>
 8006b78:	4602      	mov	r2, r0
 8006b7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b7c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006b7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d002      	beq.n	8006b8a <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006b84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b88:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006b8a:	bf00      	nop
 8006b8c:	3720      	adds	r7, #32
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	bd80      	pop	{r7, pc}
	...

08006b94 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006b94:	b5b0      	push	{r4, r5, r7, lr}
 8006b96:	b084      	sub	sp, #16
 8006b98:	af02      	add	r7, sp, #8
 8006b9a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006b9c:	f001 fc1c 	bl	80083d8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006ba0:	4b3c      	ldr	r3, [pc, #240]	@ (8006c94 <prvAddNewTaskToReadyList+0x100>)
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	3301      	adds	r3, #1
 8006ba6:	4a3b      	ldr	r2, [pc, #236]	@ (8006c94 <prvAddNewTaskToReadyList+0x100>)
 8006ba8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006baa:	4b3b      	ldr	r3, [pc, #236]	@ (8006c98 <prvAddNewTaskToReadyList+0x104>)
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d109      	bne.n	8006bc6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006bb2:	4a39      	ldr	r2, [pc, #228]	@ (8006c98 <prvAddNewTaskToReadyList+0x104>)
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006bb8:	4b36      	ldr	r3, [pc, #216]	@ (8006c94 <prvAddNewTaskToReadyList+0x100>)
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	2b01      	cmp	r3, #1
 8006bbe:	d110      	bne.n	8006be2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006bc0:	f000 fc80 	bl	80074c4 <prvInitialiseTaskLists>
 8006bc4:	e00d      	b.n	8006be2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006bc6:	4b35      	ldr	r3, [pc, #212]	@ (8006c9c <prvAddNewTaskToReadyList+0x108>)
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d109      	bne.n	8006be2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006bce:	4b32      	ldr	r3, [pc, #200]	@ (8006c98 <prvAddNewTaskToReadyList+0x104>)
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bd8:	429a      	cmp	r2, r3
 8006bda:	d802      	bhi.n	8006be2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006bdc:	4a2e      	ldr	r2, [pc, #184]	@ (8006c98 <prvAddNewTaskToReadyList+0x104>)
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006be2:	4b2f      	ldr	r3, [pc, #188]	@ (8006ca0 <prvAddNewTaskToReadyList+0x10c>)
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	3301      	adds	r3, #1
 8006be8:	4a2d      	ldr	r2, [pc, #180]	@ (8006ca0 <prvAddNewTaskToReadyList+0x10c>)
 8006bea:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006bec:	4b2c      	ldr	r3, [pc, #176]	@ (8006ca0 <prvAddNewTaskToReadyList+0x10c>)
 8006bee:	681a      	ldr	r2, [r3, #0]
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d016      	beq.n	8006c28 <prvAddNewTaskToReadyList+0x94>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	f003 fd03 	bl	800a608 <SEGGER_SYSVIEW_OnTaskCreate>
 8006c02:	6878      	ldr	r0, [r7, #4]
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c12:	461d      	mov	r5, r3
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	461c      	mov	r4, r3
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c1e:	1ae3      	subs	r3, r4, r3
 8006c20:	9300      	str	r3, [sp, #0]
 8006c22:	462b      	mov	r3, r5
 8006c24:	f001 ffae 	bl	8008b84 <SYSVIEW_AddTask>

		prvAddTaskToReadyList( pxNewTCB );
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	4618      	mov	r0, r3
 8006c2c:	f003 fd70 	bl	800a710 <SEGGER_SYSVIEW_OnTaskStartReady>
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c34:	4b1b      	ldr	r3, [pc, #108]	@ (8006ca4 <prvAddNewTaskToReadyList+0x110>)
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	429a      	cmp	r2, r3
 8006c3a:	d903      	bls.n	8006c44 <prvAddNewTaskToReadyList+0xb0>
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c40:	4a18      	ldr	r2, [pc, #96]	@ (8006ca4 <prvAddNewTaskToReadyList+0x110>)
 8006c42:	6013      	str	r3, [r2, #0]
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c48:	4613      	mov	r3, r2
 8006c4a:	009b      	lsls	r3, r3, #2
 8006c4c:	4413      	add	r3, r2
 8006c4e:	009b      	lsls	r3, r3, #2
 8006c50:	4a15      	ldr	r2, [pc, #84]	@ (8006ca8 <prvAddNewTaskToReadyList+0x114>)
 8006c52:	441a      	add	r2, r3
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	3304      	adds	r3, #4
 8006c58:	4619      	mov	r1, r3
 8006c5a:	4610      	mov	r0, r2
 8006c5c:	f7fe fc11 	bl	8005482 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006c60:	f001 fbec 	bl	800843c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006c64:	4b0d      	ldr	r3, [pc, #52]	@ (8006c9c <prvAddNewTaskToReadyList+0x108>)
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d00e      	beq.n	8006c8a <prvAddNewTaskToReadyList+0xf6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006c6c:	4b0a      	ldr	r3, [pc, #40]	@ (8006c98 <prvAddNewTaskToReadyList+0x104>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c76:	429a      	cmp	r2, r3
 8006c78:	d207      	bcs.n	8006c8a <prvAddNewTaskToReadyList+0xf6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006c7a:	4b0c      	ldr	r3, [pc, #48]	@ (8006cac <prvAddNewTaskToReadyList+0x118>)
 8006c7c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c80:	601a      	str	r2, [r3, #0]
 8006c82:	f3bf 8f4f 	dsb	sy
 8006c86:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006c8a:	bf00      	nop
 8006c8c:	3708      	adds	r7, #8
 8006c8e:	46bd      	mov	sp, r7
 8006c90:	bdb0      	pop	{r4, r5, r7, pc}
 8006c92:	bf00      	nop
 8006c94:	200011dc 	.word	0x200011dc
 8006c98:	20000d08 	.word	0x20000d08
 8006c9c:	200011e8 	.word	0x200011e8
 8006ca0:	200011f8 	.word	0x200011f8
 8006ca4:	200011e4 	.word	0x200011e4
 8006ca8:	20000d0c 	.word	0x20000d0c
 8006cac:	e000ed04 	.word	0xe000ed04

08006cb0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006cb0:	b580      	push	{r7, lr}
 8006cb2:	b084      	sub	sp, #16
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006cb8:	2300      	movs	r3, #0
 8006cba:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d01c      	beq.n	8006cfc <vTaskDelay+0x4c>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006cc2:	4b16      	ldr	r3, [pc, #88]	@ (8006d1c <vTaskDelay+0x6c>)
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d00b      	beq.n	8006ce2 <vTaskDelay+0x32>
	__asm volatile
 8006cca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cce:	f383 8811 	msr	BASEPRI, r3
 8006cd2:	f3bf 8f6f 	isb	sy
 8006cd6:	f3bf 8f4f 	dsb	sy
 8006cda:	60bb      	str	r3, [r7, #8]
}
 8006cdc:	bf00      	nop
 8006cde:	bf00      	nop
 8006ce0:	e7fd      	b.n	8006cde <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006ce2:	f000 f897 	bl	8006e14 <vTaskSuspendAll>
			{
				traceTASK_DELAY();
 8006ce6:	6879      	ldr	r1, [r7, #4]
 8006ce8:	2023      	movs	r0, #35	@ 0x23
 8006cea:	f003 f809 	bl	8009d00 <SEGGER_SYSVIEW_RecordU32>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006cee:	2100      	movs	r1, #0
 8006cf0:	6878      	ldr	r0, [r7, #4]
 8006cf2:	f000 fe95 	bl	8007a20 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006cf6:	f000 f89b 	bl	8006e30 <xTaskResumeAll>
 8006cfa:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d107      	bne.n	8006d12 <vTaskDelay+0x62>
		{
			portYIELD_WITHIN_API();
 8006d02:	4b07      	ldr	r3, [pc, #28]	@ (8006d20 <vTaskDelay+0x70>)
 8006d04:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d08:	601a      	str	r2, [r3, #0]
 8006d0a:	f3bf 8f4f 	dsb	sy
 8006d0e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006d12:	bf00      	nop
 8006d14:	3710      	adds	r7, #16
 8006d16:	46bd      	mov	sp, r7
 8006d18:	bd80      	pop	{r7, pc}
 8006d1a:	bf00      	nop
 8006d1c:	20001204 	.word	0x20001204
 8006d20:	e000ed04 	.word	0xe000ed04

08006d24 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006d24:	b580      	push	{r7, lr}
 8006d26:	b08a      	sub	sp, #40	@ 0x28
 8006d28:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006d2e:	2300      	movs	r3, #0
 8006d30:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006d32:	463a      	mov	r2, r7
 8006d34:	1d39      	adds	r1, r7, #4
 8006d36:	f107 0308 	add.w	r3, r7, #8
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	f7fe fb40 	bl	80053c0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006d40:	6839      	ldr	r1, [r7, #0]
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	68ba      	ldr	r2, [r7, #8]
 8006d46:	9202      	str	r2, [sp, #8]
 8006d48:	9301      	str	r3, [sp, #4]
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	9300      	str	r3, [sp, #0]
 8006d4e:	2300      	movs	r3, #0
 8006d50:	460a      	mov	r2, r1
 8006d52:	4929      	ldr	r1, [pc, #164]	@ (8006df8 <vTaskStartScheduler+0xd4>)
 8006d54:	4829      	ldr	r0, [pc, #164]	@ (8006dfc <vTaskStartScheduler+0xd8>)
 8006d56:	f7ff fde7 	bl	8006928 <xTaskCreateStatic>
 8006d5a:	4603      	mov	r3, r0
 8006d5c:	4a28      	ldr	r2, [pc, #160]	@ (8006e00 <vTaskStartScheduler+0xdc>)
 8006d5e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006d60:	4b27      	ldr	r3, [pc, #156]	@ (8006e00 <vTaskStartScheduler+0xdc>)
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d002      	beq.n	8006d6e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006d68:	2301      	movs	r3, #1
 8006d6a:	617b      	str	r3, [r7, #20]
 8006d6c:	e001      	b.n	8006d72 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006d6e:	2300      	movs	r3, #0
 8006d70:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006d72:	697b      	ldr	r3, [r7, #20]
 8006d74:	2b01      	cmp	r3, #1
 8006d76:	d102      	bne.n	8006d7e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006d78:	f000 fea6 	bl	8007ac8 <xTimerCreateTimerTask>
 8006d7c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006d7e:	697b      	ldr	r3, [r7, #20]
 8006d80:	2b01      	cmp	r3, #1
 8006d82:	d124      	bne.n	8006dce <vTaskStartScheduler+0xaa>
	__asm volatile
 8006d84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d88:	f383 8811 	msr	BASEPRI, r3
 8006d8c:	f3bf 8f6f 	isb	sy
 8006d90:	f3bf 8f4f 	dsb	sy
 8006d94:	613b      	str	r3, [r7, #16]
}
 8006d96:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006d98:	4b1a      	ldr	r3, [pc, #104]	@ (8006e04 <vTaskStartScheduler+0xe0>)
 8006d9a:	f04f 32ff 	mov.w	r2, #4294967295
 8006d9e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006da0:	4b19      	ldr	r3, [pc, #100]	@ (8006e08 <vTaskStartScheduler+0xe4>)
 8006da2:	2201      	movs	r2, #1
 8006da4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006da6:	4b19      	ldr	r3, [pc, #100]	@ (8006e0c <vTaskStartScheduler+0xe8>)
 8006da8:	2200      	movs	r2, #0
 8006daa:	601a      	str	r2, [r3, #0]
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		traceTASK_SWITCHED_IN();
 8006dac:	4b18      	ldr	r3, [pc, #96]	@ (8006e10 <vTaskStartScheduler+0xec>)
 8006dae:	681a      	ldr	r2, [r3, #0]
 8006db0:	4b13      	ldr	r3, [pc, #76]	@ (8006e00 <vTaskStartScheduler+0xdc>)
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	429a      	cmp	r2, r3
 8006db6:	d102      	bne.n	8006dbe <vTaskStartScheduler+0x9a>
 8006db8:	f003 fc0a 	bl	800a5d0 <SEGGER_SYSVIEW_OnIdle>
 8006dbc:	e004      	b.n	8006dc8 <vTaskStartScheduler+0xa4>
 8006dbe:	4b14      	ldr	r3, [pc, #80]	@ (8006e10 <vTaskStartScheduler+0xec>)
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	f003 fc62 	bl	800a68c <SEGGER_SYSVIEW_OnTaskStartExec>

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006dc8:	f001 fa62 	bl	8008290 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006dcc:	e00f      	b.n	8006dee <vTaskStartScheduler+0xca>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006dce:	697b      	ldr	r3, [r7, #20]
 8006dd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dd4:	d10b      	bne.n	8006dee <vTaskStartScheduler+0xca>
	__asm volatile
 8006dd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dda:	f383 8811 	msr	BASEPRI, r3
 8006dde:	f3bf 8f6f 	isb	sy
 8006de2:	f3bf 8f4f 	dsb	sy
 8006de6:	60fb      	str	r3, [r7, #12]
}
 8006de8:	bf00      	nop
 8006dea:	bf00      	nop
 8006dec:	e7fd      	b.n	8006dea <vTaskStartScheduler+0xc6>
}
 8006dee:	bf00      	nop
 8006df0:	3718      	adds	r7, #24
 8006df2:	46bd      	mov	sp, r7
 8006df4:	bd80      	pop	{r7, pc}
 8006df6:	bf00      	nop
 8006df8:	0800be90 	.word	0x0800be90
 8006dfc:	08007495 	.word	0x08007495
 8006e00:	20001200 	.word	0x20001200
 8006e04:	200011fc 	.word	0x200011fc
 8006e08:	200011e8 	.word	0x200011e8
 8006e0c:	200011e0 	.word	0x200011e0
 8006e10:	20000d08 	.word	0x20000d08

08006e14 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006e14:	b480      	push	{r7}
 8006e16:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006e18:	4b04      	ldr	r3, [pc, #16]	@ (8006e2c <vTaskSuspendAll+0x18>)
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	3301      	adds	r3, #1
 8006e1e:	4a03      	ldr	r2, [pc, #12]	@ (8006e2c <vTaskSuspendAll+0x18>)
 8006e20:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006e22:	bf00      	nop
 8006e24:	46bd      	mov	sp, r7
 8006e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2a:	4770      	bx	lr
 8006e2c:	20001204 	.word	0x20001204

08006e30 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006e30:	b580      	push	{r7, lr}
 8006e32:	b084      	sub	sp, #16
 8006e34:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006e36:	2300      	movs	r3, #0
 8006e38:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006e3e:	4b44      	ldr	r3, [pc, #272]	@ (8006f50 <xTaskResumeAll+0x120>)
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d10b      	bne.n	8006e5e <xTaskResumeAll+0x2e>
	__asm volatile
 8006e46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e4a:	f383 8811 	msr	BASEPRI, r3
 8006e4e:	f3bf 8f6f 	isb	sy
 8006e52:	f3bf 8f4f 	dsb	sy
 8006e56:	603b      	str	r3, [r7, #0]
}
 8006e58:	bf00      	nop
 8006e5a:	bf00      	nop
 8006e5c:	e7fd      	b.n	8006e5a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006e5e:	f001 fabb 	bl	80083d8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006e62:	4b3b      	ldr	r3, [pc, #236]	@ (8006f50 <xTaskResumeAll+0x120>)
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	3b01      	subs	r3, #1
 8006e68:	4a39      	ldr	r2, [pc, #228]	@ (8006f50 <xTaskResumeAll+0x120>)
 8006e6a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006e6c:	4b38      	ldr	r3, [pc, #224]	@ (8006f50 <xTaskResumeAll+0x120>)
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d166      	bne.n	8006f42 <xTaskResumeAll+0x112>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006e74:	4b37      	ldr	r3, [pc, #220]	@ (8006f54 <xTaskResumeAll+0x124>)
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d062      	beq.n	8006f42 <xTaskResumeAll+0x112>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006e7c:	e033      	b.n	8006ee6 <xTaskResumeAll+0xb6>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e7e:	4b36      	ldr	r3, [pc, #216]	@ (8006f58 <xTaskResumeAll+0x128>)
 8006e80:	68db      	ldr	r3, [r3, #12]
 8006e82:	68db      	ldr	r3, [r3, #12]
 8006e84:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	3318      	adds	r3, #24
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	f7fe fb56 	bl	800553c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	3304      	adds	r3, #4
 8006e94:	4618      	mov	r0, r3
 8006e96:	f7fe fb51 	bl	800553c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	f003 fc37 	bl	800a710 <SEGGER_SYSVIEW_OnTaskStartReady>
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ea6:	4b2d      	ldr	r3, [pc, #180]	@ (8006f5c <xTaskResumeAll+0x12c>)
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	429a      	cmp	r2, r3
 8006eac:	d903      	bls.n	8006eb6 <xTaskResumeAll+0x86>
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006eb2:	4a2a      	ldr	r2, [pc, #168]	@ (8006f5c <xTaskResumeAll+0x12c>)
 8006eb4:	6013      	str	r3, [r2, #0]
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006eba:	4613      	mov	r3, r2
 8006ebc:	009b      	lsls	r3, r3, #2
 8006ebe:	4413      	add	r3, r2
 8006ec0:	009b      	lsls	r3, r3, #2
 8006ec2:	4a27      	ldr	r2, [pc, #156]	@ (8006f60 <xTaskResumeAll+0x130>)
 8006ec4:	441a      	add	r2, r3
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	3304      	adds	r3, #4
 8006eca:	4619      	mov	r1, r3
 8006ecc:	4610      	mov	r0, r2
 8006ece:	f7fe fad8 	bl	8005482 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ed6:	4b23      	ldr	r3, [pc, #140]	@ (8006f64 <xTaskResumeAll+0x134>)
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006edc:	429a      	cmp	r2, r3
 8006ede:	d302      	bcc.n	8006ee6 <xTaskResumeAll+0xb6>
					{
						xYieldPending = pdTRUE;
 8006ee0:	4b21      	ldr	r3, [pc, #132]	@ (8006f68 <xTaskResumeAll+0x138>)
 8006ee2:	2201      	movs	r2, #1
 8006ee4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006ee6:	4b1c      	ldr	r3, [pc, #112]	@ (8006f58 <xTaskResumeAll+0x128>)
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d1c7      	bne.n	8006e7e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d001      	beq.n	8006ef8 <xTaskResumeAll+0xc8>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006ef4:	f000 fbbc 	bl	8007670 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006ef8:	4b1c      	ldr	r3, [pc, #112]	@ (8006f6c <xTaskResumeAll+0x13c>)
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d010      	beq.n	8006f26 <xTaskResumeAll+0xf6>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006f04:	f000 f858 	bl	8006fb8 <xTaskIncrementTick>
 8006f08:	4603      	mov	r3, r0
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d002      	beq.n	8006f14 <xTaskResumeAll+0xe4>
							{
								xYieldPending = pdTRUE;
 8006f0e:	4b16      	ldr	r3, [pc, #88]	@ (8006f68 <xTaskResumeAll+0x138>)
 8006f10:	2201      	movs	r2, #1
 8006f12:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	3b01      	subs	r3, #1
 8006f18:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d1f1      	bne.n	8006f04 <xTaskResumeAll+0xd4>

						xPendedTicks = 0;
 8006f20:	4b12      	ldr	r3, [pc, #72]	@ (8006f6c <xTaskResumeAll+0x13c>)
 8006f22:	2200      	movs	r2, #0
 8006f24:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006f26:	4b10      	ldr	r3, [pc, #64]	@ (8006f68 <xTaskResumeAll+0x138>)
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d009      	beq.n	8006f42 <xTaskResumeAll+0x112>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006f2e:	2301      	movs	r3, #1
 8006f30:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006f32:	4b0f      	ldr	r3, [pc, #60]	@ (8006f70 <xTaskResumeAll+0x140>)
 8006f34:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f38:	601a      	str	r2, [r3, #0]
 8006f3a:	f3bf 8f4f 	dsb	sy
 8006f3e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006f42:	f001 fa7b 	bl	800843c <vPortExitCritical>

	return xAlreadyYielded;
 8006f46:	68bb      	ldr	r3, [r7, #8]
}
 8006f48:	4618      	mov	r0, r3
 8006f4a:	3710      	adds	r7, #16
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	bd80      	pop	{r7, pc}
 8006f50:	20001204 	.word	0x20001204
 8006f54:	200011dc 	.word	0x200011dc
 8006f58:	2000119c 	.word	0x2000119c
 8006f5c:	200011e4 	.word	0x200011e4
 8006f60:	20000d0c 	.word	0x20000d0c
 8006f64:	20000d08 	.word	0x20000d08
 8006f68:	200011f0 	.word	0x200011f0
 8006f6c:	200011ec 	.word	0x200011ec
 8006f70:	e000ed04 	.word	0xe000ed04

08006f74 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006f74:	b480      	push	{r7}
 8006f76:	b083      	sub	sp, #12
 8006f78:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006f7a:	4b05      	ldr	r3, [pc, #20]	@ (8006f90 <xTaskGetTickCount+0x1c>)
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006f80:	687b      	ldr	r3, [r7, #4]
}
 8006f82:	4618      	mov	r0, r3
 8006f84:	370c      	adds	r7, #12
 8006f86:	46bd      	mov	sp, r7
 8006f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8c:	4770      	bx	lr
 8006f8e:	bf00      	nop
 8006f90:	200011e0 	.word	0x200011e0

08006f94 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b082      	sub	sp, #8
 8006f98:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006f9a:	f001 fafd 	bl	8008598 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8006fa2:	4b04      	ldr	r3, [pc, #16]	@ (8006fb4 <xTaskGetTickCountFromISR+0x20>)
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006fa8:	683b      	ldr	r3, [r7, #0]
}
 8006faa:	4618      	mov	r0, r3
 8006fac:	3708      	adds	r7, #8
 8006fae:	46bd      	mov	sp, r7
 8006fb0:	bd80      	pop	{r7, pc}
 8006fb2:	bf00      	nop
 8006fb4:	200011e0 	.word	0x200011e0

08006fb8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	b086      	sub	sp, #24
 8006fbc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006fc2:	4b51      	ldr	r3, [pc, #324]	@ (8007108 <xTaskIncrementTick+0x150>)
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	f040 8094 	bne.w	80070f4 <xTaskIncrementTick+0x13c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006fcc:	4b4f      	ldr	r3, [pc, #316]	@ (800710c <xTaskIncrementTick+0x154>)
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	3301      	adds	r3, #1
 8006fd2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006fd4:	4a4d      	ldr	r2, [pc, #308]	@ (800710c <xTaskIncrementTick+0x154>)
 8006fd6:	693b      	ldr	r3, [r7, #16]
 8006fd8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006fda:	693b      	ldr	r3, [r7, #16]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d121      	bne.n	8007024 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006fe0:	4b4b      	ldr	r3, [pc, #300]	@ (8007110 <xTaskIncrementTick+0x158>)
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d00b      	beq.n	8007002 <xTaskIncrementTick+0x4a>
	__asm volatile
 8006fea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fee:	f383 8811 	msr	BASEPRI, r3
 8006ff2:	f3bf 8f6f 	isb	sy
 8006ff6:	f3bf 8f4f 	dsb	sy
 8006ffa:	603b      	str	r3, [r7, #0]
}
 8006ffc:	bf00      	nop
 8006ffe:	bf00      	nop
 8007000:	e7fd      	b.n	8006ffe <xTaskIncrementTick+0x46>
 8007002:	4b43      	ldr	r3, [pc, #268]	@ (8007110 <xTaskIncrementTick+0x158>)
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	60fb      	str	r3, [r7, #12]
 8007008:	4b42      	ldr	r3, [pc, #264]	@ (8007114 <xTaskIncrementTick+0x15c>)
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	4a40      	ldr	r2, [pc, #256]	@ (8007110 <xTaskIncrementTick+0x158>)
 800700e:	6013      	str	r3, [r2, #0]
 8007010:	4a40      	ldr	r2, [pc, #256]	@ (8007114 <xTaskIncrementTick+0x15c>)
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	6013      	str	r3, [r2, #0]
 8007016:	4b40      	ldr	r3, [pc, #256]	@ (8007118 <xTaskIncrementTick+0x160>)
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	3301      	adds	r3, #1
 800701c:	4a3e      	ldr	r2, [pc, #248]	@ (8007118 <xTaskIncrementTick+0x160>)
 800701e:	6013      	str	r3, [r2, #0]
 8007020:	f000 fb26 	bl	8007670 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007024:	4b3d      	ldr	r3, [pc, #244]	@ (800711c <xTaskIncrementTick+0x164>)
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	693a      	ldr	r2, [r7, #16]
 800702a:	429a      	cmp	r2, r3
 800702c:	d34d      	bcc.n	80070ca <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800702e:	4b38      	ldr	r3, [pc, #224]	@ (8007110 <xTaskIncrementTick+0x158>)
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	2b00      	cmp	r3, #0
 8007036:	d104      	bne.n	8007042 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007038:	4b38      	ldr	r3, [pc, #224]	@ (800711c <xTaskIncrementTick+0x164>)
 800703a:	f04f 32ff 	mov.w	r2, #4294967295
 800703e:	601a      	str	r2, [r3, #0]
					break;
 8007040:	e043      	b.n	80070ca <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007042:	4b33      	ldr	r3, [pc, #204]	@ (8007110 <xTaskIncrementTick+0x158>)
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	68db      	ldr	r3, [r3, #12]
 8007048:	68db      	ldr	r3, [r3, #12]
 800704a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	685b      	ldr	r3, [r3, #4]
 8007050:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007052:	693a      	ldr	r2, [r7, #16]
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	429a      	cmp	r2, r3
 8007058:	d203      	bcs.n	8007062 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800705a:	4a30      	ldr	r2, [pc, #192]	@ (800711c <xTaskIncrementTick+0x164>)
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007060:	e033      	b.n	80070ca <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007062:	68bb      	ldr	r3, [r7, #8]
 8007064:	3304      	adds	r3, #4
 8007066:	4618      	mov	r0, r3
 8007068:	f7fe fa68 	bl	800553c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800706c:	68bb      	ldr	r3, [r7, #8]
 800706e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007070:	2b00      	cmp	r3, #0
 8007072:	d004      	beq.n	800707e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007074:	68bb      	ldr	r3, [r7, #8]
 8007076:	3318      	adds	r3, #24
 8007078:	4618      	mov	r0, r3
 800707a:	f7fe fa5f 	bl	800553c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800707e:	68bb      	ldr	r3, [r7, #8]
 8007080:	4618      	mov	r0, r3
 8007082:	f003 fb45 	bl	800a710 <SEGGER_SYSVIEW_OnTaskStartReady>
 8007086:	68bb      	ldr	r3, [r7, #8]
 8007088:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800708a:	4b25      	ldr	r3, [pc, #148]	@ (8007120 <xTaskIncrementTick+0x168>)
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	429a      	cmp	r2, r3
 8007090:	d903      	bls.n	800709a <xTaskIncrementTick+0xe2>
 8007092:	68bb      	ldr	r3, [r7, #8]
 8007094:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007096:	4a22      	ldr	r2, [pc, #136]	@ (8007120 <xTaskIncrementTick+0x168>)
 8007098:	6013      	str	r3, [r2, #0]
 800709a:	68bb      	ldr	r3, [r7, #8]
 800709c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800709e:	4613      	mov	r3, r2
 80070a0:	009b      	lsls	r3, r3, #2
 80070a2:	4413      	add	r3, r2
 80070a4:	009b      	lsls	r3, r3, #2
 80070a6:	4a1f      	ldr	r2, [pc, #124]	@ (8007124 <xTaskIncrementTick+0x16c>)
 80070a8:	441a      	add	r2, r3
 80070aa:	68bb      	ldr	r3, [r7, #8]
 80070ac:	3304      	adds	r3, #4
 80070ae:	4619      	mov	r1, r3
 80070b0:	4610      	mov	r0, r2
 80070b2:	f7fe f9e6 	bl	8005482 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80070b6:	68bb      	ldr	r3, [r7, #8]
 80070b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070ba:	4b1b      	ldr	r3, [pc, #108]	@ (8007128 <xTaskIncrementTick+0x170>)
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070c0:	429a      	cmp	r2, r3
 80070c2:	d3b4      	bcc.n	800702e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80070c4:	2301      	movs	r3, #1
 80070c6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80070c8:	e7b1      	b.n	800702e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80070ca:	4b17      	ldr	r3, [pc, #92]	@ (8007128 <xTaskIncrementTick+0x170>)
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070d0:	4914      	ldr	r1, [pc, #80]	@ (8007124 <xTaskIncrementTick+0x16c>)
 80070d2:	4613      	mov	r3, r2
 80070d4:	009b      	lsls	r3, r3, #2
 80070d6:	4413      	add	r3, r2
 80070d8:	009b      	lsls	r3, r3, #2
 80070da:	440b      	add	r3, r1
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	2b01      	cmp	r3, #1
 80070e0:	d901      	bls.n	80070e6 <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 80070e2:	2301      	movs	r3, #1
 80070e4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80070e6:	4b11      	ldr	r3, [pc, #68]	@ (800712c <xTaskIncrementTick+0x174>)
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d007      	beq.n	80070fe <xTaskIncrementTick+0x146>
			{
				xSwitchRequired = pdTRUE;
 80070ee:	2301      	movs	r3, #1
 80070f0:	617b      	str	r3, [r7, #20]
 80070f2:	e004      	b.n	80070fe <xTaskIncrementTick+0x146>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80070f4:	4b0e      	ldr	r3, [pc, #56]	@ (8007130 <xTaskIncrementTick+0x178>)
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	3301      	adds	r3, #1
 80070fa:	4a0d      	ldr	r2, [pc, #52]	@ (8007130 <xTaskIncrementTick+0x178>)
 80070fc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80070fe:	697b      	ldr	r3, [r7, #20]
}
 8007100:	4618      	mov	r0, r3
 8007102:	3718      	adds	r7, #24
 8007104:	46bd      	mov	sp, r7
 8007106:	bd80      	pop	{r7, pc}
 8007108:	20001204 	.word	0x20001204
 800710c:	200011e0 	.word	0x200011e0
 8007110:	20001194 	.word	0x20001194
 8007114:	20001198 	.word	0x20001198
 8007118:	200011f4 	.word	0x200011f4
 800711c:	200011fc 	.word	0x200011fc
 8007120:	200011e4 	.word	0x200011e4
 8007124:	20000d0c 	.word	0x20000d0c
 8007128:	20000d08 	.word	0x20000d08
 800712c:	200011f0 	.word	0x200011f0
 8007130:	200011ec 	.word	0x200011ec

08007134 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007134:	b580      	push	{r7, lr}
 8007136:	b084      	sub	sp, #16
 8007138:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800713a:	4b2e      	ldr	r3, [pc, #184]	@ (80071f4 <vTaskSwitchContext+0xc0>)
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	2b00      	cmp	r3, #0
 8007140:	d003      	beq.n	800714a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007142:	4b2d      	ldr	r3, [pc, #180]	@ (80071f8 <vTaskSwitchContext+0xc4>)
 8007144:	2201      	movs	r2, #1
 8007146:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007148:	e050      	b.n	80071ec <vTaskSwitchContext+0xb8>
		xYieldPending = pdFALSE;
 800714a:	4b2b      	ldr	r3, [pc, #172]	@ (80071f8 <vTaskSwitchContext+0xc4>)
 800714c:	2200      	movs	r2, #0
 800714e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007150:	4b2a      	ldr	r3, [pc, #168]	@ (80071fc <vTaskSwitchContext+0xc8>)
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	60fb      	str	r3, [r7, #12]
 8007156:	e011      	b.n	800717c <vTaskSwitchContext+0x48>
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	2b00      	cmp	r3, #0
 800715c:	d10b      	bne.n	8007176 <vTaskSwitchContext+0x42>
	__asm volatile
 800715e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007162:	f383 8811 	msr	BASEPRI, r3
 8007166:	f3bf 8f6f 	isb	sy
 800716a:	f3bf 8f4f 	dsb	sy
 800716e:	607b      	str	r3, [r7, #4]
}
 8007170:	bf00      	nop
 8007172:	bf00      	nop
 8007174:	e7fd      	b.n	8007172 <vTaskSwitchContext+0x3e>
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	3b01      	subs	r3, #1
 800717a:	60fb      	str	r3, [r7, #12]
 800717c:	4920      	ldr	r1, [pc, #128]	@ (8007200 <vTaskSwitchContext+0xcc>)
 800717e:	68fa      	ldr	r2, [r7, #12]
 8007180:	4613      	mov	r3, r2
 8007182:	009b      	lsls	r3, r3, #2
 8007184:	4413      	add	r3, r2
 8007186:	009b      	lsls	r3, r3, #2
 8007188:	440b      	add	r3, r1
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d0e3      	beq.n	8007158 <vTaskSwitchContext+0x24>
 8007190:	68fa      	ldr	r2, [r7, #12]
 8007192:	4613      	mov	r3, r2
 8007194:	009b      	lsls	r3, r3, #2
 8007196:	4413      	add	r3, r2
 8007198:	009b      	lsls	r3, r3, #2
 800719a:	4a19      	ldr	r2, [pc, #100]	@ (8007200 <vTaskSwitchContext+0xcc>)
 800719c:	4413      	add	r3, r2
 800719e:	60bb      	str	r3, [r7, #8]
 80071a0:	68bb      	ldr	r3, [r7, #8]
 80071a2:	685b      	ldr	r3, [r3, #4]
 80071a4:	685a      	ldr	r2, [r3, #4]
 80071a6:	68bb      	ldr	r3, [r7, #8]
 80071a8:	605a      	str	r2, [r3, #4]
 80071aa:	68bb      	ldr	r3, [r7, #8]
 80071ac:	685a      	ldr	r2, [r3, #4]
 80071ae:	68bb      	ldr	r3, [r7, #8]
 80071b0:	3308      	adds	r3, #8
 80071b2:	429a      	cmp	r2, r3
 80071b4:	d104      	bne.n	80071c0 <vTaskSwitchContext+0x8c>
 80071b6:	68bb      	ldr	r3, [r7, #8]
 80071b8:	685b      	ldr	r3, [r3, #4]
 80071ba:	685a      	ldr	r2, [r3, #4]
 80071bc:	68bb      	ldr	r3, [r7, #8]
 80071be:	605a      	str	r2, [r3, #4]
 80071c0:	68bb      	ldr	r3, [r7, #8]
 80071c2:	685b      	ldr	r3, [r3, #4]
 80071c4:	68db      	ldr	r3, [r3, #12]
 80071c6:	4a0f      	ldr	r2, [pc, #60]	@ (8007204 <vTaskSwitchContext+0xd0>)
 80071c8:	6013      	str	r3, [r2, #0]
 80071ca:	4a0c      	ldr	r2, [pc, #48]	@ (80071fc <vTaskSwitchContext+0xc8>)
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	6013      	str	r3, [r2, #0]
		traceTASK_SWITCHED_IN();
 80071d0:	4b0c      	ldr	r3, [pc, #48]	@ (8007204 <vTaskSwitchContext+0xd0>)
 80071d2:	681a      	ldr	r2, [r3, #0]
 80071d4:	4b0c      	ldr	r3, [pc, #48]	@ (8007208 <vTaskSwitchContext+0xd4>)
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	429a      	cmp	r2, r3
 80071da:	d102      	bne.n	80071e2 <vTaskSwitchContext+0xae>
 80071dc:	f003 f9f8 	bl	800a5d0 <SEGGER_SYSVIEW_OnIdle>
}
 80071e0:	e004      	b.n	80071ec <vTaskSwitchContext+0xb8>
		traceTASK_SWITCHED_IN();
 80071e2:	4b08      	ldr	r3, [pc, #32]	@ (8007204 <vTaskSwitchContext+0xd0>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	4618      	mov	r0, r3
 80071e8:	f003 fa50 	bl	800a68c <SEGGER_SYSVIEW_OnTaskStartExec>
}
 80071ec:	bf00      	nop
 80071ee:	3710      	adds	r7, #16
 80071f0:	46bd      	mov	sp, r7
 80071f2:	bd80      	pop	{r7, pc}
 80071f4:	20001204 	.word	0x20001204
 80071f8:	200011f0 	.word	0x200011f0
 80071fc:	200011e4 	.word	0x200011e4
 8007200:	20000d0c 	.word	0x20000d0c
 8007204:	20000d08 	.word	0x20000d08
 8007208:	20001200 	.word	0x20001200

0800720c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800720c:	b580      	push	{r7, lr}
 800720e:	b084      	sub	sp, #16
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
 8007214:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2b00      	cmp	r3, #0
 800721a:	d10b      	bne.n	8007234 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800721c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007220:	f383 8811 	msr	BASEPRI, r3
 8007224:	f3bf 8f6f 	isb	sy
 8007228:	f3bf 8f4f 	dsb	sy
 800722c:	60fb      	str	r3, [r7, #12]
}
 800722e:	bf00      	nop
 8007230:	bf00      	nop
 8007232:	e7fd      	b.n	8007230 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007234:	4b07      	ldr	r3, [pc, #28]	@ (8007254 <vTaskPlaceOnEventList+0x48>)
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	3318      	adds	r3, #24
 800723a:	4619      	mov	r1, r3
 800723c:	6878      	ldr	r0, [r7, #4]
 800723e:	f7fe f944 	bl	80054ca <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007242:	2101      	movs	r1, #1
 8007244:	6838      	ldr	r0, [r7, #0]
 8007246:	f000 fbeb 	bl	8007a20 <prvAddCurrentTaskToDelayedList>
}
 800724a:	bf00      	nop
 800724c:	3710      	adds	r7, #16
 800724e:	46bd      	mov	sp, r7
 8007250:	bd80      	pop	{r7, pc}
 8007252:	bf00      	nop
 8007254:	20000d08 	.word	0x20000d08

08007258 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007258:	b580      	push	{r7, lr}
 800725a:	b086      	sub	sp, #24
 800725c:	af00      	add	r7, sp, #0
 800725e:	60f8      	str	r0, [r7, #12]
 8007260:	60b9      	str	r1, [r7, #8]
 8007262:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	2b00      	cmp	r3, #0
 8007268:	d10b      	bne.n	8007282 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800726a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800726e:	f383 8811 	msr	BASEPRI, r3
 8007272:	f3bf 8f6f 	isb	sy
 8007276:	f3bf 8f4f 	dsb	sy
 800727a:	617b      	str	r3, [r7, #20]
}
 800727c:	bf00      	nop
 800727e:	bf00      	nop
 8007280:	e7fd      	b.n	800727e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007282:	4b0c      	ldr	r3, [pc, #48]	@ (80072b4 <vTaskPlaceOnEventListRestricted+0x5c>)
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	3318      	adds	r3, #24
 8007288:	4619      	mov	r1, r3
 800728a:	68f8      	ldr	r0, [r7, #12]
 800728c:	f7fe f8f9 	bl	8005482 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	2b00      	cmp	r3, #0
 8007294:	d002      	beq.n	800729c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8007296:	f04f 33ff 	mov.w	r3, #4294967295
 800729a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 800729c:	2024      	movs	r0, #36	@ 0x24
 800729e:	f002 fd11 	bl	8009cc4 <SEGGER_SYSVIEW_RecordVoid>
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80072a2:	6879      	ldr	r1, [r7, #4]
 80072a4:	68b8      	ldr	r0, [r7, #8]
 80072a6:	f000 fbbb 	bl	8007a20 <prvAddCurrentTaskToDelayedList>
	}
 80072aa:	bf00      	nop
 80072ac:	3718      	adds	r7, #24
 80072ae:	46bd      	mov	sp, r7
 80072b0:	bd80      	pop	{r7, pc}
 80072b2:	bf00      	nop
 80072b4:	20000d08 	.word	0x20000d08

080072b8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80072b8:	b580      	push	{r7, lr}
 80072ba:	b086      	sub	sp, #24
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	68db      	ldr	r3, [r3, #12]
 80072c4:	68db      	ldr	r3, [r3, #12]
 80072c6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80072c8:	693b      	ldr	r3, [r7, #16]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d10b      	bne.n	80072e6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80072ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072d2:	f383 8811 	msr	BASEPRI, r3
 80072d6:	f3bf 8f6f 	isb	sy
 80072da:	f3bf 8f4f 	dsb	sy
 80072de:	60fb      	str	r3, [r7, #12]
}
 80072e0:	bf00      	nop
 80072e2:	bf00      	nop
 80072e4:	e7fd      	b.n	80072e2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80072e6:	693b      	ldr	r3, [r7, #16]
 80072e8:	3318      	adds	r3, #24
 80072ea:	4618      	mov	r0, r3
 80072ec:	f7fe f926 	bl	800553c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80072f0:	4b1f      	ldr	r3, [pc, #124]	@ (8007370 <xTaskRemoveFromEventList+0xb8>)
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d121      	bne.n	800733c <xTaskRemoveFromEventList+0x84>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80072f8:	693b      	ldr	r3, [r7, #16]
 80072fa:	3304      	adds	r3, #4
 80072fc:	4618      	mov	r0, r3
 80072fe:	f7fe f91d 	bl	800553c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007302:	693b      	ldr	r3, [r7, #16]
 8007304:	4618      	mov	r0, r3
 8007306:	f003 fa03 	bl	800a710 <SEGGER_SYSVIEW_OnTaskStartReady>
 800730a:	693b      	ldr	r3, [r7, #16]
 800730c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800730e:	4b19      	ldr	r3, [pc, #100]	@ (8007374 <xTaskRemoveFromEventList+0xbc>)
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	429a      	cmp	r2, r3
 8007314:	d903      	bls.n	800731e <xTaskRemoveFromEventList+0x66>
 8007316:	693b      	ldr	r3, [r7, #16]
 8007318:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800731a:	4a16      	ldr	r2, [pc, #88]	@ (8007374 <xTaskRemoveFromEventList+0xbc>)
 800731c:	6013      	str	r3, [r2, #0]
 800731e:	693b      	ldr	r3, [r7, #16]
 8007320:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007322:	4613      	mov	r3, r2
 8007324:	009b      	lsls	r3, r3, #2
 8007326:	4413      	add	r3, r2
 8007328:	009b      	lsls	r3, r3, #2
 800732a:	4a13      	ldr	r2, [pc, #76]	@ (8007378 <xTaskRemoveFromEventList+0xc0>)
 800732c:	441a      	add	r2, r3
 800732e:	693b      	ldr	r3, [r7, #16]
 8007330:	3304      	adds	r3, #4
 8007332:	4619      	mov	r1, r3
 8007334:	4610      	mov	r0, r2
 8007336:	f7fe f8a4 	bl	8005482 <vListInsertEnd>
 800733a:	e005      	b.n	8007348 <xTaskRemoveFromEventList+0x90>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800733c:	693b      	ldr	r3, [r7, #16]
 800733e:	3318      	adds	r3, #24
 8007340:	4619      	mov	r1, r3
 8007342:	480e      	ldr	r0, [pc, #56]	@ (800737c <xTaskRemoveFromEventList+0xc4>)
 8007344:	f7fe f89d 	bl	8005482 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007348:	693b      	ldr	r3, [r7, #16]
 800734a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800734c:	4b0c      	ldr	r3, [pc, #48]	@ (8007380 <xTaskRemoveFromEventList+0xc8>)
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007352:	429a      	cmp	r2, r3
 8007354:	d905      	bls.n	8007362 <xTaskRemoveFromEventList+0xaa>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007356:	2301      	movs	r3, #1
 8007358:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800735a:	4b0a      	ldr	r3, [pc, #40]	@ (8007384 <xTaskRemoveFromEventList+0xcc>)
 800735c:	2201      	movs	r2, #1
 800735e:	601a      	str	r2, [r3, #0]
 8007360:	e001      	b.n	8007366 <xTaskRemoveFromEventList+0xae>
	}
	else
	{
		xReturn = pdFALSE;
 8007362:	2300      	movs	r3, #0
 8007364:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007366:	697b      	ldr	r3, [r7, #20]
}
 8007368:	4618      	mov	r0, r3
 800736a:	3718      	adds	r7, #24
 800736c:	46bd      	mov	sp, r7
 800736e:	bd80      	pop	{r7, pc}
 8007370:	20001204 	.word	0x20001204
 8007374:	200011e4 	.word	0x200011e4
 8007378:	20000d0c 	.word	0x20000d0c
 800737c:	2000119c 	.word	0x2000119c
 8007380:	20000d08 	.word	0x20000d08
 8007384:	200011f0 	.word	0x200011f0

08007388 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007388:	b480      	push	{r7}
 800738a:	b083      	sub	sp, #12
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007390:	4b06      	ldr	r3, [pc, #24]	@ (80073ac <vTaskInternalSetTimeOutState+0x24>)
 8007392:	681a      	ldr	r2, [r3, #0]
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007398:	4b05      	ldr	r3, [pc, #20]	@ (80073b0 <vTaskInternalSetTimeOutState+0x28>)
 800739a:	681a      	ldr	r2, [r3, #0]
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	605a      	str	r2, [r3, #4]
}
 80073a0:	bf00      	nop
 80073a2:	370c      	adds	r7, #12
 80073a4:	46bd      	mov	sp, r7
 80073a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073aa:	4770      	bx	lr
 80073ac:	200011f4 	.word	0x200011f4
 80073b0:	200011e0 	.word	0x200011e0

080073b4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80073b4:	b580      	push	{r7, lr}
 80073b6:	b088      	sub	sp, #32
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	6078      	str	r0, [r7, #4]
 80073bc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d10b      	bne.n	80073dc <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80073c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073c8:	f383 8811 	msr	BASEPRI, r3
 80073cc:	f3bf 8f6f 	isb	sy
 80073d0:	f3bf 8f4f 	dsb	sy
 80073d4:	613b      	str	r3, [r7, #16]
}
 80073d6:	bf00      	nop
 80073d8:	bf00      	nop
 80073da:	e7fd      	b.n	80073d8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d10b      	bne.n	80073fa <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80073e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073e6:	f383 8811 	msr	BASEPRI, r3
 80073ea:	f3bf 8f6f 	isb	sy
 80073ee:	f3bf 8f4f 	dsb	sy
 80073f2:	60fb      	str	r3, [r7, #12]
}
 80073f4:	bf00      	nop
 80073f6:	bf00      	nop
 80073f8:	e7fd      	b.n	80073f6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80073fa:	f000 ffed 	bl	80083d8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80073fe:	4b1d      	ldr	r3, [pc, #116]	@ (8007474 <xTaskCheckForTimeOut+0xc0>)
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	685b      	ldr	r3, [r3, #4]
 8007408:	69ba      	ldr	r2, [r7, #24]
 800740a:	1ad3      	subs	r3, r2, r3
 800740c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800740e:	683b      	ldr	r3, [r7, #0]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007416:	d102      	bne.n	800741e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007418:	2300      	movs	r3, #0
 800741a:	61fb      	str	r3, [r7, #28]
 800741c:	e023      	b.n	8007466 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681a      	ldr	r2, [r3, #0]
 8007422:	4b15      	ldr	r3, [pc, #84]	@ (8007478 <xTaskCheckForTimeOut+0xc4>)
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	429a      	cmp	r2, r3
 8007428:	d007      	beq.n	800743a <xTaskCheckForTimeOut+0x86>
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	685b      	ldr	r3, [r3, #4]
 800742e:	69ba      	ldr	r2, [r7, #24]
 8007430:	429a      	cmp	r2, r3
 8007432:	d302      	bcc.n	800743a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007434:	2301      	movs	r3, #1
 8007436:	61fb      	str	r3, [r7, #28]
 8007438:	e015      	b.n	8007466 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800743a:	683b      	ldr	r3, [r7, #0]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	697a      	ldr	r2, [r7, #20]
 8007440:	429a      	cmp	r2, r3
 8007442:	d20b      	bcs.n	800745c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	681a      	ldr	r2, [r3, #0]
 8007448:	697b      	ldr	r3, [r7, #20]
 800744a:	1ad2      	subs	r2, r2, r3
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007450:	6878      	ldr	r0, [r7, #4]
 8007452:	f7ff ff99 	bl	8007388 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007456:	2300      	movs	r3, #0
 8007458:	61fb      	str	r3, [r7, #28]
 800745a:	e004      	b.n	8007466 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800745c:	683b      	ldr	r3, [r7, #0]
 800745e:	2200      	movs	r2, #0
 8007460:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007462:	2301      	movs	r3, #1
 8007464:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007466:	f000 ffe9 	bl	800843c <vPortExitCritical>

	return xReturn;
 800746a:	69fb      	ldr	r3, [r7, #28]
}
 800746c:	4618      	mov	r0, r3
 800746e:	3720      	adds	r7, #32
 8007470:	46bd      	mov	sp, r7
 8007472:	bd80      	pop	{r7, pc}
 8007474:	200011e0 	.word	0x200011e0
 8007478:	200011f4 	.word	0x200011f4

0800747c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800747c:	b480      	push	{r7}
 800747e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007480:	4b03      	ldr	r3, [pc, #12]	@ (8007490 <vTaskMissedYield+0x14>)
 8007482:	2201      	movs	r2, #1
 8007484:	601a      	str	r2, [r3, #0]
}
 8007486:	bf00      	nop
 8007488:	46bd      	mov	sp, r7
 800748a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748e:	4770      	bx	lr
 8007490:	200011f0 	.word	0x200011f0

08007494 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007494:	b580      	push	{r7, lr}
 8007496:	b082      	sub	sp, #8
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800749c:	f000 f852 	bl	8007544 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80074a0:	4b06      	ldr	r3, [pc, #24]	@ (80074bc <prvIdleTask+0x28>)
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	2b01      	cmp	r3, #1
 80074a6:	d9f9      	bls.n	800749c <prvIdleTask+0x8>
			{
				taskYIELD();
 80074a8:	4b05      	ldr	r3, [pc, #20]	@ (80074c0 <prvIdleTask+0x2c>)
 80074aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80074ae:	601a      	str	r2, [r3, #0]
 80074b0:	f3bf 8f4f 	dsb	sy
 80074b4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80074b8:	e7f0      	b.n	800749c <prvIdleTask+0x8>
 80074ba:	bf00      	nop
 80074bc:	20000d0c 	.word	0x20000d0c
 80074c0:	e000ed04 	.word	0xe000ed04

080074c4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80074c4:	b580      	push	{r7, lr}
 80074c6:	b082      	sub	sp, #8
 80074c8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80074ca:	2300      	movs	r3, #0
 80074cc:	607b      	str	r3, [r7, #4]
 80074ce:	e00c      	b.n	80074ea <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80074d0:	687a      	ldr	r2, [r7, #4]
 80074d2:	4613      	mov	r3, r2
 80074d4:	009b      	lsls	r3, r3, #2
 80074d6:	4413      	add	r3, r2
 80074d8:	009b      	lsls	r3, r3, #2
 80074da:	4a12      	ldr	r2, [pc, #72]	@ (8007524 <prvInitialiseTaskLists+0x60>)
 80074dc:	4413      	add	r3, r2
 80074de:	4618      	mov	r0, r3
 80074e0:	f7fd ffa2 	bl	8005428 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	3301      	adds	r3, #1
 80074e8:	607b      	str	r3, [r7, #4]
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	2b37      	cmp	r3, #55	@ 0x37
 80074ee:	d9ef      	bls.n	80074d0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80074f0:	480d      	ldr	r0, [pc, #52]	@ (8007528 <prvInitialiseTaskLists+0x64>)
 80074f2:	f7fd ff99 	bl	8005428 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80074f6:	480d      	ldr	r0, [pc, #52]	@ (800752c <prvInitialiseTaskLists+0x68>)
 80074f8:	f7fd ff96 	bl	8005428 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80074fc:	480c      	ldr	r0, [pc, #48]	@ (8007530 <prvInitialiseTaskLists+0x6c>)
 80074fe:	f7fd ff93 	bl	8005428 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007502:	480c      	ldr	r0, [pc, #48]	@ (8007534 <prvInitialiseTaskLists+0x70>)
 8007504:	f7fd ff90 	bl	8005428 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007508:	480b      	ldr	r0, [pc, #44]	@ (8007538 <prvInitialiseTaskLists+0x74>)
 800750a:	f7fd ff8d 	bl	8005428 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800750e:	4b0b      	ldr	r3, [pc, #44]	@ (800753c <prvInitialiseTaskLists+0x78>)
 8007510:	4a05      	ldr	r2, [pc, #20]	@ (8007528 <prvInitialiseTaskLists+0x64>)
 8007512:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007514:	4b0a      	ldr	r3, [pc, #40]	@ (8007540 <prvInitialiseTaskLists+0x7c>)
 8007516:	4a05      	ldr	r2, [pc, #20]	@ (800752c <prvInitialiseTaskLists+0x68>)
 8007518:	601a      	str	r2, [r3, #0]
}
 800751a:	bf00      	nop
 800751c:	3708      	adds	r7, #8
 800751e:	46bd      	mov	sp, r7
 8007520:	bd80      	pop	{r7, pc}
 8007522:	bf00      	nop
 8007524:	20000d0c 	.word	0x20000d0c
 8007528:	2000116c 	.word	0x2000116c
 800752c:	20001180 	.word	0x20001180
 8007530:	2000119c 	.word	0x2000119c
 8007534:	200011b0 	.word	0x200011b0
 8007538:	200011c8 	.word	0x200011c8
 800753c:	20001194 	.word	0x20001194
 8007540:	20001198 	.word	0x20001198

08007544 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b082      	sub	sp, #8
 8007548:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800754a:	e019      	b.n	8007580 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800754c:	f000 ff44 	bl	80083d8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007550:	4b10      	ldr	r3, [pc, #64]	@ (8007594 <prvCheckTasksWaitingTermination+0x50>)
 8007552:	68db      	ldr	r3, [r3, #12]
 8007554:	68db      	ldr	r3, [r3, #12]
 8007556:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	3304      	adds	r3, #4
 800755c:	4618      	mov	r0, r3
 800755e:	f7fd ffed 	bl	800553c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007562:	4b0d      	ldr	r3, [pc, #52]	@ (8007598 <prvCheckTasksWaitingTermination+0x54>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	3b01      	subs	r3, #1
 8007568:	4a0b      	ldr	r2, [pc, #44]	@ (8007598 <prvCheckTasksWaitingTermination+0x54>)
 800756a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800756c:	4b0b      	ldr	r3, [pc, #44]	@ (800759c <prvCheckTasksWaitingTermination+0x58>)
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	3b01      	subs	r3, #1
 8007572:	4a0a      	ldr	r2, [pc, #40]	@ (800759c <prvCheckTasksWaitingTermination+0x58>)
 8007574:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007576:	f000 ff61 	bl	800843c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800757a:	6878      	ldr	r0, [r7, #4]
 800757c:	f000 f848 	bl	8007610 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007580:	4b06      	ldr	r3, [pc, #24]	@ (800759c <prvCheckTasksWaitingTermination+0x58>)
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d1e1      	bne.n	800754c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007588:	bf00      	nop
 800758a:	bf00      	nop
 800758c:	3708      	adds	r7, #8
 800758e:	46bd      	mov	sp, r7
 8007590:	bd80      	pop	{r7, pc}
 8007592:	bf00      	nop
 8007594:	200011b0 	.word	0x200011b0
 8007598:	200011dc 	.word	0x200011dc
 800759c:	200011c4 	.word	0x200011c4

080075a0 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 80075a0:	b480      	push	{r7}
 80075a2:	b085      	sub	sp, #20
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 80075a8:	2300      	movs	r3, #0
 80075aa:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 80075ac:	e005      	b.n	80075ba <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	3301      	adds	r3, #1
 80075b2:	607b      	str	r3, [r7, #4]
			ulCount++;
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	3301      	adds	r3, #1
 80075b8:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	781b      	ldrb	r3, [r3, #0]
 80075be:	2ba5      	cmp	r3, #165	@ 0xa5
 80075c0:	d0f5      	beq.n	80075ae <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	089b      	lsrs	r3, r3, #2
 80075c6:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	b29b      	uxth	r3, r3
	}
 80075cc:	4618      	mov	r0, r3
 80075ce:	3714      	adds	r7, #20
 80075d0:	46bd      	mov	sp, r7
 80075d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d6:	4770      	bx	lr

080075d8 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b086      	sub	sp, #24
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d102      	bne.n	80075ec <uxTaskGetStackHighWaterMark+0x14>
 80075e6:	4b09      	ldr	r3, [pc, #36]	@ (800760c <uxTaskGetStackHighWaterMark+0x34>)
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	e000      	b.n	80075ee <uxTaskGetStackHighWaterMark+0x16>
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	617b      	str	r3, [r7, #20]

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 80075f0:	697b      	ldr	r3, [r7, #20]
 80075f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075f4:	613b      	str	r3, [r7, #16]
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 80075f6:	6938      	ldr	r0, [r7, #16]
 80075f8:	f7ff ffd2 	bl	80075a0 <prvTaskCheckFreeStackSpace>
 80075fc:	4603      	mov	r3, r0
 80075fe:	60fb      	str	r3, [r7, #12]

		return uxReturn;
 8007600:	68fb      	ldr	r3, [r7, #12]
	}
 8007602:	4618      	mov	r0, r3
 8007604:	3718      	adds	r7, #24
 8007606:	46bd      	mov	sp, r7
 8007608:	bd80      	pop	{r7, pc}
 800760a:	bf00      	nop
 800760c:	20000d08 	.word	0x20000d08

08007610 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007610:	b580      	push	{r7, lr}
 8007612:	b084      	sub	sp, #16
 8007614:	af00      	add	r7, sp, #0
 8007616:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800761e:	2b00      	cmp	r3, #0
 8007620:	d108      	bne.n	8007634 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007626:	4618      	mov	r0, r3
 8007628:	f001 f8c6 	bl	80087b8 <vPortFree>
				vPortFree( pxTCB );
 800762c:	6878      	ldr	r0, [r7, #4]
 800762e:	f001 f8c3 	bl	80087b8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007632:	e019      	b.n	8007668 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800763a:	2b01      	cmp	r3, #1
 800763c:	d103      	bne.n	8007646 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800763e:	6878      	ldr	r0, [r7, #4]
 8007640:	f001 f8ba 	bl	80087b8 <vPortFree>
	}
 8007644:	e010      	b.n	8007668 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800764c:	2b02      	cmp	r3, #2
 800764e:	d00b      	beq.n	8007668 <prvDeleteTCB+0x58>
	__asm volatile
 8007650:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007654:	f383 8811 	msr	BASEPRI, r3
 8007658:	f3bf 8f6f 	isb	sy
 800765c:	f3bf 8f4f 	dsb	sy
 8007660:	60fb      	str	r3, [r7, #12]
}
 8007662:	bf00      	nop
 8007664:	bf00      	nop
 8007666:	e7fd      	b.n	8007664 <prvDeleteTCB+0x54>
	}
 8007668:	bf00      	nop
 800766a:	3710      	adds	r7, #16
 800766c:	46bd      	mov	sp, r7
 800766e:	bd80      	pop	{r7, pc}

08007670 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007670:	b480      	push	{r7}
 8007672:	b083      	sub	sp, #12
 8007674:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007676:	4b0c      	ldr	r3, [pc, #48]	@ (80076a8 <prvResetNextTaskUnblockTime+0x38>)
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	2b00      	cmp	r3, #0
 800767e:	d104      	bne.n	800768a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007680:	4b0a      	ldr	r3, [pc, #40]	@ (80076ac <prvResetNextTaskUnblockTime+0x3c>)
 8007682:	f04f 32ff 	mov.w	r2, #4294967295
 8007686:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007688:	e008      	b.n	800769c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800768a:	4b07      	ldr	r3, [pc, #28]	@ (80076a8 <prvResetNextTaskUnblockTime+0x38>)
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	68db      	ldr	r3, [r3, #12]
 8007690:	68db      	ldr	r3, [r3, #12]
 8007692:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	685b      	ldr	r3, [r3, #4]
 8007698:	4a04      	ldr	r2, [pc, #16]	@ (80076ac <prvResetNextTaskUnblockTime+0x3c>)
 800769a:	6013      	str	r3, [r2, #0]
}
 800769c:	bf00      	nop
 800769e:	370c      	adds	r7, #12
 80076a0:	46bd      	mov	sp, r7
 80076a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a6:	4770      	bx	lr
 80076a8:	20001194 	.word	0x20001194
 80076ac:	200011fc 	.word	0x200011fc

080076b0 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 80076b0:	b480      	push	{r7}
 80076b2:	b083      	sub	sp, #12
 80076b4:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 80076b6:	4b05      	ldr	r3, [pc, #20]	@ (80076cc <xTaskGetCurrentTaskHandle+0x1c>)
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	607b      	str	r3, [r7, #4]

		return xReturn;
 80076bc:	687b      	ldr	r3, [r7, #4]
	}
 80076be:	4618      	mov	r0, r3
 80076c0:	370c      	adds	r7, #12
 80076c2:	46bd      	mov	sp, r7
 80076c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c8:	4770      	bx	lr
 80076ca:	bf00      	nop
 80076cc:	20000d08 	.word	0x20000d08

080076d0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80076d0:	b480      	push	{r7}
 80076d2:	b083      	sub	sp, #12
 80076d4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80076d6:	4b0b      	ldr	r3, [pc, #44]	@ (8007704 <xTaskGetSchedulerState+0x34>)
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d102      	bne.n	80076e4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80076de:	2301      	movs	r3, #1
 80076e0:	607b      	str	r3, [r7, #4]
 80076e2:	e008      	b.n	80076f6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80076e4:	4b08      	ldr	r3, [pc, #32]	@ (8007708 <xTaskGetSchedulerState+0x38>)
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d102      	bne.n	80076f2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80076ec:	2302      	movs	r3, #2
 80076ee:	607b      	str	r3, [r7, #4]
 80076f0:	e001      	b.n	80076f6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80076f2:	2300      	movs	r3, #0
 80076f4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80076f6:	687b      	ldr	r3, [r7, #4]
	}
 80076f8:	4618      	mov	r0, r3
 80076fa:	370c      	adds	r7, #12
 80076fc:	46bd      	mov	sp, r7
 80076fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007702:	4770      	bx	lr
 8007704:	200011e8 	.word	0x200011e8
 8007708:	20001204 	.word	0x20001204

0800770c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800770c:	b580      	push	{r7, lr}
 800770e:	b084      	sub	sp, #16
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007718:	2300      	movs	r3, #0
 800771a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2b00      	cmp	r3, #0
 8007720:	d05a      	beq.n	80077d8 <xTaskPriorityInherit+0xcc>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007722:	68bb      	ldr	r3, [r7, #8]
 8007724:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007726:	4b2f      	ldr	r3, [pc, #188]	@ (80077e4 <xTaskPriorityInherit+0xd8>)
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800772c:	429a      	cmp	r2, r3
 800772e:	d24a      	bcs.n	80077c6 <xTaskPriorityInherit+0xba>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007730:	68bb      	ldr	r3, [r7, #8]
 8007732:	699b      	ldr	r3, [r3, #24]
 8007734:	2b00      	cmp	r3, #0
 8007736:	db06      	blt.n	8007746 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007738:	4b2a      	ldr	r3, [pc, #168]	@ (80077e4 <xTaskPriorityInherit+0xd8>)
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800773e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007742:	68bb      	ldr	r3, [r7, #8]
 8007744:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007746:	68bb      	ldr	r3, [r7, #8]
 8007748:	6959      	ldr	r1, [r3, #20]
 800774a:	68bb      	ldr	r3, [r7, #8]
 800774c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800774e:	4613      	mov	r3, r2
 8007750:	009b      	lsls	r3, r3, #2
 8007752:	4413      	add	r3, r2
 8007754:	009b      	lsls	r3, r3, #2
 8007756:	4a24      	ldr	r2, [pc, #144]	@ (80077e8 <xTaskPriorityInherit+0xdc>)
 8007758:	4413      	add	r3, r2
 800775a:	4299      	cmp	r1, r3
 800775c:	d126      	bne.n	80077ac <xTaskPriorityInherit+0xa0>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800775e:	68bb      	ldr	r3, [r7, #8]
 8007760:	3304      	adds	r3, #4
 8007762:	4618      	mov	r0, r3
 8007764:	f7fd feea 	bl	800553c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007768:	4b1e      	ldr	r3, [pc, #120]	@ (80077e4 <xTaskPriorityInherit+0xd8>)
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800776e:	68bb      	ldr	r3, [r7, #8]
 8007770:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007772:	68bb      	ldr	r3, [r7, #8]
 8007774:	4618      	mov	r0, r3
 8007776:	f002 ffcb 	bl	800a710 <SEGGER_SYSVIEW_OnTaskStartReady>
 800777a:	68bb      	ldr	r3, [r7, #8]
 800777c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800777e:	4b1b      	ldr	r3, [pc, #108]	@ (80077ec <xTaskPriorityInherit+0xe0>)
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	429a      	cmp	r2, r3
 8007784:	d903      	bls.n	800778e <xTaskPriorityInherit+0x82>
 8007786:	68bb      	ldr	r3, [r7, #8]
 8007788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800778a:	4a18      	ldr	r2, [pc, #96]	@ (80077ec <xTaskPriorityInherit+0xe0>)
 800778c:	6013      	str	r3, [r2, #0]
 800778e:	68bb      	ldr	r3, [r7, #8]
 8007790:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007792:	4613      	mov	r3, r2
 8007794:	009b      	lsls	r3, r3, #2
 8007796:	4413      	add	r3, r2
 8007798:	009b      	lsls	r3, r3, #2
 800779a:	4a13      	ldr	r2, [pc, #76]	@ (80077e8 <xTaskPriorityInherit+0xdc>)
 800779c:	441a      	add	r2, r3
 800779e:	68bb      	ldr	r3, [r7, #8]
 80077a0:	3304      	adds	r3, #4
 80077a2:	4619      	mov	r1, r3
 80077a4:	4610      	mov	r0, r2
 80077a6:	f7fd fe6c 	bl	8005482 <vListInsertEnd>
 80077aa:	e004      	b.n	80077b6 <xTaskPriorityInherit+0xaa>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80077ac:	4b0d      	ldr	r3, [pc, #52]	@ (80077e4 <xTaskPriorityInherit+0xd8>)
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077b2:	68bb      	ldr	r3, [r7, #8]
 80077b4:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	4619      	mov	r1, r3
 80077ba:	2049      	movs	r0, #73	@ 0x49
 80077bc:	f002 faa0 	bl	8009d00 <SEGGER_SYSVIEW_RecordU32>

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80077c0:	2301      	movs	r3, #1
 80077c2:	60fb      	str	r3, [r7, #12]
 80077c4:	e008      	b.n	80077d8 <xTaskPriorityInherit+0xcc>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80077c6:	68bb      	ldr	r3, [r7, #8]
 80077c8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80077ca:	4b06      	ldr	r3, [pc, #24]	@ (80077e4 <xTaskPriorityInherit+0xd8>)
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077d0:	429a      	cmp	r2, r3
 80077d2:	d201      	bcs.n	80077d8 <xTaskPriorityInherit+0xcc>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80077d4:	2301      	movs	r3, #1
 80077d6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80077d8:	68fb      	ldr	r3, [r7, #12]
	}
 80077da:	4618      	mov	r0, r3
 80077dc:	3710      	adds	r7, #16
 80077de:	46bd      	mov	sp, r7
 80077e0:	bd80      	pop	{r7, pc}
 80077e2:	bf00      	nop
 80077e4:	20000d08 	.word	0x20000d08
 80077e8:	20000d0c 	.word	0x20000d0c
 80077ec:	200011e4 	.word	0x200011e4

080077f0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80077f0:	b580      	push	{r7, lr}
 80077f2:	b086      	sub	sp, #24
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80077fc:	2300      	movs	r3, #0
 80077fe:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2b00      	cmp	r3, #0
 8007804:	d061      	beq.n	80078ca <xTaskPriorityDisinherit+0xda>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007806:	4b33      	ldr	r3, [pc, #204]	@ (80078d4 <xTaskPriorityDisinherit+0xe4>)
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	693a      	ldr	r2, [r7, #16]
 800780c:	429a      	cmp	r2, r3
 800780e:	d00b      	beq.n	8007828 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8007810:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007814:	f383 8811 	msr	BASEPRI, r3
 8007818:	f3bf 8f6f 	isb	sy
 800781c:	f3bf 8f4f 	dsb	sy
 8007820:	60fb      	str	r3, [r7, #12]
}
 8007822:	bf00      	nop
 8007824:	bf00      	nop
 8007826:	e7fd      	b.n	8007824 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007828:	693b      	ldr	r3, [r7, #16]
 800782a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800782c:	2b00      	cmp	r3, #0
 800782e:	d10b      	bne.n	8007848 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8007830:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007834:	f383 8811 	msr	BASEPRI, r3
 8007838:	f3bf 8f6f 	isb	sy
 800783c:	f3bf 8f4f 	dsb	sy
 8007840:	60bb      	str	r3, [r7, #8]
}
 8007842:	bf00      	nop
 8007844:	bf00      	nop
 8007846:	e7fd      	b.n	8007844 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007848:	693b      	ldr	r3, [r7, #16]
 800784a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800784c:	1e5a      	subs	r2, r3, #1
 800784e:	693b      	ldr	r3, [r7, #16]
 8007850:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007852:	693b      	ldr	r3, [r7, #16]
 8007854:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007856:	693b      	ldr	r3, [r7, #16]
 8007858:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800785a:	429a      	cmp	r2, r3
 800785c:	d035      	beq.n	80078ca <xTaskPriorityDisinherit+0xda>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800785e:	693b      	ldr	r3, [r7, #16]
 8007860:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007862:	2b00      	cmp	r3, #0
 8007864:	d131      	bne.n	80078ca <xTaskPriorityDisinherit+0xda>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007866:	693b      	ldr	r3, [r7, #16]
 8007868:	3304      	adds	r3, #4
 800786a:	4618      	mov	r0, r3
 800786c:	f7fd fe66 	bl	800553c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	4619      	mov	r1, r3
 8007874:	204a      	movs	r0, #74	@ 0x4a
 8007876:	f002 fa43 	bl	8009d00 <SEGGER_SYSVIEW_RecordU32>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800787a:	693b      	ldr	r3, [r7, #16]
 800787c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800787e:	693b      	ldr	r3, [r7, #16]
 8007880:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007882:	693b      	ldr	r3, [r7, #16]
 8007884:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007886:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800788a:	693b      	ldr	r3, [r7, #16]
 800788c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800788e:	693b      	ldr	r3, [r7, #16]
 8007890:	4618      	mov	r0, r3
 8007892:	f002 ff3d 	bl	800a710 <SEGGER_SYSVIEW_OnTaskStartReady>
 8007896:	693b      	ldr	r3, [r7, #16]
 8007898:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800789a:	4b0f      	ldr	r3, [pc, #60]	@ (80078d8 <xTaskPriorityDisinherit+0xe8>)
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	429a      	cmp	r2, r3
 80078a0:	d903      	bls.n	80078aa <xTaskPriorityDisinherit+0xba>
 80078a2:	693b      	ldr	r3, [r7, #16]
 80078a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078a6:	4a0c      	ldr	r2, [pc, #48]	@ (80078d8 <xTaskPriorityDisinherit+0xe8>)
 80078a8:	6013      	str	r3, [r2, #0]
 80078aa:	693b      	ldr	r3, [r7, #16]
 80078ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078ae:	4613      	mov	r3, r2
 80078b0:	009b      	lsls	r3, r3, #2
 80078b2:	4413      	add	r3, r2
 80078b4:	009b      	lsls	r3, r3, #2
 80078b6:	4a09      	ldr	r2, [pc, #36]	@ (80078dc <xTaskPriorityDisinherit+0xec>)
 80078b8:	441a      	add	r2, r3
 80078ba:	693b      	ldr	r3, [r7, #16]
 80078bc:	3304      	adds	r3, #4
 80078be:	4619      	mov	r1, r3
 80078c0:	4610      	mov	r0, r2
 80078c2:	f7fd fdde 	bl	8005482 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80078c6:	2301      	movs	r3, #1
 80078c8:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80078ca:	697b      	ldr	r3, [r7, #20]
	}
 80078cc:	4618      	mov	r0, r3
 80078ce:	3718      	adds	r7, #24
 80078d0:	46bd      	mov	sp, r7
 80078d2:	bd80      	pop	{r7, pc}
 80078d4:	20000d08 	.word	0x20000d08
 80078d8:	200011e4 	.word	0x200011e4
 80078dc:	20000d0c 	.word	0x20000d0c

080078e0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80078e0:	b580      	push	{r7, lr}
 80078e2:	b088      	sub	sp, #32
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	6078      	str	r0, [r7, #4]
 80078e8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80078ee:	2301      	movs	r3, #1
 80078f0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d075      	beq.n	80079e4 <vTaskPriorityDisinheritAfterTimeout+0x104>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80078f8:	69bb      	ldr	r3, [r7, #24]
 80078fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d10b      	bne.n	8007918 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8007900:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007904:	f383 8811 	msr	BASEPRI, r3
 8007908:	f3bf 8f6f 	isb	sy
 800790c:	f3bf 8f4f 	dsb	sy
 8007910:	60fb      	str	r3, [r7, #12]
}
 8007912:	bf00      	nop
 8007914:	bf00      	nop
 8007916:	e7fd      	b.n	8007914 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007918:	69bb      	ldr	r3, [r7, #24]
 800791a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800791c:	683a      	ldr	r2, [r7, #0]
 800791e:	429a      	cmp	r2, r3
 8007920:	d902      	bls.n	8007928 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007922:	683b      	ldr	r3, [r7, #0]
 8007924:	61fb      	str	r3, [r7, #28]
 8007926:	e002      	b.n	800792e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007928:	69bb      	ldr	r3, [r7, #24]
 800792a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800792c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800792e:	69bb      	ldr	r3, [r7, #24]
 8007930:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007932:	69fa      	ldr	r2, [r7, #28]
 8007934:	429a      	cmp	r2, r3
 8007936:	d055      	beq.n	80079e4 <vTaskPriorityDisinheritAfterTimeout+0x104>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007938:	69bb      	ldr	r3, [r7, #24]
 800793a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800793c:	697a      	ldr	r2, [r7, #20]
 800793e:	429a      	cmp	r2, r3
 8007940:	d150      	bne.n	80079e4 <vTaskPriorityDisinheritAfterTimeout+0x104>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007942:	4b2a      	ldr	r3, [pc, #168]	@ (80079ec <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	69ba      	ldr	r2, [r7, #24]
 8007948:	429a      	cmp	r2, r3
 800794a:	d10b      	bne.n	8007964 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800794c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007950:	f383 8811 	msr	BASEPRI, r3
 8007954:	f3bf 8f6f 	isb	sy
 8007958:	f3bf 8f4f 	dsb	sy
 800795c:	60bb      	str	r3, [r7, #8]
}
 800795e:	bf00      	nop
 8007960:	bf00      	nop
 8007962:	e7fd      	b.n	8007960 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	4619      	mov	r1, r3
 8007968:	204a      	movs	r0, #74	@ 0x4a
 800796a:	f002 f9c9 	bl	8009d00 <SEGGER_SYSVIEW_RecordU32>
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800796e:	69bb      	ldr	r3, [r7, #24]
 8007970:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007972:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8007974:	69bb      	ldr	r3, [r7, #24]
 8007976:	69fa      	ldr	r2, [r7, #28]
 8007978:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800797a:	69bb      	ldr	r3, [r7, #24]
 800797c:	699b      	ldr	r3, [r3, #24]
 800797e:	2b00      	cmp	r3, #0
 8007980:	db04      	blt.n	800798c <vTaskPriorityDisinheritAfterTimeout+0xac>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007982:	69fb      	ldr	r3, [r7, #28]
 8007984:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007988:	69bb      	ldr	r3, [r7, #24]
 800798a:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800798c:	69bb      	ldr	r3, [r7, #24]
 800798e:	6959      	ldr	r1, [r3, #20]
 8007990:	693a      	ldr	r2, [r7, #16]
 8007992:	4613      	mov	r3, r2
 8007994:	009b      	lsls	r3, r3, #2
 8007996:	4413      	add	r3, r2
 8007998:	009b      	lsls	r3, r3, #2
 800799a:	4a15      	ldr	r2, [pc, #84]	@ (80079f0 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 800799c:	4413      	add	r3, r2
 800799e:	4299      	cmp	r1, r3
 80079a0:	d120      	bne.n	80079e4 <vTaskPriorityDisinheritAfterTimeout+0x104>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80079a2:	69bb      	ldr	r3, [r7, #24]
 80079a4:	3304      	adds	r3, #4
 80079a6:	4618      	mov	r0, r3
 80079a8:	f7fd fdc8 	bl	800553c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80079ac:	69bb      	ldr	r3, [r7, #24]
 80079ae:	4618      	mov	r0, r3
 80079b0:	f002 feae 	bl	800a710 <SEGGER_SYSVIEW_OnTaskStartReady>
 80079b4:	69bb      	ldr	r3, [r7, #24]
 80079b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079b8:	4b0e      	ldr	r3, [pc, #56]	@ (80079f4 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	429a      	cmp	r2, r3
 80079be:	d903      	bls.n	80079c8 <vTaskPriorityDisinheritAfterTimeout+0xe8>
 80079c0:	69bb      	ldr	r3, [r7, #24]
 80079c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079c4:	4a0b      	ldr	r2, [pc, #44]	@ (80079f4 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80079c6:	6013      	str	r3, [r2, #0]
 80079c8:	69bb      	ldr	r3, [r7, #24]
 80079ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079cc:	4613      	mov	r3, r2
 80079ce:	009b      	lsls	r3, r3, #2
 80079d0:	4413      	add	r3, r2
 80079d2:	009b      	lsls	r3, r3, #2
 80079d4:	4a06      	ldr	r2, [pc, #24]	@ (80079f0 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 80079d6:	441a      	add	r2, r3
 80079d8:	69bb      	ldr	r3, [r7, #24]
 80079da:	3304      	adds	r3, #4
 80079dc:	4619      	mov	r1, r3
 80079de:	4610      	mov	r0, r2
 80079e0:	f7fd fd4f 	bl	8005482 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80079e4:	bf00      	nop
 80079e6:	3720      	adds	r7, #32
 80079e8:	46bd      	mov	sp, r7
 80079ea:	bd80      	pop	{r7, pc}
 80079ec:	20000d08 	.word	0x20000d08
 80079f0:	20000d0c 	.word	0x20000d0c
 80079f4:	200011e4 	.word	0x200011e4

080079f8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80079f8:	b480      	push	{r7}
 80079fa:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80079fc:	4b07      	ldr	r3, [pc, #28]	@ (8007a1c <pvTaskIncrementMutexHeldCount+0x24>)
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d004      	beq.n	8007a0e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007a04:	4b05      	ldr	r3, [pc, #20]	@ (8007a1c <pvTaskIncrementMutexHeldCount+0x24>)
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007a0a:	3201      	adds	r2, #1
 8007a0c:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8007a0e:	4b03      	ldr	r3, [pc, #12]	@ (8007a1c <pvTaskIncrementMutexHeldCount+0x24>)
 8007a10:	681b      	ldr	r3, [r3, #0]
	}
 8007a12:	4618      	mov	r0, r3
 8007a14:	46bd      	mov	sp, r7
 8007a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1a:	4770      	bx	lr
 8007a1c:	20000d08 	.word	0x20000d08

08007a20 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007a20:	b580      	push	{r7, lr}
 8007a22:	b084      	sub	sp, #16
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
 8007a28:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007a2a:	4b21      	ldr	r3, [pc, #132]	@ (8007ab0 <prvAddCurrentTaskToDelayedList+0x90>)
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007a30:	4b20      	ldr	r3, [pc, #128]	@ (8007ab4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	3304      	adds	r3, #4
 8007a36:	4618      	mov	r0, r3
 8007a38:	f7fd fd80 	bl	800553c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a42:	d10a      	bne.n	8007a5a <prvAddCurrentTaskToDelayedList+0x3a>
 8007a44:	683b      	ldr	r3, [r7, #0]
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d007      	beq.n	8007a5a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007a4a:	4b1a      	ldr	r3, [pc, #104]	@ (8007ab4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	3304      	adds	r3, #4
 8007a50:	4619      	mov	r1, r3
 8007a52:	4819      	ldr	r0, [pc, #100]	@ (8007ab8 <prvAddCurrentTaskToDelayedList+0x98>)
 8007a54:	f7fd fd15 	bl	8005482 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007a58:	e026      	b.n	8007aa8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007a5a:	68fa      	ldr	r2, [r7, #12]
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	4413      	add	r3, r2
 8007a60:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007a62:	4b14      	ldr	r3, [pc, #80]	@ (8007ab4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	68ba      	ldr	r2, [r7, #8]
 8007a68:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007a6a:	68ba      	ldr	r2, [r7, #8]
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	429a      	cmp	r2, r3
 8007a70:	d209      	bcs.n	8007a86 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007a72:	4b12      	ldr	r3, [pc, #72]	@ (8007abc <prvAddCurrentTaskToDelayedList+0x9c>)
 8007a74:	681a      	ldr	r2, [r3, #0]
 8007a76:	4b0f      	ldr	r3, [pc, #60]	@ (8007ab4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	3304      	adds	r3, #4
 8007a7c:	4619      	mov	r1, r3
 8007a7e:	4610      	mov	r0, r2
 8007a80:	f7fd fd23 	bl	80054ca <vListInsert>
}
 8007a84:	e010      	b.n	8007aa8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007a86:	4b0e      	ldr	r3, [pc, #56]	@ (8007ac0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007a88:	681a      	ldr	r2, [r3, #0]
 8007a8a:	4b0a      	ldr	r3, [pc, #40]	@ (8007ab4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	3304      	adds	r3, #4
 8007a90:	4619      	mov	r1, r3
 8007a92:	4610      	mov	r0, r2
 8007a94:	f7fd fd19 	bl	80054ca <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007a98:	4b0a      	ldr	r3, [pc, #40]	@ (8007ac4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	68ba      	ldr	r2, [r7, #8]
 8007a9e:	429a      	cmp	r2, r3
 8007aa0:	d202      	bcs.n	8007aa8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007aa2:	4a08      	ldr	r2, [pc, #32]	@ (8007ac4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007aa4:	68bb      	ldr	r3, [r7, #8]
 8007aa6:	6013      	str	r3, [r2, #0]
}
 8007aa8:	bf00      	nop
 8007aaa:	3710      	adds	r7, #16
 8007aac:	46bd      	mov	sp, r7
 8007aae:	bd80      	pop	{r7, pc}
 8007ab0:	200011e0 	.word	0x200011e0
 8007ab4:	20000d08 	.word	0x20000d08
 8007ab8:	200011c8 	.word	0x200011c8
 8007abc:	20001198 	.word	0x20001198
 8007ac0:	20001194 	.word	0x20001194
 8007ac4:	200011fc 	.word	0x200011fc

08007ac8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007ac8:	b580      	push	{r7, lr}
 8007aca:	b08a      	sub	sp, #40	@ 0x28
 8007acc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007ace:	2300      	movs	r3, #0
 8007ad0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007ad2:	f000 fb13 	bl	80080fc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007ad6:	4b1d      	ldr	r3, [pc, #116]	@ (8007b4c <xTimerCreateTimerTask+0x84>)
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d021      	beq.n	8007b22 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007ade:	2300      	movs	r3, #0
 8007ae0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007ae6:	1d3a      	adds	r2, r7, #4
 8007ae8:	f107 0108 	add.w	r1, r7, #8
 8007aec:	f107 030c 	add.w	r3, r7, #12
 8007af0:	4618      	mov	r0, r3
 8007af2:	f7fd fc7f 	bl	80053f4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007af6:	6879      	ldr	r1, [r7, #4]
 8007af8:	68bb      	ldr	r3, [r7, #8]
 8007afa:	68fa      	ldr	r2, [r7, #12]
 8007afc:	9202      	str	r2, [sp, #8]
 8007afe:	9301      	str	r3, [sp, #4]
 8007b00:	2302      	movs	r3, #2
 8007b02:	9300      	str	r3, [sp, #0]
 8007b04:	2300      	movs	r3, #0
 8007b06:	460a      	mov	r2, r1
 8007b08:	4911      	ldr	r1, [pc, #68]	@ (8007b50 <xTimerCreateTimerTask+0x88>)
 8007b0a:	4812      	ldr	r0, [pc, #72]	@ (8007b54 <xTimerCreateTimerTask+0x8c>)
 8007b0c:	f7fe ff0c 	bl	8006928 <xTaskCreateStatic>
 8007b10:	4603      	mov	r3, r0
 8007b12:	4a11      	ldr	r2, [pc, #68]	@ (8007b58 <xTimerCreateTimerTask+0x90>)
 8007b14:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007b16:	4b10      	ldr	r3, [pc, #64]	@ (8007b58 <xTimerCreateTimerTask+0x90>)
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d001      	beq.n	8007b22 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007b1e:	2301      	movs	r3, #1
 8007b20:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007b22:	697b      	ldr	r3, [r7, #20]
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d10b      	bne.n	8007b40 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8007b28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b2c:	f383 8811 	msr	BASEPRI, r3
 8007b30:	f3bf 8f6f 	isb	sy
 8007b34:	f3bf 8f4f 	dsb	sy
 8007b38:	613b      	str	r3, [r7, #16]
}
 8007b3a:	bf00      	nop
 8007b3c:	bf00      	nop
 8007b3e:	e7fd      	b.n	8007b3c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007b40:	697b      	ldr	r3, [r7, #20]
}
 8007b42:	4618      	mov	r0, r3
 8007b44:	3718      	adds	r7, #24
 8007b46:	46bd      	mov	sp, r7
 8007b48:	bd80      	pop	{r7, pc}
 8007b4a:	bf00      	nop
 8007b4c:	20001238 	.word	0x20001238
 8007b50:	0800be98 	.word	0x0800be98
 8007b54:	08007c95 	.word	0x08007c95
 8007b58:	2000123c 	.word	0x2000123c

08007b5c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007b5c:	b580      	push	{r7, lr}
 8007b5e:	b08a      	sub	sp, #40	@ 0x28
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	60f8      	str	r0, [r7, #12]
 8007b64:	60b9      	str	r1, [r7, #8]
 8007b66:	607a      	str	r2, [r7, #4]
 8007b68:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d10b      	bne.n	8007b8c <xTimerGenericCommand+0x30>
	__asm volatile
 8007b74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b78:	f383 8811 	msr	BASEPRI, r3
 8007b7c:	f3bf 8f6f 	isb	sy
 8007b80:	f3bf 8f4f 	dsb	sy
 8007b84:	623b      	str	r3, [r7, #32]
}
 8007b86:	bf00      	nop
 8007b88:	bf00      	nop
 8007b8a:	e7fd      	b.n	8007b88 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007b8c:	4b19      	ldr	r3, [pc, #100]	@ (8007bf4 <xTimerGenericCommand+0x98>)
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d02a      	beq.n	8007bea <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007b94:	68bb      	ldr	r3, [r7, #8]
 8007b96:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007ba0:	68bb      	ldr	r3, [r7, #8]
 8007ba2:	2b05      	cmp	r3, #5
 8007ba4:	dc18      	bgt.n	8007bd8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007ba6:	f7ff fd93 	bl	80076d0 <xTaskGetSchedulerState>
 8007baa:	4603      	mov	r3, r0
 8007bac:	2b02      	cmp	r3, #2
 8007bae:	d109      	bne.n	8007bc4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007bb0:	4b10      	ldr	r3, [pc, #64]	@ (8007bf4 <xTimerGenericCommand+0x98>)
 8007bb2:	6818      	ldr	r0, [r3, #0]
 8007bb4:	f107 0110 	add.w	r1, r7, #16
 8007bb8:	2300      	movs	r3, #0
 8007bba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007bbc:	f7fd ff5a 	bl	8005a74 <xQueueGenericSend>
 8007bc0:	6278      	str	r0, [r7, #36]	@ 0x24
 8007bc2:	e012      	b.n	8007bea <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007bc4:	4b0b      	ldr	r3, [pc, #44]	@ (8007bf4 <xTimerGenericCommand+0x98>)
 8007bc6:	6818      	ldr	r0, [r3, #0]
 8007bc8:	f107 0110 	add.w	r1, r7, #16
 8007bcc:	2300      	movs	r3, #0
 8007bce:	2200      	movs	r2, #0
 8007bd0:	f7fd ff50 	bl	8005a74 <xQueueGenericSend>
 8007bd4:	6278      	str	r0, [r7, #36]	@ 0x24
 8007bd6:	e008      	b.n	8007bea <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007bd8:	4b06      	ldr	r3, [pc, #24]	@ (8007bf4 <xTimerGenericCommand+0x98>)
 8007bda:	6818      	ldr	r0, [r3, #0]
 8007bdc:	f107 0110 	add.w	r1, r7, #16
 8007be0:	2300      	movs	r3, #0
 8007be2:	683a      	ldr	r2, [r7, #0]
 8007be4:	f7fe f870 	bl	8005cc8 <xQueueGenericSendFromISR>
 8007be8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007bec:	4618      	mov	r0, r3
 8007bee:	3728      	adds	r7, #40	@ 0x28
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	bd80      	pop	{r7, pc}
 8007bf4:	20001238 	.word	0x20001238

08007bf8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007bf8:	b580      	push	{r7, lr}
 8007bfa:	b088      	sub	sp, #32
 8007bfc:	af02      	add	r7, sp, #8
 8007bfe:	6078      	str	r0, [r7, #4]
 8007c00:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c02:	4b23      	ldr	r3, [pc, #140]	@ (8007c90 <prvProcessExpiredTimer+0x98>)
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	68db      	ldr	r3, [r3, #12]
 8007c08:	68db      	ldr	r3, [r3, #12]
 8007c0a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007c0c:	697b      	ldr	r3, [r7, #20]
 8007c0e:	3304      	adds	r3, #4
 8007c10:	4618      	mov	r0, r3
 8007c12:	f7fd fc93 	bl	800553c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007c16:	697b      	ldr	r3, [r7, #20]
 8007c18:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007c1c:	f003 0304 	and.w	r3, r3, #4
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d023      	beq.n	8007c6c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007c24:	697b      	ldr	r3, [r7, #20]
 8007c26:	699a      	ldr	r2, [r3, #24]
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	18d1      	adds	r1, r2, r3
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	683a      	ldr	r2, [r7, #0]
 8007c30:	6978      	ldr	r0, [r7, #20]
 8007c32:	f000 f8d5 	bl	8007de0 <prvInsertTimerInActiveList>
 8007c36:	4603      	mov	r3, r0
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d020      	beq.n	8007c7e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	9300      	str	r3, [sp, #0]
 8007c40:	2300      	movs	r3, #0
 8007c42:	687a      	ldr	r2, [r7, #4]
 8007c44:	2100      	movs	r1, #0
 8007c46:	6978      	ldr	r0, [r7, #20]
 8007c48:	f7ff ff88 	bl	8007b5c <xTimerGenericCommand>
 8007c4c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007c4e:	693b      	ldr	r3, [r7, #16]
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d114      	bne.n	8007c7e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8007c54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c58:	f383 8811 	msr	BASEPRI, r3
 8007c5c:	f3bf 8f6f 	isb	sy
 8007c60:	f3bf 8f4f 	dsb	sy
 8007c64:	60fb      	str	r3, [r7, #12]
}
 8007c66:	bf00      	nop
 8007c68:	bf00      	nop
 8007c6a:	e7fd      	b.n	8007c68 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007c6c:	697b      	ldr	r3, [r7, #20]
 8007c6e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007c72:	f023 0301 	bic.w	r3, r3, #1
 8007c76:	b2da      	uxtb	r2, r3
 8007c78:	697b      	ldr	r3, [r7, #20]
 8007c7a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007c7e:	697b      	ldr	r3, [r7, #20]
 8007c80:	6a1b      	ldr	r3, [r3, #32]
 8007c82:	6978      	ldr	r0, [r7, #20]
 8007c84:	4798      	blx	r3
}
 8007c86:	bf00      	nop
 8007c88:	3718      	adds	r7, #24
 8007c8a:	46bd      	mov	sp, r7
 8007c8c:	bd80      	pop	{r7, pc}
 8007c8e:	bf00      	nop
 8007c90:	20001230 	.word	0x20001230

08007c94 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007c94:	b580      	push	{r7, lr}
 8007c96:	b084      	sub	sp, #16
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007c9c:	f107 0308 	add.w	r3, r7, #8
 8007ca0:	4618      	mov	r0, r3
 8007ca2:	f000 f859 	bl	8007d58 <prvGetNextExpireTime>
 8007ca6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007ca8:	68bb      	ldr	r3, [r7, #8]
 8007caa:	4619      	mov	r1, r3
 8007cac:	68f8      	ldr	r0, [r7, #12]
 8007cae:	f000 f805 	bl	8007cbc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007cb2:	f000 f8d7 	bl	8007e64 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007cb6:	bf00      	nop
 8007cb8:	e7f0      	b.n	8007c9c <prvTimerTask+0x8>
	...

08007cbc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	b084      	sub	sp, #16
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	6078      	str	r0, [r7, #4]
 8007cc4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007cc6:	f7ff f8a5 	bl	8006e14 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007cca:	f107 0308 	add.w	r3, r7, #8
 8007cce:	4618      	mov	r0, r3
 8007cd0:	f000 f866 	bl	8007da0 <prvSampleTimeNow>
 8007cd4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007cd6:	68bb      	ldr	r3, [r7, #8]
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d130      	bne.n	8007d3e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007cdc:	683b      	ldr	r3, [r7, #0]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d10a      	bne.n	8007cf8 <prvProcessTimerOrBlockTask+0x3c>
 8007ce2:	687a      	ldr	r2, [r7, #4]
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	429a      	cmp	r2, r3
 8007ce8:	d806      	bhi.n	8007cf8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007cea:	f7ff f8a1 	bl	8006e30 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007cee:	68f9      	ldr	r1, [r7, #12]
 8007cf0:	6878      	ldr	r0, [r7, #4]
 8007cf2:	f7ff ff81 	bl	8007bf8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007cf6:	e024      	b.n	8007d42 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007cf8:	683b      	ldr	r3, [r7, #0]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d008      	beq.n	8007d10 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007cfe:	4b13      	ldr	r3, [pc, #76]	@ (8007d4c <prvProcessTimerOrBlockTask+0x90>)
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d101      	bne.n	8007d0c <prvProcessTimerOrBlockTask+0x50>
 8007d08:	2301      	movs	r3, #1
 8007d0a:	e000      	b.n	8007d0e <prvProcessTimerOrBlockTask+0x52>
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007d10:	4b0f      	ldr	r3, [pc, #60]	@ (8007d50 <prvProcessTimerOrBlockTask+0x94>)
 8007d12:	6818      	ldr	r0, [r3, #0]
 8007d14:	687a      	ldr	r2, [r7, #4]
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	1ad3      	subs	r3, r2, r3
 8007d1a:	683a      	ldr	r2, [r7, #0]
 8007d1c:	4619      	mov	r1, r3
 8007d1e:	f7fe fdcf 	bl	80068c0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007d22:	f7ff f885 	bl	8006e30 <xTaskResumeAll>
 8007d26:	4603      	mov	r3, r0
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d10a      	bne.n	8007d42 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007d2c:	4b09      	ldr	r3, [pc, #36]	@ (8007d54 <prvProcessTimerOrBlockTask+0x98>)
 8007d2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d32:	601a      	str	r2, [r3, #0]
 8007d34:	f3bf 8f4f 	dsb	sy
 8007d38:	f3bf 8f6f 	isb	sy
}
 8007d3c:	e001      	b.n	8007d42 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007d3e:	f7ff f877 	bl	8006e30 <xTaskResumeAll>
}
 8007d42:	bf00      	nop
 8007d44:	3710      	adds	r7, #16
 8007d46:	46bd      	mov	sp, r7
 8007d48:	bd80      	pop	{r7, pc}
 8007d4a:	bf00      	nop
 8007d4c:	20001234 	.word	0x20001234
 8007d50:	20001238 	.word	0x20001238
 8007d54:	e000ed04 	.word	0xe000ed04

08007d58 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007d58:	b480      	push	{r7}
 8007d5a:	b085      	sub	sp, #20
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007d60:	4b0e      	ldr	r3, [pc, #56]	@ (8007d9c <prvGetNextExpireTime+0x44>)
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d101      	bne.n	8007d6e <prvGetNextExpireTime+0x16>
 8007d6a:	2201      	movs	r2, #1
 8007d6c:	e000      	b.n	8007d70 <prvGetNextExpireTime+0x18>
 8007d6e:	2200      	movs	r2, #0
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d105      	bne.n	8007d88 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007d7c:	4b07      	ldr	r3, [pc, #28]	@ (8007d9c <prvGetNextExpireTime+0x44>)
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	68db      	ldr	r3, [r3, #12]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	60fb      	str	r3, [r7, #12]
 8007d86:	e001      	b.n	8007d8c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007d88:	2300      	movs	r3, #0
 8007d8a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007d8c:	68fb      	ldr	r3, [r7, #12]
}
 8007d8e:	4618      	mov	r0, r3
 8007d90:	3714      	adds	r7, #20
 8007d92:	46bd      	mov	sp, r7
 8007d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d98:	4770      	bx	lr
 8007d9a:	bf00      	nop
 8007d9c:	20001230 	.word	0x20001230

08007da0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007da0:	b580      	push	{r7, lr}
 8007da2:	b084      	sub	sp, #16
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007da8:	f7ff f8e4 	bl	8006f74 <xTaskGetTickCount>
 8007dac:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007dae:	4b0b      	ldr	r3, [pc, #44]	@ (8007ddc <prvSampleTimeNow+0x3c>)
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	68fa      	ldr	r2, [r7, #12]
 8007db4:	429a      	cmp	r2, r3
 8007db6:	d205      	bcs.n	8007dc4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007db8:	f000 f93a 	bl	8008030 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	2201      	movs	r2, #1
 8007dc0:	601a      	str	r2, [r3, #0]
 8007dc2:	e002      	b.n	8007dca <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007dca:	4a04      	ldr	r2, [pc, #16]	@ (8007ddc <prvSampleTimeNow+0x3c>)
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007dd0:	68fb      	ldr	r3, [r7, #12]
}
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	3710      	adds	r7, #16
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	bd80      	pop	{r7, pc}
 8007dda:	bf00      	nop
 8007ddc:	20001240 	.word	0x20001240

08007de0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007de0:	b580      	push	{r7, lr}
 8007de2:	b086      	sub	sp, #24
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	60f8      	str	r0, [r7, #12]
 8007de8:	60b9      	str	r1, [r7, #8]
 8007dea:	607a      	str	r2, [r7, #4]
 8007dec:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007dee:	2300      	movs	r3, #0
 8007df0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	68ba      	ldr	r2, [r7, #8]
 8007df6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	68fa      	ldr	r2, [r7, #12]
 8007dfc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007dfe:	68ba      	ldr	r2, [r7, #8]
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	429a      	cmp	r2, r3
 8007e04:	d812      	bhi.n	8007e2c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e06:	687a      	ldr	r2, [r7, #4]
 8007e08:	683b      	ldr	r3, [r7, #0]
 8007e0a:	1ad2      	subs	r2, r2, r3
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	699b      	ldr	r3, [r3, #24]
 8007e10:	429a      	cmp	r2, r3
 8007e12:	d302      	bcc.n	8007e1a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007e14:	2301      	movs	r3, #1
 8007e16:	617b      	str	r3, [r7, #20]
 8007e18:	e01b      	b.n	8007e52 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007e1a:	4b10      	ldr	r3, [pc, #64]	@ (8007e5c <prvInsertTimerInActiveList+0x7c>)
 8007e1c:	681a      	ldr	r2, [r3, #0]
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	3304      	adds	r3, #4
 8007e22:	4619      	mov	r1, r3
 8007e24:	4610      	mov	r0, r2
 8007e26:	f7fd fb50 	bl	80054ca <vListInsert>
 8007e2a:	e012      	b.n	8007e52 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007e2c:	687a      	ldr	r2, [r7, #4]
 8007e2e:	683b      	ldr	r3, [r7, #0]
 8007e30:	429a      	cmp	r2, r3
 8007e32:	d206      	bcs.n	8007e42 <prvInsertTimerInActiveList+0x62>
 8007e34:	68ba      	ldr	r2, [r7, #8]
 8007e36:	683b      	ldr	r3, [r7, #0]
 8007e38:	429a      	cmp	r2, r3
 8007e3a:	d302      	bcc.n	8007e42 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007e3c:	2301      	movs	r3, #1
 8007e3e:	617b      	str	r3, [r7, #20]
 8007e40:	e007      	b.n	8007e52 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007e42:	4b07      	ldr	r3, [pc, #28]	@ (8007e60 <prvInsertTimerInActiveList+0x80>)
 8007e44:	681a      	ldr	r2, [r3, #0]
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	3304      	adds	r3, #4
 8007e4a:	4619      	mov	r1, r3
 8007e4c:	4610      	mov	r0, r2
 8007e4e:	f7fd fb3c 	bl	80054ca <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007e52:	697b      	ldr	r3, [r7, #20]
}
 8007e54:	4618      	mov	r0, r3
 8007e56:	3718      	adds	r7, #24
 8007e58:	46bd      	mov	sp, r7
 8007e5a:	bd80      	pop	{r7, pc}
 8007e5c:	20001234 	.word	0x20001234
 8007e60:	20001230 	.word	0x20001230

08007e64 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b08e      	sub	sp, #56	@ 0x38
 8007e68:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007e6a:	e0ce      	b.n	800800a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	da19      	bge.n	8007ea6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007e72:	1d3b      	adds	r3, r7, #4
 8007e74:	3304      	adds	r3, #4
 8007e76:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007e78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d10b      	bne.n	8007e96 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8007e7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e82:	f383 8811 	msr	BASEPRI, r3
 8007e86:	f3bf 8f6f 	isb	sy
 8007e8a:	f3bf 8f4f 	dsb	sy
 8007e8e:	61fb      	str	r3, [r7, #28]
}
 8007e90:	bf00      	nop
 8007e92:	bf00      	nop
 8007e94:	e7fd      	b.n	8007e92 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007e96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007e9c:	6850      	ldr	r0, [r2, #4]
 8007e9e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007ea0:	6892      	ldr	r2, [r2, #8]
 8007ea2:	4611      	mov	r1, r2
 8007ea4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	f2c0 80ae 	blt.w	800800a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007eb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007eb4:	695b      	ldr	r3, [r3, #20]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d004      	beq.n	8007ec4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007eba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ebc:	3304      	adds	r3, #4
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	f7fd fb3c 	bl	800553c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007ec4:	463b      	mov	r3, r7
 8007ec6:	4618      	mov	r0, r3
 8007ec8:	f7ff ff6a 	bl	8007da0 <prvSampleTimeNow>
 8007ecc:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	2b09      	cmp	r3, #9
 8007ed2:	f200 8097 	bhi.w	8008004 <prvProcessReceivedCommands+0x1a0>
 8007ed6:	a201      	add	r2, pc, #4	@ (adr r2, 8007edc <prvProcessReceivedCommands+0x78>)
 8007ed8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007edc:	08007f05 	.word	0x08007f05
 8007ee0:	08007f05 	.word	0x08007f05
 8007ee4:	08007f05 	.word	0x08007f05
 8007ee8:	08007f7b 	.word	0x08007f7b
 8007eec:	08007f8f 	.word	0x08007f8f
 8007ef0:	08007fdb 	.word	0x08007fdb
 8007ef4:	08007f05 	.word	0x08007f05
 8007ef8:	08007f05 	.word	0x08007f05
 8007efc:	08007f7b 	.word	0x08007f7b
 8007f00:	08007f8f 	.word	0x08007f8f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007f04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f06:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007f0a:	f043 0301 	orr.w	r3, r3, #1
 8007f0e:	b2da      	uxtb	r2, r3
 8007f10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f12:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007f16:	68ba      	ldr	r2, [r7, #8]
 8007f18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f1a:	699b      	ldr	r3, [r3, #24]
 8007f1c:	18d1      	adds	r1, r2, r3
 8007f1e:	68bb      	ldr	r3, [r7, #8]
 8007f20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f22:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f24:	f7ff ff5c 	bl	8007de0 <prvInsertTimerInActiveList>
 8007f28:	4603      	mov	r3, r0
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d06c      	beq.n	8008008 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007f2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f30:	6a1b      	ldr	r3, [r3, #32]
 8007f32:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f34:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007f36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f38:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007f3c:	f003 0304 	and.w	r3, r3, #4
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d061      	beq.n	8008008 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007f44:	68ba      	ldr	r2, [r7, #8]
 8007f46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f48:	699b      	ldr	r3, [r3, #24]
 8007f4a:	441a      	add	r2, r3
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	9300      	str	r3, [sp, #0]
 8007f50:	2300      	movs	r3, #0
 8007f52:	2100      	movs	r1, #0
 8007f54:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f56:	f7ff fe01 	bl	8007b5c <xTimerGenericCommand>
 8007f5a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007f5c:	6a3b      	ldr	r3, [r7, #32]
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d152      	bne.n	8008008 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8007f62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f66:	f383 8811 	msr	BASEPRI, r3
 8007f6a:	f3bf 8f6f 	isb	sy
 8007f6e:	f3bf 8f4f 	dsb	sy
 8007f72:	61bb      	str	r3, [r7, #24]
}
 8007f74:	bf00      	nop
 8007f76:	bf00      	nop
 8007f78:	e7fd      	b.n	8007f76 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007f7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f7c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007f80:	f023 0301 	bic.w	r3, r3, #1
 8007f84:	b2da      	uxtb	r2, r3
 8007f86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f88:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007f8c:	e03d      	b.n	800800a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007f8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f90:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007f94:	f043 0301 	orr.w	r3, r3, #1
 8007f98:	b2da      	uxtb	r2, r3
 8007f9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f9c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007fa0:	68ba      	ldr	r2, [r7, #8]
 8007fa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fa4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007fa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fa8:	699b      	ldr	r3, [r3, #24]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d10b      	bne.n	8007fc6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8007fae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fb2:	f383 8811 	msr	BASEPRI, r3
 8007fb6:	f3bf 8f6f 	isb	sy
 8007fba:	f3bf 8f4f 	dsb	sy
 8007fbe:	617b      	str	r3, [r7, #20]
}
 8007fc0:	bf00      	nop
 8007fc2:	bf00      	nop
 8007fc4:	e7fd      	b.n	8007fc2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007fc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fc8:	699a      	ldr	r2, [r3, #24]
 8007fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fcc:	18d1      	adds	r1, r2, r3
 8007fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fd0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007fd2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007fd4:	f7ff ff04 	bl	8007de0 <prvInsertTimerInActiveList>
					break;
 8007fd8:	e017      	b.n	800800a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007fda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fdc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007fe0:	f003 0302 	and.w	r3, r3, #2
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d103      	bne.n	8007ff0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8007fe8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007fea:	f000 fbe5 	bl	80087b8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007fee:	e00c      	b.n	800800a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007ff0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ff2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007ff6:	f023 0301 	bic.w	r3, r3, #1
 8007ffa:	b2da      	uxtb	r2, r3
 8007ffc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ffe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008002:	e002      	b.n	800800a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8008004:	bf00      	nop
 8008006:	e000      	b.n	800800a <prvProcessReceivedCommands+0x1a6>
					break;
 8008008:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800800a:	4b08      	ldr	r3, [pc, #32]	@ (800802c <prvProcessReceivedCommands+0x1c8>)
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	1d39      	adds	r1, r7, #4
 8008010:	2200      	movs	r2, #0
 8008012:	4618      	mov	r0, r3
 8008014:	f7fd ffae 	bl	8005f74 <xQueueReceive>
 8008018:	4603      	mov	r3, r0
 800801a:	2b00      	cmp	r3, #0
 800801c:	f47f af26 	bne.w	8007e6c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008020:	bf00      	nop
 8008022:	bf00      	nop
 8008024:	3730      	adds	r7, #48	@ 0x30
 8008026:	46bd      	mov	sp, r7
 8008028:	bd80      	pop	{r7, pc}
 800802a:	bf00      	nop
 800802c:	20001238 	.word	0x20001238

08008030 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008030:	b580      	push	{r7, lr}
 8008032:	b088      	sub	sp, #32
 8008034:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008036:	e049      	b.n	80080cc <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008038:	4b2e      	ldr	r3, [pc, #184]	@ (80080f4 <prvSwitchTimerLists+0xc4>)
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	68db      	ldr	r3, [r3, #12]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008042:	4b2c      	ldr	r3, [pc, #176]	@ (80080f4 <prvSwitchTimerLists+0xc4>)
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	68db      	ldr	r3, [r3, #12]
 8008048:	68db      	ldr	r3, [r3, #12]
 800804a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	3304      	adds	r3, #4
 8008050:	4618      	mov	r0, r3
 8008052:	f7fd fa73 	bl	800553c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	6a1b      	ldr	r3, [r3, #32]
 800805a:	68f8      	ldr	r0, [r7, #12]
 800805c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008064:	f003 0304 	and.w	r3, r3, #4
 8008068:	2b00      	cmp	r3, #0
 800806a:	d02f      	beq.n	80080cc <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	699b      	ldr	r3, [r3, #24]
 8008070:	693a      	ldr	r2, [r7, #16]
 8008072:	4413      	add	r3, r2
 8008074:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008076:	68ba      	ldr	r2, [r7, #8]
 8008078:	693b      	ldr	r3, [r7, #16]
 800807a:	429a      	cmp	r2, r3
 800807c:	d90e      	bls.n	800809c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	68ba      	ldr	r2, [r7, #8]
 8008082:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	68fa      	ldr	r2, [r7, #12]
 8008088:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800808a:	4b1a      	ldr	r3, [pc, #104]	@ (80080f4 <prvSwitchTimerLists+0xc4>)
 800808c:	681a      	ldr	r2, [r3, #0]
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	3304      	adds	r3, #4
 8008092:	4619      	mov	r1, r3
 8008094:	4610      	mov	r0, r2
 8008096:	f7fd fa18 	bl	80054ca <vListInsert>
 800809a:	e017      	b.n	80080cc <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800809c:	2300      	movs	r3, #0
 800809e:	9300      	str	r3, [sp, #0]
 80080a0:	2300      	movs	r3, #0
 80080a2:	693a      	ldr	r2, [r7, #16]
 80080a4:	2100      	movs	r1, #0
 80080a6:	68f8      	ldr	r0, [r7, #12]
 80080a8:	f7ff fd58 	bl	8007b5c <xTimerGenericCommand>
 80080ac:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d10b      	bne.n	80080cc <prvSwitchTimerLists+0x9c>
	__asm volatile
 80080b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080b8:	f383 8811 	msr	BASEPRI, r3
 80080bc:	f3bf 8f6f 	isb	sy
 80080c0:	f3bf 8f4f 	dsb	sy
 80080c4:	603b      	str	r3, [r7, #0]
}
 80080c6:	bf00      	nop
 80080c8:	bf00      	nop
 80080ca:	e7fd      	b.n	80080c8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80080cc:	4b09      	ldr	r3, [pc, #36]	@ (80080f4 <prvSwitchTimerLists+0xc4>)
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d1b0      	bne.n	8008038 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80080d6:	4b07      	ldr	r3, [pc, #28]	@ (80080f4 <prvSwitchTimerLists+0xc4>)
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80080dc:	4b06      	ldr	r3, [pc, #24]	@ (80080f8 <prvSwitchTimerLists+0xc8>)
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	4a04      	ldr	r2, [pc, #16]	@ (80080f4 <prvSwitchTimerLists+0xc4>)
 80080e2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80080e4:	4a04      	ldr	r2, [pc, #16]	@ (80080f8 <prvSwitchTimerLists+0xc8>)
 80080e6:	697b      	ldr	r3, [r7, #20]
 80080e8:	6013      	str	r3, [r2, #0]
}
 80080ea:	bf00      	nop
 80080ec:	3718      	adds	r7, #24
 80080ee:	46bd      	mov	sp, r7
 80080f0:	bd80      	pop	{r7, pc}
 80080f2:	bf00      	nop
 80080f4:	20001230 	.word	0x20001230
 80080f8:	20001234 	.word	0x20001234

080080fc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80080fc:	b580      	push	{r7, lr}
 80080fe:	b082      	sub	sp, #8
 8008100:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008102:	f000 f969 	bl	80083d8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008106:	4b15      	ldr	r3, [pc, #84]	@ (800815c <prvCheckForValidListAndQueue+0x60>)
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	2b00      	cmp	r3, #0
 800810c:	d120      	bne.n	8008150 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800810e:	4814      	ldr	r0, [pc, #80]	@ (8008160 <prvCheckForValidListAndQueue+0x64>)
 8008110:	f7fd f98a 	bl	8005428 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008114:	4813      	ldr	r0, [pc, #76]	@ (8008164 <prvCheckForValidListAndQueue+0x68>)
 8008116:	f7fd f987 	bl	8005428 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800811a:	4b13      	ldr	r3, [pc, #76]	@ (8008168 <prvCheckForValidListAndQueue+0x6c>)
 800811c:	4a10      	ldr	r2, [pc, #64]	@ (8008160 <prvCheckForValidListAndQueue+0x64>)
 800811e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008120:	4b12      	ldr	r3, [pc, #72]	@ (800816c <prvCheckForValidListAndQueue+0x70>)
 8008122:	4a10      	ldr	r2, [pc, #64]	@ (8008164 <prvCheckForValidListAndQueue+0x68>)
 8008124:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008126:	2300      	movs	r3, #0
 8008128:	9300      	str	r3, [sp, #0]
 800812a:	4b11      	ldr	r3, [pc, #68]	@ (8008170 <prvCheckForValidListAndQueue+0x74>)
 800812c:	4a11      	ldr	r2, [pc, #68]	@ (8008174 <prvCheckForValidListAndQueue+0x78>)
 800812e:	2110      	movs	r1, #16
 8008130:	200a      	movs	r0, #10
 8008132:	f7fd fa97 	bl	8005664 <xQueueGenericCreateStatic>
 8008136:	4603      	mov	r3, r0
 8008138:	4a08      	ldr	r2, [pc, #32]	@ (800815c <prvCheckForValidListAndQueue+0x60>)
 800813a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800813c:	4b07      	ldr	r3, [pc, #28]	@ (800815c <prvCheckForValidListAndQueue+0x60>)
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	2b00      	cmp	r3, #0
 8008142:	d005      	beq.n	8008150 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008144:	4b05      	ldr	r3, [pc, #20]	@ (800815c <prvCheckForValidListAndQueue+0x60>)
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	490b      	ldr	r1, [pc, #44]	@ (8008178 <prvCheckForValidListAndQueue+0x7c>)
 800814a:	4618      	mov	r0, r3
 800814c:	f7fe fb5c 	bl	8006808 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008150:	f000 f974 	bl	800843c <vPortExitCritical>
}
 8008154:	bf00      	nop
 8008156:	46bd      	mov	sp, r7
 8008158:	bd80      	pop	{r7, pc}
 800815a:	bf00      	nop
 800815c:	20001238 	.word	0x20001238
 8008160:	20001208 	.word	0x20001208
 8008164:	2000121c 	.word	0x2000121c
 8008168:	20001230 	.word	0x20001230
 800816c:	20001234 	.word	0x20001234
 8008170:	200012e4 	.word	0x200012e4
 8008174:	20001244 	.word	0x20001244
 8008178:	0800bea0 	.word	0x0800bea0

0800817c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800817c:	b480      	push	{r7}
 800817e:	b085      	sub	sp, #20
 8008180:	af00      	add	r7, sp, #0
 8008182:	60f8      	str	r0, [r7, #12]
 8008184:	60b9      	str	r1, [r7, #8]
 8008186:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	3b04      	subs	r3, #4
 800818c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008194:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	3b04      	subs	r3, #4
 800819a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800819c:	68bb      	ldr	r3, [r7, #8]
 800819e:	f023 0201 	bic.w	r2, r3, #1
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	3b04      	subs	r3, #4
 80081aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80081ac:	4a0c      	ldr	r2, [pc, #48]	@ (80081e0 <pxPortInitialiseStack+0x64>)
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	3b14      	subs	r3, #20
 80081b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80081b8:	687a      	ldr	r2, [r7, #4]
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	3b04      	subs	r3, #4
 80081c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	f06f 0202 	mvn.w	r2, #2
 80081ca:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	3b20      	subs	r3, #32
 80081d0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80081d2:	68fb      	ldr	r3, [r7, #12]
}
 80081d4:	4618      	mov	r0, r3
 80081d6:	3714      	adds	r7, #20
 80081d8:	46bd      	mov	sp, r7
 80081da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081de:	4770      	bx	lr
 80081e0:	080081e5 	.word	0x080081e5

080081e4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80081e4:	b480      	push	{r7}
 80081e6:	b085      	sub	sp, #20
 80081e8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80081ea:	2300      	movs	r3, #0
 80081ec:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80081ee:	4b13      	ldr	r3, [pc, #76]	@ (800823c <prvTaskExitError+0x58>)
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081f6:	d00b      	beq.n	8008210 <prvTaskExitError+0x2c>
	__asm volatile
 80081f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081fc:	f383 8811 	msr	BASEPRI, r3
 8008200:	f3bf 8f6f 	isb	sy
 8008204:	f3bf 8f4f 	dsb	sy
 8008208:	60fb      	str	r3, [r7, #12]
}
 800820a:	bf00      	nop
 800820c:	bf00      	nop
 800820e:	e7fd      	b.n	800820c <prvTaskExitError+0x28>
	__asm volatile
 8008210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008214:	f383 8811 	msr	BASEPRI, r3
 8008218:	f3bf 8f6f 	isb	sy
 800821c:	f3bf 8f4f 	dsb	sy
 8008220:	60bb      	str	r3, [r7, #8]
}
 8008222:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008224:	bf00      	nop
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	2b00      	cmp	r3, #0
 800822a:	d0fc      	beq.n	8008226 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800822c:	bf00      	nop
 800822e:	bf00      	nop
 8008230:	3714      	adds	r7, #20
 8008232:	46bd      	mov	sp, r7
 8008234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008238:	4770      	bx	lr
 800823a:	bf00      	nop
 800823c:	20000014 	.word	0x20000014

08008240 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008240:	4b07      	ldr	r3, [pc, #28]	@ (8008260 <pxCurrentTCBConst2>)
 8008242:	6819      	ldr	r1, [r3, #0]
 8008244:	6808      	ldr	r0, [r1, #0]
 8008246:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800824a:	f380 8809 	msr	PSP, r0
 800824e:	f3bf 8f6f 	isb	sy
 8008252:	f04f 0000 	mov.w	r0, #0
 8008256:	f380 8811 	msr	BASEPRI, r0
 800825a:	4770      	bx	lr
 800825c:	f3af 8000 	nop.w

08008260 <pxCurrentTCBConst2>:
 8008260:	20000d08 	.word	0x20000d08
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008264:	bf00      	nop
 8008266:	bf00      	nop

08008268 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008268:	4808      	ldr	r0, [pc, #32]	@ (800828c <prvPortStartFirstTask+0x24>)
 800826a:	6800      	ldr	r0, [r0, #0]
 800826c:	6800      	ldr	r0, [r0, #0]
 800826e:	f380 8808 	msr	MSP, r0
 8008272:	f04f 0000 	mov.w	r0, #0
 8008276:	f380 8814 	msr	CONTROL, r0
 800827a:	b662      	cpsie	i
 800827c:	b661      	cpsie	f
 800827e:	f3bf 8f4f 	dsb	sy
 8008282:	f3bf 8f6f 	isb	sy
 8008286:	df00      	svc	0
 8008288:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800828a:	bf00      	nop
 800828c:	e000ed08 	.word	0xe000ed08

08008290 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008290:	b580      	push	{r7, lr}
 8008292:	b086      	sub	sp, #24
 8008294:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008296:	4b47      	ldr	r3, [pc, #284]	@ (80083b4 <xPortStartScheduler+0x124>)
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	4a47      	ldr	r2, [pc, #284]	@ (80083b8 <xPortStartScheduler+0x128>)
 800829c:	4293      	cmp	r3, r2
 800829e:	d10b      	bne.n	80082b8 <xPortStartScheduler+0x28>
	__asm volatile
 80082a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082a4:	f383 8811 	msr	BASEPRI, r3
 80082a8:	f3bf 8f6f 	isb	sy
 80082ac:	f3bf 8f4f 	dsb	sy
 80082b0:	60fb      	str	r3, [r7, #12]
}
 80082b2:	bf00      	nop
 80082b4:	bf00      	nop
 80082b6:	e7fd      	b.n	80082b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80082b8:	4b3e      	ldr	r3, [pc, #248]	@ (80083b4 <xPortStartScheduler+0x124>)
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	4a3f      	ldr	r2, [pc, #252]	@ (80083bc <xPortStartScheduler+0x12c>)
 80082be:	4293      	cmp	r3, r2
 80082c0:	d10b      	bne.n	80082da <xPortStartScheduler+0x4a>
	__asm volatile
 80082c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082c6:	f383 8811 	msr	BASEPRI, r3
 80082ca:	f3bf 8f6f 	isb	sy
 80082ce:	f3bf 8f4f 	dsb	sy
 80082d2:	613b      	str	r3, [r7, #16]
}
 80082d4:	bf00      	nop
 80082d6:	bf00      	nop
 80082d8:	e7fd      	b.n	80082d6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80082da:	4b39      	ldr	r3, [pc, #228]	@ (80083c0 <xPortStartScheduler+0x130>)
 80082dc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80082de:	697b      	ldr	r3, [r7, #20]
 80082e0:	781b      	ldrb	r3, [r3, #0]
 80082e2:	b2db      	uxtb	r3, r3
 80082e4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80082e6:	697b      	ldr	r3, [r7, #20]
 80082e8:	22ff      	movs	r2, #255	@ 0xff
 80082ea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80082ec:	697b      	ldr	r3, [r7, #20]
 80082ee:	781b      	ldrb	r3, [r3, #0]
 80082f0:	b2db      	uxtb	r3, r3
 80082f2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80082f4:	78fb      	ldrb	r3, [r7, #3]
 80082f6:	b2db      	uxtb	r3, r3
 80082f8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80082fc:	b2da      	uxtb	r2, r3
 80082fe:	4b31      	ldr	r3, [pc, #196]	@ (80083c4 <xPortStartScheduler+0x134>)
 8008300:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008302:	4b31      	ldr	r3, [pc, #196]	@ (80083c8 <xPortStartScheduler+0x138>)
 8008304:	2207      	movs	r2, #7
 8008306:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008308:	e009      	b.n	800831e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800830a:	4b2f      	ldr	r3, [pc, #188]	@ (80083c8 <xPortStartScheduler+0x138>)
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	3b01      	subs	r3, #1
 8008310:	4a2d      	ldr	r2, [pc, #180]	@ (80083c8 <xPortStartScheduler+0x138>)
 8008312:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008314:	78fb      	ldrb	r3, [r7, #3]
 8008316:	b2db      	uxtb	r3, r3
 8008318:	005b      	lsls	r3, r3, #1
 800831a:	b2db      	uxtb	r3, r3
 800831c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800831e:	78fb      	ldrb	r3, [r7, #3]
 8008320:	b2db      	uxtb	r3, r3
 8008322:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008326:	2b80      	cmp	r3, #128	@ 0x80
 8008328:	d0ef      	beq.n	800830a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800832a:	4b27      	ldr	r3, [pc, #156]	@ (80083c8 <xPortStartScheduler+0x138>)
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	f1c3 0307 	rsb	r3, r3, #7
 8008332:	2b04      	cmp	r3, #4
 8008334:	d00b      	beq.n	800834e <xPortStartScheduler+0xbe>
	__asm volatile
 8008336:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800833a:	f383 8811 	msr	BASEPRI, r3
 800833e:	f3bf 8f6f 	isb	sy
 8008342:	f3bf 8f4f 	dsb	sy
 8008346:	60bb      	str	r3, [r7, #8]
}
 8008348:	bf00      	nop
 800834a:	bf00      	nop
 800834c:	e7fd      	b.n	800834a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800834e:	4b1e      	ldr	r3, [pc, #120]	@ (80083c8 <xPortStartScheduler+0x138>)
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	021b      	lsls	r3, r3, #8
 8008354:	4a1c      	ldr	r2, [pc, #112]	@ (80083c8 <xPortStartScheduler+0x138>)
 8008356:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008358:	4b1b      	ldr	r3, [pc, #108]	@ (80083c8 <xPortStartScheduler+0x138>)
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008360:	4a19      	ldr	r2, [pc, #100]	@ (80083c8 <xPortStartScheduler+0x138>)
 8008362:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	b2da      	uxtb	r2, r3
 8008368:	697b      	ldr	r3, [r7, #20]
 800836a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800836c:	4b17      	ldr	r3, [pc, #92]	@ (80083cc <xPortStartScheduler+0x13c>)
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	4a16      	ldr	r2, [pc, #88]	@ (80083cc <xPortStartScheduler+0x13c>)
 8008372:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008376:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008378:	4b14      	ldr	r3, [pc, #80]	@ (80083cc <xPortStartScheduler+0x13c>)
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	4a13      	ldr	r2, [pc, #76]	@ (80083cc <xPortStartScheduler+0x13c>)
 800837e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008382:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008384:	f000 f8da 	bl	800853c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008388:	4b11      	ldr	r3, [pc, #68]	@ (80083d0 <xPortStartScheduler+0x140>)
 800838a:	2200      	movs	r2, #0
 800838c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800838e:	f000 f8f9 	bl	8008584 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008392:	4b10      	ldr	r3, [pc, #64]	@ (80083d4 <xPortStartScheduler+0x144>)
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	4a0f      	ldr	r2, [pc, #60]	@ (80083d4 <xPortStartScheduler+0x144>)
 8008398:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800839c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800839e:	f7ff ff63 	bl	8008268 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80083a2:	f7fe fec7 	bl	8007134 <vTaskSwitchContext>
	prvTaskExitError();
 80083a6:	f7ff ff1d 	bl	80081e4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80083aa:	2300      	movs	r3, #0
}
 80083ac:	4618      	mov	r0, r3
 80083ae:	3718      	adds	r7, #24
 80083b0:	46bd      	mov	sp, r7
 80083b2:	bd80      	pop	{r7, pc}
 80083b4:	e000ed00 	.word	0xe000ed00
 80083b8:	410fc271 	.word	0x410fc271
 80083bc:	410fc270 	.word	0x410fc270
 80083c0:	e000e400 	.word	0xe000e400
 80083c4:	20001334 	.word	0x20001334
 80083c8:	20001338 	.word	0x20001338
 80083cc:	e000ed20 	.word	0xe000ed20
 80083d0:	20000014 	.word	0x20000014
 80083d4:	e000ef34 	.word	0xe000ef34

080083d8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80083d8:	b480      	push	{r7}
 80083da:	b083      	sub	sp, #12
 80083dc:	af00      	add	r7, sp, #0
	__asm volatile
 80083de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083e2:	f383 8811 	msr	BASEPRI, r3
 80083e6:	f3bf 8f6f 	isb	sy
 80083ea:	f3bf 8f4f 	dsb	sy
 80083ee:	607b      	str	r3, [r7, #4]
}
 80083f0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80083f2:	4b10      	ldr	r3, [pc, #64]	@ (8008434 <vPortEnterCritical+0x5c>)
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	3301      	adds	r3, #1
 80083f8:	4a0e      	ldr	r2, [pc, #56]	@ (8008434 <vPortEnterCritical+0x5c>)
 80083fa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80083fc:	4b0d      	ldr	r3, [pc, #52]	@ (8008434 <vPortEnterCritical+0x5c>)
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	2b01      	cmp	r3, #1
 8008402:	d110      	bne.n	8008426 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008404:	4b0c      	ldr	r3, [pc, #48]	@ (8008438 <vPortEnterCritical+0x60>)
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	b2db      	uxtb	r3, r3
 800840a:	2b00      	cmp	r3, #0
 800840c:	d00b      	beq.n	8008426 <vPortEnterCritical+0x4e>
	__asm volatile
 800840e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008412:	f383 8811 	msr	BASEPRI, r3
 8008416:	f3bf 8f6f 	isb	sy
 800841a:	f3bf 8f4f 	dsb	sy
 800841e:	603b      	str	r3, [r7, #0]
}
 8008420:	bf00      	nop
 8008422:	bf00      	nop
 8008424:	e7fd      	b.n	8008422 <vPortEnterCritical+0x4a>
	}
}
 8008426:	bf00      	nop
 8008428:	370c      	adds	r7, #12
 800842a:	46bd      	mov	sp, r7
 800842c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008430:	4770      	bx	lr
 8008432:	bf00      	nop
 8008434:	20000014 	.word	0x20000014
 8008438:	e000ed04 	.word	0xe000ed04

0800843c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800843c:	b480      	push	{r7}
 800843e:	b083      	sub	sp, #12
 8008440:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008442:	4b12      	ldr	r3, [pc, #72]	@ (800848c <vPortExitCritical+0x50>)
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d10b      	bne.n	8008462 <vPortExitCritical+0x26>
	__asm volatile
 800844a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800844e:	f383 8811 	msr	BASEPRI, r3
 8008452:	f3bf 8f6f 	isb	sy
 8008456:	f3bf 8f4f 	dsb	sy
 800845a:	607b      	str	r3, [r7, #4]
}
 800845c:	bf00      	nop
 800845e:	bf00      	nop
 8008460:	e7fd      	b.n	800845e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008462:	4b0a      	ldr	r3, [pc, #40]	@ (800848c <vPortExitCritical+0x50>)
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	3b01      	subs	r3, #1
 8008468:	4a08      	ldr	r2, [pc, #32]	@ (800848c <vPortExitCritical+0x50>)
 800846a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800846c:	4b07      	ldr	r3, [pc, #28]	@ (800848c <vPortExitCritical+0x50>)
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	2b00      	cmp	r3, #0
 8008472:	d105      	bne.n	8008480 <vPortExitCritical+0x44>
 8008474:	2300      	movs	r3, #0
 8008476:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008478:	683b      	ldr	r3, [r7, #0]
 800847a:	f383 8811 	msr	BASEPRI, r3
}
 800847e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008480:	bf00      	nop
 8008482:	370c      	adds	r7, #12
 8008484:	46bd      	mov	sp, r7
 8008486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800848a:	4770      	bx	lr
 800848c:	20000014 	.word	0x20000014

08008490 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008490:	f3ef 8009 	mrs	r0, PSP
 8008494:	f3bf 8f6f 	isb	sy
 8008498:	4b15      	ldr	r3, [pc, #84]	@ (80084f0 <pxCurrentTCBConst>)
 800849a:	681a      	ldr	r2, [r3, #0]
 800849c:	f01e 0f10 	tst.w	lr, #16
 80084a0:	bf08      	it	eq
 80084a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80084a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084aa:	6010      	str	r0, [r2, #0]
 80084ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80084b0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80084b4:	f380 8811 	msr	BASEPRI, r0
 80084b8:	f3bf 8f4f 	dsb	sy
 80084bc:	f3bf 8f6f 	isb	sy
 80084c0:	f7fe fe38 	bl	8007134 <vTaskSwitchContext>
 80084c4:	f04f 0000 	mov.w	r0, #0
 80084c8:	f380 8811 	msr	BASEPRI, r0
 80084cc:	bc09      	pop	{r0, r3}
 80084ce:	6819      	ldr	r1, [r3, #0]
 80084d0:	6808      	ldr	r0, [r1, #0]
 80084d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084d6:	f01e 0f10 	tst.w	lr, #16
 80084da:	bf08      	it	eq
 80084dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80084e0:	f380 8809 	msr	PSP, r0
 80084e4:	f3bf 8f6f 	isb	sy
 80084e8:	4770      	bx	lr
 80084ea:	bf00      	nop
 80084ec:	f3af 8000 	nop.w

080084f0 <pxCurrentTCBConst>:
 80084f0:	20000d08 	.word	0x20000d08
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80084f4:	bf00      	nop
 80084f6:	bf00      	nop

080084f8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80084f8:	b580      	push	{r7, lr}
 80084fa:	b082      	sub	sp, #8
 80084fc:	af00      	add	r7, sp, #0
	__asm volatile
 80084fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008502:	f383 8811 	msr	BASEPRI, r3
 8008506:	f3bf 8f6f 	isb	sy
 800850a:	f3bf 8f4f 	dsb	sy
 800850e:	607b      	str	r3, [r7, #4]
}
 8008510:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008512:	f7fe fd51 	bl	8006fb8 <xTaskIncrementTick>
 8008516:	4603      	mov	r3, r0
 8008518:	2b00      	cmp	r3, #0
 800851a:	d003      	beq.n	8008524 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800851c:	4b06      	ldr	r3, [pc, #24]	@ (8008538 <xPortSysTickHandler+0x40>)
 800851e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008522:	601a      	str	r2, [r3, #0]
 8008524:	2300      	movs	r3, #0
 8008526:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008528:	683b      	ldr	r3, [r7, #0]
 800852a:	f383 8811 	msr	BASEPRI, r3
}
 800852e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008530:	bf00      	nop
 8008532:	3708      	adds	r7, #8
 8008534:	46bd      	mov	sp, r7
 8008536:	bd80      	pop	{r7, pc}
 8008538:	e000ed04 	.word	0xe000ed04

0800853c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800853c:	b480      	push	{r7}
 800853e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008540:	4b0b      	ldr	r3, [pc, #44]	@ (8008570 <vPortSetupTimerInterrupt+0x34>)
 8008542:	2200      	movs	r2, #0
 8008544:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008546:	4b0b      	ldr	r3, [pc, #44]	@ (8008574 <vPortSetupTimerInterrupt+0x38>)
 8008548:	2200      	movs	r2, #0
 800854a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800854c:	4b0a      	ldr	r3, [pc, #40]	@ (8008578 <vPortSetupTimerInterrupt+0x3c>)
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	4a0a      	ldr	r2, [pc, #40]	@ (800857c <vPortSetupTimerInterrupt+0x40>)
 8008552:	fba2 2303 	umull	r2, r3, r2, r3
 8008556:	099b      	lsrs	r3, r3, #6
 8008558:	4a09      	ldr	r2, [pc, #36]	@ (8008580 <vPortSetupTimerInterrupt+0x44>)
 800855a:	3b01      	subs	r3, #1
 800855c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800855e:	4b04      	ldr	r3, [pc, #16]	@ (8008570 <vPortSetupTimerInterrupt+0x34>)
 8008560:	2207      	movs	r2, #7
 8008562:	601a      	str	r2, [r3, #0]
}
 8008564:	bf00      	nop
 8008566:	46bd      	mov	sp, r7
 8008568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856c:	4770      	bx	lr
 800856e:	bf00      	nop
 8008570:	e000e010 	.word	0xe000e010
 8008574:	e000e018 	.word	0xe000e018
 8008578:	20000008 	.word	0x20000008
 800857c:	10624dd3 	.word	0x10624dd3
 8008580:	e000e014 	.word	0xe000e014

08008584 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008584:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008594 <vPortEnableVFP+0x10>
 8008588:	6801      	ldr	r1, [r0, #0]
 800858a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800858e:	6001      	str	r1, [r0, #0]
 8008590:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008592:	bf00      	nop
 8008594:	e000ed88 	.word	0xe000ed88

08008598 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008598:	b480      	push	{r7}
 800859a:	b085      	sub	sp, #20
 800859c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800859e:	f3ef 8305 	mrs	r3, IPSR
 80085a2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	2b0f      	cmp	r3, #15
 80085a8:	d915      	bls.n	80085d6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80085aa:	4a18      	ldr	r2, [pc, #96]	@ (800860c <vPortValidateInterruptPriority+0x74>)
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	4413      	add	r3, r2
 80085b0:	781b      	ldrb	r3, [r3, #0]
 80085b2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80085b4:	4b16      	ldr	r3, [pc, #88]	@ (8008610 <vPortValidateInterruptPriority+0x78>)
 80085b6:	781b      	ldrb	r3, [r3, #0]
 80085b8:	7afa      	ldrb	r2, [r7, #11]
 80085ba:	429a      	cmp	r2, r3
 80085bc:	d20b      	bcs.n	80085d6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80085be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085c2:	f383 8811 	msr	BASEPRI, r3
 80085c6:	f3bf 8f6f 	isb	sy
 80085ca:	f3bf 8f4f 	dsb	sy
 80085ce:	607b      	str	r3, [r7, #4]
}
 80085d0:	bf00      	nop
 80085d2:	bf00      	nop
 80085d4:	e7fd      	b.n	80085d2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80085d6:	4b0f      	ldr	r3, [pc, #60]	@ (8008614 <vPortValidateInterruptPriority+0x7c>)
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80085de:	4b0e      	ldr	r3, [pc, #56]	@ (8008618 <vPortValidateInterruptPriority+0x80>)
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	429a      	cmp	r2, r3
 80085e4:	d90b      	bls.n	80085fe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80085e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085ea:	f383 8811 	msr	BASEPRI, r3
 80085ee:	f3bf 8f6f 	isb	sy
 80085f2:	f3bf 8f4f 	dsb	sy
 80085f6:	603b      	str	r3, [r7, #0]
}
 80085f8:	bf00      	nop
 80085fa:	bf00      	nop
 80085fc:	e7fd      	b.n	80085fa <vPortValidateInterruptPriority+0x62>
	}
 80085fe:	bf00      	nop
 8008600:	3714      	adds	r7, #20
 8008602:	46bd      	mov	sp, r7
 8008604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008608:	4770      	bx	lr
 800860a:	bf00      	nop
 800860c:	e000e3f0 	.word	0xe000e3f0
 8008610:	20001334 	.word	0x20001334
 8008614:	e000ed0c 	.word	0xe000ed0c
 8008618:	20001338 	.word	0x20001338

0800861c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800861c:	b580      	push	{r7, lr}
 800861e:	b08a      	sub	sp, #40	@ 0x28
 8008620:	af00      	add	r7, sp, #0
 8008622:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008624:	2300      	movs	r3, #0
 8008626:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008628:	f7fe fbf4 	bl	8006e14 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800862c:	4b5c      	ldr	r3, [pc, #368]	@ (80087a0 <pvPortMalloc+0x184>)
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	2b00      	cmp	r3, #0
 8008632:	d101      	bne.n	8008638 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008634:	f000 f924 	bl	8008880 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008638:	4b5a      	ldr	r3, [pc, #360]	@ (80087a4 <pvPortMalloc+0x188>)
 800863a:	681a      	ldr	r2, [r3, #0]
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	4013      	ands	r3, r2
 8008640:	2b00      	cmp	r3, #0
 8008642:	f040 8095 	bne.w	8008770 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	2b00      	cmp	r3, #0
 800864a:	d01e      	beq.n	800868a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800864c:	2208      	movs	r2, #8
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	4413      	add	r3, r2
 8008652:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	f003 0307 	and.w	r3, r3, #7
 800865a:	2b00      	cmp	r3, #0
 800865c:	d015      	beq.n	800868a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	f023 0307 	bic.w	r3, r3, #7
 8008664:	3308      	adds	r3, #8
 8008666:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	f003 0307 	and.w	r3, r3, #7
 800866e:	2b00      	cmp	r3, #0
 8008670:	d00b      	beq.n	800868a <pvPortMalloc+0x6e>
	__asm volatile
 8008672:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008676:	f383 8811 	msr	BASEPRI, r3
 800867a:	f3bf 8f6f 	isb	sy
 800867e:	f3bf 8f4f 	dsb	sy
 8008682:	617b      	str	r3, [r7, #20]
}
 8008684:	bf00      	nop
 8008686:	bf00      	nop
 8008688:	e7fd      	b.n	8008686 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	2b00      	cmp	r3, #0
 800868e:	d06f      	beq.n	8008770 <pvPortMalloc+0x154>
 8008690:	4b45      	ldr	r3, [pc, #276]	@ (80087a8 <pvPortMalloc+0x18c>)
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	687a      	ldr	r2, [r7, #4]
 8008696:	429a      	cmp	r2, r3
 8008698:	d86a      	bhi.n	8008770 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800869a:	4b44      	ldr	r3, [pc, #272]	@ (80087ac <pvPortMalloc+0x190>)
 800869c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800869e:	4b43      	ldr	r3, [pc, #268]	@ (80087ac <pvPortMalloc+0x190>)
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80086a4:	e004      	b.n	80086b0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80086a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086a8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80086aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80086b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086b2:	685b      	ldr	r3, [r3, #4]
 80086b4:	687a      	ldr	r2, [r7, #4]
 80086b6:	429a      	cmp	r2, r3
 80086b8:	d903      	bls.n	80086c2 <pvPortMalloc+0xa6>
 80086ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d1f1      	bne.n	80086a6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80086c2:	4b37      	ldr	r3, [pc, #220]	@ (80087a0 <pvPortMalloc+0x184>)
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80086c8:	429a      	cmp	r2, r3
 80086ca:	d051      	beq.n	8008770 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80086cc:	6a3b      	ldr	r3, [r7, #32]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	2208      	movs	r2, #8
 80086d2:	4413      	add	r3, r2
 80086d4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80086d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086d8:	681a      	ldr	r2, [r3, #0]
 80086da:	6a3b      	ldr	r3, [r7, #32]
 80086dc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80086de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086e0:	685a      	ldr	r2, [r3, #4]
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	1ad2      	subs	r2, r2, r3
 80086e6:	2308      	movs	r3, #8
 80086e8:	005b      	lsls	r3, r3, #1
 80086ea:	429a      	cmp	r2, r3
 80086ec:	d920      	bls.n	8008730 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80086ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	4413      	add	r3, r2
 80086f4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80086f6:	69bb      	ldr	r3, [r7, #24]
 80086f8:	f003 0307 	and.w	r3, r3, #7
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d00b      	beq.n	8008718 <pvPortMalloc+0xfc>
	__asm volatile
 8008700:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008704:	f383 8811 	msr	BASEPRI, r3
 8008708:	f3bf 8f6f 	isb	sy
 800870c:	f3bf 8f4f 	dsb	sy
 8008710:	613b      	str	r3, [r7, #16]
}
 8008712:	bf00      	nop
 8008714:	bf00      	nop
 8008716:	e7fd      	b.n	8008714 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800871a:	685a      	ldr	r2, [r3, #4]
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	1ad2      	subs	r2, r2, r3
 8008720:	69bb      	ldr	r3, [r7, #24]
 8008722:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008726:	687a      	ldr	r2, [r7, #4]
 8008728:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800872a:	69b8      	ldr	r0, [r7, #24]
 800872c:	f000 f90a 	bl	8008944 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008730:	4b1d      	ldr	r3, [pc, #116]	@ (80087a8 <pvPortMalloc+0x18c>)
 8008732:	681a      	ldr	r2, [r3, #0]
 8008734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008736:	685b      	ldr	r3, [r3, #4]
 8008738:	1ad3      	subs	r3, r2, r3
 800873a:	4a1b      	ldr	r2, [pc, #108]	@ (80087a8 <pvPortMalloc+0x18c>)
 800873c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800873e:	4b1a      	ldr	r3, [pc, #104]	@ (80087a8 <pvPortMalloc+0x18c>)
 8008740:	681a      	ldr	r2, [r3, #0]
 8008742:	4b1b      	ldr	r3, [pc, #108]	@ (80087b0 <pvPortMalloc+0x194>)
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	429a      	cmp	r2, r3
 8008748:	d203      	bcs.n	8008752 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800874a:	4b17      	ldr	r3, [pc, #92]	@ (80087a8 <pvPortMalloc+0x18c>)
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	4a18      	ldr	r2, [pc, #96]	@ (80087b0 <pvPortMalloc+0x194>)
 8008750:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008754:	685a      	ldr	r2, [r3, #4]
 8008756:	4b13      	ldr	r3, [pc, #76]	@ (80087a4 <pvPortMalloc+0x188>)
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	431a      	orrs	r2, r3
 800875c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800875e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008762:	2200      	movs	r2, #0
 8008764:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008766:	4b13      	ldr	r3, [pc, #76]	@ (80087b4 <pvPortMalloc+0x198>)
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	3301      	adds	r3, #1
 800876c:	4a11      	ldr	r2, [pc, #68]	@ (80087b4 <pvPortMalloc+0x198>)
 800876e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008770:	f7fe fb5e 	bl	8006e30 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008774:	69fb      	ldr	r3, [r7, #28]
 8008776:	f003 0307 	and.w	r3, r3, #7
 800877a:	2b00      	cmp	r3, #0
 800877c:	d00b      	beq.n	8008796 <pvPortMalloc+0x17a>
	__asm volatile
 800877e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008782:	f383 8811 	msr	BASEPRI, r3
 8008786:	f3bf 8f6f 	isb	sy
 800878a:	f3bf 8f4f 	dsb	sy
 800878e:	60fb      	str	r3, [r7, #12]
}
 8008790:	bf00      	nop
 8008792:	bf00      	nop
 8008794:	e7fd      	b.n	8008792 <pvPortMalloc+0x176>
	return pvReturn;
 8008796:	69fb      	ldr	r3, [r7, #28]
}
 8008798:	4618      	mov	r0, r3
 800879a:	3728      	adds	r7, #40	@ 0x28
 800879c:	46bd      	mov	sp, r7
 800879e:	bd80      	pop	{r7, pc}
 80087a0:	20004f44 	.word	0x20004f44
 80087a4:	20004f58 	.word	0x20004f58
 80087a8:	20004f48 	.word	0x20004f48
 80087ac:	20004f3c 	.word	0x20004f3c
 80087b0:	20004f4c 	.word	0x20004f4c
 80087b4:	20004f50 	.word	0x20004f50

080087b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80087b8:	b580      	push	{r7, lr}
 80087ba:	b086      	sub	sp, #24
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d04f      	beq.n	800886a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80087ca:	2308      	movs	r3, #8
 80087cc:	425b      	negs	r3, r3
 80087ce:	697a      	ldr	r2, [r7, #20]
 80087d0:	4413      	add	r3, r2
 80087d2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80087d4:	697b      	ldr	r3, [r7, #20]
 80087d6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80087d8:	693b      	ldr	r3, [r7, #16]
 80087da:	685a      	ldr	r2, [r3, #4]
 80087dc:	4b25      	ldr	r3, [pc, #148]	@ (8008874 <vPortFree+0xbc>)
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	4013      	ands	r3, r2
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d10b      	bne.n	80087fe <vPortFree+0x46>
	__asm volatile
 80087e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087ea:	f383 8811 	msr	BASEPRI, r3
 80087ee:	f3bf 8f6f 	isb	sy
 80087f2:	f3bf 8f4f 	dsb	sy
 80087f6:	60fb      	str	r3, [r7, #12]
}
 80087f8:	bf00      	nop
 80087fa:	bf00      	nop
 80087fc:	e7fd      	b.n	80087fa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80087fe:	693b      	ldr	r3, [r7, #16]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	2b00      	cmp	r3, #0
 8008804:	d00b      	beq.n	800881e <vPortFree+0x66>
	__asm volatile
 8008806:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800880a:	f383 8811 	msr	BASEPRI, r3
 800880e:	f3bf 8f6f 	isb	sy
 8008812:	f3bf 8f4f 	dsb	sy
 8008816:	60bb      	str	r3, [r7, #8]
}
 8008818:	bf00      	nop
 800881a:	bf00      	nop
 800881c:	e7fd      	b.n	800881a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800881e:	693b      	ldr	r3, [r7, #16]
 8008820:	685a      	ldr	r2, [r3, #4]
 8008822:	4b14      	ldr	r3, [pc, #80]	@ (8008874 <vPortFree+0xbc>)
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	4013      	ands	r3, r2
 8008828:	2b00      	cmp	r3, #0
 800882a:	d01e      	beq.n	800886a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800882c:	693b      	ldr	r3, [r7, #16]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d11a      	bne.n	800886a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008834:	693b      	ldr	r3, [r7, #16]
 8008836:	685a      	ldr	r2, [r3, #4]
 8008838:	4b0e      	ldr	r3, [pc, #56]	@ (8008874 <vPortFree+0xbc>)
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	43db      	mvns	r3, r3
 800883e:	401a      	ands	r2, r3
 8008840:	693b      	ldr	r3, [r7, #16]
 8008842:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008844:	f7fe fae6 	bl	8006e14 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008848:	693b      	ldr	r3, [r7, #16]
 800884a:	685a      	ldr	r2, [r3, #4]
 800884c:	4b0a      	ldr	r3, [pc, #40]	@ (8008878 <vPortFree+0xc0>)
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	4413      	add	r3, r2
 8008852:	4a09      	ldr	r2, [pc, #36]	@ (8008878 <vPortFree+0xc0>)
 8008854:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008856:	6938      	ldr	r0, [r7, #16]
 8008858:	f000 f874 	bl	8008944 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800885c:	4b07      	ldr	r3, [pc, #28]	@ (800887c <vPortFree+0xc4>)
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	3301      	adds	r3, #1
 8008862:	4a06      	ldr	r2, [pc, #24]	@ (800887c <vPortFree+0xc4>)
 8008864:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008866:	f7fe fae3 	bl	8006e30 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800886a:	bf00      	nop
 800886c:	3718      	adds	r7, #24
 800886e:	46bd      	mov	sp, r7
 8008870:	bd80      	pop	{r7, pc}
 8008872:	bf00      	nop
 8008874:	20004f58 	.word	0x20004f58
 8008878:	20004f48 	.word	0x20004f48
 800887c:	20004f54 	.word	0x20004f54

08008880 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008880:	b480      	push	{r7}
 8008882:	b085      	sub	sp, #20
 8008884:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008886:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800888a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800888c:	4b27      	ldr	r3, [pc, #156]	@ (800892c <prvHeapInit+0xac>)
 800888e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	f003 0307 	and.w	r3, r3, #7
 8008896:	2b00      	cmp	r3, #0
 8008898:	d00c      	beq.n	80088b4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	3307      	adds	r3, #7
 800889e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	f023 0307 	bic.w	r3, r3, #7
 80088a6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80088a8:	68ba      	ldr	r2, [r7, #8]
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	1ad3      	subs	r3, r2, r3
 80088ae:	4a1f      	ldr	r2, [pc, #124]	@ (800892c <prvHeapInit+0xac>)
 80088b0:	4413      	add	r3, r2
 80088b2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80088b8:	4a1d      	ldr	r2, [pc, #116]	@ (8008930 <prvHeapInit+0xb0>)
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80088be:	4b1c      	ldr	r3, [pc, #112]	@ (8008930 <prvHeapInit+0xb0>)
 80088c0:	2200      	movs	r2, #0
 80088c2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	68ba      	ldr	r2, [r7, #8]
 80088c8:	4413      	add	r3, r2
 80088ca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80088cc:	2208      	movs	r2, #8
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	1a9b      	subs	r3, r3, r2
 80088d2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	f023 0307 	bic.w	r3, r3, #7
 80088da:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	4a15      	ldr	r2, [pc, #84]	@ (8008934 <prvHeapInit+0xb4>)
 80088e0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80088e2:	4b14      	ldr	r3, [pc, #80]	@ (8008934 <prvHeapInit+0xb4>)
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	2200      	movs	r2, #0
 80088e8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80088ea:	4b12      	ldr	r3, [pc, #72]	@ (8008934 <prvHeapInit+0xb4>)
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	2200      	movs	r2, #0
 80088f0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80088f6:	683b      	ldr	r3, [r7, #0]
 80088f8:	68fa      	ldr	r2, [r7, #12]
 80088fa:	1ad2      	subs	r2, r2, r3
 80088fc:	683b      	ldr	r3, [r7, #0]
 80088fe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008900:	4b0c      	ldr	r3, [pc, #48]	@ (8008934 <prvHeapInit+0xb4>)
 8008902:	681a      	ldr	r2, [r3, #0]
 8008904:	683b      	ldr	r3, [r7, #0]
 8008906:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008908:	683b      	ldr	r3, [r7, #0]
 800890a:	685b      	ldr	r3, [r3, #4]
 800890c:	4a0a      	ldr	r2, [pc, #40]	@ (8008938 <prvHeapInit+0xb8>)
 800890e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008910:	683b      	ldr	r3, [r7, #0]
 8008912:	685b      	ldr	r3, [r3, #4]
 8008914:	4a09      	ldr	r2, [pc, #36]	@ (800893c <prvHeapInit+0xbc>)
 8008916:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008918:	4b09      	ldr	r3, [pc, #36]	@ (8008940 <prvHeapInit+0xc0>)
 800891a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800891e:	601a      	str	r2, [r3, #0]
}
 8008920:	bf00      	nop
 8008922:	3714      	adds	r7, #20
 8008924:	46bd      	mov	sp, r7
 8008926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892a:	4770      	bx	lr
 800892c:	2000133c 	.word	0x2000133c
 8008930:	20004f3c 	.word	0x20004f3c
 8008934:	20004f44 	.word	0x20004f44
 8008938:	20004f4c 	.word	0x20004f4c
 800893c:	20004f48 	.word	0x20004f48
 8008940:	20004f58 	.word	0x20004f58

08008944 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008944:	b480      	push	{r7}
 8008946:	b085      	sub	sp, #20
 8008948:	af00      	add	r7, sp, #0
 800894a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800894c:	4b28      	ldr	r3, [pc, #160]	@ (80089f0 <prvInsertBlockIntoFreeList+0xac>)
 800894e:	60fb      	str	r3, [r7, #12]
 8008950:	e002      	b.n	8008958 <prvInsertBlockIntoFreeList+0x14>
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	60fb      	str	r3, [r7, #12]
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	687a      	ldr	r2, [r7, #4]
 800895e:	429a      	cmp	r2, r3
 8008960:	d8f7      	bhi.n	8008952 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	685b      	ldr	r3, [r3, #4]
 800896a:	68ba      	ldr	r2, [r7, #8]
 800896c:	4413      	add	r3, r2
 800896e:	687a      	ldr	r2, [r7, #4]
 8008970:	429a      	cmp	r2, r3
 8008972:	d108      	bne.n	8008986 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	685a      	ldr	r2, [r3, #4]
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	685b      	ldr	r3, [r3, #4]
 800897c:	441a      	add	r2, r3
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	685b      	ldr	r3, [r3, #4]
 800898e:	68ba      	ldr	r2, [r7, #8]
 8008990:	441a      	add	r2, r3
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	429a      	cmp	r2, r3
 8008998:	d118      	bne.n	80089cc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	681a      	ldr	r2, [r3, #0]
 800899e:	4b15      	ldr	r3, [pc, #84]	@ (80089f4 <prvInsertBlockIntoFreeList+0xb0>)
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	429a      	cmp	r2, r3
 80089a4:	d00d      	beq.n	80089c2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	685a      	ldr	r2, [r3, #4]
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	685b      	ldr	r3, [r3, #4]
 80089b0:	441a      	add	r2, r3
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	681a      	ldr	r2, [r3, #0]
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	601a      	str	r2, [r3, #0]
 80089c0:	e008      	b.n	80089d4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80089c2:	4b0c      	ldr	r3, [pc, #48]	@ (80089f4 <prvInsertBlockIntoFreeList+0xb0>)
 80089c4:	681a      	ldr	r2, [r3, #0]
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	601a      	str	r2, [r3, #0]
 80089ca:	e003      	b.n	80089d4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	681a      	ldr	r2, [r3, #0]
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80089d4:	68fa      	ldr	r2, [r7, #12]
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	429a      	cmp	r2, r3
 80089da:	d002      	beq.n	80089e2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	687a      	ldr	r2, [r7, #4]
 80089e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80089e2:	bf00      	nop
 80089e4:	3714      	adds	r7, #20
 80089e6:	46bd      	mov	sp, r7
 80089e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ec:	4770      	bx	lr
 80089ee:	bf00      	nop
 80089f0:	20004f3c 	.word	0x20004f3c
 80089f4:	20004f44 	.word	0x20004f44

080089f8 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 80089f8:	b580      	push	{r7, lr}
 80089fa:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 80089fc:	4803      	ldr	r0, [pc, #12]	@ (8008a0c <_cbSendSystemDesc+0x14>)
 80089fe:	f001 fd91 	bl	800a524 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8008a02:	4803      	ldr	r0, [pc, #12]	@ (8008a10 <_cbSendSystemDesc+0x18>)
 8008a04:	f001 fd8e 	bl	800a524 <SEGGER_SYSVIEW_SendSysDesc>
}
 8008a08:	bf00      	nop
 8008a0a:	bd80      	pop	{r7, pc}
 8008a0c:	0800bea8 	.word	0x0800bea8
 8008a10:	0800bedc 	.word	0x0800bedc

08008a14 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8008a14:	b580      	push	{r7, lr}
 8008a16:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8008a18:	4b06      	ldr	r3, [pc, #24]	@ (8008a34 <SEGGER_SYSVIEW_Conf+0x20>)
 8008a1a:	6818      	ldr	r0, [r3, #0]
 8008a1c:	4b05      	ldr	r3, [pc, #20]	@ (8008a34 <SEGGER_SYSVIEW_Conf+0x20>)
 8008a1e:	6819      	ldr	r1, [r3, #0]
 8008a20:	4b05      	ldr	r3, [pc, #20]	@ (8008a38 <SEGGER_SYSVIEW_Conf+0x24>)
 8008a22:	4a06      	ldr	r2, [pc, #24]	@ (8008a3c <SEGGER_SYSVIEW_Conf+0x28>)
 8008a24:	f001 f8fa 	bl	8009c1c <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8008a28:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8008a2c:	f001 f93a 	bl	8009ca4 <SEGGER_SYSVIEW_SetRAMBase>
}
 8008a30:	bf00      	nop
 8008a32:	bd80      	pop	{r7, pc}
 8008a34:	20000008 	.word	0x20000008
 8008a38:	080089f9 	.word	0x080089f9
 8008a3c:	0800c7a0 	.word	0x0800c7a0

08008a40 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8008a40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008a42:	b085      	sub	sp, #20
 8008a44:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8008a46:	2300      	movs	r3, #0
 8008a48:	607b      	str	r3, [r7, #4]
 8008a4a:	e048      	b.n	8008ade <_cbSendTaskList+0x9e>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
 8008a4c:	4929      	ldr	r1, [pc, #164]	@ (8008af4 <_cbSendTaskList+0xb4>)
 8008a4e:	687a      	ldr	r2, [r7, #4]
 8008a50:	4613      	mov	r3, r2
 8008a52:	009b      	lsls	r3, r3, #2
 8008a54:	4413      	add	r3, r2
 8008a56:	009b      	lsls	r3, r3, #2
 8008a58:	440b      	add	r3, r1
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	4618      	mov	r0, r3
 8008a5e:	f7fe fdbb 	bl	80075d8 <uxTaskGetStackHighWaterMark>
 8008a62:	4601      	mov	r1, r0
 8008a64:	4823      	ldr	r0, [pc, #140]	@ (8008af4 <_cbSendTaskList+0xb4>)
 8008a66:	687a      	ldr	r2, [r7, #4]
 8008a68:	4613      	mov	r3, r2
 8008a6a:	009b      	lsls	r3, r3, #2
 8008a6c:	4413      	add	r3, r2
 8008a6e:	009b      	lsls	r3, r3, #2
 8008a70:	4403      	add	r3, r0
 8008a72:	3310      	adds	r3, #16
 8008a74:	6019      	str	r1, [r3, #0]
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8008a76:	491f      	ldr	r1, [pc, #124]	@ (8008af4 <_cbSendTaskList+0xb4>)
 8008a78:	687a      	ldr	r2, [r7, #4]
 8008a7a:	4613      	mov	r3, r2
 8008a7c:	009b      	lsls	r3, r3, #2
 8008a7e:	4413      	add	r3, r2
 8008a80:	009b      	lsls	r3, r3, #2
 8008a82:	440b      	add	r3, r1
 8008a84:	6818      	ldr	r0, [r3, #0]
 8008a86:	491b      	ldr	r1, [pc, #108]	@ (8008af4 <_cbSendTaskList+0xb4>)
 8008a88:	687a      	ldr	r2, [r7, #4]
 8008a8a:	4613      	mov	r3, r2
 8008a8c:	009b      	lsls	r3, r3, #2
 8008a8e:	4413      	add	r3, r2
 8008a90:	009b      	lsls	r3, r3, #2
 8008a92:	440b      	add	r3, r1
 8008a94:	3304      	adds	r3, #4
 8008a96:	6819      	ldr	r1, [r3, #0]
 8008a98:	4c16      	ldr	r4, [pc, #88]	@ (8008af4 <_cbSendTaskList+0xb4>)
 8008a9a:	687a      	ldr	r2, [r7, #4]
 8008a9c:	4613      	mov	r3, r2
 8008a9e:	009b      	lsls	r3, r3, #2
 8008aa0:	4413      	add	r3, r2
 8008aa2:	009b      	lsls	r3, r3, #2
 8008aa4:	4423      	add	r3, r4
 8008aa6:	3308      	adds	r3, #8
 8008aa8:	681c      	ldr	r4, [r3, #0]
 8008aaa:	4d12      	ldr	r5, [pc, #72]	@ (8008af4 <_cbSendTaskList+0xb4>)
 8008aac:	687a      	ldr	r2, [r7, #4]
 8008aae:	4613      	mov	r3, r2
 8008ab0:	009b      	lsls	r3, r3, #2
 8008ab2:	4413      	add	r3, r2
 8008ab4:	009b      	lsls	r3, r3, #2
 8008ab6:	442b      	add	r3, r5
 8008ab8:	330c      	adds	r3, #12
 8008aba:	681d      	ldr	r5, [r3, #0]
 8008abc:	4e0d      	ldr	r6, [pc, #52]	@ (8008af4 <_cbSendTaskList+0xb4>)
 8008abe:	687a      	ldr	r2, [r7, #4]
 8008ac0:	4613      	mov	r3, r2
 8008ac2:	009b      	lsls	r3, r3, #2
 8008ac4:	4413      	add	r3, r2
 8008ac6:	009b      	lsls	r3, r3, #2
 8008ac8:	4433      	add	r3, r6
 8008aca:	3310      	adds	r3, #16
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	9300      	str	r3, [sp, #0]
 8008ad0:	462b      	mov	r3, r5
 8008ad2:	4622      	mov	r2, r4
 8008ad4:	f000 f8be 	bl	8008c54 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	3301      	adds	r3, #1
 8008adc:	607b      	str	r3, [r7, #4]
 8008ade:	4b06      	ldr	r3, [pc, #24]	@ (8008af8 <_cbSendTaskList+0xb8>)
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	687a      	ldr	r2, [r7, #4]
 8008ae4:	429a      	cmp	r2, r3
 8008ae6:	d3b1      	bcc.n	8008a4c <_cbSendTaskList+0xc>
  }
}
 8008ae8:	bf00      	nop
 8008aea:	bf00      	nop
 8008aec:	370c      	adds	r7, #12
 8008aee:	46bd      	mov	sp, r7
 8008af0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008af2:	bf00      	nop
 8008af4:	20004f5c 	.word	0x20004f5c
 8008af8:	20004ffc 	.word	0x20004ffc

08008afc <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8008afc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008b00:	b082      	sub	sp, #8
 8008b02:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8008b04:	f7fe fa46 	bl	8006f94 <xTaskGetTickCountFromISR>
 8008b08:	4603      	mov	r3, r0
 8008b0a:	2200      	movs	r2, #0
 8008b0c:	469a      	mov	sl, r3
 8008b0e:	4693      	mov	fp, r2
 8008b10:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8008b14:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008b18:	4602      	mov	r2, r0
 8008b1a:	460b      	mov	r3, r1
 8008b1c:	f04f 0a00 	mov.w	sl, #0
 8008b20:	f04f 0b00 	mov.w	fp, #0
 8008b24:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 8008b28:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8008b2c:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8008b30:	4652      	mov	r2, sl
 8008b32:	465b      	mov	r3, fp
 8008b34:	1a14      	subs	r4, r2, r0
 8008b36:	eb63 0501 	sbc.w	r5, r3, r1
 8008b3a:	f04f 0200 	mov.w	r2, #0
 8008b3e:	f04f 0300 	mov.w	r3, #0
 8008b42:	00ab      	lsls	r3, r5, #2
 8008b44:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8008b48:	00a2      	lsls	r2, r4, #2
 8008b4a:	4614      	mov	r4, r2
 8008b4c:	461d      	mov	r5, r3
 8008b4e:	eb14 0800 	adds.w	r8, r4, r0
 8008b52:	eb45 0901 	adc.w	r9, r5, r1
 8008b56:	f04f 0200 	mov.w	r2, #0
 8008b5a:	f04f 0300 	mov.w	r3, #0
 8008b5e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008b62:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008b66:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008b6a:	4690      	mov	r8, r2
 8008b6c:	4699      	mov	r9, r3
 8008b6e:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8008b72:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8008b76:	4610      	mov	r0, r2
 8008b78:	4619      	mov	r1, r3
 8008b7a:	3708      	adds	r7, #8
 8008b7c:	46bd      	mov	sp, r7
 8008b7e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08008b84 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8008b84:	b580      	push	{r7, lr}
 8008b86:	b086      	sub	sp, #24
 8008b88:	af02      	add	r7, sp, #8
 8008b8a:	60f8      	str	r0, [r7, #12]
 8008b8c:	60b9      	str	r1, [r7, #8]
 8008b8e:	607a      	str	r2, [r7, #4]
 8008b90:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8008b92:	2205      	movs	r2, #5
 8008b94:	492b      	ldr	r1, [pc, #172]	@ (8008c44 <SYSVIEW_AddTask+0xc0>)
 8008b96:	68b8      	ldr	r0, [r7, #8]
 8008b98:	f002 f8e9 	bl	800ad6e <memcmp>
 8008b9c:	4603      	mov	r3, r0
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d04b      	beq.n	8008c3a <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8008ba2:	4b29      	ldr	r3, [pc, #164]	@ (8008c48 <SYSVIEW_AddTask+0xc4>)
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	2b07      	cmp	r3, #7
 8008ba8:	d903      	bls.n	8008bb2 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8008baa:	4828      	ldr	r0, [pc, #160]	@ (8008c4c <SYSVIEW_AddTask+0xc8>)
 8008bac:	f001 fede 	bl	800a96c <SEGGER_SYSVIEW_Warn>
    return;
 8008bb0:	e044      	b.n	8008c3c <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8008bb2:	4b25      	ldr	r3, [pc, #148]	@ (8008c48 <SYSVIEW_AddTask+0xc4>)
 8008bb4:	681a      	ldr	r2, [r3, #0]
 8008bb6:	4926      	ldr	r1, [pc, #152]	@ (8008c50 <SYSVIEW_AddTask+0xcc>)
 8008bb8:	4613      	mov	r3, r2
 8008bba:	009b      	lsls	r3, r3, #2
 8008bbc:	4413      	add	r3, r2
 8008bbe:	009b      	lsls	r3, r3, #2
 8008bc0:	440b      	add	r3, r1
 8008bc2:	68fa      	ldr	r2, [r7, #12]
 8008bc4:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8008bc6:	4b20      	ldr	r3, [pc, #128]	@ (8008c48 <SYSVIEW_AddTask+0xc4>)
 8008bc8:	681a      	ldr	r2, [r3, #0]
 8008bca:	4921      	ldr	r1, [pc, #132]	@ (8008c50 <SYSVIEW_AddTask+0xcc>)
 8008bcc:	4613      	mov	r3, r2
 8008bce:	009b      	lsls	r3, r3, #2
 8008bd0:	4413      	add	r3, r2
 8008bd2:	009b      	lsls	r3, r3, #2
 8008bd4:	440b      	add	r3, r1
 8008bd6:	3304      	adds	r3, #4
 8008bd8:	68ba      	ldr	r2, [r7, #8]
 8008bda:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8008bdc:	4b1a      	ldr	r3, [pc, #104]	@ (8008c48 <SYSVIEW_AddTask+0xc4>)
 8008bde:	681a      	ldr	r2, [r3, #0]
 8008be0:	491b      	ldr	r1, [pc, #108]	@ (8008c50 <SYSVIEW_AddTask+0xcc>)
 8008be2:	4613      	mov	r3, r2
 8008be4:	009b      	lsls	r3, r3, #2
 8008be6:	4413      	add	r3, r2
 8008be8:	009b      	lsls	r3, r3, #2
 8008bea:	440b      	add	r3, r1
 8008bec:	3308      	adds	r3, #8
 8008bee:	687a      	ldr	r2, [r7, #4]
 8008bf0:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8008bf2:	4b15      	ldr	r3, [pc, #84]	@ (8008c48 <SYSVIEW_AddTask+0xc4>)
 8008bf4:	681a      	ldr	r2, [r3, #0]
 8008bf6:	4916      	ldr	r1, [pc, #88]	@ (8008c50 <SYSVIEW_AddTask+0xcc>)
 8008bf8:	4613      	mov	r3, r2
 8008bfa:	009b      	lsls	r3, r3, #2
 8008bfc:	4413      	add	r3, r2
 8008bfe:	009b      	lsls	r3, r3, #2
 8008c00:	440b      	add	r3, r1
 8008c02:	330c      	adds	r3, #12
 8008c04:	683a      	ldr	r2, [r7, #0]
 8008c06:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8008c08:	4b0f      	ldr	r3, [pc, #60]	@ (8008c48 <SYSVIEW_AddTask+0xc4>)
 8008c0a:	681a      	ldr	r2, [r3, #0]
 8008c0c:	4910      	ldr	r1, [pc, #64]	@ (8008c50 <SYSVIEW_AddTask+0xcc>)
 8008c0e:	4613      	mov	r3, r2
 8008c10:	009b      	lsls	r3, r3, #2
 8008c12:	4413      	add	r3, r2
 8008c14:	009b      	lsls	r3, r3, #2
 8008c16:	440b      	add	r3, r1
 8008c18:	3310      	adds	r3, #16
 8008c1a:	69ba      	ldr	r2, [r7, #24]
 8008c1c:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8008c1e:	4b0a      	ldr	r3, [pc, #40]	@ (8008c48 <SYSVIEW_AddTask+0xc4>)
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	3301      	adds	r3, #1
 8008c24:	4a08      	ldr	r2, [pc, #32]	@ (8008c48 <SYSVIEW_AddTask+0xc4>)
 8008c26:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8008c28:	69bb      	ldr	r3, [r7, #24]
 8008c2a:	9300      	str	r3, [sp, #0]
 8008c2c:	683b      	ldr	r3, [r7, #0]
 8008c2e:	687a      	ldr	r2, [r7, #4]
 8008c30:	68b9      	ldr	r1, [r7, #8]
 8008c32:	68f8      	ldr	r0, [r7, #12]
 8008c34:	f000 f80e 	bl	8008c54 <SYSVIEW_SendTaskInfo>
 8008c38:	e000      	b.n	8008c3c <SYSVIEW_AddTask+0xb8>
    return;
 8008c3a:	bf00      	nop

}
 8008c3c:	3710      	adds	r7, #16
 8008c3e:	46bd      	mov	sp, r7
 8008c40:	bd80      	pop	{r7, pc}
 8008c42:	bf00      	nop
 8008c44:	0800beec 	.word	0x0800beec
 8008c48:	20004ffc 	.word	0x20004ffc
 8008c4c:	0800bef4 	.word	0x0800bef4
 8008c50:	20004f5c 	.word	0x20004f5c

08008c54 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8008c54:	b580      	push	{r7, lr}
 8008c56:	b08a      	sub	sp, #40	@ 0x28
 8008c58:	af00      	add	r7, sp, #0
 8008c5a:	60f8      	str	r0, [r7, #12]
 8008c5c:	60b9      	str	r1, [r7, #8]
 8008c5e:	607a      	str	r2, [r7, #4]
 8008c60:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8008c62:	f107 0314 	add.w	r3, r7, #20
 8008c66:	2214      	movs	r2, #20
 8008c68:	2100      	movs	r1, #0
 8008c6a:	4618      	mov	r0, r3
 8008c6c:	f002 f8a9 	bl	800adc2 <memset>
  TaskInfo.TaskID     = TaskID;
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8008c74:	68bb      	ldr	r3, [r7, #8]
 8008c76:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8008c7c:	683b      	ldr	r3, [r7, #0]
 8008c7e:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8008c80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c82:	627b      	str	r3, [r7, #36]	@ 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8008c84:	f107 0314 	add.w	r3, r7, #20
 8008c88:	4618      	mov	r0, r3
 8008c8a:	f001 fb53 	bl	800a334 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8008c8e:	bf00      	nop
 8008c90:	3728      	adds	r7, #40	@ 0x28
 8008c92:	46bd      	mov	sp, r7
 8008c94:	bd80      	pop	{r7, pc}
	...

08008c98 <__NVIC_EnableIRQ>:
{
 8008c98:	b480      	push	{r7}
 8008c9a:	b083      	sub	sp, #12
 8008c9c:	af00      	add	r7, sp, #0
 8008c9e:	4603      	mov	r3, r0
 8008ca0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008ca2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	db0b      	blt.n	8008cc2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008caa:	79fb      	ldrb	r3, [r7, #7]
 8008cac:	f003 021f 	and.w	r2, r3, #31
 8008cb0:	4907      	ldr	r1, [pc, #28]	@ (8008cd0 <__NVIC_EnableIRQ+0x38>)
 8008cb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008cb6:	095b      	lsrs	r3, r3, #5
 8008cb8:	2001      	movs	r0, #1
 8008cba:	fa00 f202 	lsl.w	r2, r0, r2
 8008cbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8008cc2:	bf00      	nop
 8008cc4:	370c      	adds	r7, #12
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ccc:	4770      	bx	lr
 8008cce:	bf00      	nop
 8008cd0:	e000e100 	.word	0xe000e100

08008cd4 <__NVIC_SetPriority>:
{
 8008cd4:	b480      	push	{r7}
 8008cd6:	b083      	sub	sp, #12
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	4603      	mov	r3, r0
 8008cdc:	6039      	str	r1, [r7, #0]
 8008cde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008ce0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	db0a      	blt.n	8008cfe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008ce8:	683b      	ldr	r3, [r7, #0]
 8008cea:	b2da      	uxtb	r2, r3
 8008cec:	490c      	ldr	r1, [pc, #48]	@ (8008d20 <__NVIC_SetPriority+0x4c>)
 8008cee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008cf2:	0112      	lsls	r2, r2, #4
 8008cf4:	b2d2      	uxtb	r2, r2
 8008cf6:	440b      	add	r3, r1
 8008cf8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8008cfc:	e00a      	b.n	8008d14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008cfe:	683b      	ldr	r3, [r7, #0]
 8008d00:	b2da      	uxtb	r2, r3
 8008d02:	4908      	ldr	r1, [pc, #32]	@ (8008d24 <__NVIC_SetPriority+0x50>)
 8008d04:	79fb      	ldrb	r3, [r7, #7]
 8008d06:	f003 030f 	and.w	r3, r3, #15
 8008d0a:	3b04      	subs	r3, #4
 8008d0c:	0112      	lsls	r2, r2, #4
 8008d0e:	b2d2      	uxtb	r2, r2
 8008d10:	440b      	add	r3, r1
 8008d12:	761a      	strb	r2, [r3, #24]
}
 8008d14:	bf00      	nop
 8008d16:	370c      	adds	r7, #12
 8008d18:	46bd      	mov	sp, r7
 8008d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1e:	4770      	bx	lr
 8008d20:	e000e100 	.word	0xe000e100
 8008d24:	e000ed00 	.word	0xe000ed00

08008d28 <_StartSysView>:
  U8         NumBytesHelloRcvd;
  U8         NumBytesHelloSent;
  int        ChannelID;
} _SVInfo = {0,0,1};

static void _StartSysView(void) {
 8008d28:	b580      	push	{r7, lr}
 8008d2a:	b082      	sub	sp, #8
 8008d2c:	af00      	add	r7, sp, #0
  int r;

  r = SEGGER_SYSVIEW_IsStarted();
 8008d2e:	f001 fe79 	bl	800aa24 <SEGGER_SYSVIEW_IsStarted>
 8008d32:	6078      	str	r0, [r7, #4]
  if (r == 0) {
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d101      	bne.n	8008d3e <_StartSysView+0x16>
    SEGGER_SYSVIEW_Start();
 8008d3a:	f001 f97f 	bl	800a03c <SEGGER_SYSVIEW_Start>
  }
}
 8008d3e:	bf00      	nop
 8008d40:	3708      	adds	r7, #8
 8008d42:	46bd      	mov	sp, r7
 8008d44:	bd80      	pop	{r7, pc}
	...

08008d48 <_cbOnUARTRx>:

static void _cbOnUARTRx(U8 Data) {
 8008d48:	b580      	push	{r7, lr}
 8008d4a:	b082      	sub	sp, #8
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	4603      	mov	r3, r0
 8008d50:	71fb      	strb	r3, [r7, #7]
  if (_SVInfo.NumBytesHelloRcvd < _SERVER_HELLO_SIZE) {  // Not all bytes of <Hello> message received by SysView yet?
 8008d52:	4b0c      	ldr	r3, [pc, #48]	@ (8008d84 <_cbOnUARTRx+0x3c>)
 8008d54:	781b      	ldrb	r3, [r3, #0]
 8008d56:	2b03      	cmp	r3, #3
 8008d58:	d806      	bhi.n	8008d68 <_cbOnUARTRx+0x20>
    _SVInfo.NumBytesHelloRcvd++;
 8008d5a:	4b0a      	ldr	r3, [pc, #40]	@ (8008d84 <_cbOnUARTRx+0x3c>)
 8008d5c:	781b      	ldrb	r3, [r3, #0]
 8008d5e:	3301      	adds	r3, #1
 8008d60:	b2da      	uxtb	r2, r3
 8008d62:	4b08      	ldr	r3, [pc, #32]	@ (8008d84 <_cbOnUARTRx+0x3c>)
 8008d64:	701a      	strb	r2, [r3, #0]
    goto Done;
 8008d66:	e009      	b.n	8008d7c <_cbOnUARTRx+0x34>
  }
  _StartSysView();
 8008d68:	f7ff ffde 	bl	8008d28 <_StartSysView>
  SEGGER_RTT_WriteDownBuffer(_SVInfo.ChannelID, &Data, 1);  // Write data into corresponding RTT buffer for application to read and handle accordingly
 8008d6c:	4b05      	ldr	r3, [pc, #20]	@ (8008d84 <_cbOnUARTRx+0x3c>)
 8008d6e:	685b      	ldr	r3, [r3, #4]
 8008d70:	4618      	mov	r0, r3
 8008d72:	1dfb      	adds	r3, r7, #7
 8008d74:	2201      	movs	r2, #1
 8008d76:	4619      	mov	r1, r3
 8008d78:	f000 fbea 	bl	8009550 <SEGGER_RTT_WriteDownBuffer>
Done:
  return;
 8008d7c:	bf00      	nop
}
 8008d7e:	3708      	adds	r7, #8
 8008d80:	46bd      	mov	sp, r7
 8008d82:	bd80      	pop	{r7, pc}
 8008d84:	20000018 	.word	0x20000018

08008d88 <_cbOnUARTTx>:

static int _cbOnUARTTx(U8* pChar) {
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	b084      	sub	sp, #16
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
  int r;

  if (_SVInfo.NumBytesHelloSent < _TARGET_HELLO_SIZE) {  // Not all bytes of <Hello> message sent to SysView yet?
 8008d90:	4b14      	ldr	r3, [pc, #80]	@ (8008de4 <_cbOnUARTTx+0x5c>)
 8008d92:	785b      	ldrb	r3, [r3, #1]
 8008d94:	2b03      	cmp	r3, #3
 8008d96:	d80f      	bhi.n	8008db8 <_cbOnUARTTx+0x30>
    *pChar = _abHelloMsg[_SVInfo.NumBytesHelloSent];
 8008d98:	4b12      	ldr	r3, [pc, #72]	@ (8008de4 <_cbOnUARTTx+0x5c>)
 8008d9a:	785b      	ldrb	r3, [r3, #1]
 8008d9c:	461a      	mov	r2, r3
 8008d9e:	4b12      	ldr	r3, [pc, #72]	@ (8008de8 <_cbOnUARTTx+0x60>)
 8008da0:	5c9a      	ldrb	r2, [r3, r2]
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	701a      	strb	r2, [r3, #0]
    _SVInfo.NumBytesHelloSent++;
 8008da6:	4b0f      	ldr	r3, [pc, #60]	@ (8008de4 <_cbOnUARTTx+0x5c>)
 8008da8:	785b      	ldrb	r3, [r3, #1]
 8008daa:	3301      	adds	r3, #1
 8008dac:	b2da      	uxtb	r2, r3
 8008dae:	4b0d      	ldr	r3, [pc, #52]	@ (8008de4 <_cbOnUARTTx+0x5c>)
 8008db0:	705a      	strb	r2, [r3, #1]
    r = 1;
 8008db2:	2301      	movs	r3, #1
 8008db4:	60fb      	str	r3, [r7, #12]
    goto Done;
 8008db6:	e00f      	b.n	8008dd8 <_cbOnUARTTx+0x50>
  }
  r = SEGGER_RTT_ReadUpBufferNoLock(_SVInfo.ChannelID, pChar, 1);
 8008db8:	4b0a      	ldr	r3, [pc, #40]	@ (8008de4 <_cbOnUARTTx+0x5c>)
 8008dba:	685b      	ldr	r3, [r3, #4]
 8008dbc:	2201      	movs	r2, #1
 8008dbe:	6879      	ldr	r1, [r7, #4]
 8008dc0:	4618      	mov	r0, r3
 8008dc2:	f000 fa19 	bl	80091f8 <SEGGER_RTT_ReadUpBufferNoLock>
 8008dc6:	4603      	mov	r3, r0
 8008dc8:	60fb      	str	r3, [r7, #12]
  if (r < 0) {  // Failed to read from up buffer?
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	da02      	bge.n	8008dd6 <_cbOnUARTTx+0x4e>
    r = 0;
 8008dd0:	2300      	movs	r3, #0
 8008dd2:	60fb      	str	r3, [r7, #12]
 8008dd4:	e000      	b.n	8008dd8 <_cbOnUARTTx+0x50>
  }
Done:
 8008dd6:	bf00      	nop
  return r;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
}
 8008dda:	4618      	mov	r0, r3
 8008ddc:	3710      	adds	r7, #16
 8008dde:	46bd      	mov	sp, r7
 8008de0:	bd80      	pop	{r7, pc}
 8008de2:	bf00      	nop
 8008de4:	20000018 	.word	0x20000018
 8008de8:	0800c7a8 	.word	0x0800c7a8

08008dec <SEGGER_UART_init>:

void SEGGER_UART_init(U32 baud)
{
 8008dec:	b580      	push	{r7, lr}
 8008dee:	b082      	sub	sp, #8
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	6078      	str	r0, [r7, #4]
	HIF_UART_Init(baud, _cbOnUARTTx, _cbOnUARTRx);
 8008df4:	4a04      	ldr	r2, [pc, #16]	@ (8008e08 <SEGGER_UART_init+0x1c>)
 8008df6:	4905      	ldr	r1, [pc, #20]	@ (8008e0c <SEGGER_UART_init+0x20>)
 8008df8:	6878      	ldr	r0, [r7, #4]
 8008dfa:	f000 f863 	bl	8008ec4 <HIF_UART_Init>
}
 8008dfe:	bf00      	nop
 8008e00:	3708      	adds	r7, #8
 8008e02:	46bd      	mov	sp, r7
 8008e04:	bd80      	pop	{r7, pc}
 8008e06:	bf00      	nop
 8008e08:	08008d49 	.word	0x08008d49
 8008e0c:	08008d89 	.word	0x08008d89

08008e10 <USART2_IRQHandler>:
*  Notes
*    (1) This is a high-prio interrupt so it may NOT use embOS functions
*        However, this also means that embOS will never disable this interrupt
*/
void USART2_IRQHandler(void);
void USART2_IRQHandler(void) {
 8008e10:	b580      	push	{r7, lr}
 8008e12:	b084      	sub	sp, #16
 8008e14:	af00      	add	r7, sp, #0
  int UsartStatus;
  uint8_t v;
  int r;

  UsartStatus = USART_SR;                              // Examine status register
 8008e16:	4b1e      	ldr	r3, [pc, #120]	@ (8008e90 <USART2_IRQHandler+0x80>)
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	60fb      	str	r3, [r7, #12]
  if (UsartStatus & (1 << USART_RXNE)) {               // Data received?
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	f003 0320 	and.w	r3, r3, #32
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d011      	beq.n	8008e4a <USART2_IRQHandler+0x3a>
    v = USART_DR;                                      // Read data
 8008e26:	4b1b      	ldr	r3, [pc, #108]	@ (8008e94 <USART2_IRQHandler+0x84>)
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	b2db      	uxtb	r3, r3
 8008e2c:	71fb      	strb	r3, [r7, #7]
    if ((UsartStatus & USART_RX_ERROR_FLAGS) == 0) {   // Only process data if no error occurred
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	f003 030b 	and.w	r3, r3, #11
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d108      	bne.n	8008e4a <USART2_IRQHandler+0x3a>
      (void)v;                                         // Avoid warning in BTL
      if (_cbOnRx) {
 8008e38:	4b17      	ldr	r3, [pc, #92]	@ (8008e98 <USART2_IRQHandler+0x88>)
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d004      	beq.n	8008e4a <USART2_IRQHandler+0x3a>
        _cbOnRx(v);
 8008e40:	4b15      	ldr	r3, [pc, #84]	@ (8008e98 <USART2_IRQHandler+0x88>)
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	79fa      	ldrb	r2, [r7, #7]
 8008e46:	4610      	mov	r0, r2
 8008e48:	4798      	blx	r3
      }
    }
  }
  if (UsartStatus & (1 << USART_TXE)) {                // Tx (data register) empty? => Send next character Note: Shift register may still hold a character that has not been sent yet.
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d01a      	beq.n	8008e8a <USART2_IRQHandler+0x7a>
    //
    // Under special circumstances, (old) BTL of Flasher does not wait until a complete string has been sent via UART,
    // so there might be an TxE interrupt pending *before* the FW had a chance to set the callbacks accordingly which would result in a NULL-pointer call...
    // Therefore, we need to check if the function pointer is valid.
    //
    if (_cbOnTx == NULL) {  // No callback set? => Nothing to do...
 8008e54:	4b11      	ldr	r3, [pc, #68]	@ (8008e9c <USART2_IRQHandler+0x8c>)
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d015      	beq.n	8008e88 <USART2_IRQHandler+0x78>
      return;
    }
    r = _cbOnTx(&v);
 8008e5c:	4b0f      	ldr	r3, [pc, #60]	@ (8008e9c <USART2_IRQHandler+0x8c>)
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	1dfa      	adds	r2, r7, #7
 8008e62:	4610      	mov	r0, r2
 8008e64:	4798      	blx	r3
 8008e66:	60b8      	str	r0, [r7, #8]
    if (r == 0) {                          // No more characters to send ?
 8008e68:	68bb      	ldr	r3, [r7, #8]
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d106      	bne.n	8008e7c <USART2_IRQHandler+0x6c>
      USART_CR1 &= ~(1UL << USART_TXEIE);  // Disable further tx interrupts
 8008e6e:	4b0c      	ldr	r3, [pc, #48]	@ (8008ea0 <USART2_IRQHandler+0x90>)
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	4a0b      	ldr	r2, [pc, #44]	@ (8008ea0 <USART2_IRQHandler+0x90>)
 8008e74:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008e78:	6013      	str	r3, [r2, #0]
 8008e7a:	e006      	b.n	8008e8a <USART2_IRQHandler+0x7a>
    } else {
      USART_SR;      // Makes sure that "transmission complete" flag in USART_SR is reset to 0 as soon as we write USART_DR. If USART_SR is not read before, writing USART_DR does not clear "transmission complete". See STM32F4 USART documentation for more detailed description.
 8008e7c:	4b04      	ldr	r3, [pc, #16]	@ (8008e90 <USART2_IRQHandler+0x80>)
 8008e7e:	681b      	ldr	r3, [r3, #0]
      USART_DR = v;  // Start transmission by writing to data register
 8008e80:	79fa      	ldrb	r2, [r7, #7]
 8008e82:	4b04      	ldr	r3, [pc, #16]	@ (8008e94 <USART2_IRQHandler+0x84>)
 8008e84:	601a      	str	r2, [r3, #0]
 8008e86:	e000      	b.n	8008e8a <USART2_IRQHandler+0x7a>
      return;
 8008e88:	bf00      	nop
    }
  }
}
 8008e8a:	3710      	adds	r7, #16
 8008e8c:	46bd      	mov	sp, r7
 8008e8e:	bd80      	pop	{r7, pc}
 8008e90:	40004400 	.word	0x40004400
 8008e94:	40004404 	.word	0x40004404
 8008e98:	20005000 	.word	0x20005000
 8008e9c:	20005004 	.word	0x20005004
 8008ea0:	4000440c 	.word	0x4000440c

08008ea4 <HIF_UART_EnableTXEInterrupt>:

/*********************************************************************
*
*       HIF_UART_EnableTXEInterrupt()
*/
void HIF_UART_EnableTXEInterrupt(void) {
 8008ea4:	b480      	push	{r7}
 8008ea6:	af00      	add	r7, sp, #0
  USART_CR1 |= (1 << USART_TXEIE);  // enable Tx empty interrupt => Triggered as soon as data register content has been copied to shift register
 8008ea8:	4b05      	ldr	r3, [pc, #20]	@ (8008ec0 <HIF_UART_EnableTXEInterrupt+0x1c>)
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	4a04      	ldr	r2, [pc, #16]	@ (8008ec0 <HIF_UART_EnableTXEInterrupt+0x1c>)
 8008eae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008eb2:	6013      	str	r3, [r2, #0]
}
 8008eb4:	bf00      	nop
 8008eb6:	46bd      	mov	sp, r7
 8008eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ebc:	4770      	bx	lr
 8008ebe:	bf00      	nop
 8008ec0:	4000440c 	.word	0x4000440c

08008ec4 <HIF_UART_Init>:

/*********************************************************************
*
*       HIF_UART_Init()
*/
void HIF_UART_Init(uint32_t Baudrate, UART_ON_TX_FUNC_P cbOnTx, UART_ON_RX_FUNC_P cbOnRx) {
 8008ec4:	b580      	push	{r7, lr}
 8008ec6:	b086      	sub	sp, #24
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	60f8      	str	r0, [r7, #12]
 8008ecc:	60b9      	str	r1, [r7, #8]
 8008ece:	607a      	str	r2, [r7, #4]
  uint32_t v;
  uint32_t Div;
  //
  // Configure USART RX/TX pins for alternate function AF7
  //
  RCC_APB1ENR |= (1 <<  17);        // Enable USART2 clock
 8008ed0:	4b2e      	ldr	r3, [pc, #184]	@ (8008f8c <HIF_UART_Init+0xc8>)
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	4a2d      	ldr	r2, [pc, #180]	@ (8008f8c <HIF_UART_Init+0xc8>)
 8008ed6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008eda:	6013      	str	r3, [r2, #0]
  RCC_AHB1ENR |= (1 <<  0);        // Enable IO port A clock
 8008edc:	4b2c      	ldr	r3, [pc, #176]	@ (8008f90 <HIF_UART_Init+0xcc>)
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	4a2b      	ldr	r2, [pc, #172]	@ (8008f90 <HIF_UART_Init+0xcc>)
 8008ee2:	f043 0301 	orr.w	r3, r3, #1
 8008ee6:	6013      	str	r3, [r2, #0]
  v  = GPIO_AFRL;
 8008ee8:	4b2a      	ldr	r3, [pc, #168]	@ (8008f94 <HIF_UART_Init+0xd0>)
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	613b      	str	r3, [r7, #16]
  v &= ~((15UL << ((GPIO_UART_TX_BIT) << 2)) | (15UL << ((GPIO_UART_RX_BIT) << 2)));
 8008eee:	693b      	ldr	r3, [r7, #16]
 8008ef0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008ef4:	613b      	str	r3, [r7, #16]
  v |=   ((7UL << ((GPIO_UART_TX_BIT) << 2)) | (7UL << ((GPIO_UART_RX_BIT) << 2)));
 8008ef6:	693b      	ldr	r3, [r7, #16]
 8008ef8:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 8008efc:	613b      	str	r3, [r7, #16]
  GPIO_AFRL = v;
 8008efe:	4a25      	ldr	r2, [pc, #148]	@ (8008f94 <HIF_UART_Init+0xd0>)
 8008f00:	693b      	ldr	r3, [r7, #16]
 8008f02:	6013      	str	r3, [r2, #0]
  //
  // Configure USART RX/TX pins for alternate function usage
  //
  v  = GPIO_MODER;
 8008f04:	4b24      	ldr	r3, [pc, #144]	@ (8008f98 <HIF_UART_Init+0xd4>)
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	613b      	str	r3, [r7, #16]
  v &= ~((3UL << (GPIO_UART_TX_BIT << 1)) | (3UL << (GPIO_UART_RX_BIT << 1)));
 8008f0a:	693b      	ldr	r3, [r7, #16]
 8008f0c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008f10:	613b      	str	r3, [r7, #16]
  v |=  ((2UL << (GPIO_UART_TX_BIT << 1)) | (2UL << (GPIO_UART_RX_BIT << 1)));         // PA10: alternate function
 8008f12:	693b      	ldr	r3, [r7, #16]
 8008f14:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8008f18:	613b      	str	r3, [r7, #16]
  GPIO_MODER = v;
 8008f1a:	4a1f      	ldr	r2, [pc, #124]	@ (8008f98 <HIF_UART_Init+0xd4>)
 8008f1c:	693b      	ldr	r3, [r7, #16]
 8008f1e:	6013      	str	r3, [r2, #0]
  //
  // Initialize USART
  //
  USART_CR1 = 0
 8008f20:	4b1e      	ldr	r3, [pc, #120]	@ (8008f9c <HIF_UART_Init+0xd8>)
 8008f22:	f24a 022c 	movw	r2, #41004	@ 0xa02c
 8008f26:	601a      	str	r2, [r3, #0]
            | (0 << 10)                         // PCE    = 0; No parity control
            | (1 <<  5)                         // RXNEIE = 1; RXNE interrupt enabled
            | (1 <<  3)                         // TE     = 1; Transmitter enabled
            | (1 <<  2)                         // RE     = 1; Receiver enabled
            ;
  USART_CR2 = 0
 8008f28:	4b1d      	ldr	r3, [pc, #116]	@ (8008fa0 <HIF_UART_Init+0xdc>)
 8008f2a:	2200      	movs	r2, #0
 8008f2c:	601a      	str	r2, [r3, #0]
            | (0 << 12)                         // STOP = 00b; 1 stop bit
            ;
  USART_CR3 = 0
 8008f2e:	4b1d      	ldr	r3, [pc, #116]	@ (8008fa4 <HIF_UART_Init+0xe0>)
 8008f30:	2280      	movs	r2, #128	@ 0x80
 8008f32:	601a      	str	r2, [r3, #0]
            | (1 <<  7)                         // DMAT   = 1; DMA for transmitter enabled
            ;
  //
  // Set baudrate
  //
  Div = Baudrate * 8;                       // We use 8x oversampling.
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	00db      	lsls	r3, r3, #3
 8008f38:	617b      	str	r3, [r7, #20]
  Div = ((2 * (UART_BASECLK)) / Div) + 1;   // Calculate divider for baudrate and round it correctly. This is necessary to get a tolerance as small as possible.
 8008f3a:	4a1b      	ldr	r2, [pc, #108]	@ (8008fa8 <HIF_UART_Init+0xe4>)
 8008f3c:	697b      	ldr	r3, [r7, #20]
 8008f3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f42:	3301      	adds	r3, #1
 8008f44:	617b      	str	r3, [r7, #20]
  Div = Div / 2;
 8008f46:	697b      	ldr	r3, [r7, #20]
 8008f48:	085b      	lsrs	r3, r3, #1
 8008f4a:	617b      	str	r3, [r7, #20]
  if (Div > 0xFFF) {
 8008f4c:	697b      	ldr	r3, [r7, #20]
 8008f4e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008f52:	d302      	bcc.n	8008f5a <HIF_UART_Init+0x96>
    Div = 0xFFF;        // Limit to 12 bit (mantissa in BRR)
 8008f54:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8008f58:	617b      	str	r3, [r7, #20]
  }
  if (Div >= 1) {
 8008f5a:	697b      	ldr	r3, [r7, #20]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d004      	beq.n	8008f6a <HIF_UART_Init+0xa6>
    USART_BRR = 0xFFF0 & (Div << 4);    // Use only mantissa of fractional divider
 8008f60:	697b      	ldr	r3, [r7, #20]
 8008f62:	011b      	lsls	r3, r3, #4
 8008f64:	4a11      	ldr	r2, [pc, #68]	@ (8008fac <HIF_UART_Init+0xe8>)
 8008f66:	b29b      	uxth	r3, r3
 8008f68:	6013      	str	r3, [r2, #0]
  }
  //
  // Setup callbacks which are called by ISR handler and enable interrupt in NVIC
  //
  _cbOnRx = cbOnRx;
 8008f6a:	4a11      	ldr	r2, [pc, #68]	@ (8008fb0 <HIF_UART_Init+0xec>)
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	6013      	str	r3, [r2, #0]
  _cbOnTx = cbOnTx;
 8008f70:	4a10      	ldr	r2, [pc, #64]	@ (8008fb4 <HIF_UART_Init+0xf0>)
 8008f72:	68bb      	ldr	r3, [r7, #8]
 8008f74:	6013      	str	r3, [r2, #0]
  NVIC_SetPriority(USART_IRQn, 6);  // Highest prio, so it is not disabled by embOS
 8008f76:	2106      	movs	r1, #6
 8008f78:	2026      	movs	r0, #38	@ 0x26
 8008f7a:	f7ff feab 	bl	8008cd4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART_IRQn);
 8008f7e:	2026      	movs	r0, #38	@ 0x26
 8008f80:	f7ff fe8a 	bl	8008c98 <__NVIC_EnableIRQ>
}
 8008f84:	bf00      	nop
 8008f86:	3718      	adds	r7, #24
 8008f88:	46bd      	mov	sp, r7
 8008f8a:	bd80      	pop	{r7, pc}
 8008f8c:	40023840 	.word	0x40023840
 8008f90:	40023830 	.word	0x40023830
 8008f94:	40020020 	.word	0x40020020
 8008f98:	40020000 	.word	0x40020000
 8008f9c:	4000440c 	.word	0x4000440c
 8008fa0:	40004410 	.word	0x40004410
 8008fa4:	40004414 	.word	0x40004414
 8008fa8:	0501bd00 	.word	0x0501bd00
 8008fac:	40004408 	.word	0x40004408
 8008fb0:	20005000 	.word	0x20005000
 8008fb4:	20005004 	.word	0x20005004

08008fb8 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8008fb8:	b480      	push	{r7}
 8008fba:	b083      	sub	sp, #12
 8008fbc:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8008fbe:	4b24      	ldr	r3, [pc, #144]	@ (8009050 <_DoInit+0x98>)
 8008fc0:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	2203      	movs	r2, #3
 8008fc6:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	2203      	movs	r2, #3
 8008fcc:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	4a20      	ldr	r2, [pc, #128]	@ (8009054 <_DoInit+0x9c>)
 8008fd2:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	4a20      	ldr	r2, [pc, #128]	@ (8009058 <_DoInit+0xa0>)
 8008fd8:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8008fe0:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	2200      	movs	r2, #0
 8008fe6:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	2200      	movs	r2, #0
 8008fec:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	2200      	movs	r2, #0
 8008ff2:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	4a17      	ldr	r2, [pc, #92]	@ (8009054 <_DoInit+0x9c>)
 8008ff8:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	4a17      	ldr	r2, [pc, #92]	@ (800905c <_DoInit+0xa4>)
 8008ffe:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	2210      	movs	r2, #16
 8009004:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	2200      	movs	r2, #0
 800900a:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	2200      	movs	r2, #0
 8009010:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	2200      	movs	r2, #0
 8009016:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	3307      	adds	r3, #7
 800901c:	4a10      	ldr	r2, [pc, #64]	@ (8009060 <_DoInit+0xa8>)
 800901e:	6810      	ldr	r0, [r2, #0]
 8009020:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8009022:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	4a0e      	ldr	r2, [pc, #56]	@ (8009064 <_DoInit+0xac>)
 800902a:	6810      	ldr	r0, [r2, #0]
 800902c:	6018      	str	r0, [r3, #0]
 800902e:	8891      	ldrh	r1, [r2, #4]
 8009030:	7992      	ldrb	r2, [r2, #6]
 8009032:	8099      	strh	r1, [r3, #4]
 8009034:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8009036:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	2220      	movs	r2, #32
 800903e:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8009040:	f3bf 8f5f 	dmb	sy
}
 8009044:	bf00      	nop
 8009046:	370c      	adds	r7, #12
 8009048:	46bd      	mov	sp, r7
 800904a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800904e:	4770      	bx	lr
 8009050:	20005008 	.word	0x20005008
 8009054:	0800bf44 	.word	0x0800bf44
 8009058:	200050b0 	.word	0x200050b0
 800905c:	200054b0 	.word	0x200054b0
 8009060:	0800bf50 	.word	0x0800bf50
 8009064:	0800bf54 	.word	0x0800bf54

08009068 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8009068:	b580      	push	{r7, lr}
 800906a:	b08a      	sub	sp, #40	@ 0x28
 800906c:	af00      	add	r7, sp, #0
 800906e:	60f8      	str	r0, [r7, #12]
 8009070:	60b9      	str	r1, [r7, #8]
 8009072:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8009074:	2300      	movs	r3, #0
 8009076:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	68db      	ldr	r3, [r3, #12]
 800907c:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	691b      	ldr	r3, [r3, #16]
 8009082:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8009084:	69ba      	ldr	r2, [r7, #24]
 8009086:	69fb      	ldr	r3, [r7, #28]
 8009088:	429a      	cmp	r2, r3
 800908a:	d905      	bls.n	8009098 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 800908c:	69ba      	ldr	r2, [r7, #24]
 800908e:	69fb      	ldr	r3, [r7, #28]
 8009090:	1ad3      	subs	r3, r2, r3
 8009092:	3b01      	subs	r3, #1
 8009094:	627b      	str	r3, [r7, #36]	@ 0x24
 8009096:	e007      	b.n	80090a8 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	689a      	ldr	r2, [r3, #8]
 800909c:	69b9      	ldr	r1, [r7, #24]
 800909e:	69fb      	ldr	r3, [r7, #28]
 80090a0:	1acb      	subs	r3, r1, r3
 80090a2:	4413      	add	r3, r2
 80090a4:	3b01      	subs	r3, #1
 80090a6:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	689a      	ldr	r2, [r3, #8]
 80090ac:	69fb      	ldr	r3, [r7, #28]
 80090ae:	1ad3      	subs	r3, r2, r3
 80090b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80090b2:	4293      	cmp	r3, r2
 80090b4:	bf28      	it	cs
 80090b6:	4613      	movcs	r3, r2
 80090b8:	627b      	str	r3, [r7, #36]	@ 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 80090ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	4293      	cmp	r3, r2
 80090c0:	bf28      	it	cs
 80090c2:	4613      	movcs	r3, r2
 80090c4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	685a      	ldr	r2, [r3, #4]
 80090ca:	69fb      	ldr	r3, [r7, #28]
 80090cc:	4413      	add	r3, r2
 80090ce:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 80090d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80090d2:	68b9      	ldr	r1, [r7, #8]
 80090d4:	6978      	ldr	r0, [r7, #20]
 80090d6:	f001 fede 	bl	800ae96 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 80090da:	6a3a      	ldr	r2, [r7, #32]
 80090dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090de:	4413      	add	r3, r2
 80090e0:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 80090e2:	68ba      	ldr	r2, [r7, #8]
 80090e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090e6:	4413      	add	r3, r2
 80090e8:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 80090ea:	687a      	ldr	r2, [r7, #4]
 80090ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090ee:	1ad3      	subs	r3, r2, r3
 80090f0:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 80090f2:	69fa      	ldr	r2, [r7, #28]
 80090f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090f6:	4413      	add	r3, r2
 80090f8:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	689b      	ldr	r3, [r3, #8]
 80090fe:	69fa      	ldr	r2, [r7, #28]
 8009100:	429a      	cmp	r2, r3
 8009102:	d101      	bne.n	8009108 <_WriteBlocking+0xa0>
      WrOff = 0u;
 8009104:	2300      	movs	r3, #0
 8009106:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8009108:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	69fa      	ldr	r2, [r7, #28]
 8009110:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	2b00      	cmp	r3, #0
 8009116:	d1b2      	bne.n	800907e <_WriteBlocking+0x16>
  return NumBytesWritten;
 8009118:	6a3b      	ldr	r3, [r7, #32]
}
 800911a:	4618      	mov	r0, r3
 800911c:	3728      	adds	r7, #40	@ 0x28
 800911e:	46bd      	mov	sp, r7
 8009120:	bd80      	pop	{r7, pc}

08009122 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8009122:	b580      	push	{r7, lr}
 8009124:	b088      	sub	sp, #32
 8009126:	af00      	add	r7, sp, #0
 8009128:	60f8      	str	r0, [r7, #12]
 800912a:	60b9      	str	r1, [r7, #8]
 800912c:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	68db      	ldr	r3, [r3, #12]
 8009132:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	689a      	ldr	r2, [r3, #8]
 8009138:	69fb      	ldr	r3, [r7, #28]
 800913a:	1ad3      	subs	r3, r2, r3
 800913c:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 800913e:	69ba      	ldr	r2, [r7, #24]
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	429a      	cmp	r2, r3
 8009144:	d911      	bls.n	800916a <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	685a      	ldr	r2, [r3, #4]
 800914a:	69fb      	ldr	r3, [r7, #28]
 800914c:	4413      	add	r3, r2
 800914e:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8009150:	687a      	ldr	r2, [r7, #4]
 8009152:	68b9      	ldr	r1, [r7, #8]
 8009154:	6938      	ldr	r0, [r7, #16]
 8009156:	f001 fe9e 	bl	800ae96 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800915a:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 800915e:	69fa      	ldr	r2, [r7, #28]
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	441a      	add	r2, r3
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8009168:	e01f      	b.n	80091aa <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 800916a:	69bb      	ldr	r3, [r7, #24]
 800916c:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	685a      	ldr	r2, [r3, #4]
 8009172:	69fb      	ldr	r3, [r7, #28]
 8009174:	4413      	add	r3, r2
 8009176:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8009178:	697a      	ldr	r2, [r7, #20]
 800917a:	68b9      	ldr	r1, [r7, #8]
 800917c:	6938      	ldr	r0, [r7, #16]
 800917e:	f001 fe8a 	bl	800ae96 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8009182:	687a      	ldr	r2, [r7, #4]
 8009184:	69bb      	ldr	r3, [r7, #24]
 8009186:	1ad3      	subs	r3, r2, r3
 8009188:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	685b      	ldr	r3, [r3, #4]
 800918e:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8009190:	68ba      	ldr	r2, [r7, #8]
 8009192:	69bb      	ldr	r3, [r7, #24]
 8009194:	4413      	add	r3, r2
 8009196:	697a      	ldr	r2, [r7, #20]
 8009198:	4619      	mov	r1, r3
 800919a:	6938      	ldr	r0, [r7, #16]
 800919c:	f001 fe7b 	bl	800ae96 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80091a0:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	697a      	ldr	r2, [r7, #20]
 80091a8:	60da      	str	r2, [r3, #12]
}
 80091aa:	bf00      	nop
 80091ac:	3720      	adds	r7, #32
 80091ae:	46bd      	mov	sp, r7
 80091b0:	bd80      	pop	{r7, pc}

080091b2 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 80091b2:	b480      	push	{r7}
 80091b4:	b087      	sub	sp, #28
 80091b6:	af00      	add	r7, sp, #0
 80091b8:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	691b      	ldr	r3, [r3, #16]
 80091be:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	68db      	ldr	r3, [r3, #12]
 80091c4:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 80091c6:	693a      	ldr	r2, [r7, #16]
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	429a      	cmp	r2, r3
 80091cc:	d808      	bhi.n	80091e0 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	689a      	ldr	r2, [r3, #8]
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	1ad2      	subs	r2, r2, r3
 80091d6:	693b      	ldr	r3, [r7, #16]
 80091d8:	4413      	add	r3, r2
 80091da:	3b01      	subs	r3, #1
 80091dc:	617b      	str	r3, [r7, #20]
 80091de:	e004      	b.n	80091ea <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 80091e0:	693a      	ldr	r2, [r7, #16]
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	1ad3      	subs	r3, r2, r3
 80091e6:	3b01      	subs	r3, #1
 80091e8:	617b      	str	r3, [r7, #20]
  }
  return r;
 80091ea:	697b      	ldr	r3, [r7, #20]
}
 80091ec:	4618      	mov	r0, r3
 80091ee:	371c      	adds	r7, #28
 80091f0:	46bd      	mov	sp, r7
 80091f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f6:	4770      	bx	lr

080091f8 <SEGGER_RTT_ReadUpBufferNoLock>:
*    Number of bytes that have been read.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_ReadUpBufferNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 80091f8:	b580      	push	{r7, lr}
 80091fa:	b08c      	sub	sp, #48	@ 0x30
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	60f8      	str	r0, [r7, #12]
 8009200:	60b9      	str	r1, [r7, #8]
 8009202:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_UP*   pRing;
  volatile char*          pSrc;

  INIT();
 8009204:	4b3e      	ldr	r3, [pc, #248]	@ (8009300 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8009206:	623b      	str	r3, [r7, #32]
 8009208:	6a3b      	ldr	r3, [r7, #32]
 800920a:	781b      	ldrb	r3, [r3, #0]
 800920c:	b2db      	uxtb	r3, r3
 800920e:	2b00      	cmp	r3, #0
 8009210:	d101      	bne.n	8009216 <SEGGER_RTT_ReadUpBufferNoLock+0x1e>
 8009212:	f7ff fed1 	bl	8008fb8 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	1c5a      	adds	r2, r3, #1
 800921a:	4613      	mov	r3, r2
 800921c:	005b      	lsls	r3, r3, #1
 800921e:	4413      	add	r3, r2
 8009220:	00db      	lsls	r3, r3, #3
 8009222:	4a37      	ldr	r2, [pc, #220]	@ (8009300 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8009224:	4413      	add	r3, r2
 8009226:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8009228:	68bb      	ldr	r3, [r7, #8]
 800922a:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 800922c:	69fb      	ldr	r3, [r7, #28]
 800922e:	691b      	ldr	r3, [r3, #16]
 8009230:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 8009232:	69fb      	ldr	r3, [r7, #28]
 8009234:	68db      	ldr	r3, [r3, #12]
 8009236:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8009238:	2300      	movs	r3, #0
 800923a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 800923c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800923e:	69bb      	ldr	r3, [r7, #24]
 8009240:	429a      	cmp	r2, r3
 8009242:	d92b      	bls.n	800929c <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8009244:	69fb      	ldr	r3, [r7, #28]
 8009246:	689a      	ldr	r2, [r3, #8]
 8009248:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800924a:	1ad3      	subs	r3, r2, r3
 800924c:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 800924e:	697a      	ldr	r2, [r7, #20]
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	4293      	cmp	r3, r2
 8009254:	bf28      	it	cs
 8009256:	4613      	movcs	r3, r2
 8009258:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800925a:	69fb      	ldr	r3, [r7, #28]
 800925c:	685a      	ldr	r2, [r3, #4]
 800925e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009260:	4413      	add	r3, r2
 8009262:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8009264:	697a      	ldr	r2, [r7, #20]
 8009266:	6939      	ldr	r1, [r7, #16]
 8009268:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800926a:	f001 fe14 	bl	800ae96 <memcpy>
    NumBytesRead += NumBytesRem;
 800926e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009270:	697b      	ldr	r3, [r7, #20]
 8009272:	4413      	add	r3, r2
 8009274:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8009276:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009278:	697b      	ldr	r3, [r7, #20]
 800927a:	4413      	add	r3, r2
 800927c:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 800927e:	687a      	ldr	r2, [r7, #4]
 8009280:	697b      	ldr	r3, [r7, #20]
 8009282:	1ad3      	subs	r3, r2, r3
 8009284:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8009286:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009288:	697b      	ldr	r3, [r7, #20]
 800928a:	4413      	add	r3, r2
 800928c:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 800928e:	69fb      	ldr	r3, [r7, #28]
 8009290:	689b      	ldr	r3, [r3, #8]
 8009292:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009294:	429a      	cmp	r2, r3
 8009296:	d101      	bne.n	800929c <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
      RdOff = 0u;
 8009298:	2300      	movs	r3, #0
 800929a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 800929c:	69ba      	ldr	r2, [r7, #24]
 800929e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092a0:	1ad3      	subs	r3, r2, r3
 80092a2:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 80092a4:	697a      	ldr	r2, [r7, #20]
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	4293      	cmp	r3, r2
 80092aa:	bf28      	it	cs
 80092ac:	4613      	movcs	r3, r2
 80092ae:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 80092b0:	697b      	ldr	r3, [r7, #20]
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d019      	beq.n	80092ea <SEGGER_RTT_ReadUpBufferNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80092b6:	69fb      	ldr	r3, [r7, #28]
 80092b8:	685a      	ldr	r2, [r3, #4]
 80092ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092bc:	4413      	add	r3, r2
 80092be:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80092c0:	697a      	ldr	r2, [r7, #20]
 80092c2:	6939      	ldr	r1, [r7, #16]
 80092c4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80092c6:	f001 fde6 	bl	800ae96 <memcpy>
    NumBytesRead += NumBytesRem;
 80092ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80092cc:	697b      	ldr	r3, [r7, #20]
 80092ce:	4413      	add	r3, r2
 80092d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 80092d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80092d4:	697b      	ldr	r3, [r7, #20]
 80092d6:	4413      	add	r3, r2
 80092d8:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 80092da:	687a      	ldr	r2, [r7, #4]
 80092dc:	697b      	ldr	r3, [r7, #20]
 80092de:	1ad3      	subs	r3, r2, r3
 80092e0:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80092e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80092e4:	697b      	ldr	r3, [r7, #20]
 80092e6:	4413      	add	r3, r2
 80092e8:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  //
  // Update read offset of buffer
  //
  if (NumBytesRead) {
 80092ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d002      	beq.n	80092f6 <SEGGER_RTT_ReadUpBufferNoLock+0xfe>
    pRing->RdOff = RdOff;
 80092f0:	69fb      	ldr	r3, [r7, #28]
 80092f2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80092f4:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 80092f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80092f8:	4618      	mov	r0, r3
 80092fa:	3730      	adds	r7, #48	@ 0x30
 80092fc:	46bd      	mov	sp, r7
 80092fe:	bd80      	pop	{r7, pc}
 8009300:	20005008 	.word	0x20005008

08009304 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8009304:	b580      	push	{r7, lr}
 8009306:	b08c      	sub	sp, #48	@ 0x30
 8009308:	af00      	add	r7, sp, #0
 800930a:	60f8      	str	r0, [r7, #12]
 800930c:	60b9      	str	r1, [r7, #8]
 800930e:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8009310:	4b3e      	ldr	r3, [pc, #248]	@ (800940c <SEGGER_RTT_ReadNoLock+0x108>)
 8009312:	623b      	str	r3, [r7, #32]
 8009314:	6a3b      	ldr	r3, [r7, #32]
 8009316:	781b      	ldrb	r3, [r3, #0]
 8009318:	b2db      	uxtb	r3, r3
 800931a:	2b00      	cmp	r3, #0
 800931c:	d101      	bne.n	8009322 <SEGGER_RTT_ReadNoLock+0x1e>
 800931e:	f7ff fe4b 	bl	8008fb8 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8009322:	68fa      	ldr	r2, [r7, #12]
 8009324:	4613      	mov	r3, r2
 8009326:	005b      	lsls	r3, r3, #1
 8009328:	4413      	add	r3, r2
 800932a:	00db      	lsls	r3, r3, #3
 800932c:	3360      	adds	r3, #96	@ 0x60
 800932e:	4a37      	ldr	r2, [pc, #220]	@ (800940c <SEGGER_RTT_ReadNoLock+0x108>)
 8009330:	4413      	add	r3, r2
 8009332:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8009334:	68bb      	ldr	r3, [r7, #8]
 8009336:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 8009338:	69fb      	ldr	r3, [r7, #28]
 800933a:	691b      	ldr	r3, [r3, #16]
 800933c:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 800933e:	69fb      	ldr	r3, [r7, #28]
 8009340:	68db      	ldr	r3, [r3, #12]
 8009342:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8009344:	2300      	movs	r3, #0
 8009346:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8009348:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800934a:	69bb      	ldr	r3, [r7, #24]
 800934c:	429a      	cmp	r2, r3
 800934e:	d92b      	bls.n	80093a8 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8009350:	69fb      	ldr	r3, [r7, #28]
 8009352:	689a      	ldr	r2, [r3, #8]
 8009354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009356:	1ad3      	subs	r3, r2, r3
 8009358:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 800935a:	697a      	ldr	r2, [r7, #20]
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	4293      	cmp	r3, r2
 8009360:	bf28      	it	cs
 8009362:	4613      	movcs	r3, r2
 8009364:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8009366:	69fb      	ldr	r3, [r7, #28]
 8009368:	685a      	ldr	r2, [r3, #4]
 800936a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800936c:	4413      	add	r3, r2
 800936e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8009370:	697a      	ldr	r2, [r7, #20]
 8009372:	6939      	ldr	r1, [r7, #16]
 8009374:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009376:	f001 fd8e 	bl	800ae96 <memcpy>
    NumBytesRead += NumBytesRem;
 800937a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800937c:	697b      	ldr	r3, [r7, #20]
 800937e:	4413      	add	r3, r2
 8009380:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8009382:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009384:	697b      	ldr	r3, [r7, #20]
 8009386:	4413      	add	r3, r2
 8009388:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 800938a:	687a      	ldr	r2, [r7, #4]
 800938c:	697b      	ldr	r3, [r7, #20]
 800938e:	1ad3      	subs	r3, r2, r3
 8009390:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8009392:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009394:	697b      	ldr	r3, [r7, #20]
 8009396:	4413      	add	r3, r2
 8009398:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 800939a:	69fb      	ldr	r3, [r7, #28]
 800939c:	689b      	ldr	r3, [r3, #8]
 800939e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80093a0:	429a      	cmp	r2, r3
 80093a2:	d101      	bne.n	80093a8 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 80093a4:	2300      	movs	r3, #0
 80093a6:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 80093a8:	69ba      	ldr	r2, [r7, #24]
 80093aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093ac:	1ad3      	subs	r3, r2, r3
 80093ae:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 80093b0:	697a      	ldr	r2, [r7, #20]
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	4293      	cmp	r3, r2
 80093b6:	bf28      	it	cs
 80093b8:	4613      	movcs	r3, r2
 80093ba:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 80093bc:	697b      	ldr	r3, [r7, #20]
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d019      	beq.n	80093f6 <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80093c2:	69fb      	ldr	r3, [r7, #28]
 80093c4:	685a      	ldr	r2, [r3, #4]
 80093c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093c8:	4413      	add	r3, r2
 80093ca:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80093cc:	697a      	ldr	r2, [r7, #20]
 80093ce:	6939      	ldr	r1, [r7, #16]
 80093d0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80093d2:	f001 fd60 	bl	800ae96 <memcpy>
    NumBytesRead += NumBytesRem;
 80093d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80093d8:	697b      	ldr	r3, [r7, #20]
 80093da:	4413      	add	r3, r2
 80093dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 80093de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80093e0:	697b      	ldr	r3, [r7, #20]
 80093e2:	4413      	add	r3, r2
 80093e4:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 80093e6:	687a      	ldr	r2, [r7, #4]
 80093e8:	697b      	ldr	r3, [r7, #20]
 80093ea:	1ad3      	subs	r3, r2, r3
 80093ec:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80093ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80093f0:	697b      	ldr	r3, [r7, #20]
 80093f2:	4413      	add	r3, r2
 80093f4:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 80093f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d002      	beq.n	8009402 <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 80093fc:	69fb      	ldr	r3, [r7, #28]
 80093fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009400:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8009402:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8009404:	4618      	mov	r0, r3
 8009406:	3730      	adds	r7, #48	@ 0x30
 8009408:	46bd      	mov	sp, r7
 800940a:	bd80      	pop	{r7, pc}
 800940c:	20005008 	.word	0x20005008

08009410 <SEGGER_RTT_WriteDownBufferNoLock>:
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_WriteDownBufferNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8009410:	b580      	push	{r7, lr}
 8009412:	b088      	sub	sp, #32
 8009414:	af00      	add	r7, sp, #0
 8009416:	60f8      	str	r0, [r7, #12]
 8009418:	60b9      	str	r1, [r7, #8]
 800941a:	607a      	str	r2, [r7, #4]
  SEGGER_RTT_BUFFER_UP*   pRing;
  //
  // Get "to-target" ring buffer.
  // It is save to cast that to a "to-host" buffer. Up and Down buffer differ in volatility of offsets that might be modified by J-Link.
  //
  pData = (const char *)pBuffer;
 800941c:	68bb      	ldr	r3, [r7, #8]
 800941e:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8009420:	68fa      	ldr	r2, [r7, #12]
 8009422:	4613      	mov	r3, r2
 8009424:	005b      	lsls	r3, r3, #1
 8009426:	4413      	add	r3, r2
 8009428:	00db      	lsls	r3, r3, #3
 800942a:	3360      	adds	r3, #96	@ 0x60
 800942c:	4a1f      	ldr	r2, [pc, #124]	@ (80094ac <SEGGER_RTT_WriteDownBufferNoLock+0x9c>)
 800942e:	4413      	add	r3, r2
 8009430:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 8009432:	697b      	ldr	r3, [r7, #20]
 8009434:	695b      	ldr	r3, [r3, #20]
 8009436:	2b02      	cmp	r3, #2
 8009438:	d029      	beq.n	800948e <SEGGER_RTT_WriteDownBufferNoLock+0x7e>
 800943a:	2b02      	cmp	r3, #2
 800943c:	d82e      	bhi.n	800949c <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
 800943e:	2b00      	cmp	r3, #0
 8009440:	d002      	beq.n	8009448 <SEGGER_RTT_WriteDownBufferNoLock+0x38>
 8009442:	2b01      	cmp	r3, #1
 8009444:	d013      	beq.n	800946e <SEGGER_RTT_WriteDownBufferNoLock+0x5e>
 8009446:	e029      	b.n	800949c <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8009448:	6978      	ldr	r0, [r7, #20]
 800944a:	f7ff feb2 	bl	80091b2 <_GetAvailWriteSpace>
 800944e:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 8009450:	693a      	ldr	r2, [r7, #16]
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	429a      	cmp	r2, r3
 8009456:	d202      	bcs.n	800945e <SEGGER_RTT_WriteDownBufferNoLock+0x4e>
      Status = 0u;
 8009458:	2300      	movs	r3, #0
 800945a:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 800945c:	e021      	b.n	80094a2 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
      Status = NumBytes;
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 8009462:	687a      	ldr	r2, [r7, #4]
 8009464:	69b9      	ldr	r1, [r7, #24]
 8009466:	6978      	ldr	r0, [r7, #20]
 8009468:	f7ff fe5b 	bl	8009122 <_WriteNoCheck>
    break;
 800946c:	e019      	b.n	80094a2 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 800946e:	6978      	ldr	r0, [r7, #20]
 8009470:	f7ff fe9f 	bl	80091b2 <_GetAvailWriteSpace>
 8009474:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 8009476:	687a      	ldr	r2, [r7, #4]
 8009478:	693b      	ldr	r3, [r7, #16]
 800947a:	4293      	cmp	r3, r2
 800947c:	bf28      	it	cs
 800947e:	4613      	movcs	r3, r2
 8009480:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 8009482:	69fa      	ldr	r2, [r7, #28]
 8009484:	69b9      	ldr	r1, [r7, #24]
 8009486:	6978      	ldr	r0, [r7, #20]
 8009488:	f7ff fe4b 	bl	8009122 <_WriteNoCheck>
    break;
 800948c:	e009      	b.n	80094a2 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 800948e:	687a      	ldr	r2, [r7, #4]
 8009490:	69b9      	ldr	r1, [r7, #24]
 8009492:	6978      	ldr	r0, [r7, #20]
 8009494:	f7ff fde8 	bl	8009068 <_WriteBlocking>
 8009498:	61f8      	str	r0, [r7, #28]
    break;
 800949a:	e002      	b.n	80094a2 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  default:
    Status = 0u;
 800949c:	2300      	movs	r3, #0
 800949e:	61fb      	str	r3, [r7, #28]
    break;
 80094a0:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 80094a2:	69fb      	ldr	r3, [r7, #28]
}
 80094a4:	4618      	mov	r0, r3
 80094a6:	3720      	adds	r7, #32
 80094a8:	46bd      	mov	sp, r7
 80094aa:	bd80      	pop	{r7, pc}
 80094ac:	20005008 	.word	0x20005008

080094b0 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80094b0:	b580      	push	{r7, lr}
 80094b2:	b088      	sub	sp, #32
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	60f8      	str	r0, [r7, #12]
 80094b8:	60b9      	str	r1, [r7, #8]
 80094ba:	607a      	str	r2, [r7, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
 80094bc:	68bb      	ldr	r3, [r7, #8]
 80094be:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	1c5a      	adds	r2, r3, #1
 80094c4:	4613      	mov	r3, r2
 80094c6:	005b      	lsls	r3, r3, #1
 80094c8:	4413      	add	r3, r2
 80094ca:	00db      	lsls	r3, r3, #3
 80094cc:	4a1f      	ldr	r2, [pc, #124]	@ (800954c <SEGGER_RTT_WriteNoLock+0x9c>)
 80094ce:	4413      	add	r3, r2
 80094d0:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 80094d2:	697b      	ldr	r3, [r7, #20]
 80094d4:	695b      	ldr	r3, [r3, #20]
 80094d6:	2b02      	cmp	r3, #2
 80094d8:	d029      	beq.n	800952e <SEGGER_RTT_WriteNoLock+0x7e>
 80094da:	2b02      	cmp	r3, #2
 80094dc:	d82e      	bhi.n	800953c <SEGGER_RTT_WriteNoLock+0x8c>
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d002      	beq.n	80094e8 <SEGGER_RTT_WriteNoLock+0x38>
 80094e2:	2b01      	cmp	r3, #1
 80094e4:	d013      	beq.n	800950e <SEGGER_RTT_WriteNoLock+0x5e>
 80094e6:	e029      	b.n	800953c <SEGGER_RTT_WriteNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80094e8:	6978      	ldr	r0, [r7, #20]
 80094ea:	f7ff fe62 	bl	80091b2 <_GetAvailWriteSpace>
 80094ee:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 80094f0:	693a      	ldr	r2, [r7, #16]
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	429a      	cmp	r2, r3
 80094f6:	d202      	bcs.n	80094fe <SEGGER_RTT_WriteNoLock+0x4e>
      Status = 0u;
 80094f8:	2300      	movs	r3, #0
 80094fa:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 80094fc:	e021      	b.n	8009542 <SEGGER_RTT_WriteNoLock+0x92>
      Status = NumBytes;
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 8009502:	687a      	ldr	r2, [r7, #4]
 8009504:	69b9      	ldr	r1, [r7, #24]
 8009506:	6978      	ldr	r0, [r7, #20]
 8009508:	f7ff fe0b 	bl	8009122 <_WriteNoCheck>
    break;
 800950c:	e019      	b.n	8009542 <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 800950e:	6978      	ldr	r0, [r7, #20]
 8009510:	f7ff fe4f 	bl	80091b2 <_GetAvailWriteSpace>
 8009514:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 8009516:	687a      	ldr	r2, [r7, #4]
 8009518:	693b      	ldr	r3, [r7, #16]
 800951a:	4293      	cmp	r3, r2
 800951c:	bf28      	it	cs
 800951e:	4613      	movcs	r3, r2
 8009520:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 8009522:	69fa      	ldr	r2, [r7, #28]
 8009524:	69b9      	ldr	r1, [r7, #24]
 8009526:	6978      	ldr	r0, [r7, #20]
 8009528:	f7ff fdfb 	bl	8009122 <_WriteNoCheck>
    break;
 800952c:	e009      	b.n	8009542 <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 800952e:	687a      	ldr	r2, [r7, #4]
 8009530:	69b9      	ldr	r1, [r7, #24]
 8009532:	6978      	ldr	r0, [r7, #20]
 8009534:	f7ff fd98 	bl	8009068 <_WriteBlocking>
 8009538:	61f8      	str	r0, [r7, #28]
    break;
 800953a:	e002      	b.n	8009542 <SEGGER_RTT_WriteNoLock+0x92>
  default:
    Status = 0u;
 800953c:	2300      	movs	r3, #0
 800953e:	61fb      	str	r3, [r7, #28]
    break;
 8009540:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 8009542:	69fb      	ldr	r3, [r7, #28]
}
 8009544:	4618      	mov	r0, r3
 8009546:	3720      	adds	r7, #32
 8009548:	46bd      	mov	sp, r7
 800954a:	bd80      	pop	{r7, pc}
 800954c:	20005008 	.word	0x20005008

08009550 <SEGGER_RTT_WriteDownBuffer>:
*    This function locks against all other RTT operations. I.e. during
*    the write operation, writing from the application is also locked.
*    If only one consumer writes to the down buffer, 
*    call SEGGER_RTT_WriteDownBufferNoLock() instead.
*/
unsigned SEGGER_RTT_WriteDownBuffer(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8009550:	b580      	push	{r7, lr}
 8009552:	b088      	sub	sp, #32
 8009554:	af00      	add	r7, sp, #0
 8009556:	60f8      	str	r0, [r7, #12]
 8009558:	60b9      	str	r1, [r7, #8]
 800955a:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 800955c:	4b0e      	ldr	r3, [pc, #56]	@ (8009598 <SEGGER_RTT_WriteDownBuffer+0x48>)
 800955e:	61fb      	str	r3, [r7, #28]
 8009560:	69fb      	ldr	r3, [r7, #28]
 8009562:	781b      	ldrb	r3, [r3, #0]
 8009564:	b2db      	uxtb	r3, r3
 8009566:	2b00      	cmp	r3, #0
 8009568:	d101      	bne.n	800956e <SEGGER_RTT_WriteDownBuffer+0x1e>
 800956a:	f7ff fd25 	bl	8008fb8 <_DoInit>
  SEGGER_RTT_LOCK();
 800956e:	f3ef 8311 	mrs	r3, BASEPRI
 8009572:	f04f 0120 	mov.w	r1, #32
 8009576:	f381 8811 	msr	BASEPRI, r1
 800957a:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteDownBufferNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 800957c:	687a      	ldr	r2, [r7, #4]
 800957e:	68b9      	ldr	r1, [r7, #8]
 8009580:	68f8      	ldr	r0, [r7, #12]
 8009582:	f7ff ff45 	bl	8009410 <SEGGER_RTT_WriteDownBufferNoLock>
 8009586:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 8009588:	69bb      	ldr	r3, [r7, #24]
 800958a:	f383 8811 	msr	BASEPRI, r3
  return Status;
 800958e:	697b      	ldr	r3, [r7, #20]
}
 8009590:	4618      	mov	r0, r3
 8009592:	3720      	adds	r7, #32
 8009594:	46bd      	mov	sp, r7
 8009596:	bd80      	pop	{r7, pc}
 8009598:	20005008 	.word	0x20005008

0800959c <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 800959c:	b580      	push	{r7, lr}
 800959e:	b088      	sub	sp, #32
 80095a0:	af00      	add	r7, sp, #0
 80095a2:	60f8      	str	r0, [r7, #12]
 80095a4:	60b9      	str	r1, [r7, #8]
 80095a6:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 80095a8:	4b0e      	ldr	r3, [pc, #56]	@ (80095e4 <SEGGER_RTT_Write+0x48>)
 80095aa:	61fb      	str	r3, [r7, #28]
 80095ac:	69fb      	ldr	r3, [r7, #28]
 80095ae:	781b      	ldrb	r3, [r3, #0]
 80095b0:	b2db      	uxtb	r3, r3
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d101      	bne.n	80095ba <SEGGER_RTT_Write+0x1e>
 80095b6:	f7ff fcff 	bl	8008fb8 <_DoInit>
  SEGGER_RTT_LOCK();
 80095ba:	f3ef 8311 	mrs	r3, BASEPRI
 80095be:	f04f 0120 	mov.w	r1, #32
 80095c2:	f381 8811 	msr	BASEPRI, r1
 80095c6:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 80095c8:	687a      	ldr	r2, [r7, #4]
 80095ca:	68b9      	ldr	r1, [r7, #8]
 80095cc:	68f8      	ldr	r0, [r7, #12]
 80095ce:	f7ff ff6f 	bl	80094b0 <SEGGER_RTT_WriteNoLock>
 80095d2:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 80095d4:	69bb      	ldr	r3, [r7, #24]
 80095d6:	f383 8811 	msr	BASEPRI, r3
  return Status;
 80095da:	697b      	ldr	r3, [r7, #20]
}
 80095dc:	4618      	mov	r0, r3
 80095de:	3720      	adds	r7, #32
 80095e0:	46bd      	mov	sp, r7
 80095e2:	bd80      	pop	{r7, pc}
 80095e4:	20005008 	.word	0x20005008

080095e8 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80095e8:	b580      	push	{r7, lr}
 80095ea:	b088      	sub	sp, #32
 80095ec:	af00      	add	r7, sp, #0
 80095ee:	60f8      	str	r0, [r7, #12]
 80095f0:	60b9      	str	r1, [r7, #8]
 80095f2:	607a      	str	r2, [r7, #4]
 80095f4:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 80095f6:	4b3d      	ldr	r3, [pc, #244]	@ (80096ec <SEGGER_RTT_AllocUpBuffer+0x104>)
 80095f8:	61bb      	str	r3, [r7, #24]
 80095fa:	69bb      	ldr	r3, [r7, #24]
 80095fc:	781b      	ldrb	r3, [r3, #0]
 80095fe:	b2db      	uxtb	r3, r3
 8009600:	2b00      	cmp	r3, #0
 8009602:	d101      	bne.n	8009608 <SEGGER_RTT_AllocUpBuffer+0x20>
 8009604:	f7ff fcd8 	bl	8008fb8 <_DoInit>
  SEGGER_RTT_LOCK();
 8009608:	f3ef 8311 	mrs	r3, BASEPRI
 800960c:	f04f 0120 	mov.w	r1, #32
 8009610:	f381 8811 	msr	BASEPRI, r1
 8009614:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8009616:	4b35      	ldr	r3, [pc, #212]	@ (80096ec <SEGGER_RTT_AllocUpBuffer+0x104>)
 8009618:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 800961a:	2300      	movs	r3, #0
 800961c:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 800961e:	6939      	ldr	r1, [r7, #16]
 8009620:	69fb      	ldr	r3, [r7, #28]
 8009622:	1c5a      	adds	r2, r3, #1
 8009624:	4613      	mov	r3, r2
 8009626:	005b      	lsls	r3, r3, #1
 8009628:	4413      	add	r3, r2
 800962a:	00db      	lsls	r3, r3, #3
 800962c:	440b      	add	r3, r1
 800962e:	3304      	adds	r3, #4
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	2b00      	cmp	r3, #0
 8009634:	d008      	beq.n	8009648 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 8009636:	69fb      	ldr	r3, [r7, #28]
 8009638:	3301      	adds	r3, #1
 800963a:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 800963c:	693b      	ldr	r3, [r7, #16]
 800963e:	691b      	ldr	r3, [r3, #16]
 8009640:	69fa      	ldr	r2, [r7, #28]
 8009642:	429a      	cmp	r2, r3
 8009644:	dbeb      	blt.n	800961e <SEGGER_RTT_AllocUpBuffer+0x36>
 8009646:	e000      	b.n	800964a <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8009648:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 800964a:	693b      	ldr	r3, [r7, #16]
 800964c:	691b      	ldr	r3, [r3, #16]
 800964e:	69fa      	ldr	r2, [r7, #28]
 8009650:	429a      	cmp	r2, r3
 8009652:	da3f      	bge.n	80096d4 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8009654:	6939      	ldr	r1, [r7, #16]
 8009656:	69fb      	ldr	r3, [r7, #28]
 8009658:	1c5a      	adds	r2, r3, #1
 800965a:	4613      	mov	r3, r2
 800965c:	005b      	lsls	r3, r3, #1
 800965e:	4413      	add	r3, r2
 8009660:	00db      	lsls	r3, r3, #3
 8009662:	440b      	add	r3, r1
 8009664:	68fa      	ldr	r2, [r7, #12]
 8009666:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8009668:	6939      	ldr	r1, [r7, #16]
 800966a:	69fb      	ldr	r3, [r7, #28]
 800966c:	1c5a      	adds	r2, r3, #1
 800966e:	4613      	mov	r3, r2
 8009670:	005b      	lsls	r3, r3, #1
 8009672:	4413      	add	r3, r2
 8009674:	00db      	lsls	r3, r3, #3
 8009676:	440b      	add	r3, r1
 8009678:	3304      	adds	r3, #4
 800967a:	68ba      	ldr	r2, [r7, #8]
 800967c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 800967e:	6939      	ldr	r1, [r7, #16]
 8009680:	69fa      	ldr	r2, [r7, #28]
 8009682:	4613      	mov	r3, r2
 8009684:	005b      	lsls	r3, r3, #1
 8009686:	4413      	add	r3, r2
 8009688:	00db      	lsls	r3, r3, #3
 800968a:	440b      	add	r3, r1
 800968c:	3320      	adds	r3, #32
 800968e:	687a      	ldr	r2, [r7, #4]
 8009690:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8009692:	6939      	ldr	r1, [r7, #16]
 8009694:	69fa      	ldr	r2, [r7, #28]
 8009696:	4613      	mov	r3, r2
 8009698:	005b      	lsls	r3, r3, #1
 800969a:	4413      	add	r3, r2
 800969c:	00db      	lsls	r3, r3, #3
 800969e:	440b      	add	r3, r1
 80096a0:	3328      	adds	r3, #40	@ 0x28
 80096a2:	2200      	movs	r2, #0
 80096a4:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 80096a6:	6939      	ldr	r1, [r7, #16]
 80096a8:	69fa      	ldr	r2, [r7, #28]
 80096aa:	4613      	mov	r3, r2
 80096ac:	005b      	lsls	r3, r3, #1
 80096ae:	4413      	add	r3, r2
 80096b0:	00db      	lsls	r3, r3, #3
 80096b2:	440b      	add	r3, r1
 80096b4:	3324      	adds	r3, #36	@ 0x24
 80096b6:	2200      	movs	r2, #0
 80096b8:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 80096ba:	6939      	ldr	r1, [r7, #16]
 80096bc:	69fa      	ldr	r2, [r7, #28]
 80096be:	4613      	mov	r3, r2
 80096c0:	005b      	lsls	r3, r3, #1
 80096c2:	4413      	add	r3, r2
 80096c4:	00db      	lsls	r3, r3, #3
 80096c6:	440b      	add	r3, r1
 80096c8:	332c      	adds	r3, #44	@ 0x2c
 80096ca:	683a      	ldr	r2, [r7, #0]
 80096cc:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80096ce:	f3bf 8f5f 	dmb	sy
 80096d2:	e002      	b.n	80096da <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 80096d4:	f04f 33ff 	mov.w	r3, #4294967295
 80096d8:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 80096da:	697b      	ldr	r3, [r7, #20]
 80096dc:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 80096e0:	69fb      	ldr	r3, [r7, #28]
}
 80096e2:	4618      	mov	r0, r3
 80096e4:	3720      	adds	r7, #32
 80096e6:	46bd      	mov	sp, r7
 80096e8:	bd80      	pop	{r7, pc}
 80096ea:	bf00      	nop
 80096ec:	20005008 	.word	0x20005008

080096f0 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80096f0:	b580      	push	{r7, lr}
 80096f2:	b088      	sub	sp, #32
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	60f8      	str	r0, [r7, #12]
 80096f8:	60b9      	str	r1, [r7, #8]
 80096fa:	607a      	str	r2, [r7, #4]
 80096fc:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 80096fe:	4b33      	ldr	r3, [pc, #204]	@ (80097cc <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 8009700:	61bb      	str	r3, [r7, #24]
 8009702:	69bb      	ldr	r3, [r7, #24]
 8009704:	781b      	ldrb	r3, [r3, #0]
 8009706:	b2db      	uxtb	r3, r3
 8009708:	2b00      	cmp	r3, #0
 800970a:	d101      	bne.n	8009710 <SEGGER_RTT_ConfigDownBuffer+0x20>
 800970c:	f7ff fc54 	bl	8008fb8 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8009710:	4b2e      	ldr	r3, [pc, #184]	@ (80097cc <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 8009712:	617b      	str	r3, [r7, #20]
  if (BufferIndex < (unsigned)pRTTCB->MaxNumDownBuffers) {
 8009714:	697b      	ldr	r3, [r7, #20]
 8009716:	695b      	ldr	r3, [r3, #20]
 8009718:	461a      	mov	r2, r3
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	4293      	cmp	r3, r2
 800971e:	d24d      	bcs.n	80097bc <SEGGER_RTT_ConfigDownBuffer+0xcc>
    SEGGER_RTT_LOCK();
 8009720:	f3ef 8311 	mrs	r3, BASEPRI
 8009724:	f04f 0120 	mov.w	r1, #32
 8009728:	f381 8811 	msr	BASEPRI, r1
 800972c:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	2b00      	cmp	r3, #0
 8009732:	d031      	beq.n	8009798 <SEGGER_RTT_ConfigDownBuffer+0xa8>
      pRTTCB->aDown[BufferIndex].sName        = sName;
 8009734:	6979      	ldr	r1, [r7, #20]
 8009736:	68fa      	ldr	r2, [r7, #12]
 8009738:	4613      	mov	r3, r2
 800973a:	005b      	lsls	r3, r3, #1
 800973c:	4413      	add	r3, r2
 800973e:	00db      	lsls	r3, r3, #3
 8009740:	440b      	add	r3, r1
 8009742:	3360      	adds	r3, #96	@ 0x60
 8009744:	68ba      	ldr	r2, [r7, #8]
 8009746:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].pBuffer      = (char*)pBuffer;
 8009748:	6979      	ldr	r1, [r7, #20]
 800974a:	68fa      	ldr	r2, [r7, #12]
 800974c:	4613      	mov	r3, r2
 800974e:	005b      	lsls	r3, r3, #1
 8009750:	4413      	add	r3, r2
 8009752:	00db      	lsls	r3, r3, #3
 8009754:	440b      	add	r3, r1
 8009756:	3364      	adds	r3, #100	@ 0x64
 8009758:	687a      	ldr	r2, [r7, #4]
 800975a:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].SizeOfBuffer = BufferSize;
 800975c:	6979      	ldr	r1, [r7, #20]
 800975e:	68fa      	ldr	r2, [r7, #12]
 8009760:	4613      	mov	r3, r2
 8009762:	005b      	lsls	r3, r3, #1
 8009764:	4413      	add	r3, r2
 8009766:	00db      	lsls	r3, r3, #3
 8009768:	440b      	add	r3, r1
 800976a:	3368      	adds	r3, #104	@ 0x68
 800976c:	683a      	ldr	r2, [r7, #0]
 800976e:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].RdOff        = 0u;
 8009770:	6979      	ldr	r1, [r7, #20]
 8009772:	68fa      	ldr	r2, [r7, #12]
 8009774:	4613      	mov	r3, r2
 8009776:	005b      	lsls	r3, r3, #1
 8009778:	4413      	add	r3, r2
 800977a:	00db      	lsls	r3, r3, #3
 800977c:	440b      	add	r3, r1
 800977e:	3370      	adds	r3, #112	@ 0x70
 8009780:	2200      	movs	r2, #0
 8009782:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].WrOff        = 0u;
 8009784:	6979      	ldr	r1, [r7, #20]
 8009786:	68fa      	ldr	r2, [r7, #12]
 8009788:	4613      	mov	r3, r2
 800978a:	005b      	lsls	r3, r3, #1
 800978c:	4413      	add	r3, r2
 800978e:	00db      	lsls	r3, r3, #3
 8009790:	440b      	add	r3, r1
 8009792:	336c      	adds	r3, #108	@ 0x6c
 8009794:	2200      	movs	r2, #0
 8009796:	601a      	str	r2, [r3, #0]
    }
    pRTTCB->aDown[BufferIndex].Flags          = Flags;
 8009798:	6979      	ldr	r1, [r7, #20]
 800979a:	68fa      	ldr	r2, [r7, #12]
 800979c:	4613      	mov	r3, r2
 800979e:	005b      	lsls	r3, r3, #1
 80097a0:	4413      	add	r3, r2
 80097a2:	00db      	lsls	r3, r3, #3
 80097a4:	440b      	add	r3, r1
 80097a6:	3374      	adds	r3, #116	@ 0x74
 80097a8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80097aa:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80097ac:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 80097b0:	693b      	ldr	r3, [r7, #16]
 80097b2:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 80097b6:	2300      	movs	r3, #0
 80097b8:	61fb      	str	r3, [r7, #28]
 80097ba:	e002      	b.n	80097c2 <SEGGER_RTT_ConfigDownBuffer+0xd2>
  } else {
    r = -1;
 80097bc:	f04f 33ff 	mov.w	r3, #4294967295
 80097c0:	61fb      	str	r3, [r7, #28]
  }
  return r;
 80097c2:	69fb      	ldr	r3, [r7, #28]
}
 80097c4:	4618      	mov	r0, r3
 80097c6:	3720      	adds	r7, #32
 80097c8:	46bd      	mov	sp, r7
 80097ca:	bd80      	pop	{r7, pc}
 80097cc:	20005008 	.word	0x20005008

080097d0 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 80097d0:	b480      	push	{r7}
 80097d2:	b087      	sub	sp, #28
 80097d4:	af00      	add	r7, sp, #0
 80097d6:	60f8      	str	r0, [r7, #12]
 80097d8:	60b9      	str	r1, [r7, #8]
 80097da:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 80097dc:	2300      	movs	r3, #0
 80097de:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 80097e0:	e002      	b.n	80097e8 <_EncodeStr+0x18>
    Len++;
 80097e2:	693b      	ldr	r3, [r7, #16]
 80097e4:	3301      	adds	r3, #1
 80097e6:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 80097e8:	68ba      	ldr	r2, [r7, #8]
 80097ea:	693b      	ldr	r3, [r7, #16]
 80097ec:	4413      	add	r3, r2
 80097ee:	781b      	ldrb	r3, [r3, #0]
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d1f6      	bne.n	80097e2 <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 80097f4:	693a      	ldr	r2, [r7, #16]
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	429a      	cmp	r2, r3
 80097fa:	d901      	bls.n	8009800 <_EncodeStr+0x30>
    Len = Limit;
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 8009800:	693b      	ldr	r3, [r7, #16]
 8009802:	2bfe      	cmp	r3, #254	@ 0xfe
 8009804:	d806      	bhi.n	8009814 <_EncodeStr+0x44>
    *pPayload++ = Len; 
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	1c5a      	adds	r2, r3, #1
 800980a:	60fa      	str	r2, [r7, #12]
 800980c:	693a      	ldr	r2, [r7, #16]
 800980e:	b2d2      	uxtb	r2, r2
 8009810:	701a      	strb	r2, [r3, #0]
 8009812:	e011      	b.n	8009838 <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	1c5a      	adds	r2, r3, #1
 8009818:	60fa      	str	r2, [r7, #12]
 800981a:	22ff      	movs	r2, #255	@ 0xff
 800981c:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	1c5a      	adds	r2, r3, #1
 8009822:	60fa      	str	r2, [r7, #12]
 8009824:	693a      	ldr	r2, [r7, #16]
 8009826:	b2d2      	uxtb	r2, r2
 8009828:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 800982a:	693b      	ldr	r3, [r7, #16]
 800982c:	0a19      	lsrs	r1, r3, #8
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	1c5a      	adds	r2, r3, #1
 8009832:	60fa      	str	r2, [r7, #12]
 8009834:	b2ca      	uxtb	r2, r1
 8009836:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 8009838:	2300      	movs	r3, #0
 800983a:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 800983c:	e00a      	b.n	8009854 <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 800983e:	68ba      	ldr	r2, [r7, #8]
 8009840:	1c53      	adds	r3, r2, #1
 8009842:	60bb      	str	r3, [r7, #8]
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	1c59      	adds	r1, r3, #1
 8009848:	60f9      	str	r1, [r7, #12]
 800984a:	7812      	ldrb	r2, [r2, #0]
 800984c:	701a      	strb	r2, [r3, #0]
    n++;
 800984e:	697b      	ldr	r3, [r7, #20]
 8009850:	3301      	adds	r3, #1
 8009852:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8009854:	697a      	ldr	r2, [r7, #20]
 8009856:	693b      	ldr	r3, [r7, #16]
 8009858:	429a      	cmp	r2, r3
 800985a:	d3f0      	bcc.n	800983e <_EncodeStr+0x6e>
  }
  return pPayload;
 800985c:	68fb      	ldr	r3, [r7, #12]
}
 800985e:	4618      	mov	r0, r3
 8009860:	371c      	adds	r7, #28
 8009862:	46bd      	mov	sp, r7
 8009864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009868:	4770      	bx	lr

0800986a <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 800986a:	b480      	push	{r7}
 800986c:	b083      	sub	sp, #12
 800986e:	af00      	add	r7, sp, #0
 8009870:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	3304      	adds	r3, #4
}
 8009876:	4618      	mov	r0, r3
 8009878:	370c      	adds	r7, #12
 800987a:	46bd      	mov	sp, r7
 800987c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009880:	4770      	bx	lr
	...

08009884 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8009884:	b580      	push	{r7, lr}
 8009886:	b082      	sub	sp, #8
 8009888:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800988a:	4b35      	ldr	r3, [pc, #212]	@ (8009960 <_HandleIncomingPacket+0xdc>)
 800988c:	7e1b      	ldrb	r3, [r3, #24]
 800988e:	4618      	mov	r0, r3
 8009890:	1cfb      	adds	r3, r7, #3
 8009892:	2201      	movs	r2, #1
 8009894:	4619      	mov	r1, r3
 8009896:	f7ff fd35 	bl	8009304 <SEGGER_RTT_ReadNoLock>
 800989a:	4603      	mov	r3, r0
 800989c:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	dd59      	ble.n	8009958 <_HandleIncomingPacket+0xd4>
    switch (Cmd) {
 80098a4:	78fb      	ldrb	r3, [r7, #3]
 80098a6:	2b80      	cmp	r3, #128	@ 0x80
 80098a8:	d032      	beq.n	8009910 <_HandleIncomingPacket+0x8c>
 80098aa:	2b80      	cmp	r3, #128	@ 0x80
 80098ac:	dc42      	bgt.n	8009934 <_HandleIncomingPacket+0xb0>
 80098ae:	2b07      	cmp	r3, #7
 80098b0:	dc16      	bgt.n	80098e0 <_HandleIncomingPacket+0x5c>
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	dd3e      	ble.n	8009934 <_HandleIncomingPacket+0xb0>
 80098b6:	3b01      	subs	r3, #1
 80098b8:	2b06      	cmp	r3, #6
 80098ba:	d83b      	bhi.n	8009934 <_HandleIncomingPacket+0xb0>
 80098bc:	a201      	add	r2, pc, #4	@ (adr r2, 80098c4 <_HandleIncomingPacket+0x40>)
 80098be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098c2:	bf00      	nop
 80098c4:	080098e7 	.word	0x080098e7
 80098c8:	080098ed 	.word	0x080098ed
 80098cc:	080098f3 	.word	0x080098f3
 80098d0:	080098f9 	.word	0x080098f9
 80098d4:	080098ff 	.word	0x080098ff
 80098d8:	08009905 	.word	0x08009905
 80098dc:	0800990b 	.word	0x0800990b
 80098e0:	2b7f      	cmp	r3, #127	@ 0x7f
 80098e2:	d034      	beq.n	800994e <_HandleIncomingPacket+0xca>
 80098e4:	e026      	b.n	8009934 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 80098e6:	f000 fba9 	bl	800a03c <SEGGER_SYSVIEW_Start>
      break;
 80098ea:	e035      	b.n	8009958 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 80098ec:	f000 fc62 	bl	800a1b4 <SEGGER_SYSVIEW_Stop>
      break;
 80098f0:	e032      	b.n	8009958 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 80098f2:	f000 fe3b 	bl	800a56c <SEGGER_SYSVIEW_RecordSystime>
      break;
 80098f6:	e02f      	b.n	8009958 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 80098f8:	f000 fe00 	bl	800a4fc <SEGGER_SYSVIEW_SendTaskList>
      break;
 80098fc:	e02c      	b.n	8009958 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 80098fe:	f000 fc7f 	bl	800a200 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8009902:	e029      	b.n	8009958 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8009904:	f000 fff4 	bl	800a8f0 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8009908:	e026      	b.n	8009958 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 800990a:	f000 ffd3 	bl	800a8b4 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 800990e:	e023      	b.n	8009958 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8009910:	4b13      	ldr	r3, [pc, #76]	@ (8009960 <_HandleIncomingPacket+0xdc>)
 8009912:	7e1b      	ldrb	r3, [r3, #24]
 8009914:	4618      	mov	r0, r3
 8009916:	1cfb      	adds	r3, r7, #3
 8009918:	2201      	movs	r2, #1
 800991a:	4619      	mov	r1, r3
 800991c:	f7ff fcf2 	bl	8009304 <SEGGER_RTT_ReadNoLock>
 8009920:	4603      	mov	r3, r0
 8009922:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	2b00      	cmp	r3, #0
 8009928:	dd13      	ble.n	8009952 <_HandleIncomingPacket+0xce>
        SEGGER_SYSVIEW_SendModule(Cmd);
 800992a:	78fb      	ldrb	r3, [r7, #3]
 800992c:	4618      	mov	r0, r3
 800992e:	f000 ff41 	bl	800a7b4 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8009932:	e00e      	b.n	8009952 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8009934:	78fb      	ldrb	r3, [r7, #3]
 8009936:	b25b      	sxtb	r3, r3
 8009938:	2b00      	cmp	r3, #0
 800993a:	da0c      	bge.n	8009956 <_HandleIncomingPacket+0xd2>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800993c:	4b08      	ldr	r3, [pc, #32]	@ (8009960 <_HandleIncomingPacket+0xdc>)
 800993e:	7e1b      	ldrb	r3, [r3, #24]
 8009940:	4618      	mov	r0, r3
 8009942:	1cfb      	adds	r3, r7, #3
 8009944:	2201      	movs	r2, #1
 8009946:	4619      	mov	r1, r3
 8009948:	f7ff fcdc 	bl	8009304 <SEGGER_RTT_ReadNoLock>
      }
      break;
 800994c:	e003      	b.n	8009956 <_HandleIncomingPacket+0xd2>
      break;
 800994e:	bf00      	nop
 8009950:	e002      	b.n	8009958 <_HandleIncomingPacket+0xd4>
      break;
 8009952:	bf00      	nop
 8009954:	e000      	b.n	8009958 <_HandleIncomingPacket+0xd4>
      break;
 8009956:	bf00      	nop
    }
  }
}
 8009958:	bf00      	nop
 800995a:	3708      	adds	r7, #8
 800995c:	46bd      	mov	sp, r7
 800995e:	bd80      	pop	{r7, pc}
 8009960:	200064c8 	.word	0x200064c8

08009964 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8009964:	b580      	push	{r7, lr}
 8009966:	b08c      	sub	sp, #48	@ 0x30
 8009968:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 800996a:	2301      	movs	r3, #1
 800996c:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 800996e:	1d3b      	adds	r3, r7, #4
 8009970:	3301      	adds	r3, #1
 8009972:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8009974:	69fb      	ldr	r3, [r7, #28]
 8009976:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009978:	4b32      	ldr	r3, [pc, #200]	@ (8009a44 <_TrySendOverflowPacket+0xe0>)
 800997a:	695b      	ldr	r3, [r3, #20]
 800997c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800997e:	e00b      	b.n	8009998 <_TrySendOverflowPacket+0x34>
 8009980:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009982:	b2da      	uxtb	r2, r3
 8009984:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009986:	1c59      	adds	r1, r3, #1
 8009988:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800998a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800998e:	b2d2      	uxtb	r2, r2
 8009990:	701a      	strb	r2, [r3, #0]
 8009992:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009994:	09db      	lsrs	r3, r3, #7
 8009996:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009998:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800999a:	2b7f      	cmp	r3, #127	@ 0x7f
 800999c:	d8f0      	bhi.n	8009980 <_TrySendOverflowPacket+0x1c>
 800999e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099a0:	1c5a      	adds	r2, r3, #1
 80099a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80099a4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80099a6:	b2d2      	uxtb	r2, r2
 80099a8:	701a      	strb	r2, [r3, #0]
 80099aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099ac:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80099ae:	4b26      	ldr	r3, [pc, #152]	@ (8009a48 <_TrySendOverflowPacket+0xe4>)
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 80099b4:	4b23      	ldr	r3, [pc, #140]	@ (8009a44 <_TrySendOverflowPacket+0xe0>)
 80099b6:	68db      	ldr	r3, [r3, #12]
 80099b8:	69ba      	ldr	r2, [r7, #24]
 80099ba:	1ad3      	subs	r3, r2, r3
 80099bc:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 80099be:	69fb      	ldr	r3, [r7, #28]
 80099c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80099c2:	697b      	ldr	r3, [r7, #20]
 80099c4:	623b      	str	r3, [r7, #32]
 80099c6:	e00b      	b.n	80099e0 <_TrySendOverflowPacket+0x7c>
 80099c8:	6a3b      	ldr	r3, [r7, #32]
 80099ca:	b2da      	uxtb	r2, r3
 80099cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099ce:	1c59      	adds	r1, r3, #1
 80099d0:	6279      	str	r1, [r7, #36]	@ 0x24
 80099d2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80099d6:	b2d2      	uxtb	r2, r2
 80099d8:	701a      	strb	r2, [r3, #0]
 80099da:	6a3b      	ldr	r3, [r7, #32]
 80099dc:	09db      	lsrs	r3, r3, #7
 80099de:	623b      	str	r3, [r7, #32]
 80099e0:	6a3b      	ldr	r3, [r7, #32]
 80099e2:	2b7f      	cmp	r3, #127	@ 0x7f
 80099e4:	d8f0      	bhi.n	80099c8 <_TrySendOverflowPacket+0x64>
 80099e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099e8:	1c5a      	adds	r2, r3, #1
 80099ea:	627a      	str	r2, [r7, #36]	@ 0x24
 80099ec:	6a3a      	ldr	r2, [r7, #32]
 80099ee:	b2d2      	uxtb	r2, r2
 80099f0:	701a      	strb	r2, [r3, #0]
 80099f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099f4:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 80099f6:	4b13      	ldr	r3, [pc, #76]	@ (8009a44 <_TrySendOverflowPacket+0xe0>)
 80099f8:	785b      	ldrb	r3, [r3, #1]
 80099fa:	4618      	mov	r0, r3
 80099fc:	1d3b      	adds	r3, r7, #4
 80099fe:	69fa      	ldr	r2, [r7, #28]
 8009a00:	1ad3      	subs	r3, r2, r3
 8009a02:	461a      	mov	r2, r3
 8009a04:	1d3b      	adds	r3, r7, #4
 8009a06:	4619      	mov	r1, r3
 8009a08:	f7f6 fbea 	bl	80001e0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8009a0c:	4603      	mov	r3, r0
 8009a0e:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
 8009a10:	f7ff fa48 	bl	8008ea4 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8009a14:	693b      	ldr	r3, [r7, #16]
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d009      	beq.n	8009a2e <_TrySendOverflowPacket+0xca>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8009a1a:	4a0a      	ldr	r2, [pc, #40]	@ (8009a44 <_TrySendOverflowPacket+0xe0>)
 8009a1c:	69bb      	ldr	r3, [r7, #24]
 8009a1e:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8009a20:	4b08      	ldr	r3, [pc, #32]	@ (8009a44 <_TrySendOverflowPacket+0xe0>)
 8009a22:	781b      	ldrb	r3, [r3, #0]
 8009a24:	3b01      	subs	r3, #1
 8009a26:	b2da      	uxtb	r2, r3
 8009a28:	4b06      	ldr	r3, [pc, #24]	@ (8009a44 <_TrySendOverflowPacket+0xe0>)
 8009a2a:	701a      	strb	r2, [r3, #0]
 8009a2c:	e004      	b.n	8009a38 <_TrySendOverflowPacket+0xd4>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8009a2e:	4b05      	ldr	r3, [pc, #20]	@ (8009a44 <_TrySendOverflowPacket+0xe0>)
 8009a30:	695b      	ldr	r3, [r3, #20]
 8009a32:	3301      	adds	r3, #1
 8009a34:	4a03      	ldr	r2, [pc, #12]	@ (8009a44 <_TrySendOverflowPacket+0xe0>)
 8009a36:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8009a38:	693b      	ldr	r3, [r7, #16]
}
 8009a3a:	4618      	mov	r0, r3
 8009a3c:	3730      	adds	r7, #48	@ 0x30
 8009a3e:	46bd      	mov	sp, r7
 8009a40:	bd80      	pop	{r7, pc}
 8009a42:	bf00      	nop
 8009a44:	200064c8 	.word	0x200064c8
 8009a48:	e0001004 	.word	0xe0001004

08009a4c <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8009a4c:	b580      	push	{r7, lr}
 8009a4e:	b08a      	sub	sp, #40	@ 0x28
 8009a50:	af00      	add	r7, sp, #0
 8009a52:	60f8      	str	r0, [r7, #12]
 8009a54:	60b9      	str	r1, [r7, #8]
 8009a56:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8009a58:	4b6d      	ldr	r3, [pc, #436]	@ (8009c10 <_SendPacket+0x1c4>)
 8009a5a:	781b      	ldrb	r3, [r3, #0]
 8009a5c:	2b01      	cmp	r3, #1
 8009a5e:	d010      	beq.n	8009a82 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8009a60:	4b6b      	ldr	r3, [pc, #428]	@ (8009c10 <_SendPacket+0x1c4>)
 8009a62:	781b      	ldrb	r3, [r3, #0]
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	f000 80a5 	beq.w	8009bb4 <_SendPacket+0x168>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8009a6a:	4b69      	ldr	r3, [pc, #420]	@ (8009c10 <_SendPacket+0x1c4>)
 8009a6c:	781b      	ldrb	r3, [r3, #0]
 8009a6e:	2b02      	cmp	r3, #2
 8009a70:	d109      	bne.n	8009a86 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8009a72:	f7ff ff77 	bl	8009964 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8009a76:	4b66      	ldr	r3, [pc, #408]	@ (8009c10 <_SendPacket+0x1c4>)
 8009a78:	781b      	ldrb	r3, [r3, #0]
 8009a7a:	2b01      	cmp	r3, #1
 8009a7c:	f040 809c 	bne.w	8009bb8 <_SendPacket+0x16c>
      goto SendDone;
    }
  }
Send:
 8009a80:	e001      	b.n	8009a86 <_SendPacket+0x3a>
    goto Send;
 8009a82:	bf00      	nop
 8009a84:	e000      	b.n	8009a88 <_SendPacket+0x3c>
Send:
 8009a86:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	2b1f      	cmp	r3, #31
 8009a8c:	d809      	bhi.n	8009aa2 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8009a8e:	4b60      	ldr	r3, [pc, #384]	@ (8009c10 <_SendPacket+0x1c4>)
 8009a90:	69da      	ldr	r2, [r3, #28]
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	fa22 f303 	lsr.w	r3, r2, r3
 8009a98:	f003 0301 	and.w	r3, r3, #1
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	f040 808d 	bne.w	8009bbc <_SendPacket+0x170>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	2b17      	cmp	r3, #23
 8009aa6:	d807      	bhi.n	8009ab8 <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	3b01      	subs	r3, #1
 8009aac:	60fb      	str	r3, [r7, #12]
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	b2da      	uxtb	r2, r3
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	701a      	strb	r2, [r3, #0]
 8009ab6:	e03d      	b.n	8009b34 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 8009ab8:	68ba      	ldr	r2, [r7, #8]
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	1ad3      	subs	r3, r2, r3
 8009abe:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 8009ac0:	69fb      	ldr	r3, [r7, #28]
 8009ac2:	2b7f      	cmp	r3, #127	@ 0x7f
 8009ac4:	d912      	bls.n	8009aec <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 8009ac6:	69fb      	ldr	r3, [r7, #28]
 8009ac8:	09da      	lsrs	r2, r3, #7
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	3b01      	subs	r3, #1
 8009ace:	60fb      	str	r3, [r7, #12]
 8009ad0:	b2d2      	uxtb	r2, r2
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 8009ad6:	69fb      	ldr	r3, [r7, #28]
 8009ad8:	b2db      	uxtb	r3, r3
 8009ada:	68fa      	ldr	r2, [r7, #12]
 8009adc:	3a01      	subs	r2, #1
 8009ade:	60fa      	str	r2, [r7, #12]
 8009ae0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009ae4:	b2da      	uxtb	r2, r3
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	701a      	strb	r2, [r3, #0]
 8009aea:	e006      	b.n	8009afa <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	3b01      	subs	r3, #1
 8009af0:	60fb      	str	r3, [r7, #12]
 8009af2:	69fb      	ldr	r3, [r7, #28]
 8009af4:	b2da      	uxtb	r2, r3
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	2b7f      	cmp	r3, #127	@ 0x7f
 8009afe:	d912      	bls.n	8009b26 <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	09da      	lsrs	r2, r3, #7
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	3b01      	subs	r3, #1
 8009b08:	60fb      	str	r3, [r7, #12]
 8009b0a:	b2d2      	uxtb	r2, r2
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	b2db      	uxtb	r3, r3
 8009b14:	68fa      	ldr	r2, [r7, #12]
 8009b16:	3a01      	subs	r2, #1
 8009b18:	60fa      	str	r2, [r7, #12]
 8009b1a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009b1e:	b2da      	uxtb	r2, r3
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	701a      	strb	r2, [r3, #0]
 8009b24:	e006      	b.n	8009b34 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	3b01      	subs	r3, #1
 8009b2a:	60fb      	str	r3, [r7, #12]
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	b2da      	uxtb	r2, r3
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8009b34:	4b37      	ldr	r3, [pc, #220]	@ (8009c14 <_SendPacket+0x1c8>)
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8009b3a:	4b35      	ldr	r3, [pc, #212]	@ (8009c10 <_SendPacket+0x1c4>)
 8009b3c:	68db      	ldr	r3, [r3, #12]
 8009b3e:	69ba      	ldr	r2, [r7, #24]
 8009b40:	1ad3      	subs	r3, r2, r3
 8009b42:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8009b44:	68bb      	ldr	r3, [r7, #8]
 8009b46:	627b      	str	r3, [r7, #36]	@ 0x24
 8009b48:	697b      	ldr	r3, [r7, #20]
 8009b4a:	623b      	str	r3, [r7, #32]
 8009b4c:	e00b      	b.n	8009b66 <_SendPacket+0x11a>
 8009b4e:	6a3b      	ldr	r3, [r7, #32]
 8009b50:	b2da      	uxtb	r2, r3
 8009b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b54:	1c59      	adds	r1, r3, #1
 8009b56:	6279      	str	r1, [r7, #36]	@ 0x24
 8009b58:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009b5c:	b2d2      	uxtb	r2, r2
 8009b5e:	701a      	strb	r2, [r3, #0]
 8009b60:	6a3b      	ldr	r3, [r7, #32]
 8009b62:	09db      	lsrs	r3, r3, #7
 8009b64:	623b      	str	r3, [r7, #32]
 8009b66:	6a3b      	ldr	r3, [r7, #32]
 8009b68:	2b7f      	cmp	r3, #127	@ 0x7f
 8009b6a:	d8f0      	bhi.n	8009b4e <_SendPacket+0x102>
 8009b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b6e:	1c5a      	adds	r2, r3, #1
 8009b70:	627a      	str	r2, [r7, #36]	@ 0x24
 8009b72:	6a3a      	ldr	r2, [r7, #32]
 8009b74:	b2d2      	uxtb	r2, r2
 8009b76:	701a      	strb	r2, [r3, #0]
 8009b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b7a:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 8009b7c:	4b24      	ldr	r3, [pc, #144]	@ (8009c10 <_SendPacket+0x1c4>)
 8009b7e:	785b      	ldrb	r3, [r3, #1]
 8009b80:	4618      	mov	r0, r3
 8009b82:	68ba      	ldr	r2, [r7, #8]
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	1ad3      	subs	r3, r2, r3
 8009b88:	461a      	mov	r2, r3
 8009b8a:	68f9      	ldr	r1, [r7, #12]
 8009b8c:	f7f6 fb28 	bl	80001e0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8009b90:	4603      	mov	r3, r0
 8009b92:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
 8009b94:	f7ff f986 	bl	8008ea4 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8009b98:	693b      	ldr	r3, [r7, #16]
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d003      	beq.n	8009ba6 <_SendPacket+0x15a>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8009b9e:	4a1c      	ldr	r2, [pc, #112]	@ (8009c10 <_SendPacket+0x1c4>)
 8009ba0:	69bb      	ldr	r3, [r7, #24]
 8009ba2:	60d3      	str	r3, [r2, #12]
 8009ba4:	e00b      	b.n	8009bbe <_SendPacket+0x172>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8009ba6:	4b1a      	ldr	r3, [pc, #104]	@ (8009c10 <_SendPacket+0x1c4>)
 8009ba8:	781b      	ldrb	r3, [r3, #0]
 8009baa:	3301      	adds	r3, #1
 8009bac:	b2da      	uxtb	r2, r3
 8009bae:	4b18      	ldr	r3, [pc, #96]	@ (8009c10 <_SendPacket+0x1c4>)
 8009bb0:	701a      	strb	r2, [r3, #0]
 8009bb2:	e004      	b.n	8009bbe <_SendPacket+0x172>
    goto SendDone;
 8009bb4:	bf00      	nop
 8009bb6:	e002      	b.n	8009bbe <_SendPacket+0x172>
      goto SendDone;
 8009bb8:	bf00      	nop
 8009bba:	e000      	b.n	8009bbe <_SendPacket+0x172>
      goto SendDone;
 8009bbc:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8009bbe:	4b14      	ldr	r3, [pc, #80]	@ (8009c10 <_SendPacket+0x1c4>)
 8009bc0:	7e1b      	ldrb	r3, [r3, #24]
 8009bc2:	4619      	mov	r1, r3
 8009bc4:	4a14      	ldr	r2, [pc, #80]	@ (8009c18 <_SendPacket+0x1cc>)
 8009bc6:	460b      	mov	r3, r1
 8009bc8:	005b      	lsls	r3, r3, #1
 8009bca:	440b      	add	r3, r1
 8009bcc:	00db      	lsls	r3, r3, #3
 8009bce:	4413      	add	r3, r2
 8009bd0:	336c      	adds	r3, #108	@ 0x6c
 8009bd2:	681a      	ldr	r2, [r3, #0]
 8009bd4:	4b0e      	ldr	r3, [pc, #56]	@ (8009c10 <_SendPacket+0x1c4>)
 8009bd6:	7e1b      	ldrb	r3, [r3, #24]
 8009bd8:	4618      	mov	r0, r3
 8009bda:	490f      	ldr	r1, [pc, #60]	@ (8009c18 <_SendPacket+0x1cc>)
 8009bdc:	4603      	mov	r3, r0
 8009bde:	005b      	lsls	r3, r3, #1
 8009be0:	4403      	add	r3, r0
 8009be2:	00db      	lsls	r3, r3, #3
 8009be4:	440b      	add	r3, r1
 8009be6:	3370      	adds	r3, #112	@ 0x70
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	429a      	cmp	r2, r3
 8009bec:	d00b      	beq.n	8009c06 <_SendPacket+0x1ba>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8009bee:	4b08      	ldr	r3, [pc, #32]	@ (8009c10 <_SendPacket+0x1c4>)
 8009bf0:	789b      	ldrb	r3, [r3, #2]
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d107      	bne.n	8009c06 <_SendPacket+0x1ba>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8009bf6:	4b06      	ldr	r3, [pc, #24]	@ (8009c10 <_SendPacket+0x1c4>)
 8009bf8:	2201      	movs	r2, #1
 8009bfa:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8009bfc:	f7ff fe42 	bl	8009884 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8009c00:	4b03      	ldr	r3, [pc, #12]	@ (8009c10 <_SendPacket+0x1c4>)
 8009c02:	2200      	movs	r2, #0
 8009c04:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8009c06:	bf00      	nop
 8009c08:	3728      	adds	r7, #40	@ 0x28
 8009c0a:	46bd      	mov	sp, r7
 8009c0c:	bd80      	pop	{r7, pc}
 8009c0e:	bf00      	nop
 8009c10:	200064c8 	.word	0x200064c8
 8009c14:	e0001004 	.word	0xe0001004
 8009c18:	20005008 	.word	0x20005008

08009c1c <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8009c1c:	b580      	push	{r7, lr}
 8009c1e:	b086      	sub	sp, #24
 8009c20:	af02      	add	r7, sp, #8
 8009c22:	60f8      	str	r0, [r7, #12]
 8009c24:	60b9      	str	r1, [r7, #8]
 8009c26:	607a      	str	r2, [r7, #4]
 8009c28:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8009c2a:	2300      	movs	r3, #0
 8009c2c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8009c30:	4917      	ldr	r1, [pc, #92]	@ (8009c90 <SEGGER_SYSVIEW_Init+0x74>)
 8009c32:	4818      	ldr	r0, [pc, #96]	@ (8009c94 <SEGGER_SYSVIEW_Init+0x78>)
 8009c34:	f7ff fcd8 	bl	80095e8 <SEGGER_RTT_AllocUpBuffer>
 8009c38:	4603      	mov	r3, r0
 8009c3a:	b2da      	uxtb	r2, r3
 8009c3c:	4b16      	ldr	r3, [pc, #88]	@ (8009c98 <SEGGER_SYSVIEW_Init+0x7c>)
 8009c3e:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8009c40:	4b15      	ldr	r3, [pc, #84]	@ (8009c98 <SEGGER_SYSVIEW_Init+0x7c>)
 8009c42:	785a      	ldrb	r2, [r3, #1]
 8009c44:	4b14      	ldr	r3, [pc, #80]	@ (8009c98 <SEGGER_SYSVIEW_Init+0x7c>)
 8009c46:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8009c48:	4b13      	ldr	r3, [pc, #76]	@ (8009c98 <SEGGER_SYSVIEW_Init+0x7c>)
 8009c4a:	7e1b      	ldrb	r3, [r3, #24]
 8009c4c:	4618      	mov	r0, r3
 8009c4e:	2300      	movs	r3, #0
 8009c50:	9300      	str	r3, [sp, #0]
 8009c52:	2308      	movs	r3, #8
 8009c54:	4a11      	ldr	r2, [pc, #68]	@ (8009c9c <SEGGER_SYSVIEW_Init+0x80>)
 8009c56:	490f      	ldr	r1, [pc, #60]	@ (8009c94 <SEGGER_SYSVIEW_Init+0x78>)
 8009c58:	f7ff fd4a 	bl	80096f0 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8009c5c:	4b0e      	ldr	r3, [pc, #56]	@ (8009c98 <SEGGER_SYSVIEW_Init+0x7c>)
 8009c5e:	2200      	movs	r2, #0
 8009c60:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8009c62:	4b0f      	ldr	r3, [pc, #60]	@ (8009ca0 <SEGGER_SYSVIEW_Init+0x84>)
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	4a0c      	ldr	r2, [pc, #48]	@ (8009c98 <SEGGER_SYSVIEW_Init+0x7c>)
 8009c68:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8009c6a:	4a0b      	ldr	r2, [pc, #44]	@ (8009c98 <SEGGER_SYSVIEW_Init+0x7c>)
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8009c70:	4a09      	ldr	r2, [pc, #36]	@ (8009c98 <SEGGER_SYSVIEW_Init+0x7c>)
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8009c76:	4a08      	ldr	r2, [pc, #32]	@ (8009c98 <SEGGER_SYSVIEW_Init+0x7c>)
 8009c78:	68bb      	ldr	r3, [r7, #8]
 8009c7a:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8009c7c:	4a06      	ldr	r2, [pc, #24]	@ (8009c98 <SEGGER_SYSVIEW_Init+0x7c>)
 8009c7e:	683b      	ldr	r3, [r7, #0]
 8009c80:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8009c82:	4b05      	ldr	r3, [pc, #20]	@ (8009c98 <SEGGER_SYSVIEW_Init+0x7c>)
 8009c84:	2200      	movs	r2, #0
 8009c86:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8009c88:	bf00      	nop
 8009c8a:	3710      	adds	r7, #16
 8009c8c:	46bd      	mov	sp, r7
 8009c8e:	bd80      	pop	{r7, pc}
 8009c90:	200054c0 	.word	0x200054c0
 8009c94:	0800bf5c 	.word	0x0800bf5c
 8009c98:	200064c8 	.word	0x200064c8
 8009c9c:	200064c0 	.word	0x200064c0
 8009ca0:	e0001004 	.word	0xe0001004

08009ca4 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8009ca4:	b480      	push	{r7}
 8009ca6:	b083      	sub	sp, #12
 8009ca8:	af00      	add	r7, sp, #0
 8009caa:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8009cac:	4a04      	ldr	r2, [pc, #16]	@ (8009cc0 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	6113      	str	r3, [r2, #16]
}
 8009cb2:	bf00      	nop
 8009cb4:	370c      	adds	r7, #12
 8009cb6:	46bd      	mov	sp, r7
 8009cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cbc:	4770      	bx	lr
 8009cbe:	bf00      	nop
 8009cc0:	200064c8 	.word	0x200064c8

08009cc4 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8009cc4:	b580      	push	{r7, lr}
 8009cc6:	b084      	sub	sp, #16
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8009ccc:	f3ef 8311 	mrs	r3, BASEPRI
 8009cd0:	f04f 0120 	mov.w	r1, #32
 8009cd4:	f381 8811 	msr	BASEPRI, r1
 8009cd8:	60fb      	str	r3, [r7, #12]
 8009cda:	4808      	ldr	r0, [pc, #32]	@ (8009cfc <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8009cdc:	f7ff fdc5 	bl	800986a <_PreparePacket>
 8009ce0:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8009ce2:	687a      	ldr	r2, [r7, #4]
 8009ce4:	68b9      	ldr	r1, [r7, #8]
 8009ce6:	68b8      	ldr	r0, [r7, #8]
 8009ce8:	f7ff feb0 	bl	8009a4c <_SendPacket>
  RECORD_END();
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	f383 8811 	msr	BASEPRI, r3
}
 8009cf2:	bf00      	nop
 8009cf4:	3710      	adds	r7, #16
 8009cf6:	46bd      	mov	sp, r7
 8009cf8:	bd80      	pop	{r7, pc}
 8009cfa:	bf00      	nop
 8009cfc:	200064f8 	.word	0x200064f8

08009d00 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8009d00:	b580      	push	{r7, lr}
 8009d02:	b088      	sub	sp, #32
 8009d04:	af00      	add	r7, sp, #0
 8009d06:	6078      	str	r0, [r7, #4]
 8009d08:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8009d0a:	f3ef 8311 	mrs	r3, BASEPRI
 8009d0e:	f04f 0120 	mov.w	r1, #32
 8009d12:	f381 8811 	msr	BASEPRI, r1
 8009d16:	617b      	str	r3, [r7, #20]
 8009d18:	4816      	ldr	r0, [pc, #88]	@ (8009d74 <SEGGER_SYSVIEW_RecordU32+0x74>)
 8009d1a:	f7ff fda6 	bl	800986a <_PreparePacket>
 8009d1e:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8009d20:	693b      	ldr	r3, [r7, #16]
 8009d22:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	61fb      	str	r3, [r7, #28]
 8009d28:	683b      	ldr	r3, [r7, #0]
 8009d2a:	61bb      	str	r3, [r7, #24]
 8009d2c:	e00b      	b.n	8009d46 <SEGGER_SYSVIEW_RecordU32+0x46>
 8009d2e:	69bb      	ldr	r3, [r7, #24]
 8009d30:	b2da      	uxtb	r2, r3
 8009d32:	69fb      	ldr	r3, [r7, #28]
 8009d34:	1c59      	adds	r1, r3, #1
 8009d36:	61f9      	str	r1, [r7, #28]
 8009d38:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009d3c:	b2d2      	uxtb	r2, r2
 8009d3e:	701a      	strb	r2, [r3, #0]
 8009d40:	69bb      	ldr	r3, [r7, #24]
 8009d42:	09db      	lsrs	r3, r3, #7
 8009d44:	61bb      	str	r3, [r7, #24]
 8009d46:	69bb      	ldr	r3, [r7, #24]
 8009d48:	2b7f      	cmp	r3, #127	@ 0x7f
 8009d4a:	d8f0      	bhi.n	8009d2e <SEGGER_SYSVIEW_RecordU32+0x2e>
 8009d4c:	69fb      	ldr	r3, [r7, #28]
 8009d4e:	1c5a      	adds	r2, r3, #1
 8009d50:	61fa      	str	r2, [r7, #28]
 8009d52:	69ba      	ldr	r2, [r7, #24]
 8009d54:	b2d2      	uxtb	r2, r2
 8009d56:	701a      	strb	r2, [r3, #0]
 8009d58:	69fb      	ldr	r3, [r7, #28]
 8009d5a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8009d5c:	687a      	ldr	r2, [r7, #4]
 8009d5e:	68f9      	ldr	r1, [r7, #12]
 8009d60:	6938      	ldr	r0, [r7, #16]
 8009d62:	f7ff fe73 	bl	8009a4c <_SendPacket>
  RECORD_END();
 8009d66:	697b      	ldr	r3, [r7, #20]
 8009d68:	f383 8811 	msr	BASEPRI, r3
}
 8009d6c:	bf00      	nop
 8009d6e:	3720      	adds	r7, #32
 8009d70:	46bd      	mov	sp, r7
 8009d72:	bd80      	pop	{r7, pc}
 8009d74:	200064f8 	.word	0x200064f8

08009d78 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8009d78:	b580      	push	{r7, lr}
 8009d7a:	b08c      	sub	sp, #48	@ 0x30
 8009d7c:	af00      	add	r7, sp, #0
 8009d7e:	60f8      	str	r0, [r7, #12]
 8009d80:	60b9      	str	r1, [r7, #8]
 8009d82:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8009d84:	f3ef 8311 	mrs	r3, BASEPRI
 8009d88:	f04f 0120 	mov.w	r1, #32
 8009d8c:	f381 8811 	msr	BASEPRI, r1
 8009d90:	61fb      	str	r3, [r7, #28]
 8009d92:	4825      	ldr	r0, [pc, #148]	@ (8009e28 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8009d94:	f7ff fd69 	bl	800986a <_PreparePacket>
 8009d98:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8009d9a:	69bb      	ldr	r3, [r7, #24]
 8009d9c:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8009d9e:	697b      	ldr	r3, [r7, #20]
 8009da0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009da2:	68bb      	ldr	r3, [r7, #8]
 8009da4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009da6:	e00b      	b.n	8009dc0 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8009da8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009daa:	b2da      	uxtb	r2, r3
 8009dac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009dae:	1c59      	adds	r1, r3, #1
 8009db0:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8009db2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009db6:	b2d2      	uxtb	r2, r2
 8009db8:	701a      	strb	r2, [r3, #0]
 8009dba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009dbc:	09db      	lsrs	r3, r3, #7
 8009dbe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009dc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009dc2:	2b7f      	cmp	r3, #127	@ 0x7f
 8009dc4:	d8f0      	bhi.n	8009da8 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8009dc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009dc8:	1c5a      	adds	r2, r3, #1
 8009dca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009dcc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009dce:	b2d2      	uxtb	r2, r2
 8009dd0:	701a      	strb	r2, [r3, #0]
 8009dd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009dd4:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8009dd6:	697b      	ldr	r3, [r7, #20]
 8009dd8:	627b      	str	r3, [r7, #36]	@ 0x24
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	623b      	str	r3, [r7, #32]
 8009dde:	e00b      	b.n	8009df8 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8009de0:	6a3b      	ldr	r3, [r7, #32]
 8009de2:	b2da      	uxtb	r2, r3
 8009de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009de6:	1c59      	adds	r1, r3, #1
 8009de8:	6279      	str	r1, [r7, #36]	@ 0x24
 8009dea:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009dee:	b2d2      	uxtb	r2, r2
 8009df0:	701a      	strb	r2, [r3, #0]
 8009df2:	6a3b      	ldr	r3, [r7, #32]
 8009df4:	09db      	lsrs	r3, r3, #7
 8009df6:	623b      	str	r3, [r7, #32]
 8009df8:	6a3b      	ldr	r3, [r7, #32]
 8009dfa:	2b7f      	cmp	r3, #127	@ 0x7f
 8009dfc:	d8f0      	bhi.n	8009de0 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8009dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e00:	1c5a      	adds	r2, r3, #1
 8009e02:	627a      	str	r2, [r7, #36]	@ 0x24
 8009e04:	6a3a      	ldr	r2, [r7, #32]
 8009e06:	b2d2      	uxtb	r2, r2
 8009e08:	701a      	strb	r2, [r3, #0]
 8009e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e0c:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8009e0e:	68fa      	ldr	r2, [r7, #12]
 8009e10:	6979      	ldr	r1, [r7, #20]
 8009e12:	69b8      	ldr	r0, [r7, #24]
 8009e14:	f7ff fe1a 	bl	8009a4c <_SendPacket>
  RECORD_END();
 8009e18:	69fb      	ldr	r3, [r7, #28]
 8009e1a:	f383 8811 	msr	BASEPRI, r3
}
 8009e1e:	bf00      	nop
 8009e20:	3730      	adds	r7, #48	@ 0x30
 8009e22:	46bd      	mov	sp, r7
 8009e24:	bd80      	pop	{r7, pc}
 8009e26:	bf00      	nop
 8009e28:	200064f8 	.word	0x200064f8

08009e2c <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 8009e2c:	b580      	push	{r7, lr}
 8009e2e:	b08e      	sub	sp, #56	@ 0x38
 8009e30:	af00      	add	r7, sp, #0
 8009e32:	60f8      	str	r0, [r7, #12]
 8009e34:	60b9      	str	r1, [r7, #8]
 8009e36:	607a      	str	r2, [r7, #4]
 8009e38:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 8009e3a:	f3ef 8311 	mrs	r3, BASEPRI
 8009e3e:	f04f 0120 	mov.w	r1, #32
 8009e42:	f381 8811 	msr	BASEPRI, r1
 8009e46:	61fb      	str	r3, [r7, #28]
 8009e48:	4832      	ldr	r0, [pc, #200]	@ (8009f14 <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 8009e4a:	f7ff fd0e 	bl	800986a <_PreparePacket>
 8009e4e:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8009e50:	69bb      	ldr	r3, [r7, #24]
 8009e52:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8009e54:	697b      	ldr	r3, [r7, #20]
 8009e56:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e58:	68bb      	ldr	r3, [r7, #8]
 8009e5a:	633b      	str	r3, [r7, #48]	@ 0x30
 8009e5c:	e00b      	b.n	8009e76 <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 8009e5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e60:	b2da      	uxtb	r2, r3
 8009e62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e64:	1c59      	adds	r1, r3, #1
 8009e66:	6379      	str	r1, [r7, #52]	@ 0x34
 8009e68:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009e6c:	b2d2      	uxtb	r2, r2
 8009e6e:	701a      	strb	r2, [r3, #0]
 8009e70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e72:	09db      	lsrs	r3, r3, #7
 8009e74:	633b      	str	r3, [r7, #48]	@ 0x30
 8009e76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e78:	2b7f      	cmp	r3, #127	@ 0x7f
 8009e7a:	d8f0      	bhi.n	8009e5e <SEGGER_SYSVIEW_RecordU32x3+0x32>
 8009e7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e7e:	1c5a      	adds	r2, r3, #1
 8009e80:	637a      	str	r2, [r7, #52]	@ 0x34
 8009e82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009e84:	b2d2      	uxtb	r2, r2
 8009e86:	701a      	strb	r2, [r3, #0]
 8009e88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e8a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8009e8c:	697b      	ldr	r3, [r7, #20]
 8009e8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009e94:	e00b      	b.n	8009eae <SEGGER_SYSVIEW_RecordU32x3+0x82>
 8009e96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e98:	b2da      	uxtb	r2, r3
 8009e9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e9c:	1c59      	adds	r1, r3, #1
 8009e9e:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8009ea0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009ea4:	b2d2      	uxtb	r2, r2
 8009ea6:	701a      	strb	r2, [r3, #0]
 8009ea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009eaa:	09db      	lsrs	r3, r3, #7
 8009eac:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009eae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009eb0:	2b7f      	cmp	r3, #127	@ 0x7f
 8009eb2:	d8f0      	bhi.n	8009e96 <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 8009eb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009eb6:	1c5a      	adds	r2, r3, #1
 8009eb8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009eba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009ebc:	b2d2      	uxtb	r2, r2
 8009ebe:	701a      	strb	r2, [r3, #0]
 8009ec0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ec2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8009ec4:	697b      	ldr	r3, [r7, #20]
 8009ec6:	627b      	str	r3, [r7, #36]	@ 0x24
 8009ec8:	683b      	ldr	r3, [r7, #0]
 8009eca:	623b      	str	r3, [r7, #32]
 8009ecc:	e00b      	b.n	8009ee6 <SEGGER_SYSVIEW_RecordU32x3+0xba>
 8009ece:	6a3b      	ldr	r3, [r7, #32]
 8009ed0:	b2da      	uxtb	r2, r3
 8009ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ed4:	1c59      	adds	r1, r3, #1
 8009ed6:	6279      	str	r1, [r7, #36]	@ 0x24
 8009ed8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009edc:	b2d2      	uxtb	r2, r2
 8009ede:	701a      	strb	r2, [r3, #0]
 8009ee0:	6a3b      	ldr	r3, [r7, #32]
 8009ee2:	09db      	lsrs	r3, r3, #7
 8009ee4:	623b      	str	r3, [r7, #32]
 8009ee6:	6a3b      	ldr	r3, [r7, #32]
 8009ee8:	2b7f      	cmp	r3, #127	@ 0x7f
 8009eea:	d8f0      	bhi.n	8009ece <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 8009eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009eee:	1c5a      	adds	r2, r3, #1
 8009ef0:	627a      	str	r2, [r7, #36]	@ 0x24
 8009ef2:	6a3a      	ldr	r2, [r7, #32]
 8009ef4:	b2d2      	uxtb	r2, r2
 8009ef6:	701a      	strb	r2, [r3, #0]
 8009ef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009efa:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8009efc:	68fa      	ldr	r2, [r7, #12]
 8009efe:	6979      	ldr	r1, [r7, #20]
 8009f00:	69b8      	ldr	r0, [r7, #24]
 8009f02:	f7ff fda3 	bl	8009a4c <_SendPacket>
  RECORD_END();
 8009f06:	69fb      	ldr	r3, [r7, #28]
 8009f08:	f383 8811 	msr	BASEPRI, r3
}
 8009f0c:	bf00      	nop
 8009f0e:	3738      	adds	r7, #56	@ 0x38
 8009f10:	46bd      	mov	sp, r7
 8009f12:	bd80      	pop	{r7, pc}
 8009f14:	200064f8 	.word	0x200064f8

08009f18 <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 8009f18:	b580      	push	{r7, lr}
 8009f1a:	b090      	sub	sp, #64	@ 0x40
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	60f8      	str	r0, [r7, #12]
 8009f20:	60b9      	str	r1, [r7, #8]
 8009f22:	607a      	str	r2, [r7, #4]
 8009f24:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8009f26:	f3ef 8311 	mrs	r3, BASEPRI
 8009f2a:	f04f 0120 	mov.w	r1, #32
 8009f2e:	f381 8811 	msr	BASEPRI, r1
 8009f32:	61fb      	str	r3, [r7, #28]
 8009f34:	4840      	ldr	r0, [pc, #256]	@ (800a038 <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 8009f36:	f7ff fc98 	bl	800986a <_PreparePacket>
 8009f3a:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8009f3c:	69bb      	ldr	r3, [r7, #24]
 8009f3e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8009f40:	697b      	ldr	r3, [r7, #20]
 8009f42:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009f44:	68bb      	ldr	r3, [r7, #8]
 8009f46:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009f48:	e00b      	b.n	8009f62 <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 8009f4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f4c:	b2da      	uxtb	r2, r3
 8009f4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f50:	1c59      	adds	r1, r3, #1
 8009f52:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8009f54:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009f58:	b2d2      	uxtb	r2, r2
 8009f5a:	701a      	strb	r2, [r3, #0]
 8009f5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f5e:	09db      	lsrs	r3, r3, #7
 8009f60:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009f62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f64:	2b7f      	cmp	r3, #127	@ 0x7f
 8009f66:	d8f0      	bhi.n	8009f4a <SEGGER_SYSVIEW_RecordU32x4+0x32>
 8009f68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f6a:	1c5a      	adds	r2, r3, #1
 8009f6c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8009f6e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009f70:	b2d2      	uxtb	r2, r2
 8009f72:	701a      	strb	r2, [r3, #0]
 8009f74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f76:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8009f78:	697b      	ldr	r3, [r7, #20]
 8009f7a:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	633b      	str	r3, [r7, #48]	@ 0x30
 8009f80:	e00b      	b.n	8009f9a <SEGGER_SYSVIEW_RecordU32x4+0x82>
 8009f82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f84:	b2da      	uxtb	r2, r3
 8009f86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f88:	1c59      	adds	r1, r3, #1
 8009f8a:	6379      	str	r1, [r7, #52]	@ 0x34
 8009f8c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009f90:	b2d2      	uxtb	r2, r2
 8009f92:	701a      	strb	r2, [r3, #0]
 8009f94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f96:	09db      	lsrs	r3, r3, #7
 8009f98:	633b      	str	r3, [r7, #48]	@ 0x30
 8009f9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f9c:	2b7f      	cmp	r3, #127	@ 0x7f
 8009f9e:	d8f0      	bhi.n	8009f82 <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 8009fa0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009fa2:	1c5a      	adds	r2, r3, #1
 8009fa4:	637a      	str	r2, [r7, #52]	@ 0x34
 8009fa6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009fa8:	b2d2      	uxtb	r2, r2
 8009faa:	701a      	strb	r2, [r3, #0]
 8009fac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009fae:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8009fb0:	697b      	ldr	r3, [r7, #20]
 8009fb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009fb4:	683b      	ldr	r3, [r7, #0]
 8009fb6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009fb8:	e00b      	b.n	8009fd2 <SEGGER_SYSVIEW_RecordU32x4+0xba>
 8009fba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fbc:	b2da      	uxtb	r2, r3
 8009fbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fc0:	1c59      	adds	r1, r3, #1
 8009fc2:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8009fc4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009fc8:	b2d2      	uxtb	r2, r2
 8009fca:	701a      	strb	r2, [r3, #0]
 8009fcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fce:	09db      	lsrs	r3, r3, #7
 8009fd0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009fd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fd4:	2b7f      	cmp	r3, #127	@ 0x7f
 8009fd6:	d8f0      	bhi.n	8009fba <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 8009fd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fda:	1c5a      	adds	r2, r3, #1
 8009fdc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009fde:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009fe0:	b2d2      	uxtb	r2, r2
 8009fe2:	701a      	strb	r2, [r3, #0]
 8009fe4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fe6:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 8009fe8:	697b      	ldr	r3, [r7, #20]
 8009fea:	627b      	str	r3, [r7, #36]	@ 0x24
 8009fec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009fee:	623b      	str	r3, [r7, #32]
 8009ff0:	e00b      	b.n	800a00a <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 8009ff2:	6a3b      	ldr	r3, [r7, #32]
 8009ff4:	b2da      	uxtb	r2, r3
 8009ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ff8:	1c59      	adds	r1, r3, #1
 8009ffa:	6279      	str	r1, [r7, #36]	@ 0x24
 8009ffc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a000:	b2d2      	uxtb	r2, r2
 800a002:	701a      	strb	r2, [r3, #0]
 800a004:	6a3b      	ldr	r3, [r7, #32]
 800a006:	09db      	lsrs	r3, r3, #7
 800a008:	623b      	str	r3, [r7, #32]
 800a00a:	6a3b      	ldr	r3, [r7, #32]
 800a00c:	2b7f      	cmp	r3, #127	@ 0x7f
 800a00e:	d8f0      	bhi.n	8009ff2 <SEGGER_SYSVIEW_RecordU32x4+0xda>
 800a010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a012:	1c5a      	adds	r2, r3, #1
 800a014:	627a      	str	r2, [r7, #36]	@ 0x24
 800a016:	6a3a      	ldr	r2, [r7, #32]
 800a018:	b2d2      	uxtb	r2, r2
 800a01a:	701a      	strb	r2, [r3, #0]
 800a01c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a01e:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800a020:	68fa      	ldr	r2, [r7, #12]
 800a022:	6979      	ldr	r1, [r7, #20]
 800a024:	69b8      	ldr	r0, [r7, #24]
 800a026:	f7ff fd11 	bl	8009a4c <_SendPacket>
  RECORD_END();
 800a02a:	69fb      	ldr	r3, [r7, #28]
 800a02c:	f383 8811 	msr	BASEPRI, r3
}
 800a030:	bf00      	nop
 800a032:	3740      	adds	r7, #64	@ 0x40
 800a034:	46bd      	mov	sp, r7
 800a036:	bd80      	pop	{r7, pc}
 800a038:	200064f8 	.word	0x200064f8

0800a03c <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 800a03c:	b580      	push	{r7, lr}
 800a03e:	b08c      	sub	sp, #48	@ 0x30
 800a040:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 800a042:	4b59      	ldr	r3, [pc, #356]	@ (800a1a8 <SEGGER_SYSVIEW_Start+0x16c>)
 800a044:	2201      	movs	r2, #1
 800a046:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 800a048:	f3ef 8311 	mrs	r3, BASEPRI
 800a04c:	f04f 0120 	mov.w	r1, #32
 800a050:	f381 8811 	msr	BASEPRI, r1
 800a054:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 800a056:	4b54      	ldr	r3, [pc, #336]	@ (800a1a8 <SEGGER_SYSVIEW_Start+0x16c>)
 800a058:	785b      	ldrb	r3, [r3, #1]
 800a05a:	220a      	movs	r2, #10
 800a05c:	4953      	ldr	r1, [pc, #332]	@ (800a1ac <SEGGER_SYSVIEW_Start+0x170>)
 800a05e:	4618      	mov	r0, r3
 800a060:	f7f6 f8be 	bl	80001e0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
 800a06a:	f7fe ff1b 	bl	8008ea4 <HIF_UART_EnableTXEInterrupt>
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 800a06e:	200a      	movs	r0, #10
 800a070:	f7ff fe28 	bl	8009cc4 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800a074:	f3ef 8311 	mrs	r3, BASEPRI
 800a078:	f04f 0120 	mov.w	r1, #32
 800a07c:	f381 8811 	msr	BASEPRI, r1
 800a080:	60bb      	str	r3, [r7, #8]
 800a082:	484b      	ldr	r0, [pc, #300]	@ (800a1b0 <SEGGER_SYSVIEW_Start+0x174>)
 800a084:	f7ff fbf1 	bl	800986a <_PreparePacket>
 800a088:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800a08e:	683b      	ldr	r3, [r7, #0]
 800a090:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a092:	4b45      	ldr	r3, [pc, #276]	@ (800a1a8 <SEGGER_SYSVIEW_Start+0x16c>)
 800a094:	685b      	ldr	r3, [r3, #4]
 800a096:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a098:	e00b      	b.n	800a0b2 <SEGGER_SYSVIEW_Start+0x76>
 800a09a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a09c:	b2da      	uxtb	r2, r3
 800a09e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0a0:	1c59      	adds	r1, r3, #1
 800a0a2:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800a0a4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a0a8:	b2d2      	uxtb	r2, r2
 800a0aa:	701a      	strb	r2, [r3, #0]
 800a0ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0ae:	09db      	lsrs	r3, r3, #7
 800a0b0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a0b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0b4:	2b7f      	cmp	r3, #127	@ 0x7f
 800a0b6:	d8f0      	bhi.n	800a09a <SEGGER_SYSVIEW_Start+0x5e>
 800a0b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0ba:	1c5a      	adds	r2, r3, #1
 800a0bc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a0be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a0c0:	b2d2      	uxtb	r2, r2
 800a0c2:	701a      	strb	r2, [r3, #0]
 800a0c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0c6:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800a0c8:	683b      	ldr	r3, [r7, #0]
 800a0ca:	627b      	str	r3, [r7, #36]	@ 0x24
 800a0cc:	4b36      	ldr	r3, [pc, #216]	@ (800a1a8 <SEGGER_SYSVIEW_Start+0x16c>)
 800a0ce:	689b      	ldr	r3, [r3, #8]
 800a0d0:	623b      	str	r3, [r7, #32]
 800a0d2:	e00b      	b.n	800a0ec <SEGGER_SYSVIEW_Start+0xb0>
 800a0d4:	6a3b      	ldr	r3, [r7, #32]
 800a0d6:	b2da      	uxtb	r2, r3
 800a0d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0da:	1c59      	adds	r1, r3, #1
 800a0dc:	6279      	str	r1, [r7, #36]	@ 0x24
 800a0de:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a0e2:	b2d2      	uxtb	r2, r2
 800a0e4:	701a      	strb	r2, [r3, #0]
 800a0e6:	6a3b      	ldr	r3, [r7, #32]
 800a0e8:	09db      	lsrs	r3, r3, #7
 800a0ea:	623b      	str	r3, [r7, #32]
 800a0ec:	6a3b      	ldr	r3, [r7, #32]
 800a0ee:	2b7f      	cmp	r3, #127	@ 0x7f
 800a0f0:	d8f0      	bhi.n	800a0d4 <SEGGER_SYSVIEW_Start+0x98>
 800a0f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0f4:	1c5a      	adds	r2, r3, #1
 800a0f6:	627a      	str	r2, [r7, #36]	@ 0x24
 800a0f8:	6a3a      	ldr	r2, [r7, #32]
 800a0fa:	b2d2      	uxtb	r2, r2
 800a0fc:	701a      	strb	r2, [r3, #0]
 800a0fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a100:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800a102:	683b      	ldr	r3, [r7, #0]
 800a104:	61fb      	str	r3, [r7, #28]
 800a106:	4b28      	ldr	r3, [pc, #160]	@ (800a1a8 <SEGGER_SYSVIEW_Start+0x16c>)
 800a108:	691b      	ldr	r3, [r3, #16]
 800a10a:	61bb      	str	r3, [r7, #24]
 800a10c:	e00b      	b.n	800a126 <SEGGER_SYSVIEW_Start+0xea>
 800a10e:	69bb      	ldr	r3, [r7, #24]
 800a110:	b2da      	uxtb	r2, r3
 800a112:	69fb      	ldr	r3, [r7, #28]
 800a114:	1c59      	adds	r1, r3, #1
 800a116:	61f9      	str	r1, [r7, #28]
 800a118:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a11c:	b2d2      	uxtb	r2, r2
 800a11e:	701a      	strb	r2, [r3, #0]
 800a120:	69bb      	ldr	r3, [r7, #24]
 800a122:	09db      	lsrs	r3, r3, #7
 800a124:	61bb      	str	r3, [r7, #24]
 800a126:	69bb      	ldr	r3, [r7, #24]
 800a128:	2b7f      	cmp	r3, #127	@ 0x7f
 800a12a:	d8f0      	bhi.n	800a10e <SEGGER_SYSVIEW_Start+0xd2>
 800a12c:	69fb      	ldr	r3, [r7, #28]
 800a12e:	1c5a      	adds	r2, r3, #1
 800a130:	61fa      	str	r2, [r7, #28]
 800a132:	69ba      	ldr	r2, [r7, #24]
 800a134:	b2d2      	uxtb	r2, r2
 800a136:	701a      	strb	r2, [r3, #0]
 800a138:	69fb      	ldr	r3, [r7, #28]
 800a13a:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800a13c:	683b      	ldr	r3, [r7, #0]
 800a13e:	617b      	str	r3, [r7, #20]
 800a140:	2300      	movs	r3, #0
 800a142:	613b      	str	r3, [r7, #16]
 800a144:	e00b      	b.n	800a15e <SEGGER_SYSVIEW_Start+0x122>
 800a146:	693b      	ldr	r3, [r7, #16]
 800a148:	b2da      	uxtb	r2, r3
 800a14a:	697b      	ldr	r3, [r7, #20]
 800a14c:	1c59      	adds	r1, r3, #1
 800a14e:	6179      	str	r1, [r7, #20]
 800a150:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a154:	b2d2      	uxtb	r2, r2
 800a156:	701a      	strb	r2, [r3, #0]
 800a158:	693b      	ldr	r3, [r7, #16]
 800a15a:	09db      	lsrs	r3, r3, #7
 800a15c:	613b      	str	r3, [r7, #16]
 800a15e:	693b      	ldr	r3, [r7, #16]
 800a160:	2b7f      	cmp	r3, #127	@ 0x7f
 800a162:	d8f0      	bhi.n	800a146 <SEGGER_SYSVIEW_Start+0x10a>
 800a164:	697b      	ldr	r3, [r7, #20]
 800a166:	1c5a      	adds	r2, r3, #1
 800a168:	617a      	str	r2, [r7, #20]
 800a16a:	693a      	ldr	r2, [r7, #16]
 800a16c:	b2d2      	uxtb	r2, r2
 800a16e:	701a      	strb	r2, [r3, #0]
 800a170:	697b      	ldr	r3, [r7, #20]
 800a172:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800a174:	2218      	movs	r2, #24
 800a176:	6839      	ldr	r1, [r7, #0]
 800a178:	6878      	ldr	r0, [r7, #4]
 800a17a:	f7ff fc67 	bl	8009a4c <_SendPacket>
      RECORD_END();
 800a17e:	68bb      	ldr	r3, [r7, #8]
 800a180:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 800a184:	4b08      	ldr	r3, [pc, #32]	@ (800a1a8 <SEGGER_SYSVIEW_Start+0x16c>)
 800a186:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d002      	beq.n	800a192 <SEGGER_SYSVIEW_Start+0x156>
      _SYSVIEW_Globals.pfSendSysDesc();
 800a18c:	4b06      	ldr	r3, [pc, #24]	@ (800a1a8 <SEGGER_SYSVIEW_Start+0x16c>)
 800a18e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a190:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800a192:	f000 f9eb 	bl	800a56c <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 800a196:	f000 f9b1 	bl	800a4fc <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 800a19a:	f000 fba9 	bl	800a8f0 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 800a19e:	bf00      	nop
 800a1a0:	3730      	adds	r7, #48	@ 0x30
 800a1a2:	46bd      	mov	sp, r7
 800a1a4:	bd80      	pop	{r7, pc}
 800a1a6:	bf00      	nop
 800a1a8:	200064c8 	.word	0x200064c8
 800a1ac:	0800c7ac 	.word	0x0800c7ac
 800a1b0:	200064f8 	.word	0x200064f8

0800a1b4 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 800a1b4:	b580      	push	{r7, lr}
 800a1b6:	b082      	sub	sp, #8
 800a1b8:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800a1ba:	f3ef 8311 	mrs	r3, BASEPRI
 800a1be:	f04f 0120 	mov.w	r1, #32
 800a1c2:	f381 8811 	msr	BASEPRI, r1
 800a1c6:	607b      	str	r3, [r7, #4]
 800a1c8:	480b      	ldr	r0, [pc, #44]	@ (800a1f8 <SEGGER_SYSVIEW_Stop+0x44>)
 800a1ca:	f7ff fb4e 	bl	800986a <_PreparePacket>
 800a1ce:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 800a1d0:	4b0a      	ldr	r3, [pc, #40]	@ (800a1fc <SEGGER_SYSVIEW_Stop+0x48>)
 800a1d2:	781b      	ldrb	r3, [r3, #0]
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d007      	beq.n	800a1e8 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 800a1d8:	220b      	movs	r2, #11
 800a1da:	6839      	ldr	r1, [r7, #0]
 800a1dc:	6838      	ldr	r0, [r7, #0]
 800a1de:	f7ff fc35 	bl	8009a4c <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 800a1e2:	4b06      	ldr	r3, [pc, #24]	@ (800a1fc <SEGGER_SYSVIEW_Stop+0x48>)
 800a1e4:	2200      	movs	r2, #0
 800a1e6:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	f383 8811 	msr	BASEPRI, r3
}
 800a1ee:	bf00      	nop
 800a1f0:	3708      	adds	r7, #8
 800a1f2:	46bd      	mov	sp, r7
 800a1f4:	bd80      	pop	{r7, pc}
 800a1f6:	bf00      	nop
 800a1f8:	200064f8 	.word	0x200064f8
 800a1fc:	200064c8 	.word	0x200064c8

0800a200 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 800a200:	b580      	push	{r7, lr}
 800a202:	b08c      	sub	sp, #48	@ 0x30
 800a204:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800a206:	f3ef 8311 	mrs	r3, BASEPRI
 800a20a:	f04f 0120 	mov.w	r1, #32
 800a20e:	f381 8811 	msr	BASEPRI, r1
 800a212:	60fb      	str	r3, [r7, #12]
 800a214:	4845      	ldr	r0, [pc, #276]	@ (800a32c <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 800a216:	f7ff fb28 	bl	800986a <_PreparePacket>
 800a21a:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800a21c:	68bb      	ldr	r3, [r7, #8]
 800a21e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a224:	4b42      	ldr	r3, [pc, #264]	@ (800a330 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800a226:	685b      	ldr	r3, [r3, #4]
 800a228:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a22a:	e00b      	b.n	800a244 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 800a22c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a22e:	b2da      	uxtb	r2, r3
 800a230:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a232:	1c59      	adds	r1, r3, #1
 800a234:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800a236:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a23a:	b2d2      	uxtb	r2, r2
 800a23c:	701a      	strb	r2, [r3, #0]
 800a23e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a240:	09db      	lsrs	r3, r3, #7
 800a242:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a244:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a246:	2b7f      	cmp	r3, #127	@ 0x7f
 800a248:	d8f0      	bhi.n	800a22c <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 800a24a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a24c:	1c5a      	adds	r2, r3, #1
 800a24e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a250:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a252:	b2d2      	uxtb	r2, r2
 800a254:	701a      	strb	r2, [r3, #0]
 800a256:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a258:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	627b      	str	r3, [r7, #36]	@ 0x24
 800a25e:	4b34      	ldr	r3, [pc, #208]	@ (800a330 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800a260:	689b      	ldr	r3, [r3, #8]
 800a262:	623b      	str	r3, [r7, #32]
 800a264:	e00b      	b.n	800a27e <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 800a266:	6a3b      	ldr	r3, [r7, #32]
 800a268:	b2da      	uxtb	r2, r3
 800a26a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a26c:	1c59      	adds	r1, r3, #1
 800a26e:	6279      	str	r1, [r7, #36]	@ 0x24
 800a270:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a274:	b2d2      	uxtb	r2, r2
 800a276:	701a      	strb	r2, [r3, #0]
 800a278:	6a3b      	ldr	r3, [r7, #32]
 800a27a:	09db      	lsrs	r3, r3, #7
 800a27c:	623b      	str	r3, [r7, #32]
 800a27e:	6a3b      	ldr	r3, [r7, #32]
 800a280:	2b7f      	cmp	r3, #127	@ 0x7f
 800a282:	d8f0      	bhi.n	800a266 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 800a284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a286:	1c5a      	adds	r2, r3, #1
 800a288:	627a      	str	r2, [r7, #36]	@ 0x24
 800a28a:	6a3a      	ldr	r2, [r7, #32]
 800a28c:	b2d2      	uxtb	r2, r2
 800a28e:	701a      	strb	r2, [r3, #0]
 800a290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a292:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	61fb      	str	r3, [r7, #28]
 800a298:	4b25      	ldr	r3, [pc, #148]	@ (800a330 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800a29a:	691b      	ldr	r3, [r3, #16]
 800a29c:	61bb      	str	r3, [r7, #24]
 800a29e:	e00b      	b.n	800a2b8 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 800a2a0:	69bb      	ldr	r3, [r7, #24]
 800a2a2:	b2da      	uxtb	r2, r3
 800a2a4:	69fb      	ldr	r3, [r7, #28]
 800a2a6:	1c59      	adds	r1, r3, #1
 800a2a8:	61f9      	str	r1, [r7, #28]
 800a2aa:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a2ae:	b2d2      	uxtb	r2, r2
 800a2b0:	701a      	strb	r2, [r3, #0]
 800a2b2:	69bb      	ldr	r3, [r7, #24]
 800a2b4:	09db      	lsrs	r3, r3, #7
 800a2b6:	61bb      	str	r3, [r7, #24]
 800a2b8:	69bb      	ldr	r3, [r7, #24]
 800a2ba:	2b7f      	cmp	r3, #127	@ 0x7f
 800a2bc:	d8f0      	bhi.n	800a2a0 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 800a2be:	69fb      	ldr	r3, [r7, #28]
 800a2c0:	1c5a      	adds	r2, r3, #1
 800a2c2:	61fa      	str	r2, [r7, #28]
 800a2c4:	69ba      	ldr	r2, [r7, #24]
 800a2c6:	b2d2      	uxtb	r2, r2
 800a2c8:	701a      	strb	r2, [r3, #0]
 800a2ca:	69fb      	ldr	r3, [r7, #28]
 800a2cc:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	617b      	str	r3, [r7, #20]
 800a2d2:	2300      	movs	r3, #0
 800a2d4:	613b      	str	r3, [r7, #16]
 800a2d6:	e00b      	b.n	800a2f0 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 800a2d8:	693b      	ldr	r3, [r7, #16]
 800a2da:	b2da      	uxtb	r2, r3
 800a2dc:	697b      	ldr	r3, [r7, #20]
 800a2de:	1c59      	adds	r1, r3, #1
 800a2e0:	6179      	str	r1, [r7, #20]
 800a2e2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a2e6:	b2d2      	uxtb	r2, r2
 800a2e8:	701a      	strb	r2, [r3, #0]
 800a2ea:	693b      	ldr	r3, [r7, #16]
 800a2ec:	09db      	lsrs	r3, r3, #7
 800a2ee:	613b      	str	r3, [r7, #16]
 800a2f0:	693b      	ldr	r3, [r7, #16]
 800a2f2:	2b7f      	cmp	r3, #127	@ 0x7f
 800a2f4:	d8f0      	bhi.n	800a2d8 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 800a2f6:	697b      	ldr	r3, [r7, #20]
 800a2f8:	1c5a      	adds	r2, r3, #1
 800a2fa:	617a      	str	r2, [r7, #20]
 800a2fc:	693a      	ldr	r2, [r7, #16]
 800a2fe:	b2d2      	uxtb	r2, r2
 800a300:	701a      	strb	r2, [r3, #0]
 800a302:	697b      	ldr	r3, [r7, #20]
 800a304:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800a306:	2218      	movs	r2, #24
 800a308:	6879      	ldr	r1, [r7, #4]
 800a30a:	68b8      	ldr	r0, [r7, #8]
 800a30c:	f7ff fb9e 	bl	8009a4c <_SendPacket>
  RECORD_END();
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 800a316:	4b06      	ldr	r3, [pc, #24]	@ (800a330 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800a318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d002      	beq.n	800a324 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 800a31e:	4b04      	ldr	r3, [pc, #16]	@ (800a330 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800a320:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a322:	4798      	blx	r3
  }
}
 800a324:	bf00      	nop
 800a326:	3730      	adds	r7, #48	@ 0x30
 800a328:	46bd      	mov	sp, r7
 800a32a:	bd80      	pop	{r7, pc}
 800a32c:	200064f8 	.word	0x200064f8
 800a330:	200064c8 	.word	0x200064c8

0800a334 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 800a334:	b580      	push	{r7, lr}
 800a336:	b092      	sub	sp, #72	@ 0x48
 800a338:	af00      	add	r7, sp, #0
 800a33a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 800a33c:	f3ef 8311 	mrs	r3, BASEPRI
 800a340:	f04f 0120 	mov.w	r1, #32
 800a344:	f381 8811 	msr	BASEPRI, r1
 800a348:	617b      	str	r3, [r7, #20]
 800a34a:	486a      	ldr	r0, [pc, #424]	@ (800a4f4 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 800a34c:	f7ff fa8d 	bl	800986a <_PreparePacket>
 800a350:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800a352:	693b      	ldr	r3, [r7, #16]
 800a354:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	647b      	str	r3, [r7, #68]	@ 0x44
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	681a      	ldr	r2, [r3, #0]
 800a35e:	4b66      	ldr	r3, [pc, #408]	@ (800a4f8 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800a360:	691b      	ldr	r3, [r3, #16]
 800a362:	1ad3      	subs	r3, r2, r3
 800a364:	643b      	str	r3, [r7, #64]	@ 0x40
 800a366:	e00b      	b.n	800a380 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 800a368:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a36a:	b2da      	uxtb	r2, r3
 800a36c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a36e:	1c59      	adds	r1, r3, #1
 800a370:	6479      	str	r1, [r7, #68]	@ 0x44
 800a372:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a376:	b2d2      	uxtb	r2, r2
 800a378:	701a      	strb	r2, [r3, #0]
 800a37a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a37c:	09db      	lsrs	r3, r3, #7
 800a37e:	643b      	str	r3, [r7, #64]	@ 0x40
 800a380:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a382:	2b7f      	cmp	r3, #127	@ 0x7f
 800a384:	d8f0      	bhi.n	800a368 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 800a386:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a388:	1c5a      	adds	r2, r3, #1
 800a38a:	647a      	str	r2, [r7, #68]	@ 0x44
 800a38c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a38e:	b2d2      	uxtb	r2, r2
 800a390:	701a      	strb	r2, [r3, #0]
 800a392:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a394:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	689b      	ldr	r3, [r3, #8]
 800a39e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a3a0:	e00b      	b.n	800a3ba <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 800a3a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3a4:	b2da      	uxtb	r2, r3
 800a3a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a3a8:	1c59      	adds	r1, r3, #1
 800a3aa:	63f9      	str	r1, [r7, #60]	@ 0x3c
 800a3ac:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a3b0:	b2d2      	uxtb	r2, r2
 800a3b2:	701a      	strb	r2, [r3, #0]
 800a3b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3b6:	09db      	lsrs	r3, r3, #7
 800a3b8:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a3ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3bc:	2b7f      	cmp	r3, #127	@ 0x7f
 800a3be:	d8f0      	bhi.n	800a3a2 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 800a3c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a3c2:	1c5a      	adds	r2, r3, #1
 800a3c4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800a3c6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a3c8:	b2d2      	uxtb	r2, r2
 800a3ca:	701a      	strb	r2, [r3, #0]
 800a3cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a3ce:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	685b      	ldr	r3, [r3, #4]
 800a3d4:	2220      	movs	r2, #32
 800a3d6:	4619      	mov	r1, r3
 800a3d8:	68f8      	ldr	r0, [r7, #12]
 800a3da:	f7ff f9f9 	bl	80097d0 <_EncodeStr>
 800a3de:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 800a3e0:	2209      	movs	r2, #9
 800a3e2:	68f9      	ldr	r1, [r7, #12]
 800a3e4:	6938      	ldr	r0, [r7, #16]
 800a3e6:	f7ff fb31 	bl	8009a4c <_SendPacket>
  //
  pPayload = pPayloadStart;
 800a3ea:	693b      	ldr	r3, [r7, #16]
 800a3ec:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	637b      	str	r3, [r7, #52]	@ 0x34
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	681a      	ldr	r2, [r3, #0]
 800a3f6:	4b40      	ldr	r3, [pc, #256]	@ (800a4f8 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800a3f8:	691b      	ldr	r3, [r3, #16]
 800a3fa:	1ad3      	subs	r3, r2, r3
 800a3fc:	633b      	str	r3, [r7, #48]	@ 0x30
 800a3fe:	e00b      	b.n	800a418 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 800a400:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a402:	b2da      	uxtb	r2, r3
 800a404:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a406:	1c59      	adds	r1, r3, #1
 800a408:	6379      	str	r1, [r7, #52]	@ 0x34
 800a40a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a40e:	b2d2      	uxtb	r2, r2
 800a410:	701a      	strb	r2, [r3, #0]
 800a412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a414:	09db      	lsrs	r3, r3, #7
 800a416:	633b      	str	r3, [r7, #48]	@ 0x30
 800a418:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a41a:	2b7f      	cmp	r3, #127	@ 0x7f
 800a41c:	d8f0      	bhi.n	800a400 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 800a41e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a420:	1c5a      	adds	r2, r3, #1
 800a422:	637a      	str	r2, [r7, #52]	@ 0x34
 800a424:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a426:	b2d2      	uxtb	r2, r2
 800a428:	701a      	strb	r2, [r3, #0]
 800a42a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a42c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	68db      	ldr	r3, [r3, #12]
 800a436:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a438:	e00b      	b.n	800a452 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 800a43a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a43c:	b2da      	uxtb	r2, r3
 800a43e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a440:	1c59      	adds	r1, r3, #1
 800a442:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800a444:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a448:	b2d2      	uxtb	r2, r2
 800a44a:	701a      	strb	r2, [r3, #0]
 800a44c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a44e:	09db      	lsrs	r3, r3, #7
 800a450:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a452:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a454:	2b7f      	cmp	r3, #127	@ 0x7f
 800a456:	d8f0      	bhi.n	800a43a <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 800a458:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a45a:	1c5a      	adds	r2, r3, #1
 800a45c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a45e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a460:	b2d2      	uxtb	r2, r2
 800a462:	701a      	strb	r2, [r3, #0]
 800a464:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a466:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	627b      	str	r3, [r7, #36]	@ 0x24
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	691b      	ldr	r3, [r3, #16]
 800a470:	623b      	str	r3, [r7, #32]
 800a472:	e00b      	b.n	800a48c <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 800a474:	6a3b      	ldr	r3, [r7, #32]
 800a476:	b2da      	uxtb	r2, r3
 800a478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a47a:	1c59      	adds	r1, r3, #1
 800a47c:	6279      	str	r1, [r7, #36]	@ 0x24
 800a47e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a482:	b2d2      	uxtb	r2, r2
 800a484:	701a      	strb	r2, [r3, #0]
 800a486:	6a3b      	ldr	r3, [r7, #32]
 800a488:	09db      	lsrs	r3, r3, #7
 800a48a:	623b      	str	r3, [r7, #32]
 800a48c:	6a3b      	ldr	r3, [r7, #32]
 800a48e:	2b7f      	cmp	r3, #127	@ 0x7f
 800a490:	d8f0      	bhi.n	800a474 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 800a492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a494:	1c5a      	adds	r2, r3, #1
 800a496:	627a      	str	r2, [r7, #36]	@ 0x24
 800a498:	6a3a      	ldr	r2, [r7, #32]
 800a49a:	b2d2      	uxtb	r2, r2
 800a49c:	701a      	strb	r2, [r3, #0]
 800a49e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4a0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	61fb      	str	r3, [r7, #28]
 800a4a6:	2300      	movs	r3, #0
 800a4a8:	61bb      	str	r3, [r7, #24]
 800a4aa:	e00b      	b.n	800a4c4 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 800a4ac:	69bb      	ldr	r3, [r7, #24]
 800a4ae:	b2da      	uxtb	r2, r3
 800a4b0:	69fb      	ldr	r3, [r7, #28]
 800a4b2:	1c59      	adds	r1, r3, #1
 800a4b4:	61f9      	str	r1, [r7, #28]
 800a4b6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a4ba:	b2d2      	uxtb	r2, r2
 800a4bc:	701a      	strb	r2, [r3, #0]
 800a4be:	69bb      	ldr	r3, [r7, #24]
 800a4c0:	09db      	lsrs	r3, r3, #7
 800a4c2:	61bb      	str	r3, [r7, #24]
 800a4c4:	69bb      	ldr	r3, [r7, #24]
 800a4c6:	2b7f      	cmp	r3, #127	@ 0x7f
 800a4c8:	d8f0      	bhi.n	800a4ac <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 800a4ca:	69fb      	ldr	r3, [r7, #28]
 800a4cc:	1c5a      	adds	r2, r3, #1
 800a4ce:	61fa      	str	r2, [r7, #28]
 800a4d0:	69ba      	ldr	r2, [r7, #24]
 800a4d2:	b2d2      	uxtb	r2, r2
 800a4d4:	701a      	strb	r2, [r3, #0]
 800a4d6:	69fb      	ldr	r3, [r7, #28]
 800a4d8:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 800a4da:	2215      	movs	r2, #21
 800a4dc:	68f9      	ldr	r1, [r7, #12]
 800a4de:	6938      	ldr	r0, [r7, #16]
 800a4e0:	f7ff fab4 	bl	8009a4c <_SendPacket>
  RECORD_END();
 800a4e4:	697b      	ldr	r3, [r7, #20]
 800a4e6:	f383 8811 	msr	BASEPRI, r3
}
 800a4ea:	bf00      	nop
 800a4ec:	3748      	adds	r7, #72	@ 0x48
 800a4ee:	46bd      	mov	sp, r7
 800a4f0:	bd80      	pop	{r7, pc}
 800a4f2:	bf00      	nop
 800a4f4:	200064f8 	.word	0x200064f8
 800a4f8:	200064c8 	.word	0x200064c8

0800a4fc <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 800a4fc:	b580      	push	{r7, lr}
 800a4fe:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 800a500:	4b07      	ldr	r3, [pc, #28]	@ (800a520 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800a502:	6a1b      	ldr	r3, [r3, #32]
 800a504:	2b00      	cmp	r3, #0
 800a506:	d008      	beq.n	800a51a <SEGGER_SYSVIEW_SendTaskList+0x1e>
 800a508:	4b05      	ldr	r3, [pc, #20]	@ (800a520 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800a50a:	6a1b      	ldr	r3, [r3, #32]
 800a50c:	685b      	ldr	r3, [r3, #4]
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d003      	beq.n	800a51a <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 800a512:	4b03      	ldr	r3, [pc, #12]	@ (800a520 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800a514:	6a1b      	ldr	r3, [r3, #32]
 800a516:	685b      	ldr	r3, [r3, #4]
 800a518:	4798      	blx	r3
  }
}
 800a51a:	bf00      	nop
 800a51c:	bd80      	pop	{r7, pc}
 800a51e:	bf00      	nop
 800a520:	200064c8 	.word	0x200064c8

0800a524 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 800a524:	b580      	push	{r7, lr}
 800a526:	b086      	sub	sp, #24
 800a528:	af00      	add	r7, sp, #0
 800a52a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800a52c:	f3ef 8311 	mrs	r3, BASEPRI
 800a530:	f04f 0120 	mov.w	r1, #32
 800a534:	f381 8811 	msr	BASEPRI, r1
 800a538:	617b      	str	r3, [r7, #20]
 800a53a:	480b      	ldr	r0, [pc, #44]	@ (800a568 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 800a53c:	f7ff f995 	bl	800986a <_PreparePacket>
 800a540:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800a542:	2280      	movs	r2, #128	@ 0x80
 800a544:	6879      	ldr	r1, [r7, #4]
 800a546:	6938      	ldr	r0, [r7, #16]
 800a548:	f7ff f942 	bl	80097d0 <_EncodeStr>
 800a54c:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 800a54e:	220e      	movs	r2, #14
 800a550:	68f9      	ldr	r1, [r7, #12]
 800a552:	6938      	ldr	r0, [r7, #16]
 800a554:	f7ff fa7a 	bl	8009a4c <_SendPacket>
  RECORD_END();
 800a558:	697b      	ldr	r3, [r7, #20]
 800a55a:	f383 8811 	msr	BASEPRI, r3
}
 800a55e:	bf00      	nop
 800a560:	3718      	adds	r7, #24
 800a562:	46bd      	mov	sp, r7
 800a564:	bd80      	pop	{r7, pc}
 800a566:	bf00      	nop
 800a568:	200064f8 	.word	0x200064f8

0800a56c <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 800a56c:	b590      	push	{r4, r7, lr}
 800a56e:	b083      	sub	sp, #12
 800a570:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 800a572:	4b15      	ldr	r3, [pc, #84]	@ (800a5c8 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800a574:	6a1b      	ldr	r3, [r3, #32]
 800a576:	2b00      	cmp	r3, #0
 800a578:	d01a      	beq.n	800a5b0 <SEGGER_SYSVIEW_RecordSystime+0x44>
 800a57a:	4b13      	ldr	r3, [pc, #76]	@ (800a5c8 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800a57c:	6a1b      	ldr	r3, [r3, #32]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	2b00      	cmp	r3, #0
 800a582:	d015      	beq.n	800a5b0 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 800a584:	4b10      	ldr	r3, [pc, #64]	@ (800a5c8 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800a586:	6a1b      	ldr	r3, [r3, #32]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	4798      	blx	r3
 800a58c:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800a590:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800a592:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a596:	f04f 0200 	mov.w	r2, #0
 800a59a:	f04f 0300 	mov.w	r3, #0
 800a59e:	000a      	movs	r2, r1
 800a5a0:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800a5a2:	4613      	mov	r3, r2
 800a5a4:	461a      	mov	r2, r3
 800a5a6:	4621      	mov	r1, r4
 800a5a8:	200d      	movs	r0, #13
 800a5aa:	f7ff fbe5 	bl	8009d78 <SEGGER_SYSVIEW_RecordU32x2>
 800a5ae:	e006      	b.n	800a5be <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 800a5b0:	4b06      	ldr	r3, [pc, #24]	@ (800a5cc <SEGGER_SYSVIEW_RecordSystime+0x60>)
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	4619      	mov	r1, r3
 800a5b6:	200c      	movs	r0, #12
 800a5b8:	f7ff fba2 	bl	8009d00 <SEGGER_SYSVIEW_RecordU32>
  }
}
 800a5bc:	bf00      	nop
 800a5be:	bf00      	nop
 800a5c0:	370c      	adds	r7, #12
 800a5c2:	46bd      	mov	sp, r7
 800a5c4:	bd90      	pop	{r4, r7, pc}
 800a5c6:	bf00      	nop
 800a5c8:	200064c8 	.word	0x200064c8
 800a5cc:	e0001004 	.word	0xe0001004

0800a5d0 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 800a5d0:	b580      	push	{r7, lr}
 800a5d2:	b082      	sub	sp, #8
 800a5d4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800a5d6:	f3ef 8311 	mrs	r3, BASEPRI
 800a5da:	f04f 0120 	mov.w	r1, #32
 800a5de:	f381 8811 	msr	BASEPRI, r1
 800a5e2:	607b      	str	r3, [r7, #4]
 800a5e4:	4807      	ldr	r0, [pc, #28]	@ (800a604 <SEGGER_SYSVIEW_OnIdle+0x34>)
 800a5e6:	f7ff f940 	bl	800986a <_PreparePacket>
 800a5ea:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 800a5ec:	2211      	movs	r2, #17
 800a5ee:	6839      	ldr	r1, [r7, #0]
 800a5f0:	6838      	ldr	r0, [r7, #0]
 800a5f2:	f7ff fa2b 	bl	8009a4c <_SendPacket>
  RECORD_END();
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	f383 8811 	msr	BASEPRI, r3
}
 800a5fc:	bf00      	nop
 800a5fe:	3708      	adds	r7, #8
 800a600:	46bd      	mov	sp, r7
 800a602:	bd80      	pop	{r7, pc}
 800a604:	200064f8 	.word	0x200064f8

0800a608 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 800a608:	b580      	push	{r7, lr}
 800a60a:	b088      	sub	sp, #32
 800a60c:	af00      	add	r7, sp, #0
 800a60e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800a610:	f3ef 8311 	mrs	r3, BASEPRI
 800a614:	f04f 0120 	mov.w	r1, #32
 800a618:	f381 8811 	msr	BASEPRI, r1
 800a61c:	617b      	str	r3, [r7, #20]
 800a61e:	4819      	ldr	r0, [pc, #100]	@ (800a684 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 800a620:	f7ff f923 	bl	800986a <_PreparePacket>
 800a624:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800a626:	693b      	ldr	r3, [r7, #16]
 800a628:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800a62a:	4b17      	ldr	r3, [pc, #92]	@ (800a688 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 800a62c:	691b      	ldr	r3, [r3, #16]
 800a62e:	687a      	ldr	r2, [r7, #4]
 800a630:	1ad3      	subs	r3, r2, r3
 800a632:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	61fb      	str	r3, [r7, #28]
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	61bb      	str	r3, [r7, #24]
 800a63c:	e00b      	b.n	800a656 <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 800a63e:	69bb      	ldr	r3, [r7, #24]
 800a640:	b2da      	uxtb	r2, r3
 800a642:	69fb      	ldr	r3, [r7, #28]
 800a644:	1c59      	adds	r1, r3, #1
 800a646:	61f9      	str	r1, [r7, #28]
 800a648:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a64c:	b2d2      	uxtb	r2, r2
 800a64e:	701a      	strb	r2, [r3, #0]
 800a650:	69bb      	ldr	r3, [r7, #24]
 800a652:	09db      	lsrs	r3, r3, #7
 800a654:	61bb      	str	r3, [r7, #24]
 800a656:	69bb      	ldr	r3, [r7, #24]
 800a658:	2b7f      	cmp	r3, #127	@ 0x7f
 800a65a:	d8f0      	bhi.n	800a63e <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 800a65c:	69fb      	ldr	r3, [r7, #28]
 800a65e:	1c5a      	adds	r2, r3, #1
 800a660:	61fa      	str	r2, [r7, #28]
 800a662:	69ba      	ldr	r2, [r7, #24]
 800a664:	b2d2      	uxtb	r2, r2
 800a666:	701a      	strb	r2, [r3, #0]
 800a668:	69fb      	ldr	r3, [r7, #28]
 800a66a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 800a66c:	2208      	movs	r2, #8
 800a66e:	68f9      	ldr	r1, [r7, #12]
 800a670:	6938      	ldr	r0, [r7, #16]
 800a672:	f7ff f9eb 	bl	8009a4c <_SendPacket>
  RECORD_END();
 800a676:	697b      	ldr	r3, [r7, #20]
 800a678:	f383 8811 	msr	BASEPRI, r3
}
 800a67c:	bf00      	nop
 800a67e:	3720      	adds	r7, #32
 800a680:	46bd      	mov	sp, r7
 800a682:	bd80      	pop	{r7, pc}
 800a684:	200064f8 	.word	0x200064f8
 800a688:	200064c8 	.word	0x200064c8

0800a68c <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 800a68c:	b580      	push	{r7, lr}
 800a68e:	b088      	sub	sp, #32
 800a690:	af00      	add	r7, sp, #0
 800a692:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800a694:	f3ef 8311 	mrs	r3, BASEPRI
 800a698:	f04f 0120 	mov.w	r1, #32
 800a69c:	f381 8811 	msr	BASEPRI, r1
 800a6a0:	617b      	str	r3, [r7, #20]
 800a6a2:	4819      	ldr	r0, [pc, #100]	@ (800a708 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 800a6a4:	f7ff f8e1 	bl	800986a <_PreparePacket>
 800a6a8:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800a6aa:	693b      	ldr	r3, [r7, #16]
 800a6ac:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800a6ae:	4b17      	ldr	r3, [pc, #92]	@ (800a70c <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 800a6b0:	691b      	ldr	r3, [r3, #16]
 800a6b2:	687a      	ldr	r2, [r7, #4]
 800a6b4:	1ad3      	subs	r3, r2, r3
 800a6b6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	61fb      	str	r3, [r7, #28]
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	61bb      	str	r3, [r7, #24]
 800a6c0:	e00b      	b.n	800a6da <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 800a6c2:	69bb      	ldr	r3, [r7, #24]
 800a6c4:	b2da      	uxtb	r2, r3
 800a6c6:	69fb      	ldr	r3, [r7, #28]
 800a6c8:	1c59      	adds	r1, r3, #1
 800a6ca:	61f9      	str	r1, [r7, #28]
 800a6cc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a6d0:	b2d2      	uxtb	r2, r2
 800a6d2:	701a      	strb	r2, [r3, #0]
 800a6d4:	69bb      	ldr	r3, [r7, #24]
 800a6d6:	09db      	lsrs	r3, r3, #7
 800a6d8:	61bb      	str	r3, [r7, #24]
 800a6da:	69bb      	ldr	r3, [r7, #24]
 800a6dc:	2b7f      	cmp	r3, #127	@ 0x7f
 800a6de:	d8f0      	bhi.n	800a6c2 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 800a6e0:	69fb      	ldr	r3, [r7, #28]
 800a6e2:	1c5a      	adds	r2, r3, #1
 800a6e4:	61fa      	str	r2, [r7, #28]
 800a6e6:	69ba      	ldr	r2, [r7, #24]
 800a6e8:	b2d2      	uxtb	r2, r2
 800a6ea:	701a      	strb	r2, [r3, #0]
 800a6ec:	69fb      	ldr	r3, [r7, #28]
 800a6ee:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 800a6f0:	2204      	movs	r2, #4
 800a6f2:	68f9      	ldr	r1, [r7, #12]
 800a6f4:	6938      	ldr	r0, [r7, #16]
 800a6f6:	f7ff f9a9 	bl	8009a4c <_SendPacket>
  RECORD_END();
 800a6fa:	697b      	ldr	r3, [r7, #20]
 800a6fc:	f383 8811 	msr	BASEPRI, r3
}
 800a700:	bf00      	nop
 800a702:	3720      	adds	r7, #32
 800a704:	46bd      	mov	sp, r7
 800a706:	bd80      	pop	{r7, pc}
 800a708:	200064f8 	.word	0x200064f8
 800a70c:	200064c8 	.word	0x200064c8

0800a710 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 800a710:	b580      	push	{r7, lr}
 800a712:	b088      	sub	sp, #32
 800a714:	af00      	add	r7, sp, #0
 800a716:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800a718:	f3ef 8311 	mrs	r3, BASEPRI
 800a71c:	f04f 0120 	mov.w	r1, #32
 800a720:	f381 8811 	msr	BASEPRI, r1
 800a724:	617b      	str	r3, [r7, #20]
 800a726:	4819      	ldr	r0, [pc, #100]	@ (800a78c <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 800a728:	f7ff f89f 	bl	800986a <_PreparePacket>
 800a72c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800a72e:	693b      	ldr	r3, [r7, #16]
 800a730:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800a732:	4b17      	ldr	r3, [pc, #92]	@ (800a790 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 800a734:	691b      	ldr	r3, [r3, #16]
 800a736:	687a      	ldr	r2, [r7, #4]
 800a738:	1ad3      	subs	r3, r2, r3
 800a73a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	61fb      	str	r3, [r7, #28]
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	61bb      	str	r3, [r7, #24]
 800a744:	e00b      	b.n	800a75e <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 800a746:	69bb      	ldr	r3, [r7, #24]
 800a748:	b2da      	uxtb	r2, r3
 800a74a:	69fb      	ldr	r3, [r7, #28]
 800a74c:	1c59      	adds	r1, r3, #1
 800a74e:	61f9      	str	r1, [r7, #28]
 800a750:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a754:	b2d2      	uxtb	r2, r2
 800a756:	701a      	strb	r2, [r3, #0]
 800a758:	69bb      	ldr	r3, [r7, #24]
 800a75a:	09db      	lsrs	r3, r3, #7
 800a75c:	61bb      	str	r3, [r7, #24]
 800a75e:	69bb      	ldr	r3, [r7, #24]
 800a760:	2b7f      	cmp	r3, #127	@ 0x7f
 800a762:	d8f0      	bhi.n	800a746 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 800a764:	69fb      	ldr	r3, [r7, #28]
 800a766:	1c5a      	adds	r2, r3, #1
 800a768:	61fa      	str	r2, [r7, #28]
 800a76a:	69ba      	ldr	r2, [r7, #24]
 800a76c:	b2d2      	uxtb	r2, r2
 800a76e:	701a      	strb	r2, [r3, #0]
 800a770:	69fb      	ldr	r3, [r7, #28]
 800a772:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 800a774:	2206      	movs	r2, #6
 800a776:	68f9      	ldr	r1, [r7, #12]
 800a778:	6938      	ldr	r0, [r7, #16]
 800a77a:	f7ff f967 	bl	8009a4c <_SendPacket>
  RECORD_END();
 800a77e:	697b      	ldr	r3, [r7, #20]
 800a780:	f383 8811 	msr	BASEPRI, r3
}
 800a784:	bf00      	nop
 800a786:	3720      	adds	r7, #32
 800a788:	46bd      	mov	sp, r7
 800a78a:	bd80      	pop	{r7, pc}
 800a78c:	200064f8 	.word	0x200064f8
 800a790:	200064c8 	.word	0x200064c8

0800a794 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 800a794:	b480      	push	{r7}
 800a796:	b083      	sub	sp, #12
 800a798:	af00      	add	r7, sp, #0
 800a79a:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 800a79c:	4b04      	ldr	r3, [pc, #16]	@ (800a7b0 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 800a79e:	691b      	ldr	r3, [r3, #16]
 800a7a0:	687a      	ldr	r2, [r7, #4]
 800a7a2:	1ad3      	subs	r3, r2, r3
}
 800a7a4:	4618      	mov	r0, r3
 800a7a6:	370c      	adds	r7, #12
 800a7a8:	46bd      	mov	sp, r7
 800a7aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ae:	4770      	bx	lr
 800a7b0:	200064c8 	.word	0x200064c8

0800a7b4 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 800a7b4:	b580      	push	{r7, lr}
 800a7b6:	b08c      	sub	sp, #48	@ 0x30
 800a7b8:	af00      	add	r7, sp, #0
 800a7ba:	4603      	mov	r3, r0
 800a7bc:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 800a7be:	4b3b      	ldr	r3, [pc, #236]	@ (800a8ac <SEGGER_SYSVIEW_SendModule+0xf8>)
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d06d      	beq.n	800a8a2 <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 800a7c6:	4b39      	ldr	r3, [pc, #228]	@ (800a8ac <SEGGER_SYSVIEW_SendModule+0xf8>)
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 800a7cc:	2300      	movs	r3, #0
 800a7ce:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a7d0:	e008      	b.n	800a7e4 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 800a7d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a7d4:	691b      	ldr	r3, [r3, #16]
 800a7d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 800a7d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d007      	beq.n	800a7ee <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 800a7de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7e0:	3301      	adds	r3, #1
 800a7e2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a7e4:	79fb      	ldrb	r3, [r7, #7]
 800a7e6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a7e8:	429a      	cmp	r2, r3
 800a7ea:	d3f2      	bcc.n	800a7d2 <SEGGER_SYSVIEW_SendModule+0x1e>
 800a7ec:	e000      	b.n	800a7f0 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 800a7ee:	bf00      	nop
      }
    }
    if (pModule != 0) {
 800a7f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d055      	beq.n	800a8a2 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800a7f6:	f3ef 8311 	mrs	r3, BASEPRI
 800a7fa:	f04f 0120 	mov.w	r1, #32
 800a7fe:	f381 8811 	msr	BASEPRI, r1
 800a802:	617b      	str	r3, [r7, #20]
 800a804:	482a      	ldr	r0, [pc, #168]	@ (800a8b0 <SEGGER_SYSVIEW_SendModule+0xfc>)
 800a806:	f7ff f830 	bl	800986a <_PreparePacket>
 800a80a:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 800a80c:	693b      	ldr	r3, [r7, #16]
 800a80e:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	627b      	str	r3, [r7, #36]	@ 0x24
 800a814:	79fb      	ldrb	r3, [r7, #7]
 800a816:	623b      	str	r3, [r7, #32]
 800a818:	e00b      	b.n	800a832 <SEGGER_SYSVIEW_SendModule+0x7e>
 800a81a:	6a3b      	ldr	r3, [r7, #32]
 800a81c:	b2da      	uxtb	r2, r3
 800a81e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a820:	1c59      	adds	r1, r3, #1
 800a822:	6279      	str	r1, [r7, #36]	@ 0x24
 800a824:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a828:	b2d2      	uxtb	r2, r2
 800a82a:	701a      	strb	r2, [r3, #0]
 800a82c:	6a3b      	ldr	r3, [r7, #32]
 800a82e:	09db      	lsrs	r3, r3, #7
 800a830:	623b      	str	r3, [r7, #32]
 800a832:	6a3b      	ldr	r3, [r7, #32]
 800a834:	2b7f      	cmp	r3, #127	@ 0x7f
 800a836:	d8f0      	bhi.n	800a81a <SEGGER_SYSVIEW_SendModule+0x66>
 800a838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a83a:	1c5a      	adds	r2, r3, #1
 800a83c:	627a      	str	r2, [r7, #36]	@ 0x24
 800a83e:	6a3a      	ldr	r2, [r7, #32]
 800a840:	b2d2      	uxtb	r2, r2
 800a842:	701a      	strb	r2, [r3, #0]
 800a844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a846:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	61fb      	str	r3, [r7, #28]
 800a84c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a84e:	689b      	ldr	r3, [r3, #8]
 800a850:	61bb      	str	r3, [r7, #24]
 800a852:	e00b      	b.n	800a86c <SEGGER_SYSVIEW_SendModule+0xb8>
 800a854:	69bb      	ldr	r3, [r7, #24]
 800a856:	b2da      	uxtb	r2, r3
 800a858:	69fb      	ldr	r3, [r7, #28]
 800a85a:	1c59      	adds	r1, r3, #1
 800a85c:	61f9      	str	r1, [r7, #28]
 800a85e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a862:	b2d2      	uxtb	r2, r2
 800a864:	701a      	strb	r2, [r3, #0]
 800a866:	69bb      	ldr	r3, [r7, #24]
 800a868:	09db      	lsrs	r3, r3, #7
 800a86a:	61bb      	str	r3, [r7, #24]
 800a86c:	69bb      	ldr	r3, [r7, #24]
 800a86e:	2b7f      	cmp	r3, #127	@ 0x7f
 800a870:	d8f0      	bhi.n	800a854 <SEGGER_SYSVIEW_SendModule+0xa0>
 800a872:	69fb      	ldr	r3, [r7, #28]
 800a874:	1c5a      	adds	r2, r3, #1
 800a876:	61fa      	str	r2, [r7, #28]
 800a878:	69ba      	ldr	r2, [r7, #24]
 800a87a:	b2d2      	uxtb	r2, r2
 800a87c:	701a      	strb	r2, [r3, #0]
 800a87e:	69fb      	ldr	r3, [r7, #28]
 800a880:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800a882:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	2280      	movs	r2, #128	@ 0x80
 800a888:	4619      	mov	r1, r3
 800a88a:	68f8      	ldr	r0, [r7, #12]
 800a88c:	f7fe ffa0 	bl	80097d0 <_EncodeStr>
 800a890:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 800a892:	2216      	movs	r2, #22
 800a894:	68f9      	ldr	r1, [r7, #12]
 800a896:	6938      	ldr	r0, [r7, #16]
 800a898:	f7ff f8d8 	bl	8009a4c <_SendPacket>
      RECORD_END();
 800a89c:	697b      	ldr	r3, [r7, #20]
 800a89e:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 800a8a2:	bf00      	nop
 800a8a4:	3730      	adds	r7, #48	@ 0x30
 800a8a6:	46bd      	mov	sp, r7
 800a8a8:	bd80      	pop	{r7, pc}
 800a8aa:	bf00      	nop
 800a8ac:	200064f0 	.word	0x200064f0
 800a8b0:	200064f8 	.word	0x200064f8

0800a8b4 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 800a8b4:	b580      	push	{r7, lr}
 800a8b6:	b082      	sub	sp, #8
 800a8b8:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 800a8ba:	4b0c      	ldr	r3, [pc, #48]	@ (800a8ec <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d00f      	beq.n	800a8e2 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 800a8c2:	4b0a      	ldr	r3, [pc, #40]	@ (800a8ec <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	68db      	ldr	r3, [r3, #12]
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d002      	beq.n	800a8d6 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	68db      	ldr	r3, [r3, #12]
 800a8d4:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	691b      	ldr	r3, [r3, #16]
 800a8da:	607b      	str	r3, [r7, #4]
    } while (pModule);
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d1f2      	bne.n	800a8c8 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 800a8e2:	bf00      	nop
 800a8e4:	3708      	adds	r7, #8
 800a8e6:	46bd      	mov	sp, r7
 800a8e8:	bd80      	pop	{r7, pc}
 800a8ea:	bf00      	nop
 800a8ec:	200064f0 	.word	0x200064f0

0800a8f0 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 800a8f0:	b580      	push	{r7, lr}
 800a8f2:	b086      	sub	sp, #24
 800a8f4:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 800a8f6:	f3ef 8311 	mrs	r3, BASEPRI
 800a8fa:	f04f 0120 	mov.w	r1, #32
 800a8fe:	f381 8811 	msr	BASEPRI, r1
 800a902:	60fb      	str	r3, [r7, #12]
 800a904:	4817      	ldr	r0, [pc, #92]	@ (800a964 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 800a906:	f7fe ffb0 	bl	800986a <_PreparePacket>
 800a90a:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 800a90c:	68bb      	ldr	r3, [r7, #8]
 800a90e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	617b      	str	r3, [r7, #20]
 800a914:	4b14      	ldr	r3, [pc, #80]	@ (800a968 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 800a916:	781b      	ldrb	r3, [r3, #0]
 800a918:	613b      	str	r3, [r7, #16]
 800a91a:	e00b      	b.n	800a934 <SEGGER_SYSVIEW_SendNumModules+0x44>
 800a91c:	693b      	ldr	r3, [r7, #16]
 800a91e:	b2da      	uxtb	r2, r3
 800a920:	697b      	ldr	r3, [r7, #20]
 800a922:	1c59      	adds	r1, r3, #1
 800a924:	6179      	str	r1, [r7, #20]
 800a926:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a92a:	b2d2      	uxtb	r2, r2
 800a92c:	701a      	strb	r2, [r3, #0]
 800a92e:	693b      	ldr	r3, [r7, #16]
 800a930:	09db      	lsrs	r3, r3, #7
 800a932:	613b      	str	r3, [r7, #16]
 800a934:	693b      	ldr	r3, [r7, #16]
 800a936:	2b7f      	cmp	r3, #127	@ 0x7f
 800a938:	d8f0      	bhi.n	800a91c <SEGGER_SYSVIEW_SendNumModules+0x2c>
 800a93a:	697b      	ldr	r3, [r7, #20]
 800a93c:	1c5a      	adds	r2, r3, #1
 800a93e:	617a      	str	r2, [r7, #20]
 800a940:	693a      	ldr	r2, [r7, #16]
 800a942:	b2d2      	uxtb	r2, r2
 800a944:	701a      	strb	r2, [r3, #0]
 800a946:	697b      	ldr	r3, [r7, #20]
 800a948:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 800a94a:	221b      	movs	r2, #27
 800a94c:	6879      	ldr	r1, [r7, #4]
 800a94e:	68b8      	ldr	r0, [r7, #8]
 800a950:	f7ff f87c 	bl	8009a4c <_SendPacket>
  RECORD_END();
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	f383 8811 	msr	BASEPRI, r3
}
 800a95a:	bf00      	nop
 800a95c:	3718      	adds	r7, #24
 800a95e:	46bd      	mov	sp, r7
 800a960:	bd80      	pop	{r7, pc}
 800a962:	bf00      	nop
 800a964:	200064f8 	.word	0x200064f8
 800a968:	200064f4 	.word	0x200064f4

0800a96c <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 800a96c:	b580      	push	{r7, lr}
 800a96e:	b08a      	sub	sp, #40	@ 0x28
 800a970:	af00      	add	r7, sp, #0
 800a972:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800a974:	f3ef 8311 	mrs	r3, BASEPRI
 800a978:	f04f 0120 	mov.w	r1, #32
 800a97c:	f381 8811 	msr	BASEPRI, r1
 800a980:	617b      	str	r3, [r7, #20]
 800a982:	4827      	ldr	r0, [pc, #156]	@ (800aa20 <SEGGER_SYSVIEW_Warn+0xb4>)
 800a984:	f7fe ff71 	bl	800986a <_PreparePacket>
 800a988:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800a98a:	2280      	movs	r2, #128	@ 0x80
 800a98c:	6879      	ldr	r1, [r7, #4]
 800a98e:	6938      	ldr	r0, [r7, #16]
 800a990:	f7fe ff1e 	bl	80097d0 <_EncodeStr>
 800a994:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	627b      	str	r3, [r7, #36]	@ 0x24
 800a99a:	2301      	movs	r3, #1
 800a99c:	623b      	str	r3, [r7, #32]
 800a99e:	e00b      	b.n	800a9b8 <SEGGER_SYSVIEW_Warn+0x4c>
 800a9a0:	6a3b      	ldr	r3, [r7, #32]
 800a9a2:	b2da      	uxtb	r2, r3
 800a9a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9a6:	1c59      	adds	r1, r3, #1
 800a9a8:	6279      	str	r1, [r7, #36]	@ 0x24
 800a9aa:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a9ae:	b2d2      	uxtb	r2, r2
 800a9b0:	701a      	strb	r2, [r3, #0]
 800a9b2:	6a3b      	ldr	r3, [r7, #32]
 800a9b4:	09db      	lsrs	r3, r3, #7
 800a9b6:	623b      	str	r3, [r7, #32]
 800a9b8:	6a3b      	ldr	r3, [r7, #32]
 800a9ba:	2b7f      	cmp	r3, #127	@ 0x7f
 800a9bc:	d8f0      	bhi.n	800a9a0 <SEGGER_SYSVIEW_Warn+0x34>
 800a9be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9c0:	1c5a      	adds	r2, r3, #1
 800a9c2:	627a      	str	r2, [r7, #36]	@ 0x24
 800a9c4:	6a3a      	ldr	r2, [r7, #32]
 800a9c6:	b2d2      	uxtb	r2, r2
 800a9c8:	701a      	strb	r2, [r3, #0]
 800a9ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9cc:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 800a9ce:	68fb      	ldr	r3, [r7, #12]
 800a9d0:	61fb      	str	r3, [r7, #28]
 800a9d2:	2300      	movs	r3, #0
 800a9d4:	61bb      	str	r3, [r7, #24]
 800a9d6:	e00b      	b.n	800a9f0 <SEGGER_SYSVIEW_Warn+0x84>
 800a9d8:	69bb      	ldr	r3, [r7, #24]
 800a9da:	b2da      	uxtb	r2, r3
 800a9dc:	69fb      	ldr	r3, [r7, #28]
 800a9de:	1c59      	adds	r1, r3, #1
 800a9e0:	61f9      	str	r1, [r7, #28]
 800a9e2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a9e6:	b2d2      	uxtb	r2, r2
 800a9e8:	701a      	strb	r2, [r3, #0]
 800a9ea:	69bb      	ldr	r3, [r7, #24]
 800a9ec:	09db      	lsrs	r3, r3, #7
 800a9ee:	61bb      	str	r3, [r7, #24]
 800a9f0:	69bb      	ldr	r3, [r7, #24]
 800a9f2:	2b7f      	cmp	r3, #127	@ 0x7f
 800a9f4:	d8f0      	bhi.n	800a9d8 <SEGGER_SYSVIEW_Warn+0x6c>
 800a9f6:	69fb      	ldr	r3, [r7, #28]
 800a9f8:	1c5a      	adds	r2, r3, #1
 800a9fa:	61fa      	str	r2, [r7, #28]
 800a9fc:	69ba      	ldr	r2, [r7, #24]
 800a9fe:	b2d2      	uxtb	r2, r2
 800aa00:	701a      	strb	r2, [r3, #0]
 800aa02:	69fb      	ldr	r3, [r7, #28]
 800aa04:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800aa06:	221a      	movs	r2, #26
 800aa08:	68f9      	ldr	r1, [r7, #12]
 800aa0a:	6938      	ldr	r0, [r7, #16]
 800aa0c:	f7ff f81e 	bl	8009a4c <_SendPacket>
  RECORD_END();
 800aa10:	697b      	ldr	r3, [r7, #20]
 800aa12:	f383 8811 	msr	BASEPRI, r3
}
 800aa16:	bf00      	nop
 800aa18:	3728      	adds	r7, #40	@ 0x28
 800aa1a:	46bd      	mov	sp, r7
 800aa1c:	bd80      	pop	{r7, pc}
 800aa1e:	bf00      	nop
 800aa20:	200064f8 	.word	0x200064f8

0800aa24 <SEGGER_SYSVIEW_IsStarted>:
*
*  Return value
*      0: Recording not started.
*    > 0: Recording started.
*/
int SEGGER_SYSVIEW_IsStarted(void) {
 800aa24:	b580      	push	{r7, lr}
 800aa26:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
  //
  // Check if host is sending data which needs to be processed.
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 800aa28:	4b13      	ldr	r3, [pc, #76]	@ (800aa78 <SEGGER_SYSVIEW_IsStarted+0x54>)
 800aa2a:	7e1b      	ldrb	r3, [r3, #24]
 800aa2c:	4619      	mov	r1, r3
 800aa2e:	4a13      	ldr	r2, [pc, #76]	@ (800aa7c <SEGGER_SYSVIEW_IsStarted+0x58>)
 800aa30:	460b      	mov	r3, r1
 800aa32:	005b      	lsls	r3, r3, #1
 800aa34:	440b      	add	r3, r1
 800aa36:	00db      	lsls	r3, r3, #3
 800aa38:	4413      	add	r3, r2
 800aa3a:	336c      	adds	r3, #108	@ 0x6c
 800aa3c:	681a      	ldr	r2, [r3, #0]
 800aa3e:	4b0e      	ldr	r3, [pc, #56]	@ (800aa78 <SEGGER_SYSVIEW_IsStarted+0x54>)
 800aa40:	7e1b      	ldrb	r3, [r3, #24]
 800aa42:	4618      	mov	r0, r3
 800aa44:	490d      	ldr	r1, [pc, #52]	@ (800aa7c <SEGGER_SYSVIEW_IsStarted+0x58>)
 800aa46:	4603      	mov	r3, r0
 800aa48:	005b      	lsls	r3, r3, #1
 800aa4a:	4403      	add	r3, r0
 800aa4c:	00db      	lsls	r3, r3, #3
 800aa4e:	440b      	add	r3, r1
 800aa50:	3370      	adds	r3, #112	@ 0x70
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	429a      	cmp	r2, r3
 800aa56:	d00b      	beq.n	800aa70 <SEGGER_SYSVIEW_IsStarted+0x4c>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 800aa58:	4b07      	ldr	r3, [pc, #28]	@ (800aa78 <SEGGER_SYSVIEW_IsStarted+0x54>)
 800aa5a:	789b      	ldrb	r3, [r3, #2]
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d107      	bne.n	800aa70 <SEGGER_SYSVIEW_IsStarted+0x4c>
      _SYSVIEW_Globals.RecursionCnt = 1;
 800aa60:	4b05      	ldr	r3, [pc, #20]	@ (800aa78 <SEGGER_SYSVIEW_IsStarted+0x54>)
 800aa62:	2201      	movs	r2, #1
 800aa64:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 800aa66:	f7fe ff0d 	bl	8009884 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 800aa6a:	4b03      	ldr	r3, [pc, #12]	@ (800aa78 <SEGGER_SYSVIEW_IsStarted+0x54>)
 800aa6c:	2200      	movs	r2, #0
 800aa6e:	709a      	strb	r2, [r3, #2]
    }
  }
#endif
  return _SYSVIEW_Globals.EnableState;
 800aa70:	4b01      	ldr	r3, [pc, #4]	@ (800aa78 <SEGGER_SYSVIEW_IsStarted+0x54>)
 800aa72:	781b      	ldrb	r3, [r3, #0]
}
 800aa74:	4618      	mov	r0, r3
 800aa76:	bd80      	pop	{r7, pc}
 800aa78:	200064c8 	.word	0x200064c8
 800aa7c:	20005008 	.word	0x20005008

0800aa80 <_write_r>:
*   Low-level reentrant write function.
*   libc subroutines will use this system routine for output to all files,
*   including stdout.
*   Write data via RTT.
*/
_ssize_t _write_r(struct _reent *r, int file, const void *ptr, size_t len) {
 800aa80:	b580      	push	{r7, lr}
 800aa82:	b084      	sub	sp, #16
 800aa84:	af00      	add	r7, sp, #0
 800aa86:	60f8      	str	r0, [r7, #12]
 800aa88:	60b9      	str	r1, [r7, #8]
 800aa8a:	607a      	str	r2, [r7, #4]
 800aa8c:	603b      	str	r3, [r7, #0]
  (void) file;  /* Not used, avoid warning */
  (void) r;     /* Not used, avoid warning */
  SEGGER_RTT_Write(0, ptr, len);
 800aa8e:	683a      	ldr	r2, [r7, #0]
 800aa90:	6879      	ldr	r1, [r7, #4]
 800aa92:	2000      	movs	r0, #0
 800aa94:	f7fe fd82 	bl	800959c <SEGGER_RTT_Write>
  return len;
 800aa98:	683b      	ldr	r3, [r7, #0]
}
 800aa9a:	4618      	mov	r0, r3
 800aa9c:	3710      	adds	r7, #16
 800aa9e:	46bd      	mov	sp, r7
 800aaa0:	bd80      	pop	{r7, pc}
	...

0800aaa4 <rand>:
 800aaa4:	4b16      	ldr	r3, [pc, #88]	@ (800ab00 <rand+0x5c>)
 800aaa6:	b510      	push	{r4, lr}
 800aaa8:	681c      	ldr	r4, [r3, #0]
 800aaaa:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800aaac:	b9b3      	cbnz	r3, 800aadc <rand+0x38>
 800aaae:	2018      	movs	r0, #24
 800aab0:	f000 fa68 	bl	800af84 <malloc>
 800aab4:	4602      	mov	r2, r0
 800aab6:	6320      	str	r0, [r4, #48]	@ 0x30
 800aab8:	b920      	cbnz	r0, 800aac4 <rand+0x20>
 800aaba:	4b12      	ldr	r3, [pc, #72]	@ (800ab04 <rand+0x60>)
 800aabc:	4812      	ldr	r0, [pc, #72]	@ (800ab08 <rand+0x64>)
 800aabe:	2152      	movs	r1, #82	@ 0x52
 800aac0:	f000 f9f8 	bl	800aeb4 <__assert_func>
 800aac4:	4911      	ldr	r1, [pc, #68]	@ (800ab0c <rand+0x68>)
 800aac6:	4b12      	ldr	r3, [pc, #72]	@ (800ab10 <rand+0x6c>)
 800aac8:	e9c0 1300 	strd	r1, r3, [r0]
 800aacc:	4b11      	ldr	r3, [pc, #68]	@ (800ab14 <rand+0x70>)
 800aace:	6083      	str	r3, [r0, #8]
 800aad0:	230b      	movs	r3, #11
 800aad2:	8183      	strh	r3, [r0, #12]
 800aad4:	2100      	movs	r1, #0
 800aad6:	2001      	movs	r0, #1
 800aad8:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800aadc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800aade:	480e      	ldr	r0, [pc, #56]	@ (800ab18 <rand+0x74>)
 800aae0:	690b      	ldr	r3, [r1, #16]
 800aae2:	694c      	ldr	r4, [r1, #20]
 800aae4:	4a0d      	ldr	r2, [pc, #52]	@ (800ab1c <rand+0x78>)
 800aae6:	4358      	muls	r0, r3
 800aae8:	fb02 0004 	mla	r0, r2, r4, r0
 800aaec:	fba3 3202 	umull	r3, r2, r3, r2
 800aaf0:	3301      	adds	r3, #1
 800aaf2:	eb40 0002 	adc.w	r0, r0, r2
 800aaf6:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800aafa:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800aafe:	bd10      	pop	{r4, pc}
 800ab00:	2000002c 	.word	0x2000002c
 800ab04:	0800c7b6 	.word	0x0800c7b6
 800ab08:	0800c7cd 	.word	0x0800c7cd
 800ab0c:	abcd330e 	.word	0xabcd330e
 800ab10:	e66d1234 	.word	0xe66d1234
 800ab14:	0005deec 	.word	0x0005deec
 800ab18:	5851f42d 	.word	0x5851f42d
 800ab1c:	4c957f2d 	.word	0x4c957f2d

0800ab20 <std>:
 800ab20:	2300      	movs	r3, #0
 800ab22:	b510      	push	{r4, lr}
 800ab24:	4604      	mov	r4, r0
 800ab26:	e9c0 3300 	strd	r3, r3, [r0]
 800ab2a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ab2e:	6083      	str	r3, [r0, #8]
 800ab30:	8181      	strh	r1, [r0, #12]
 800ab32:	6643      	str	r3, [r0, #100]	@ 0x64
 800ab34:	81c2      	strh	r2, [r0, #14]
 800ab36:	6183      	str	r3, [r0, #24]
 800ab38:	4619      	mov	r1, r3
 800ab3a:	2208      	movs	r2, #8
 800ab3c:	305c      	adds	r0, #92	@ 0x5c
 800ab3e:	f000 f940 	bl	800adc2 <memset>
 800ab42:	4b0d      	ldr	r3, [pc, #52]	@ (800ab78 <std+0x58>)
 800ab44:	6263      	str	r3, [r4, #36]	@ 0x24
 800ab46:	4b0d      	ldr	r3, [pc, #52]	@ (800ab7c <std+0x5c>)
 800ab48:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ab4a:	4b0d      	ldr	r3, [pc, #52]	@ (800ab80 <std+0x60>)
 800ab4c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ab4e:	4b0d      	ldr	r3, [pc, #52]	@ (800ab84 <std+0x64>)
 800ab50:	6323      	str	r3, [r4, #48]	@ 0x30
 800ab52:	4b0d      	ldr	r3, [pc, #52]	@ (800ab88 <std+0x68>)
 800ab54:	6224      	str	r4, [r4, #32]
 800ab56:	429c      	cmp	r4, r3
 800ab58:	d006      	beq.n	800ab68 <std+0x48>
 800ab5a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ab5e:	4294      	cmp	r4, r2
 800ab60:	d002      	beq.n	800ab68 <std+0x48>
 800ab62:	33d0      	adds	r3, #208	@ 0xd0
 800ab64:	429c      	cmp	r4, r3
 800ab66:	d105      	bne.n	800ab74 <std+0x54>
 800ab68:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ab6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ab70:	f000 b98e 	b.w	800ae90 <__retarget_lock_init_recursive>
 800ab74:	bd10      	pop	{r4, pc}
 800ab76:	bf00      	nop
 800ab78:	0800ace9 	.word	0x0800ace9
 800ab7c:	0800ad0b 	.word	0x0800ad0b
 800ab80:	0800ad43 	.word	0x0800ad43
 800ab84:	0800ad67 	.word	0x0800ad67
 800ab88:	200065dc 	.word	0x200065dc

0800ab8c <stdio_exit_handler>:
 800ab8c:	4a02      	ldr	r2, [pc, #8]	@ (800ab98 <stdio_exit_handler+0xc>)
 800ab8e:	4903      	ldr	r1, [pc, #12]	@ (800ab9c <stdio_exit_handler+0x10>)
 800ab90:	4803      	ldr	r0, [pc, #12]	@ (800aba0 <stdio_exit_handler+0x14>)
 800ab92:	f000 b869 	b.w	800ac68 <_fwalk_sglue>
 800ab96:	bf00      	nop
 800ab98:	20000020 	.word	0x20000020
 800ab9c:	0800b7c1 	.word	0x0800b7c1
 800aba0:	20000030 	.word	0x20000030

0800aba4 <cleanup_stdio>:
 800aba4:	6841      	ldr	r1, [r0, #4]
 800aba6:	4b0c      	ldr	r3, [pc, #48]	@ (800abd8 <cleanup_stdio+0x34>)
 800aba8:	4299      	cmp	r1, r3
 800abaa:	b510      	push	{r4, lr}
 800abac:	4604      	mov	r4, r0
 800abae:	d001      	beq.n	800abb4 <cleanup_stdio+0x10>
 800abb0:	f000 fe06 	bl	800b7c0 <_fflush_r>
 800abb4:	68a1      	ldr	r1, [r4, #8]
 800abb6:	4b09      	ldr	r3, [pc, #36]	@ (800abdc <cleanup_stdio+0x38>)
 800abb8:	4299      	cmp	r1, r3
 800abba:	d002      	beq.n	800abc2 <cleanup_stdio+0x1e>
 800abbc:	4620      	mov	r0, r4
 800abbe:	f000 fdff 	bl	800b7c0 <_fflush_r>
 800abc2:	68e1      	ldr	r1, [r4, #12]
 800abc4:	4b06      	ldr	r3, [pc, #24]	@ (800abe0 <cleanup_stdio+0x3c>)
 800abc6:	4299      	cmp	r1, r3
 800abc8:	d004      	beq.n	800abd4 <cleanup_stdio+0x30>
 800abca:	4620      	mov	r0, r4
 800abcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800abd0:	f000 bdf6 	b.w	800b7c0 <_fflush_r>
 800abd4:	bd10      	pop	{r4, pc}
 800abd6:	bf00      	nop
 800abd8:	200065dc 	.word	0x200065dc
 800abdc:	20006644 	.word	0x20006644
 800abe0:	200066ac 	.word	0x200066ac

0800abe4 <global_stdio_init.part.0>:
 800abe4:	b510      	push	{r4, lr}
 800abe6:	4b0b      	ldr	r3, [pc, #44]	@ (800ac14 <global_stdio_init.part.0+0x30>)
 800abe8:	4c0b      	ldr	r4, [pc, #44]	@ (800ac18 <global_stdio_init.part.0+0x34>)
 800abea:	4a0c      	ldr	r2, [pc, #48]	@ (800ac1c <global_stdio_init.part.0+0x38>)
 800abec:	601a      	str	r2, [r3, #0]
 800abee:	4620      	mov	r0, r4
 800abf0:	2200      	movs	r2, #0
 800abf2:	2104      	movs	r1, #4
 800abf4:	f7ff ff94 	bl	800ab20 <std>
 800abf8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800abfc:	2201      	movs	r2, #1
 800abfe:	2109      	movs	r1, #9
 800ac00:	f7ff ff8e 	bl	800ab20 <std>
 800ac04:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ac08:	2202      	movs	r2, #2
 800ac0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac0e:	2112      	movs	r1, #18
 800ac10:	f7ff bf86 	b.w	800ab20 <std>
 800ac14:	20006714 	.word	0x20006714
 800ac18:	200065dc 	.word	0x200065dc
 800ac1c:	0800ab8d 	.word	0x0800ab8d

0800ac20 <__sfp_lock_acquire>:
 800ac20:	4801      	ldr	r0, [pc, #4]	@ (800ac28 <__sfp_lock_acquire+0x8>)
 800ac22:	f000 b936 	b.w	800ae92 <__retarget_lock_acquire_recursive>
 800ac26:	bf00      	nop
 800ac28:	2000671d 	.word	0x2000671d

0800ac2c <__sfp_lock_release>:
 800ac2c:	4801      	ldr	r0, [pc, #4]	@ (800ac34 <__sfp_lock_release+0x8>)
 800ac2e:	f000 b931 	b.w	800ae94 <__retarget_lock_release_recursive>
 800ac32:	bf00      	nop
 800ac34:	2000671d 	.word	0x2000671d

0800ac38 <__sinit>:
 800ac38:	b510      	push	{r4, lr}
 800ac3a:	4604      	mov	r4, r0
 800ac3c:	f7ff fff0 	bl	800ac20 <__sfp_lock_acquire>
 800ac40:	6a23      	ldr	r3, [r4, #32]
 800ac42:	b11b      	cbz	r3, 800ac4c <__sinit+0x14>
 800ac44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac48:	f7ff bff0 	b.w	800ac2c <__sfp_lock_release>
 800ac4c:	4b04      	ldr	r3, [pc, #16]	@ (800ac60 <__sinit+0x28>)
 800ac4e:	6223      	str	r3, [r4, #32]
 800ac50:	4b04      	ldr	r3, [pc, #16]	@ (800ac64 <__sinit+0x2c>)
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d1f5      	bne.n	800ac44 <__sinit+0xc>
 800ac58:	f7ff ffc4 	bl	800abe4 <global_stdio_init.part.0>
 800ac5c:	e7f2      	b.n	800ac44 <__sinit+0xc>
 800ac5e:	bf00      	nop
 800ac60:	0800aba5 	.word	0x0800aba5
 800ac64:	20006714 	.word	0x20006714

0800ac68 <_fwalk_sglue>:
 800ac68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ac6c:	4607      	mov	r7, r0
 800ac6e:	4688      	mov	r8, r1
 800ac70:	4614      	mov	r4, r2
 800ac72:	2600      	movs	r6, #0
 800ac74:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ac78:	f1b9 0901 	subs.w	r9, r9, #1
 800ac7c:	d505      	bpl.n	800ac8a <_fwalk_sglue+0x22>
 800ac7e:	6824      	ldr	r4, [r4, #0]
 800ac80:	2c00      	cmp	r4, #0
 800ac82:	d1f7      	bne.n	800ac74 <_fwalk_sglue+0xc>
 800ac84:	4630      	mov	r0, r6
 800ac86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac8a:	89ab      	ldrh	r3, [r5, #12]
 800ac8c:	2b01      	cmp	r3, #1
 800ac8e:	d907      	bls.n	800aca0 <_fwalk_sglue+0x38>
 800ac90:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ac94:	3301      	adds	r3, #1
 800ac96:	d003      	beq.n	800aca0 <_fwalk_sglue+0x38>
 800ac98:	4629      	mov	r1, r5
 800ac9a:	4638      	mov	r0, r7
 800ac9c:	47c0      	blx	r8
 800ac9e:	4306      	orrs	r6, r0
 800aca0:	3568      	adds	r5, #104	@ 0x68
 800aca2:	e7e9      	b.n	800ac78 <_fwalk_sglue+0x10>

0800aca4 <siprintf>:
 800aca4:	b40e      	push	{r1, r2, r3}
 800aca6:	b510      	push	{r4, lr}
 800aca8:	b09d      	sub	sp, #116	@ 0x74
 800acaa:	ab1f      	add	r3, sp, #124	@ 0x7c
 800acac:	9002      	str	r0, [sp, #8]
 800acae:	9006      	str	r0, [sp, #24]
 800acb0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800acb4:	480a      	ldr	r0, [pc, #40]	@ (800ace0 <siprintf+0x3c>)
 800acb6:	9107      	str	r1, [sp, #28]
 800acb8:	9104      	str	r1, [sp, #16]
 800acba:	490a      	ldr	r1, [pc, #40]	@ (800ace4 <siprintf+0x40>)
 800acbc:	f853 2b04 	ldr.w	r2, [r3], #4
 800acc0:	9105      	str	r1, [sp, #20]
 800acc2:	2400      	movs	r4, #0
 800acc4:	a902      	add	r1, sp, #8
 800acc6:	6800      	ldr	r0, [r0, #0]
 800acc8:	9301      	str	r3, [sp, #4]
 800acca:	941b      	str	r4, [sp, #108]	@ 0x6c
 800accc:	f000 fa6c 	bl	800b1a8 <_svfiprintf_r>
 800acd0:	9b02      	ldr	r3, [sp, #8]
 800acd2:	701c      	strb	r4, [r3, #0]
 800acd4:	b01d      	add	sp, #116	@ 0x74
 800acd6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800acda:	b003      	add	sp, #12
 800acdc:	4770      	bx	lr
 800acde:	bf00      	nop
 800ace0:	2000002c 	.word	0x2000002c
 800ace4:	ffff0208 	.word	0xffff0208

0800ace8 <__sread>:
 800ace8:	b510      	push	{r4, lr}
 800acea:	460c      	mov	r4, r1
 800acec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800acf0:	f000 f892 	bl	800ae18 <_read_r>
 800acf4:	2800      	cmp	r0, #0
 800acf6:	bfab      	itete	ge
 800acf8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800acfa:	89a3      	ldrhlt	r3, [r4, #12]
 800acfc:	181b      	addge	r3, r3, r0
 800acfe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ad02:	bfac      	ite	ge
 800ad04:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ad06:	81a3      	strhlt	r3, [r4, #12]
 800ad08:	bd10      	pop	{r4, pc}

0800ad0a <__swrite>:
 800ad0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad0e:	461f      	mov	r7, r3
 800ad10:	898b      	ldrh	r3, [r1, #12]
 800ad12:	05db      	lsls	r3, r3, #23
 800ad14:	4605      	mov	r5, r0
 800ad16:	460c      	mov	r4, r1
 800ad18:	4616      	mov	r6, r2
 800ad1a:	d505      	bpl.n	800ad28 <__swrite+0x1e>
 800ad1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad20:	2302      	movs	r3, #2
 800ad22:	2200      	movs	r2, #0
 800ad24:	f000 f866 	bl	800adf4 <_lseek_r>
 800ad28:	89a3      	ldrh	r3, [r4, #12]
 800ad2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ad2e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ad32:	81a3      	strh	r3, [r4, #12]
 800ad34:	4632      	mov	r2, r6
 800ad36:	463b      	mov	r3, r7
 800ad38:	4628      	mov	r0, r5
 800ad3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ad3e:	f7ff be9f 	b.w	800aa80 <_write_r>

0800ad42 <__sseek>:
 800ad42:	b510      	push	{r4, lr}
 800ad44:	460c      	mov	r4, r1
 800ad46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad4a:	f000 f853 	bl	800adf4 <_lseek_r>
 800ad4e:	1c43      	adds	r3, r0, #1
 800ad50:	89a3      	ldrh	r3, [r4, #12]
 800ad52:	bf15      	itete	ne
 800ad54:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ad56:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ad5a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ad5e:	81a3      	strheq	r3, [r4, #12]
 800ad60:	bf18      	it	ne
 800ad62:	81a3      	strhne	r3, [r4, #12]
 800ad64:	bd10      	pop	{r4, pc}

0800ad66 <__sclose>:
 800ad66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad6a:	f000 b833 	b.w	800add4 <_close_r>

0800ad6e <memcmp>:
 800ad6e:	b510      	push	{r4, lr}
 800ad70:	3901      	subs	r1, #1
 800ad72:	4402      	add	r2, r0
 800ad74:	4290      	cmp	r0, r2
 800ad76:	d101      	bne.n	800ad7c <memcmp+0xe>
 800ad78:	2000      	movs	r0, #0
 800ad7a:	e005      	b.n	800ad88 <memcmp+0x1a>
 800ad7c:	7803      	ldrb	r3, [r0, #0]
 800ad7e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800ad82:	42a3      	cmp	r3, r4
 800ad84:	d001      	beq.n	800ad8a <memcmp+0x1c>
 800ad86:	1b18      	subs	r0, r3, r4
 800ad88:	bd10      	pop	{r4, pc}
 800ad8a:	3001      	adds	r0, #1
 800ad8c:	e7f2      	b.n	800ad74 <memcmp+0x6>

0800ad8e <memmove>:
 800ad8e:	4288      	cmp	r0, r1
 800ad90:	b510      	push	{r4, lr}
 800ad92:	eb01 0402 	add.w	r4, r1, r2
 800ad96:	d902      	bls.n	800ad9e <memmove+0x10>
 800ad98:	4284      	cmp	r4, r0
 800ad9a:	4623      	mov	r3, r4
 800ad9c:	d807      	bhi.n	800adae <memmove+0x20>
 800ad9e:	1e43      	subs	r3, r0, #1
 800ada0:	42a1      	cmp	r1, r4
 800ada2:	d008      	beq.n	800adb6 <memmove+0x28>
 800ada4:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ada8:	f803 2f01 	strb.w	r2, [r3, #1]!
 800adac:	e7f8      	b.n	800ada0 <memmove+0x12>
 800adae:	4402      	add	r2, r0
 800adb0:	4601      	mov	r1, r0
 800adb2:	428a      	cmp	r2, r1
 800adb4:	d100      	bne.n	800adb8 <memmove+0x2a>
 800adb6:	bd10      	pop	{r4, pc}
 800adb8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800adbc:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800adc0:	e7f7      	b.n	800adb2 <memmove+0x24>

0800adc2 <memset>:
 800adc2:	4402      	add	r2, r0
 800adc4:	4603      	mov	r3, r0
 800adc6:	4293      	cmp	r3, r2
 800adc8:	d100      	bne.n	800adcc <memset+0xa>
 800adca:	4770      	bx	lr
 800adcc:	f803 1b01 	strb.w	r1, [r3], #1
 800add0:	e7f9      	b.n	800adc6 <memset+0x4>
	...

0800add4 <_close_r>:
 800add4:	b538      	push	{r3, r4, r5, lr}
 800add6:	4d06      	ldr	r5, [pc, #24]	@ (800adf0 <_close_r+0x1c>)
 800add8:	2300      	movs	r3, #0
 800adda:	4604      	mov	r4, r0
 800addc:	4608      	mov	r0, r1
 800adde:	602b      	str	r3, [r5, #0]
 800ade0:	f7f6 fb22 	bl	8001428 <_close>
 800ade4:	1c43      	adds	r3, r0, #1
 800ade6:	d102      	bne.n	800adee <_close_r+0x1a>
 800ade8:	682b      	ldr	r3, [r5, #0]
 800adea:	b103      	cbz	r3, 800adee <_close_r+0x1a>
 800adec:	6023      	str	r3, [r4, #0]
 800adee:	bd38      	pop	{r3, r4, r5, pc}
 800adf0:	20006718 	.word	0x20006718

0800adf4 <_lseek_r>:
 800adf4:	b538      	push	{r3, r4, r5, lr}
 800adf6:	4d07      	ldr	r5, [pc, #28]	@ (800ae14 <_lseek_r+0x20>)
 800adf8:	4604      	mov	r4, r0
 800adfa:	4608      	mov	r0, r1
 800adfc:	4611      	mov	r1, r2
 800adfe:	2200      	movs	r2, #0
 800ae00:	602a      	str	r2, [r5, #0]
 800ae02:	461a      	mov	r2, r3
 800ae04:	f7f6 fb37 	bl	8001476 <_lseek>
 800ae08:	1c43      	adds	r3, r0, #1
 800ae0a:	d102      	bne.n	800ae12 <_lseek_r+0x1e>
 800ae0c:	682b      	ldr	r3, [r5, #0]
 800ae0e:	b103      	cbz	r3, 800ae12 <_lseek_r+0x1e>
 800ae10:	6023      	str	r3, [r4, #0]
 800ae12:	bd38      	pop	{r3, r4, r5, pc}
 800ae14:	20006718 	.word	0x20006718

0800ae18 <_read_r>:
 800ae18:	b538      	push	{r3, r4, r5, lr}
 800ae1a:	4d07      	ldr	r5, [pc, #28]	@ (800ae38 <_read_r+0x20>)
 800ae1c:	4604      	mov	r4, r0
 800ae1e:	4608      	mov	r0, r1
 800ae20:	4611      	mov	r1, r2
 800ae22:	2200      	movs	r2, #0
 800ae24:	602a      	str	r2, [r5, #0]
 800ae26:	461a      	mov	r2, r3
 800ae28:	f7f6 fae1 	bl	80013ee <_read>
 800ae2c:	1c43      	adds	r3, r0, #1
 800ae2e:	d102      	bne.n	800ae36 <_read_r+0x1e>
 800ae30:	682b      	ldr	r3, [r5, #0]
 800ae32:	b103      	cbz	r3, 800ae36 <_read_r+0x1e>
 800ae34:	6023      	str	r3, [r4, #0]
 800ae36:	bd38      	pop	{r3, r4, r5, pc}
 800ae38:	20006718 	.word	0x20006718

0800ae3c <__errno>:
 800ae3c:	4b01      	ldr	r3, [pc, #4]	@ (800ae44 <__errno+0x8>)
 800ae3e:	6818      	ldr	r0, [r3, #0]
 800ae40:	4770      	bx	lr
 800ae42:	bf00      	nop
 800ae44:	2000002c 	.word	0x2000002c

0800ae48 <__libc_init_array>:
 800ae48:	b570      	push	{r4, r5, r6, lr}
 800ae4a:	4d0d      	ldr	r5, [pc, #52]	@ (800ae80 <__libc_init_array+0x38>)
 800ae4c:	4c0d      	ldr	r4, [pc, #52]	@ (800ae84 <__libc_init_array+0x3c>)
 800ae4e:	1b64      	subs	r4, r4, r5
 800ae50:	10a4      	asrs	r4, r4, #2
 800ae52:	2600      	movs	r6, #0
 800ae54:	42a6      	cmp	r6, r4
 800ae56:	d109      	bne.n	800ae6c <__libc_init_array+0x24>
 800ae58:	4d0b      	ldr	r5, [pc, #44]	@ (800ae88 <__libc_init_array+0x40>)
 800ae5a:	4c0c      	ldr	r4, [pc, #48]	@ (800ae8c <__libc_init_array+0x44>)
 800ae5c:	f000 ffd4 	bl	800be08 <_init>
 800ae60:	1b64      	subs	r4, r4, r5
 800ae62:	10a4      	asrs	r4, r4, #2
 800ae64:	2600      	movs	r6, #0
 800ae66:	42a6      	cmp	r6, r4
 800ae68:	d105      	bne.n	800ae76 <__libc_init_array+0x2e>
 800ae6a:	bd70      	pop	{r4, r5, r6, pc}
 800ae6c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ae70:	4798      	blx	r3
 800ae72:	3601      	adds	r6, #1
 800ae74:	e7ee      	b.n	800ae54 <__libc_init_array+0xc>
 800ae76:	f855 3b04 	ldr.w	r3, [r5], #4
 800ae7a:	4798      	blx	r3
 800ae7c:	3601      	adds	r6, #1
 800ae7e:	e7f2      	b.n	800ae66 <__libc_init_array+0x1e>
 800ae80:	0800c89c 	.word	0x0800c89c
 800ae84:	0800c89c 	.word	0x0800c89c
 800ae88:	0800c89c 	.word	0x0800c89c
 800ae8c:	0800c8a0 	.word	0x0800c8a0

0800ae90 <__retarget_lock_init_recursive>:
 800ae90:	4770      	bx	lr

0800ae92 <__retarget_lock_acquire_recursive>:
 800ae92:	4770      	bx	lr

0800ae94 <__retarget_lock_release_recursive>:
 800ae94:	4770      	bx	lr

0800ae96 <memcpy>:
 800ae96:	440a      	add	r2, r1
 800ae98:	4291      	cmp	r1, r2
 800ae9a:	f100 33ff 	add.w	r3, r0, #4294967295
 800ae9e:	d100      	bne.n	800aea2 <memcpy+0xc>
 800aea0:	4770      	bx	lr
 800aea2:	b510      	push	{r4, lr}
 800aea4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aea8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aeac:	4291      	cmp	r1, r2
 800aeae:	d1f9      	bne.n	800aea4 <memcpy+0xe>
 800aeb0:	bd10      	pop	{r4, pc}
	...

0800aeb4 <__assert_func>:
 800aeb4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800aeb6:	4614      	mov	r4, r2
 800aeb8:	461a      	mov	r2, r3
 800aeba:	4b09      	ldr	r3, [pc, #36]	@ (800aee0 <__assert_func+0x2c>)
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	4605      	mov	r5, r0
 800aec0:	68d8      	ldr	r0, [r3, #12]
 800aec2:	b14c      	cbz	r4, 800aed8 <__assert_func+0x24>
 800aec4:	4b07      	ldr	r3, [pc, #28]	@ (800aee4 <__assert_func+0x30>)
 800aec6:	9100      	str	r1, [sp, #0]
 800aec8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800aecc:	4906      	ldr	r1, [pc, #24]	@ (800aee8 <__assert_func+0x34>)
 800aece:	462b      	mov	r3, r5
 800aed0:	f000 fc9e 	bl	800b810 <fiprintf>
 800aed4:	f000 fcbe 	bl	800b854 <abort>
 800aed8:	4b04      	ldr	r3, [pc, #16]	@ (800aeec <__assert_func+0x38>)
 800aeda:	461c      	mov	r4, r3
 800aedc:	e7f3      	b.n	800aec6 <__assert_func+0x12>
 800aede:	bf00      	nop
 800aee0:	2000002c 	.word	0x2000002c
 800aee4:	0800c825 	.word	0x0800c825
 800aee8:	0800c832 	.word	0x0800c832
 800aeec:	0800c860 	.word	0x0800c860

0800aef0 <_free_r>:
 800aef0:	b538      	push	{r3, r4, r5, lr}
 800aef2:	4605      	mov	r5, r0
 800aef4:	2900      	cmp	r1, #0
 800aef6:	d041      	beq.n	800af7c <_free_r+0x8c>
 800aef8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aefc:	1f0c      	subs	r4, r1, #4
 800aefe:	2b00      	cmp	r3, #0
 800af00:	bfb8      	it	lt
 800af02:	18e4      	addlt	r4, r4, r3
 800af04:	f000 f8e8 	bl	800b0d8 <__malloc_lock>
 800af08:	4a1d      	ldr	r2, [pc, #116]	@ (800af80 <_free_r+0x90>)
 800af0a:	6813      	ldr	r3, [r2, #0]
 800af0c:	b933      	cbnz	r3, 800af1c <_free_r+0x2c>
 800af0e:	6063      	str	r3, [r4, #4]
 800af10:	6014      	str	r4, [r2, #0]
 800af12:	4628      	mov	r0, r5
 800af14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800af18:	f000 b8e4 	b.w	800b0e4 <__malloc_unlock>
 800af1c:	42a3      	cmp	r3, r4
 800af1e:	d908      	bls.n	800af32 <_free_r+0x42>
 800af20:	6820      	ldr	r0, [r4, #0]
 800af22:	1821      	adds	r1, r4, r0
 800af24:	428b      	cmp	r3, r1
 800af26:	bf01      	itttt	eq
 800af28:	6819      	ldreq	r1, [r3, #0]
 800af2a:	685b      	ldreq	r3, [r3, #4]
 800af2c:	1809      	addeq	r1, r1, r0
 800af2e:	6021      	streq	r1, [r4, #0]
 800af30:	e7ed      	b.n	800af0e <_free_r+0x1e>
 800af32:	461a      	mov	r2, r3
 800af34:	685b      	ldr	r3, [r3, #4]
 800af36:	b10b      	cbz	r3, 800af3c <_free_r+0x4c>
 800af38:	42a3      	cmp	r3, r4
 800af3a:	d9fa      	bls.n	800af32 <_free_r+0x42>
 800af3c:	6811      	ldr	r1, [r2, #0]
 800af3e:	1850      	adds	r0, r2, r1
 800af40:	42a0      	cmp	r0, r4
 800af42:	d10b      	bne.n	800af5c <_free_r+0x6c>
 800af44:	6820      	ldr	r0, [r4, #0]
 800af46:	4401      	add	r1, r0
 800af48:	1850      	adds	r0, r2, r1
 800af4a:	4283      	cmp	r3, r0
 800af4c:	6011      	str	r1, [r2, #0]
 800af4e:	d1e0      	bne.n	800af12 <_free_r+0x22>
 800af50:	6818      	ldr	r0, [r3, #0]
 800af52:	685b      	ldr	r3, [r3, #4]
 800af54:	6053      	str	r3, [r2, #4]
 800af56:	4408      	add	r0, r1
 800af58:	6010      	str	r0, [r2, #0]
 800af5a:	e7da      	b.n	800af12 <_free_r+0x22>
 800af5c:	d902      	bls.n	800af64 <_free_r+0x74>
 800af5e:	230c      	movs	r3, #12
 800af60:	602b      	str	r3, [r5, #0]
 800af62:	e7d6      	b.n	800af12 <_free_r+0x22>
 800af64:	6820      	ldr	r0, [r4, #0]
 800af66:	1821      	adds	r1, r4, r0
 800af68:	428b      	cmp	r3, r1
 800af6a:	bf04      	itt	eq
 800af6c:	6819      	ldreq	r1, [r3, #0]
 800af6e:	685b      	ldreq	r3, [r3, #4]
 800af70:	6063      	str	r3, [r4, #4]
 800af72:	bf04      	itt	eq
 800af74:	1809      	addeq	r1, r1, r0
 800af76:	6021      	streq	r1, [r4, #0]
 800af78:	6054      	str	r4, [r2, #4]
 800af7a:	e7ca      	b.n	800af12 <_free_r+0x22>
 800af7c:	bd38      	pop	{r3, r4, r5, pc}
 800af7e:	bf00      	nop
 800af80:	20006724 	.word	0x20006724

0800af84 <malloc>:
 800af84:	4b02      	ldr	r3, [pc, #8]	@ (800af90 <malloc+0xc>)
 800af86:	4601      	mov	r1, r0
 800af88:	6818      	ldr	r0, [r3, #0]
 800af8a:	f000 b825 	b.w	800afd8 <_malloc_r>
 800af8e:	bf00      	nop
 800af90:	2000002c 	.word	0x2000002c

0800af94 <sbrk_aligned>:
 800af94:	b570      	push	{r4, r5, r6, lr}
 800af96:	4e0f      	ldr	r6, [pc, #60]	@ (800afd4 <sbrk_aligned+0x40>)
 800af98:	460c      	mov	r4, r1
 800af9a:	6831      	ldr	r1, [r6, #0]
 800af9c:	4605      	mov	r5, r0
 800af9e:	b911      	cbnz	r1, 800afa6 <sbrk_aligned+0x12>
 800afa0:	f000 fc48 	bl	800b834 <_sbrk_r>
 800afa4:	6030      	str	r0, [r6, #0]
 800afa6:	4621      	mov	r1, r4
 800afa8:	4628      	mov	r0, r5
 800afaa:	f000 fc43 	bl	800b834 <_sbrk_r>
 800afae:	1c43      	adds	r3, r0, #1
 800afb0:	d103      	bne.n	800afba <sbrk_aligned+0x26>
 800afb2:	f04f 34ff 	mov.w	r4, #4294967295
 800afb6:	4620      	mov	r0, r4
 800afb8:	bd70      	pop	{r4, r5, r6, pc}
 800afba:	1cc4      	adds	r4, r0, #3
 800afbc:	f024 0403 	bic.w	r4, r4, #3
 800afc0:	42a0      	cmp	r0, r4
 800afc2:	d0f8      	beq.n	800afb6 <sbrk_aligned+0x22>
 800afc4:	1a21      	subs	r1, r4, r0
 800afc6:	4628      	mov	r0, r5
 800afc8:	f000 fc34 	bl	800b834 <_sbrk_r>
 800afcc:	3001      	adds	r0, #1
 800afce:	d1f2      	bne.n	800afb6 <sbrk_aligned+0x22>
 800afd0:	e7ef      	b.n	800afb2 <sbrk_aligned+0x1e>
 800afd2:	bf00      	nop
 800afd4:	20006720 	.word	0x20006720

0800afd8 <_malloc_r>:
 800afd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800afdc:	1ccd      	adds	r5, r1, #3
 800afde:	f025 0503 	bic.w	r5, r5, #3
 800afe2:	3508      	adds	r5, #8
 800afe4:	2d0c      	cmp	r5, #12
 800afe6:	bf38      	it	cc
 800afe8:	250c      	movcc	r5, #12
 800afea:	2d00      	cmp	r5, #0
 800afec:	4606      	mov	r6, r0
 800afee:	db01      	blt.n	800aff4 <_malloc_r+0x1c>
 800aff0:	42a9      	cmp	r1, r5
 800aff2:	d904      	bls.n	800affe <_malloc_r+0x26>
 800aff4:	230c      	movs	r3, #12
 800aff6:	6033      	str	r3, [r6, #0]
 800aff8:	2000      	movs	r0, #0
 800affa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800affe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b0d4 <_malloc_r+0xfc>
 800b002:	f000 f869 	bl	800b0d8 <__malloc_lock>
 800b006:	f8d8 3000 	ldr.w	r3, [r8]
 800b00a:	461c      	mov	r4, r3
 800b00c:	bb44      	cbnz	r4, 800b060 <_malloc_r+0x88>
 800b00e:	4629      	mov	r1, r5
 800b010:	4630      	mov	r0, r6
 800b012:	f7ff ffbf 	bl	800af94 <sbrk_aligned>
 800b016:	1c43      	adds	r3, r0, #1
 800b018:	4604      	mov	r4, r0
 800b01a:	d158      	bne.n	800b0ce <_malloc_r+0xf6>
 800b01c:	f8d8 4000 	ldr.w	r4, [r8]
 800b020:	4627      	mov	r7, r4
 800b022:	2f00      	cmp	r7, #0
 800b024:	d143      	bne.n	800b0ae <_malloc_r+0xd6>
 800b026:	2c00      	cmp	r4, #0
 800b028:	d04b      	beq.n	800b0c2 <_malloc_r+0xea>
 800b02a:	6823      	ldr	r3, [r4, #0]
 800b02c:	4639      	mov	r1, r7
 800b02e:	4630      	mov	r0, r6
 800b030:	eb04 0903 	add.w	r9, r4, r3
 800b034:	f000 fbfe 	bl	800b834 <_sbrk_r>
 800b038:	4581      	cmp	r9, r0
 800b03a:	d142      	bne.n	800b0c2 <_malloc_r+0xea>
 800b03c:	6821      	ldr	r1, [r4, #0]
 800b03e:	1a6d      	subs	r5, r5, r1
 800b040:	4629      	mov	r1, r5
 800b042:	4630      	mov	r0, r6
 800b044:	f7ff ffa6 	bl	800af94 <sbrk_aligned>
 800b048:	3001      	adds	r0, #1
 800b04a:	d03a      	beq.n	800b0c2 <_malloc_r+0xea>
 800b04c:	6823      	ldr	r3, [r4, #0]
 800b04e:	442b      	add	r3, r5
 800b050:	6023      	str	r3, [r4, #0]
 800b052:	f8d8 3000 	ldr.w	r3, [r8]
 800b056:	685a      	ldr	r2, [r3, #4]
 800b058:	bb62      	cbnz	r2, 800b0b4 <_malloc_r+0xdc>
 800b05a:	f8c8 7000 	str.w	r7, [r8]
 800b05e:	e00f      	b.n	800b080 <_malloc_r+0xa8>
 800b060:	6822      	ldr	r2, [r4, #0]
 800b062:	1b52      	subs	r2, r2, r5
 800b064:	d420      	bmi.n	800b0a8 <_malloc_r+0xd0>
 800b066:	2a0b      	cmp	r2, #11
 800b068:	d917      	bls.n	800b09a <_malloc_r+0xc2>
 800b06a:	1961      	adds	r1, r4, r5
 800b06c:	42a3      	cmp	r3, r4
 800b06e:	6025      	str	r5, [r4, #0]
 800b070:	bf18      	it	ne
 800b072:	6059      	strne	r1, [r3, #4]
 800b074:	6863      	ldr	r3, [r4, #4]
 800b076:	bf08      	it	eq
 800b078:	f8c8 1000 	streq.w	r1, [r8]
 800b07c:	5162      	str	r2, [r4, r5]
 800b07e:	604b      	str	r3, [r1, #4]
 800b080:	4630      	mov	r0, r6
 800b082:	f000 f82f 	bl	800b0e4 <__malloc_unlock>
 800b086:	f104 000b 	add.w	r0, r4, #11
 800b08a:	1d23      	adds	r3, r4, #4
 800b08c:	f020 0007 	bic.w	r0, r0, #7
 800b090:	1ac2      	subs	r2, r0, r3
 800b092:	bf1c      	itt	ne
 800b094:	1a1b      	subne	r3, r3, r0
 800b096:	50a3      	strne	r3, [r4, r2]
 800b098:	e7af      	b.n	800affa <_malloc_r+0x22>
 800b09a:	6862      	ldr	r2, [r4, #4]
 800b09c:	42a3      	cmp	r3, r4
 800b09e:	bf0c      	ite	eq
 800b0a0:	f8c8 2000 	streq.w	r2, [r8]
 800b0a4:	605a      	strne	r2, [r3, #4]
 800b0a6:	e7eb      	b.n	800b080 <_malloc_r+0xa8>
 800b0a8:	4623      	mov	r3, r4
 800b0aa:	6864      	ldr	r4, [r4, #4]
 800b0ac:	e7ae      	b.n	800b00c <_malloc_r+0x34>
 800b0ae:	463c      	mov	r4, r7
 800b0b0:	687f      	ldr	r7, [r7, #4]
 800b0b2:	e7b6      	b.n	800b022 <_malloc_r+0x4a>
 800b0b4:	461a      	mov	r2, r3
 800b0b6:	685b      	ldr	r3, [r3, #4]
 800b0b8:	42a3      	cmp	r3, r4
 800b0ba:	d1fb      	bne.n	800b0b4 <_malloc_r+0xdc>
 800b0bc:	2300      	movs	r3, #0
 800b0be:	6053      	str	r3, [r2, #4]
 800b0c0:	e7de      	b.n	800b080 <_malloc_r+0xa8>
 800b0c2:	230c      	movs	r3, #12
 800b0c4:	6033      	str	r3, [r6, #0]
 800b0c6:	4630      	mov	r0, r6
 800b0c8:	f000 f80c 	bl	800b0e4 <__malloc_unlock>
 800b0cc:	e794      	b.n	800aff8 <_malloc_r+0x20>
 800b0ce:	6005      	str	r5, [r0, #0]
 800b0d0:	e7d6      	b.n	800b080 <_malloc_r+0xa8>
 800b0d2:	bf00      	nop
 800b0d4:	20006724 	.word	0x20006724

0800b0d8 <__malloc_lock>:
 800b0d8:	4801      	ldr	r0, [pc, #4]	@ (800b0e0 <__malloc_lock+0x8>)
 800b0da:	f7ff beda 	b.w	800ae92 <__retarget_lock_acquire_recursive>
 800b0de:	bf00      	nop
 800b0e0:	2000671c 	.word	0x2000671c

0800b0e4 <__malloc_unlock>:
 800b0e4:	4801      	ldr	r0, [pc, #4]	@ (800b0ec <__malloc_unlock+0x8>)
 800b0e6:	f7ff bed5 	b.w	800ae94 <__retarget_lock_release_recursive>
 800b0ea:	bf00      	nop
 800b0ec:	2000671c 	.word	0x2000671c

0800b0f0 <__ssputs_r>:
 800b0f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b0f4:	688e      	ldr	r6, [r1, #8]
 800b0f6:	461f      	mov	r7, r3
 800b0f8:	42be      	cmp	r6, r7
 800b0fa:	680b      	ldr	r3, [r1, #0]
 800b0fc:	4682      	mov	sl, r0
 800b0fe:	460c      	mov	r4, r1
 800b100:	4690      	mov	r8, r2
 800b102:	d82d      	bhi.n	800b160 <__ssputs_r+0x70>
 800b104:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b108:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b10c:	d026      	beq.n	800b15c <__ssputs_r+0x6c>
 800b10e:	6965      	ldr	r5, [r4, #20]
 800b110:	6909      	ldr	r1, [r1, #16]
 800b112:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b116:	eba3 0901 	sub.w	r9, r3, r1
 800b11a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b11e:	1c7b      	adds	r3, r7, #1
 800b120:	444b      	add	r3, r9
 800b122:	106d      	asrs	r5, r5, #1
 800b124:	429d      	cmp	r5, r3
 800b126:	bf38      	it	cc
 800b128:	461d      	movcc	r5, r3
 800b12a:	0553      	lsls	r3, r2, #21
 800b12c:	d527      	bpl.n	800b17e <__ssputs_r+0x8e>
 800b12e:	4629      	mov	r1, r5
 800b130:	f7ff ff52 	bl	800afd8 <_malloc_r>
 800b134:	4606      	mov	r6, r0
 800b136:	b360      	cbz	r0, 800b192 <__ssputs_r+0xa2>
 800b138:	6921      	ldr	r1, [r4, #16]
 800b13a:	464a      	mov	r2, r9
 800b13c:	f7ff feab 	bl	800ae96 <memcpy>
 800b140:	89a3      	ldrh	r3, [r4, #12]
 800b142:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b146:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b14a:	81a3      	strh	r3, [r4, #12]
 800b14c:	6126      	str	r6, [r4, #16]
 800b14e:	6165      	str	r5, [r4, #20]
 800b150:	444e      	add	r6, r9
 800b152:	eba5 0509 	sub.w	r5, r5, r9
 800b156:	6026      	str	r6, [r4, #0]
 800b158:	60a5      	str	r5, [r4, #8]
 800b15a:	463e      	mov	r6, r7
 800b15c:	42be      	cmp	r6, r7
 800b15e:	d900      	bls.n	800b162 <__ssputs_r+0x72>
 800b160:	463e      	mov	r6, r7
 800b162:	6820      	ldr	r0, [r4, #0]
 800b164:	4632      	mov	r2, r6
 800b166:	4641      	mov	r1, r8
 800b168:	f7ff fe11 	bl	800ad8e <memmove>
 800b16c:	68a3      	ldr	r3, [r4, #8]
 800b16e:	1b9b      	subs	r3, r3, r6
 800b170:	60a3      	str	r3, [r4, #8]
 800b172:	6823      	ldr	r3, [r4, #0]
 800b174:	4433      	add	r3, r6
 800b176:	6023      	str	r3, [r4, #0]
 800b178:	2000      	movs	r0, #0
 800b17a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b17e:	462a      	mov	r2, r5
 800b180:	f000 fb6f 	bl	800b862 <_realloc_r>
 800b184:	4606      	mov	r6, r0
 800b186:	2800      	cmp	r0, #0
 800b188:	d1e0      	bne.n	800b14c <__ssputs_r+0x5c>
 800b18a:	6921      	ldr	r1, [r4, #16]
 800b18c:	4650      	mov	r0, sl
 800b18e:	f7ff feaf 	bl	800aef0 <_free_r>
 800b192:	230c      	movs	r3, #12
 800b194:	f8ca 3000 	str.w	r3, [sl]
 800b198:	89a3      	ldrh	r3, [r4, #12]
 800b19a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b19e:	81a3      	strh	r3, [r4, #12]
 800b1a0:	f04f 30ff 	mov.w	r0, #4294967295
 800b1a4:	e7e9      	b.n	800b17a <__ssputs_r+0x8a>
	...

0800b1a8 <_svfiprintf_r>:
 800b1a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1ac:	4698      	mov	r8, r3
 800b1ae:	898b      	ldrh	r3, [r1, #12]
 800b1b0:	061b      	lsls	r3, r3, #24
 800b1b2:	b09d      	sub	sp, #116	@ 0x74
 800b1b4:	4607      	mov	r7, r0
 800b1b6:	460d      	mov	r5, r1
 800b1b8:	4614      	mov	r4, r2
 800b1ba:	d510      	bpl.n	800b1de <_svfiprintf_r+0x36>
 800b1bc:	690b      	ldr	r3, [r1, #16]
 800b1be:	b973      	cbnz	r3, 800b1de <_svfiprintf_r+0x36>
 800b1c0:	2140      	movs	r1, #64	@ 0x40
 800b1c2:	f7ff ff09 	bl	800afd8 <_malloc_r>
 800b1c6:	6028      	str	r0, [r5, #0]
 800b1c8:	6128      	str	r0, [r5, #16]
 800b1ca:	b930      	cbnz	r0, 800b1da <_svfiprintf_r+0x32>
 800b1cc:	230c      	movs	r3, #12
 800b1ce:	603b      	str	r3, [r7, #0]
 800b1d0:	f04f 30ff 	mov.w	r0, #4294967295
 800b1d4:	b01d      	add	sp, #116	@ 0x74
 800b1d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1da:	2340      	movs	r3, #64	@ 0x40
 800b1dc:	616b      	str	r3, [r5, #20]
 800b1de:	2300      	movs	r3, #0
 800b1e0:	9309      	str	r3, [sp, #36]	@ 0x24
 800b1e2:	2320      	movs	r3, #32
 800b1e4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b1e8:	f8cd 800c 	str.w	r8, [sp, #12]
 800b1ec:	2330      	movs	r3, #48	@ 0x30
 800b1ee:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b38c <_svfiprintf_r+0x1e4>
 800b1f2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b1f6:	f04f 0901 	mov.w	r9, #1
 800b1fa:	4623      	mov	r3, r4
 800b1fc:	469a      	mov	sl, r3
 800b1fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b202:	b10a      	cbz	r2, 800b208 <_svfiprintf_r+0x60>
 800b204:	2a25      	cmp	r2, #37	@ 0x25
 800b206:	d1f9      	bne.n	800b1fc <_svfiprintf_r+0x54>
 800b208:	ebba 0b04 	subs.w	fp, sl, r4
 800b20c:	d00b      	beq.n	800b226 <_svfiprintf_r+0x7e>
 800b20e:	465b      	mov	r3, fp
 800b210:	4622      	mov	r2, r4
 800b212:	4629      	mov	r1, r5
 800b214:	4638      	mov	r0, r7
 800b216:	f7ff ff6b 	bl	800b0f0 <__ssputs_r>
 800b21a:	3001      	adds	r0, #1
 800b21c:	f000 80a7 	beq.w	800b36e <_svfiprintf_r+0x1c6>
 800b220:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b222:	445a      	add	r2, fp
 800b224:	9209      	str	r2, [sp, #36]	@ 0x24
 800b226:	f89a 3000 	ldrb.w	r3, [sl]
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	f000 809f 	beq.w	800b36e <_svfiprintf_r+0x1c6>
 800b230:	2300      	movs	r3, #0
 800b232:	f04f 32ff 	mov.w	r2, #4294967295
 800b236:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b23a:	f10a 0a01 	add.w	sl, sl, #1
 800b23e:	9304      	str	r3, [sp, #16]
 800b240:	9307      	str	r3, [sp, #28]
 800b242:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b246:	931a      	str	r3, [sp, #104]	@ 0x68
 800b248:	4654      	mov	r4, sl
 800b24a:	2205      	movs	r2, #5
 800b24c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b250:	484e      	ldr	r0, [pc, #312]	@ (800b38c <_svfiprintf_r+0x1e4>)
 800b252:	f7f5 f815 	bl	8000280 <memchr>
 800b256:	9a04      	ldr	r2, [sp, #16]
 800b258:	b9d8      	cbnz	r0, 800b292 <_svfiprintf_r+0xea>
 800b25a:	06d0      	lsls	r0, r2, #27
 800b25c:	bf44      	itt	mi
 800b25e:	2320      	movmi	r3, #32
 800b260:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b264:	0711      	lsls	r1, r2, #28
 800b266:	bf44      	itt	mi
 800b268:	232b      	movmi	r3, #43	@ 0x2b
 800b26a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b26e:	f89a 3000 	ldrb.w	r3, [sl]
 800b272:	2b2a      	cmp	r3, #42	@ 0x2a
 800b274:	d015      	beq.n	800b2a2 <_svfiprintf_r+0xfa>
 800b276:	9a07      	ldr	r2, [sp, #28]
 800b278:	4654      	mov	r4, sl
 800b27a:	2000      	movs	r0, #0
 800b27c:	f04f 0c0a 	mov.w	ip, #10
 800b280:	4621      	mov	r1, r4
 800b282:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b286:	3b30      	subs	r3, #48	@ 0x30
 800b288:	2b09      	cmp	r3, #9
 800b28a:	d94b      	bls.n	800b324 <_svfiprintf_r+0x17c>
 800b28c:	b1b0      	cbz	r0, 800b2bc <_svfiprintf_r+0x114>
 800b28e:	9207      	str	r2, [sp, #28]
 800b290:	e014      	b.n	800b2bc <_svfiprintf_r+0x114>
 800b292:	eba0 0308 	sub.w	r3, r0, r8
 800b296:	fa09 f303 	lsl.w	r3, r9, r3
 800b29a:	4313      	orrs	r3, r2
 800b29c:	9304      	str	r3, [sp, #16]
 800b29e:	46a2      	mov	sl, r4
 800b2a0:	e7d2      	b.n	800b248 <_svfiprintf_r+0xa0>
 800b2a2:	9b03      	ldr	r3, [sp, #12]
 800b2a4:	1d19      	adds	r1, r3, #4
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	9103      	str	r1, [sp, #12]
 800b2aa:	2b00      	cmp	r3, #0
 800b2ac:	bfbb      	ittet	lt
 800b2ae:	425b      	neglt	r3, r3
 800b2b0:	f042 0202 	orrlt.w	r2, r2, #2
 800b2b4:	9307      	strge	r3, [sp, #28]
 800b2b6:	9307      	strlt	r3, [sp, #28]
 800b2b8:	bfb8      	it	lt
 800b2ba:	9204      	strlt	r2, [sp, #16]
 800b2bc:	7823      	ldrb	r3, [r4, #0]
 800b2be:	2b2e      	cmp	r3, #46	@ 0x2e
 800b2c0:	d10a      	bne.n	800b2d8 <_svfiprintf_r+0x130>
 800b2c2:	7863      	ldrb	r3, [r4, #1]
 800b2c4:	2b2a      	cmp	r3, #42	@ 0x2a
 800b2c6:	d132      	bne.n	800b32e <_svfiprintf_r+0x186>
 800b2c8:	9b03      	ldr	r3, [sp, #12]
 800b2ca:	1d1a      	adds	r2, r3, #4
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	9203      	str	r2, [sp, #12]
 800b2d0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b2d4:	3402      	adds	r4, #2
 800b2d6:	9305      	str	r3, [sp, #20]
 800b2d8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b39c <_svfiprintf_r+0x1f4>
 800b2dc:	7821      	ldrb	r1, [r4, #0]
 800b2de:	2203      	movs	r2, #3
 800b2e0:	4650      	mov	r0, sl
 800b2e2:	f7f4 ffcd 	bl	8000280 <memchr>
 800b2e6:	b138      	cbz	r0, 800b2f8 <_svfiprintf_r+0x150>
 800b2e8:	9b04      	ldr	r3, [sp, #16]
 800b2ea:	eba0 000a 	sub.w	r0, r0, sl
 800b2ee:	2240      	movs	r2, #64	@ 0x40
 800b2f0:	4082      	lsls	r2, r0
 800b2f2:	4313      	orrs	r3, r2
 800b2f4:	3401      	adds	r4, #1
 800b2f6:	9304      	str	r3, [sp, #16]
 800b2f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2fc:	4824      	ldr	r0, [pc, #144]	@ (800b390 <_svfiprintf_r+0x1e8>)
 800b2fe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b302:	2206      	movs	r2, #6
 800b304:	f7f4 ffbc 	bl	8000280 <memchr>
 800b308:	2800      	cmp	r0, #0
 800b30a:	d036      	beq.n	800b37a <_svfiprintf_r+0x1d2>
 800b30c:	4b21      	ldr	r3, [pc, #132]	@ (800b394 <_svfiprintf_r+0x1ec>)
 800b30e:	bb1b      	cbnz	r3, 800b358 <_svfiprintf_r+0x1b0>
 800b310:	9b03      	ldr	r3, [sp, #12]
 800b312:	3307      	adds	r3, #7
 800b314:	f023 0307 	bic.w	r3, r3, #7
 800b318:	3308      	adds	r3, #8
 800b31a:	9303      	str	r3, [sp, #12]
 800b31c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b31e:	4433      	add	r3, r6
 800b320:	9309      	str	r3, [sp, #36]	@ 0x24
 800b322:	e76a      	b.n	800b1fa <_svfiprintf_r+0x52>
 800b324:	fb0c 3202 	mla	r2, ip, r2, r3
 800b328:	460c      	mov	r4, r1
 800b32a:	2001      	movs	r0, #1
 800b32c:	e7a8      	b.n	800b280 <_svfiprintf_r+0xd8>
 800b32e:	2300      	movs	r3, #0
 800b330:	3401      	adds	r4, #1
 800b332:	9305      	str	r3, [sp, #20]
 800b334:	4619      	mov	r1, r3
 800b336:	f04f 0c0a 	mov.w	ip, #10
 800b33a:	4620      	mov	r0, r4
 800b33c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b340:	3a30      	subs	r2, #48	@ 0x30
 800b342:	2a09      	cmp	r2, #9
 800b344:	d903      	bls.n	800b34e <_svfiprintf_r+0x1a6>
 800b346:	2b00      	cmp	r3, #0
 800b348:	d0c6      	beq.n	800b2d8 <_svfiprintf_r+0x130>
 800b34a:	9105      	str	r1, [sp, #20]
 800b34c:	e7c4      	b.n	800b2d8 <_svfiprintf_r+0x130>
 800b34e:	fb0c 2101 	mla	r1, ip, r1, r2
 800b352:	4604      	mov	r4, r0
 800b354:	2301      	movs	r3, #1
 800b356:	e7f0      	b.n	800b33a <_svfiprintf_r+0x192>
 800b358:	ab03      	add	r3, sp, #12
 800b35a:	9300      	str	r3, [sp, #0]
 800b35c:	462a      	mov	r2, r5
 800b35e:	4b0e      	ldr	r3, [pc, #56]	@ (800b398 <_svfiprintf_r+0x1f0>)
 800b360:	a904      	add	r1, sp, #16
 800b362:	4638      	mov	r0, r7
 800b364:	f3af 8000 	nop.w
 800b368:	1c42      	adds	r2, r0, #1
 800b36a:	4606      	mov	r6, r0
 800b36c:	d1d6      	bne.n	800b31c <_svfiprintf_r+0x174>
 800b36e:	89ab      	ldrh	r3, [r5, #12]
 800b370:	065b      	lsls	r3, r3, #25
 800b372:	f53f af2d 	bmi.w	800b1d0 <_svfiprintf_r+0x28>
 800b376:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b378:	e72c      	b.n	800b1d4 <_svfiprintf_r+0x2c>
 800b37a:	ab03      	add	r3, sp, #12
 800b37c:	9300      	str	r3, [sp, #0]
 800b37e:	462a      	mov	r2, r5
 800b380:	4b05      	ldr	r3, [pc, #20]	@ (800b398 <_svfiprintf_r+0x1f0>)
 800b382:	a904      	add	r1, sp, #16
 800b384:	4638      	mov	r0, r7
 800b386:	f000 f879 	bl	800b47c <_printf_i>
 800b38a:	e7ed      	b.n	800b368 <_svfiprintf_r+0x1c0>
 800b38c:	0800c861 	.word	0x0800c861
 800b390:	0800c86b 	.word	0x0800c86b
 800b394:	00000000 	.word	0x00000000
 800b398:	0800b0f1 	.word	0x0800b0f1
 800b39c:	0800c867 	.word	0x0800c867

0800b3a0 <_printf_common>:
 800b3a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b3a4:	4616      	mov	r6, r2
 800b3a6:	4698      	mov	r8, r3
 800b3a8:	688a      	ldr	r2, [r1, #8]
 800b3aa:	690b      	ldr	r3, [r1, #16]
 800b3ac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b3b0:	4293      	cmp	r3, r2
 800b3b2:	bfb8      	it	lt
 800b3b4:	4613      	movlt	r3, r2
 800b3b6:	6033      	str	r3, [r6, #0]
 800b3b8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b3bc:	4607      	mov	r7, r0
 800b3be:	460c      	mov	r4, r1
 800b3c0:	b10a      	cbz	r2, 800b3c6 <_printf_common+0x26>
 800b3c2:	3301      	adds	r3, #1
 800b3c4:	6033      	str	r3, [r6, #0]
 800b3c6:	6823      	ldr	r3, [r4, #0]
 800b3c8:	0699      	lsls	r1, r3, #26
 800b3ca:	bf42      	ittt	mi
 800b3cc:	6833      	ldrmi	r3, [r6, #0]
 800b3ce:	3302      	addmi	r3, #2
 800b3d0:	6033      	strmi	r3, [r6, #0]
 800b3d2:	6825      	ldr	r5, [r4, #0]
 800b3d4:	f015 0506 	ands.w	r5, r5, #6
 800b3d8:	d106      	bne.n	800b3e8 <_printf_common+0x48>
 800b3da:	f104 0a19 	add.w	sl, r4, #25
 800b3de:	68e3      	ldr	r3, [r4, #12]
 800b3e0:	6832      	ldr	r2, [r6, #0]
 800b3e2:	1a9b      	subs	r3, r3, r2
 800b3e4:	42ab      	cmp	r3, r5
 800b3e6:	dc26      	bgt.n	800b436 <_printf_common+0x96>
 800b3e8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b3ec:	6822      	ldr	r2, [r4, #0]
 800b3ee:	3b00      	subs	r3, #0
 800b3f0:	bf18      	it	ne
 800b3f2:	2301      	movne	r3, #1
 800b3f4:	0692      	lsls	r2, r2, #26
 800b3f6:	d42b      	bmi.n	800b450 <_printf_common+0xb0>
 800b3f8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b3fc:	4641      	mov	r1, r8
 800b3fe:	4638      	mov	r0, r7
 800b400:	47c8      	blx	r9
 800b402:	3001      	adds	r0, #1
 800b404:	d01e      	beq.n	800b444 <_printf_common+0xa4>
 800b406:	6823      	ldr	r3, [r4, #0]
 800b408:	6922      	ldr	r2, [r4, #16]
 800b40a:	f003 0306 	and.w	r3, r3, #6
 800b40e:	2b04      	cmp	r3, #4
 800b410:	bf02      	ittt	eq
 800b412:	68e5      	ldreq	r5, [r4, #12]
 800b414:	6833      	ldreq	r3, [r6, #0]
 800b416:	1aed      	subeq	r5, r5, r3
 800b418:	68a3      	ldr	r3, [r4, #8]
 800b41a:	bf0c      	ite	eq
 800b41c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b420:	2500      	movne	r5, #0
 800b422:	4293      	cmp	r3, r2
 800b424:	bfc4      	itt	gt
 800b426:	1a9b      	subgt	r3, r3, r2
 800b428:	18ed      	addgt	r5, r5, r3
 800b42a:	2600      	movs	r6, #0
 800b42c:	341a      	adds	r4, #26
 800b42e:	42b5      	cmp	r5, r6
 800b430:	d11a      	bne.n	800b468 <_printf_common+0xc8>
 800b432:	2000      	movs	r0, #0
 800b434:	e008      	b.n	800b448 <_printf_common+0xa8>
 800b436:	2301      	movs	r3, #1
 800b438:	4652      	mov	r2, sl
 800b43a:	4641      	mov	r1, r8
 800b43c:	4638      	mov	r0, r7
 800b43e:	47c8      	blx	r9
 800b440:	3001      	adds	r0, #1
 800b442:	d103      	bne.n	800b44c <_printf_common+0xac>
 800b444:	f04f 30ff 	mov.w	r0, #4294967295
 800b448:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b44c:	3501      	adds	r5, #1
 800b44e:	e7c6      	b.n	800b3de <_printf_common+0x3e>
 800b450:	18e1      	adds	r1, r4, r3
 800b452:	1c5a      	adds	r2, r3, #1
 800b454:	2030      	movs	r0, #48	@ 0x30
 800b456:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b45a:	4422      	add	r2, r4
 800b45c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b460:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b464:	3302      	adds	r3, #2
 800b466:	e7c7      	b.n	800b3f8 <_printf_common+0x58>
 800b468:	2301      	movs	r3, #1
 800b46a:	4622      	mov	r2, r4
 800b46c:	4641      	mov	r1, r8
 800b46e:	4638      	mov	r0, r7
 800b470:	47c8      	blx	r9
 800b472:	3001      	adds	r0, #1
 800b474:	d0e6      	beq.n	800b444 <_printf_common+0xa4>
 800b476:	3601      	adds	r6, #1
 800b478:	e7d9      	b.n	800b42e <_printf_common+0x8e>
	...

0800b47c <_printf_i>:
 800b47c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b480:	7e0f      	ldrb	r7, [r1, #24]
 800b482:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b484:	2f78      	cmp	r7, #120	@ 0x78
 800b486:	4691      	mov	r9, r2
 800b488:	4680      	mov	r8, r0
 800b48a:	460c      	mov	r4, r1
 800b48c:	469a      	mov	sl, r3
 800b48e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b492:	d807      	bhi.n	800b4a4 <_printf_i+0x28>
 800b494:	2f62      	cmp	r7, #98	@ 0x62
 800b496:	d80a      	bhi.n	800b4ae <_printf_i+0x32>
 800b498:	2f00      	cmp	r7, #0
 800b49a:	f000 80d1 	beq.w	800b640 <_printf_i+0x1c4>
 800b49e:	2f58      	cmp	r7, #88	@ 0x58
 800b4a0:	f000 80b8 	beq.w	800b614 <_printf_i+0x198>
 800b4a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b4a8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b4ac:	e03a      	b.n	800b524 <_printf_i+0xa8>
 800b4ae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b4b2:	2b15      	cmp	r3, #21
 800b4b4:	d8f6      	bhi.n	800b4a4 <_printf_i+0x28>
 800b4b6:	a101      	add	r1, pc, #4	@ (adr r1, 800b4bc <_printf_i+0x40>)
 800b4b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b4bc:	0800b515 	.word	0x0800b515
 800b4c0:	0800b529 	.word	0x0800b529
 800b4c4:	0800b4a5 	.word	0x0800b4a5
 800b4c8:	0800b4a5 	.word	0x0800b4a5
 800b4cc:	0800b4a5 	.word	0x0800b4a5
 800b4d0:	0800b4a5 	.word	0x0800b4a5
 800b4d4:	0800b529 	.word	0x0800b529
 800b4d8:	0800b4a5 	.word	0x0800b4a5
 800b4dc:	0800b4a5 	.word	0x0800b4a5
 800b4e0:	0800b4a5 	.word	0x0800b4a5
 800b4e4:	0800b4a5 	.word	0x0800b4a5
 800b4e8:	0800b627 	.word	0x0800b627
 800b4ec:	0800b553 	.word	0x0800b553
 800b4f0:	0800b5e1 	.word	0x0800b5e1
 800b4f4:	0800b4a5 	.word	0x0800b4a5
 800b4f8:	0800b4a5 	.word	0x0800b4a5
 800b4fc:	0800b649 	.word	0x0800b649
 800b500:	0800b4a5 	.word	0x0800b4a5
 800b504:	0800b553 	.word	0x0800b553
 800b508:	0800b4a5 	.word	0x0800b4a5
 800b50c:	0800b4a5 	.word	0x0800b4a5
 800b510:	0800b5e9 	.word	0x0800b5e9
 800b514:	6833      	ldr	r3, [r6, #0]
 800b516:	1d1a      	adds	r2, r3, #4
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	6032      	str	r2, [r6, #0]
 800b51c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b520:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b524:	2301      	movs	r3, #1
 800b526:	e09c      	b.n	800b662 <_printf_i+0x1e6>
 800b528:	6833      	ldr	r3, [r6, #0]
 800b52a:	6820      	ldr	r0, [r4, #0]
 800b52c:	1d19      	adds	r1, r3, #4
 800b52e:	6031      	str	r1, [r6, #0]
 800b530:	0606      	lsls	r6, r0, #24
 800b532:	d501      	bpl.n	800b538 <_printf_i+0xbc>
 800b534:	681d      	ldr	r5, [r3, #0]
 800b536:	e003      	b.n	800b540 <_printf_i+0xc4>
 800b538:	0645      	lsls	r5, r0, #25
 800b53a:	d5fb      	bpl.n	800b534 <_printf_i+0xb8>
 800b53c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b540:	2d00      	cmp	r5, #0
 800b542:	da03      	bge.n	800b54c <_printf_i+0xd0>
 800b544:	232d      	movs	r3, #45	@ 0x2d
 800b546:	426d      	negs	r5, r5
 800b548:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b54c:	4858      	ldr	r0, [pc, #352]	@ (800b6b0 <_printf_i+0x234>)
 800b54e:	230a      	movs	r3, #10
 800b550:	e011      	b.n	800b576 <_printf_i+0xfa>
 800b552:	6821      	ldr	r1, [r4, #0]
 800b554:	6833      	ldr	r3, [r6, #0]
 800b556:	0608      	lsls	r0, r1, #24
 800b558:	f853 5b04 	ldr.w	r5, [r3], #4
 800b55c:	d402      	bmi.n	800b564 <_printf_i+0xe8>
 800b55e:	0649      	lsls	r1, r1, #25
 800b560:	bf48      	it	mi
 800b562:	b2ad      	uxthmi	r5, r5
 800b564:	2f6f      	cmp	r7, #111	@ 0x6f
 800b566:	4852      	ldr	r0, [pc, #328]	@ (800b6b0 <_printf_i+0x234>)
 800b568:	6033      	str	r3, [r6, #0]
 800b56a:	bf14      	ite	ne
 800b56c:	230a      	movne	r3, #10
 800b56e:	2308      	moveq	r3, #8
 800b570:	2100      	movs	r1, #0
 800b572:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b576:	6866      	ldr	r6, [r4, #4]
 800b578:	60a6      	str	r6, [r4, #8]
 800b57a:	2e00      	cmp	r6, #0
 800b57c:	db05      	blt.n	800b58a <_printf_i+0x10e>
 800b57e:	6821      	ldr	r1, [r4, #0]
 800b580:	432e      	orrs	r6, r5
 800b582:	f021 0104 	bic.w	r1, r1, #4
 800b586:	6021      	str	r1, [r4, #0]
 800b588:	d04b      	beq.n	800b622 <_printf_i+0x1a6>
 800b58a:	4616      	mov	r6, r2
 800b58c:	fbb5 f1f3 	udiv	r1, r5, r3
 800b590:	fb03 5711 	mls	r7, r3, r1, r5
 800b594:	5dc7      	ldrb	r7, [r0, r7]
 800b596:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b59a:	462f      	mov	r7, r5
 800b59c:	42bb      	cmp	r3, r7
 800b59e:	460d      	mov	r5, r1
 800b5a0:	d9f4      	bls.n	800b58c <_printf_i+0x110>
 800b5a2:	2b08      	cmp	r3, #8
 800b5a4:	d10b      	bne.n	800b5be <_printf_i+0x142>
 800b5a6:	6823      	ldr	r3, [r4, #0]
 800b5a8:	07df      	lsls	r7, r3, #31
 800b5aa:	d508      	bpl.n	800b5be <_printf_i+0x142>
 800b5ac:	6923      	ldr	r3, [r4, #16]
 800b5ae:	6861      	ldr	r1, [r4, #4]
 800b5b0:	4299      	cmp	r1, r3
 800b5b2:	bfde      	ittt	le
 800b5b4:	2330      	movle	r3, #48	@ 0x30
 800b5b6:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b5ba:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b5be:	1b92      	subs	r2, r2, r6
 800b5c0:	6122      	str	r2, [r4, #16]
 800b5c2:	f8cd a000 	str.w	sl, [sp]
 800b5c6:	464b      	mov	r3, r9
 800b5c8:	aa03      	add	r2, sp, #12
 800b5ca:	4621      	mov	r1, r4
 800b5cc:	4640      	mov	r0, r8
 800b5ce:	f7ff fee7 	bl	800b3a0 <_printf_common>
 800b5d2:	3001      	adds	r0, #1
 800b5d4:	d14a      	bne.n	800b66c <_printf_i+0x1f0>
 800b5d6:	f04f 30ff 	mov.w	r0, #4294967295
 800b5da:	b004      	add	sp, #16
 800b5dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5e0:	6823      	ldr	r3, [r4, #0]
 800b5e2:	f043 0320 	orr.w	r3, r3, #32
 800b5e6:	6023      	str	r3, [r4, #0]
 800b5e8:	4832      	ldr	r0, [pc, #200]	@ (800b6b4 <_printf_i+0x238>)
 800b5ea:	2778      	movs	r7, #120	@ 0x78
 800b5ec:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b5f0:	6823      	ldr	r3, [r4, #0]
 800b5f2:	6831      	ldr	r1, [r6, #0]
 800b5f4:	061f      	lsls	r7, r3, #24
 800b5f6:	f851 5b04 	ldr.w	r5, [r1], #4
 800b5fa:	d402      	bmi.n	800b602 <_printf_i+0x186>
 800b5fc:	065f      	lsls	r7, r3, #25
 800b5fe:	bf48      	it	mi
 800b600:	b2ad      	uxthmi	r5, r5
 800b602:	6031      	str	r1, [r6, #0]
 800b604:	07d9      	lsls	r1, r3, #31
 800b606:	bf44      	itt	mi
 800b608:	f043 0320 	orrmi.w	r3, r3, #32
 800b60c:	6023      	strmi	r3, [r4, #0]
 800b60e:	b11d      	cbz	r5, 800b618 <_printf_i+0x19c>
 800b610:	2310      	movs	r3, #16
 800b612:	e7ad      	b.n	800b570 <_printf_i+0xf4>
 800b614:	4826      	ldr	r0, [pc, #152]	@ (800b6b0 <_printf_i+0x234>)
 800b616:	e7e9      	b.n	800b5ec <_printf_i+0x170>
 800b618:	6823      	ldr	r3, [r4, #0]
 800b61a:	f023 0320 	bic.w	r3, r3, #32
 800b61e:	6023      	str	r3, [r4, #0]
 800b620:	e7f6      	b.n	800b610 <_printf_i+0x194>
 800b622:	4616      	mov	r6, r2
 800b624:	e7bd      	b.n	800b5a2 <_printf_i+0x126>
 800b626:	6833      	ldr	r3, [r6, #0]
 800b628:	6825      	ldr	r5, [r4, #0]
 800b62a:	6961      	ldr	r1, [r4, #20]
 800b62c:	1d18      	adds	r0, r3, #4
 800b62e:	6030      	str	r0, [r6, #0]
 800b630:	062e      	lsls	r6, r5, #24
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	d501      	bpl.n	800b63a <_printf_i+0x1be>
 800b636:	6019      	str	r1, [r3, #0]
 800b638:	e002      	b.n	800b640 <_printf_i+0x1c4>
 800b63a:	0668      	lsls	r0, r5, #25
 800b63c:	d5fb      	bpl.n	800b636 <_printf_i+0x1ba>
 800b63e:	8019      	strh	r1, [r3, #0]
 800b640:	2300      	movs	r3, #0
 800b642:	6123      	str	r3, [r4, #16]
 800b644:	4616      	mov	r6, r2
 800b646:	e7bc      	b.n	800b5c2 <_printf_i+0x146>
 800b648:	6833      	ldr	r3, [r6, #0]
 800b64a:	1d1a      	adds	r2, r3, #4
 800b64c:	6032      	str	r2, [r6, #0]
 800b64e:	681e      	ldr	r6, [r3, #0]
 800b650:	6862      	ldr	r2, [r4, #4]
 800b652:	2100      	movs	r1, #0
 800b654:	4630      	mov	r0, r6
 800b656:	f7f4 fe13 	bl	8000280 <memchr>
 800b65a:	b108      	cbz	r0, 800b660 <_printf_i+0x1e4>
 800b65c:	1b80      	subs	r0, r0, r6
 800b65e:	6060      	str	r0, [r4, #4]
 800b660:	6863      	ldr	r3, [r4, #4]
 800b662:	6123      	str	r3, [r4, #16]
 800b664:	2300      	movs	r3, #0
 800b666:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b66a:	e7aa      	b.n	800b5c2 <_printf_i+0x146>
 800b66c:	6923      	ldr	r3, [r4, #16]
 800b66e:	4632      	mov	r2, r6
 800b670:	4649      	mov	r1, r9
 800b672:	4640      	mov	r0, r8
 800b674:	47d0      	blx	sl
 800b676:	3001      	adds	r0, #1
 800b678:	d0ad      	beq.n	800b5d6 <_printf_i+0x15a>
 800b67a:	6823      	ldr	r3, [r4, #0]
 800b67c:	079b      	lsls	r3, r3, #30
 800b67e:	d413      	bmi.n	800b6a8 <_printf_i+0x22c>
 800b680:	68e0      	ldr	r0, [r4, #12]
 800b682:	9b03      	ldr	r3, [sp, #12]
 800b684:	4298      	cmp	r0, r3
 800b686:	bfb8      	it	lt
 800b688:	4618      	movlt	r0, r3
 800b68a:	e7a6      	b.n	800b5da <_printf_i+0x15e>
 800b68c:	2301      	movs	r3, #1
 800b68e:	4632      	mov	r2, r6
 800b690:	4649      	mov	r1, r9
 800b692:	4640      	mov	r0, r8
 800b694:	47d0      	blx	sl
 800b696:	3001      	adds	r0, #1
 800b698:	d09d      	beq.n	800b5d6 <_printf_i+0x15a>
 800b69a:	3501      	adds	r5, #1
 800b69c:	68e3      	ldr	r3, [r4, #12]
 800b69e:	9903      	ldr	r1, [sp, #12]
 800b6a0:	1a5b      	subs	r3, r3, r1
 800b6a2:	42ab      	cmp	r3, r5
 800b6a4:	dcf2      	bgt.n	800b68c <_printf_i+0x210>
 800b6a6:	e7eb      	b.n	800b680 <_printf_i+0x204>
 800b6a8:	2500      	movs	r5, #0
 800b6aa:	f104 0619 	add.w	r6, r4, #25
 800b6ae:	e7f5      	b.n	800b69c <_printf_i+0x220>
 800b6b0:	0800c872 	.word	0x0800c872
 800b6b4:	0800c883 	.word	0x0800c883

0800b6b8 <__sflush_r>:
 800b6b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b6bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b6c0:	0716      	lsls	r6, r2, #28
 800b6c2:	4605      	mov	r5, r0
 800b6c4:	460c      	mov	r4, r1
 800b6c6:	d454      	bmi.n	800b772 <__sflush_r+0xba>
 800b6c8:	684b      	ldr	r3, [r1, #4]
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	dc02      	bgt.n	800b6d4 <__sflush_r+0x1c>
 800b6ce:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	dd48      	ble.n	800b766 <__sflush_r+0xae>
 800b6d4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b6d6:	2e00      	cmp	r6, #0
 800b6d8:	d045      	beq.n	800b766 <__sflush_r+0xae>
 800b6da:	2300      	movs	r3, #0
 800b6dc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b6e0:	682f      	ldr	r7, [r5, #0]
 800b6e2:	6a21      	ldr	r1, [r4, #32]
 800b6e4:	602b      	str	r3, [r5, #0]
 800b6e6:	d030      	beq.n	800b74a <__sflush_r+0x92>
 800b6e8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b6ea:	89a3      	ldrh	r3, [r4, #12]
 800b6ec:	0759      	lsls	r1, r3, #29
 800b6ee:	d505      	bpl.n	800b6fc <__sflush_r+0x44>
 800b6f0:	6863      	ldr	r3, [r4, #4]
 800b6f2:	1ad2      	subs	r2, r2, r3
 800b6f4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b6f6:	b10b      	cbz	r3, 800b6fc <__sflush_r+0x44>
 800b6f8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b6fa:	1ad2      	subs	r2, r2, r3
 800b6fc:	2300      	movs	r3, #0
 800b6fe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b700:	6a21      	ldr	r1, [r4, #32]
 800b702:	4628      	mov	r0, r5
 800b704:	47b0      	blx	r6
 800b706:	1c43      	adds	r3, r0, #1
 800b708:	89a3      	ldrh	r3, [r4, #12]
 800b70a:	d106      	bne.n	800b71a <__sflush_r+0x62>
 800b70c:	6829      	ldr	r1, [r5, #0]
 800b70e:	291d      	cmp	r1, #29
 800b710:	d82b      	bhi.n	800b76a <__sflush_r+0xb2>
 800b712:	4a2a      	ldr	r2, [pc, #168]	@ (800b7bc <__sflush_r+0x104>)
 800b714:	40ca      	lsrs	r2, r1
 800b716:	07d6      	lsls	r6, r2, #31
 800b718:	d527      	bpl.n	800b76a <__sflush_r+0xb2>
 800b71a:	2200      	movs	r2, #0
 800b71c:	6062      	str	r2, [r4, #4]
 800b71e:	04d9      	lsls	r1, r3, #19
 800b720:	6922      	ldr	r2, [r4, #16]
 800b722:	6022      	str	r2, [r4, #0]
 800b724:	d504      	bpl.n	800b730 <__sflush_r+0x78>
 800b726:	1c42      	adds	r2, r0, #1
 800b728:	d101      	bne.n	800b72e <__sflush_r+0x76>
 800b72a:	682b      	ldr	r3, [r5, #0]
 800b72c:	b903      	cbnz	r3, 800b730 <__sflush_r+0x78>
 800b72e:	6560      	str	r0, [r4, #84]	@ 0x54
 800b730:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b732:	602f      	str	r7, [r5, #0]
 800b734:	b1b9      	cbz	r1, 800b766 <__sflush_r+0xae>
 800b736:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b73a:	4299      	cmp	r1, r3
 800b73c:	d002      	beq.n	800b744 <__sflush_r+0x8c>
 800b73e:	4628      	mov	r0, r5
 800b740:	f7ff fbd6 	bl	800aef0 <_free_r>
 800b744:	2300      	movs	r3, #0
 800b746:	6363      	str	r3, [r4, #52]	@ 0x34
 800b748:	e00d      	b.n	800b766 <__sflush_r+0xae>
 800b74a:	2301      	movs	r3, #1
 800b74c:	4628      	mov	r0, r5
 800b74e:	47b0      	blx	r6
 800b750:	4602      	mov	r2, r0
 800b752:	1c50      	adds	r0, r2, #1
 800b754:	d1c9      	bne.n	800b6ea <__sflush_r+0x32>
 800b756:	682b      	ldr	r3, [r5, #0]
 800b758:	2b00      	cmp	r3, #0
 800b75a:	d0c6      	beq.n	800b6ea <__sflush_r+0x32>
 800b75c:	2b1d      	cmp	r3, #29
 800b75e:	d001      	beq.n	800b764 <__sflush_r+0xac>
 800b760:	2b16      	cmp	r3, #22
 800b762:	d11e      	bne.n	800b7a2 <__sflush_r+0xea>
 800b764:	602f      	str	r7, [r5, #0]
 800b766:	2000      	movs	r0, #0
 800b768:	e022      	b.n	800b7b0 <__sflush_r+0xf8>
 800b76a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b76e:	b21b      	sxth	r3, r3
 800b770:	e01b      	b.n	800b7aa <__sflush_r+0xf2>
 800b772:	690f      	ldr	r7, [r1, #16]
 800b774:	2f00      	cmp	r7, #0
 800b776:	d0f6      	beq.n	800b766 <__sflush_r+0xae>
 800b778:	0793      	lsls	r3, r2, #30
 800b77a:	680e      	ldr	r6, [r1, #0]
 800b77c:	bf08      	it	eq
 800b77e:	694b      	ldreq	r3, [r1, #20]
 800b780:	600f      	str	r7, [r1, #0]
 800b782:	bf18      	it	ne
 800b784:	2300      	movne	r3, #0
 800b786:	eba6 0807 	sub.w	r8, r6, r7
 800b78a:	608b      	str	r3, [r1, #8]
 800b78c:	f1b8 0f00 	cmp.w	r8, #0
 800b790:	dde9      	ble.n	800b766 <__sflush_r+0xae>
 800b792:	6a21      	ldr	r1, [r4, #32]
 800b794:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b796:	4643      	mov	r3, r8
 800b798:	463a      	mov	r2, r7
 800b79a:	4628      	mov	r0, r5
 800b79c:	47b0      	blx	r6
 800b79e:	2800      	cmp	r0, #0
 800b7a0:	dc08      	bgt.n	800b7b4 <__sflush_r+0xfc>
 800b7a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b7a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b7aa:	81a3      	strh	r3, [r4, #12]
 800b7ac:	f04f 30ff 	mov.w	r0, #4294967295
 800b7b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b7b4:	4407      	add	r7, r0
 800b7b6:	eba8 0800 	sub.w	r8, r8, r0
 800b7ba:	e7e7      	b.n	800b78c <__sflush_r+0xd4>
 800b7bc:	20400001 	.word	0x20400001

0800b7c0 <_fflush_r>:
 800b7c0:	b538      	push	{r3, r4, r5, lr}
 800b7c2:	690b      	ldr	r3, [r1, #16]
 800b7c4:	4605      	mov	r5, r0
 800b7c6:	460c      	mov	r4, r1
 800b7c8:	b913      	cbnz	r3, 800b7d0 <_fflush_r+0x10>
 800b7ca:	2500      	movs	r5, #0
 800b7cc:	4628      	mov	r0, r5
 800b7ce:	bd38      	pop	{r3, r4, r5, pc}
 800b7d0:	b118      	cbz	r0, 800b7da <_fflush_r+0x1a>
 800b7d2:	6a03      	ldr	r3, [r0, #32]
 800b7d4:	b90b      	cbnz	r3, 800b7da <_fflush_r+0x1a>
 800b7d6:	f7ff fa2f 	bl	800ac38 <__sinit>
 800b7da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d0f3      	beq.n	800b7ca <_fflush_r+0xa>
 800b7e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b7e4:	07d0      	lsls	r0, r2, #31
 800b7e6:	d404      	bmi.n	800b7f2 <_fflush_r+0x32>
 800b7e8:	0599      	lsls	r1, r3, #22
 800b7ea:	d402      	bmi.n	800b7f2 <_fflush_r+0x32>
 800b7ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b7ee:	f7ff fb50 	bl	800ae92 <__retarget_lock_acquire_recursive>
 800b7f2:	4628      	mov	r0, r5
 800b7f4:	4621      	mov	r1, r4
 800b7f6:	f7ff ff5f 	bl	800b6b8 <__sflush_r>
 800b7fa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b7fc:	07da      	lsls	r2, r3, #31
 800b7fe:	4605      	mov	r5, r0
 800b800:	d4e4      	bmi.n	800b7cc <_fflush_r+0xc>
 800b802:	89a3      	ldrh	r3, [r4, #12]
 800b804:	059b      	lsls	r3, r3, #22
 800b806:	d4e1      	bmi.n	800b7cc <_fflush_r+0xc>
 800b808:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b80a:	f7ff fb43 	bl	800ae94 <__retarget_lock_release_recursive>
 800b80e:	e7dd      	b.n	800b7cc <_fflush_r+0xc>

0800b810 <fiprintf>:
 800b810:	b40e      	push	{r1, r2, r3}
 800b812:	b503      	push	{r0, r1, lr}
 800b814:	4601      	mov	r1, r0
 800b816:	ab03      	add	r3, sp, #12
 800b818:	4805      	ldr	r0, [pc, #20]	@ (800b830 <fiprintf+0x20>)
 800b81a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b81e:	6800      	ldr	r0, [r0, #0]
 800b820:	9301      	str	r3, [sp, #4]
 800b822:	f000 f875 	bl	800b910 <_vfiprintf_r>
 800b826:	b002      	add	sp, #8
 800b828:	f85d eb04 	ldr.w	lr, [sp], #4
 800b82c:	b003      	add	sp, #12
 800b82e:	4770      	bx	lr
 800b830:	2000002c 	.word	0x2000002c

0800b834 <_sbrk_r>:
 800b834:	b538      	push	{r3, r4, r5, lr}
 800b836:	4d06      	ldr	r5, [pc, #24]	@ (800b850 <_sbrk_r+0x1c>)
 800b838:	2300      	movs	r3, #0
 800b83a:	4604      	mov	r4, r0
 800b83c:	4608      	mov	r0, r1
 800b83e:	602b      	str	r3, [r5, #0]
 800b840:	f7f5 fe26 	bl	8001490 <_sbrk>
 800b844:	1c43      	adds	r3, r0, #1
 800b846:	d102      	bne.n	800b84e <_sbrk_r+0x1a>
 800b848:	682b      	ldr	r3, [r5, #0]
 800b84a:	b103      	cbz	r3, 800b84e <_sbrk_r+0x1a>
 800b84c:	6023      	str	r3, [r4, #0]
 800b84e:	bd38      	pop	{r3, r4, r5, pc}
 800b850:	20006718 	.word	0x20006718

0800b854 <abort>:
 800b854:	b508      	push	{r3, lr}
 800b856:	2006      	movs	r0, #6
 800b858:	f000 fa2e 	bl	800bcb8 <raise>
 800b85c:	2001      	movs	r0, #1
 800b85e:	f7f5 fdbb 	bl	80013d8 <_exit>

0800b862 <_realloc_r>:
 800b862:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b866:	4607      	mov	r7, r0
 800b868:	4614      	mov	r4, r2
 800b86a:	460d      	mov	r5, r1
 800b86c:	b921      	cbnz	r1, 800b878 <_realloc_r+0x16>
 800b86e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b872:	4611      	mov	r1, r2
 800b874:	f7ff bbb0 	b.w	800afd8 <_malloc_r>
 800b878:	b92a      	cbnz	r2, 800b886 <_realloc_r+0x24>
 800b87a:	f7ff fb39 	bl	800aef0 <_free_r>
 800b87e:	4625      	mov	r5, r4
 800b880:	4628      	mov	r0, r5
 800b882:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b886:	f000 fa33 	bl	800bcf0 <_malloc_usable_size_r>
 800b88a:	4284      	cmp	r4, r0
 800b88c:	4606      	mov	r6, r0
 800b88e:	d802      	bhi.n	800b896 <_realloc_r+0x34>
 800b890:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b894:	d8f4      	bhi.n	800b880 <_realloc_r+0x1e>
 800b896:	4621      	mov	r1, r4
 800b898:	4638      	mov	r0, r7
 800b89a:	f7ff fb9d 	bl	800afd8 <_malloc_r>
 800b89e:	4680      	mov	r8, r0
 800b8a0:	b908      	cbnz	r0, 800b8a6 <_realloc_r+0x44>
 800b8a2:	4645      	mov	r5, r8
 800b8a4:	e7ec      	b.n	800b880 <_realloc_r+0x1e>
 800b8a6:	42b4      	cmp	r4, r6
 800b8a8:	4622      	mov	r2, r4
 800b8aa:	4629      	mov	r1, r5
 800b8ac:	bf28      	it	cs
 800b8ae:	4632      	movcs	r2, r6
 800b8b0:	f7ff faf1 	bl	800ae96 <memcpy>
 800b8b4:	4629      	mov	r1, r5
 800b8b6:	4638      	mov	r0, r7
 800b8b8:	f7ff fb1a 	bl	800aef0 <_free_r>
 800b8bc:	e7f1      	b.n	800b8a2 <_realloc_r+0x40>

0800b8be <__sfputc_r>:
 800b8be:	6893      	ldr	r3, [r2, #8]
 800b8c0:	3b01      	subs	r3, #1
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	b410      	push	{r4}
 800b8c6:	6093      	str	r3, [r2, #8]
 800b8c8:	da08      	bge.n	800b8dc <__sfputc_r+0x1e>
 800b8ca:	6994      	ldr	r4, [r2, #24]
 800b8cc:	42a3      	cmp	r3, r4
 800b8ce:	db01      	blt.n	800b8d4 <__sfputc_r+0x16>
 800b8d0:	290a      	cmp	r1, #10
 800b8d2:	d103      	bne.n	800b8dc <__sfputc_r+0x1e>
 800b8d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b8d8:	f000 b932 	b.w	800bb40 <__swbuf_r>
 800b8dc:	6813      	ldr	r3, [r2, #0]
 800b8de:	1c58      	adds	r0, r3, #1
 800b8e0:	6010      	str	r0, [r2, #0]
 800b8e2:	7019      	strb	r1, [r3, #0]
 800b8e4:	4608      	mov	r0, r1
 800b8e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b8ea:	4770      	bx	lr

0800b8ec <__sfputs_r>:
 800b8ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8ee:	4606      	mov	r6, r0
 800b8f0:	460f      	mov	r7, r1
 800b8f2:	4614      	mov	r4, r2
 800b8f4:	18d5      	adds	r5, r2, r3
 800b8f6:	42ac      	cmp	r4, r5
 800b8f8:	d101      	bne.n	800b8fe <__sfputs_r+0x12>
 800b8fa:	2000      	movs	r0, #0
 800b8fc:	e007      	b.n	800b90e <__sfputs_r+0x22>
 800b8fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b902:	463a      	mov	r2, r7
 800b904:	4630      	mov	r0, r6
 800b906:	f7ff ffda 	bl	800b8be <__sfputc_r>
 800b90a:	1c43      	adds	r3, r0, #1
 800b90c:	d1f3      	bne.n	800b8f6 <__sfputs_r+0xa>
 800b90e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b910 <_vfiprintf_r>:
 800b910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b914:	460d      	mov	r5, r1
 800b916:	b09d      	sub	sp, #116	@ 0x74
 800b918:	4614      	mov	r4, r2
 800b91a:	4698      	mov	r8, r3
 800b91c:	4606      	mov	r6, r0
 800b91e:	b118      	cbz	r0, 800b928 <_vfiprintf_r+0x18>
 800b920:	6a03      	ldr	r3, [r0, #32]
 800b922:	b90b      	cbnz	r3, 800b928 <_vfiprintf_r+0x18>
 800b924:	f7ff f988 	bl	800ac38 <__sinit>
 800b928:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b92a:	07d9      	lsls	r1, r3, #31
 800b92c:	d405      	bmi.n	800b93a <_vfiprintf_r+0x2a>
 800b92e:	89ab      	ldrh	r3, [r5, #12]
 800b930:	059a      	lsls	r2, r3, #22
 800b932:	d402      	bmi.n	800b93a <_vfiprintf_r+0x2a>
 800b934:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b936:	f7ff faac 	bl	800ae92 <__retarget_lock_acquire_recursive>
 800b93a:	89ab      	ldrh	r3, [r5, #12]
 800b93c:	071b      	lsls	r3, r3, #28
 800b93e:	d501      	bpl.n	800b944 <_vfiprintf_r+0x34>
 800b940:	692b      	ldr	r3, [r5, #16]
 800b942:	b99b      	cbnz	r3, 800b96c <_vfiprintf_r+0x5c>
 800b944:	4629      	mov	r1, r5
 800b946:	4630      	mov	r0, r6
 800b948:	f000 f938 	bl	800bbbc <__swsetup_r>
 800b94c:	b170      	cbz	r0, 800b96c <_vfiprintf_r+0x5c>
 800b94e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b950:	07dc      	lsls	r4, r3, #31
 800b952:	d504      	bpl.n	800b95e <_vfiprintf_r+0x4e>
 800b954:	f04f 30ff 	mov.w	r0, #4294967295
 800b958:	b01d      	add	sp, #116	@ 0x74
 800b95a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b95e:	89ab      	ldrh	r3, [r5, #12]
 800b960:	0598      	lsls	r0, r3, #22
 800b962:	d4f7      	bmi.n	800b954 <_vfiprintf_r+0x44>
 800b964:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b966:	f7ff fa95 	bl	800ae94 <__retarget_lock_release_recursive>
 800b96a:	e7f3      	b.n	800b954 <_vfiprintf_r+0x44>
 800b96c:	2300      	movs	r3, #0
 800b96e:	9309      	str	r3, [sp, #36]	@ 0x24
 800b970:	2320      	movs	r3, #32
 800b972:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b976:	f8cd 800c 	str.w	r8, [sp, #12]
 800b97a:	2330      	movs	r3, #48	@ 0x30
 800b97c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800bb2c <_vfiprintf_r+0x21c>
 800b980:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b984:	f04f 0901 	mov.w	r9, #1
 800b988:	4623      	mov	r3, r4
 800b98a:	469a      	mov	sl, r3
 800b98c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b990:	b10a      	cbz	r2, 800b996 <_vfiprintf_r+0x86>
 800b992:	2a25      	cmp	r2, #37	@ 0x25
 800b994:	d1f9      	bne.n	800b98a <_vfiprintf_r+0x7a>
 800b996:	ebba 0b04 	subs.w	fp, sl, r4
 800b99a:	d00b      	beq.n	800b9b4 <_vfiprintf_r+0xa4>
 800b99c:	465b      	mov	r3, fp
 800b99e:	4622      	mov	r2, r4
 800b9a0:	4629      	mov	r1, r5
 800b9a2:	4630      	mov	r0, r6
 800b9a4:	f7ff ffa2 	bl	800b8ec <__sfputs_r>
 800b9a8:	3001      	adds	r0, #1
 800b9aa:	f000 80a7 	beq.w	800bafc <_vfiprintf_r+0x1ec>
 800b9ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b9b0:	445a      	add	r2, fp
 800b9b2:	9209      	str	r2, [sp, #36]	@ 0x24
 800b9b4:	f89a 3000 	ldrb.w	r3, [sl]
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	f000 809f 	beq.w	800bafc <_vfiprintf_r+0x1ec>
 800b9be:	2300      	movs	r3, #0
 800b9c0:	f04f 32ff 	mov.w	r2, #4294967295
 800b9c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b9c8:	f10a 0a01 	add.w	sl, sl, #1
 800b9cc:	9304      	str	r3, [sp, #16]
 800b9ce:	9307      	str	r3, [sp, #28]
 800b9d0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b9d4:	931a      	str	r3, [sp, #104]	@ 0x68
 800b9d6:	4654      	mov	r4, sl
 800b9d8:	2205      	movs	r2, #5
 800b9da:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b9de:	4853      	ldr	r0, [pc, #332]	@ (800bb2c <_vfiprintf_r+0x21c>)
 800b9e0:	f7f4 fc4e 	bl	8000280 <memchr>
 800b9e4:	9a04      	ldr	r2, [sp, #16]
 800b9e6:	b9d8      	cbnz	r0, 800ba20 <_vfiprintf_r+0x110>
 800b9e8:	06d1      	lsls	r1, r2, #27
 800b9ea:	bf44      	itt	mi
 800b9ec:	2320      	movmi	r3, #32
 800b9ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b9f2:	0713      	lsls	r3, r2, #28
 800b9f4:	bf44      	itt	mi
 800b9f6:	232b      	movmi	r3, #43	@ 0x2b
 800b9f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b9fc:	f89a 3000 	ldrb.w	r3, [sl]
 800ba00:	2b2a      	cmp	r3, #42	@ 0x2a
 800ba02:	d015      	beq.n	800ba30 <_vfiprintf_r+0x120>
 800ba04:	9a07      	ldr	r2, [sp, #28]
 800ba06:	4654      	mov	r4, sl
 800ba08:	2000      	movs	r0, #0
 800ba0a:	f04f 0c0a 	mov.w	ip, #10
 800ba0e:	4621      	mov	r1, r4
 800ba10:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ba14:	3b30      	subs	r3, #48	@ 0x30
 800ba16:	2b09      	cmp	r3, #9
 800ba18:	d94b      	bls.n	800bab2 <_vfiprintf_r+0x1a2>
 800ba1a:	b1b0      	cbz	r0, 800ba4a <_vfiprintf_r+0x13a>
 800ba1c:	9207      	str	r2, [sp, #28]
 800ba1e:	e014      	b.n	800ba4a <_vfiprintf_r+0x13a>
 800ba20:	eba0 0308 	sub.w	r3, r0, r8
 800ba24:	fa09 f303 	lsl.w	r3, r9, r3
 800ba28:	4313      	orrs	r3, r2
 800ba2a:	9304      	str	r3, [sp, #16]
 800ba2c:	46a2      	mov	sl, r4
 800ba2e:	e7d2      	b.n	800b9d6 <_vfiprintf_r+0xc6>
 800ba30:	9b03      	ldr	r3, [sp, #12]
 800ba32:	1d19      	adds	r1, r3, #4
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	9103      	str	r1, [sp, #12]
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	bfbb      	ittet	lt
 800ba3c:	425b      	neglt	r3, r3
 800ba3e:	f042 0202 	orrlt.w	r2, r2, #2
 800ba42:	9307      	strge	r3, [sp, #28]
 800ba44:	9307      	strlt	r3, [sp, #28]
 800ba46:	bfb8      	it	lt
 800ba48:	9204      	strlt	r2, [sp, #16]
 800ba4a:	7823      	ldrb	r3, [r4, #0]
 800ba4c:	2b2e      	cmp	r3, #46	@ 0x2e
 800ba4e:	d10a      	bne.n	800ba66 <_vfiprintf_r+0x156>
 800ba50:	7863      	ldrb	r3, [r4, #1]
 800ba52:	2b2a      	cmp	r3, #42	@ 0x2a
 800ba54:	d132      	bne.n	800babc <_vfiprintf_r+0x1ac>
 800ba56:	9b03      	ldr	r3, [sp, #12]
 800ba58:	1d1a      	adds	r2, r3, #4
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	9203      	str	r2, [sp, #12]
 800ba5e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ba62:	3402      	adds	r4, #2
 800ba64:	9305      	str	r3, [sp, #20]
 800ba66:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800bb3c <_vfiprintf_r+0x22c>
 800ba6a:	7821      	ldrb	r1, [r4, #0]
 800ba6c:	2203      	movs	r2, #3
 800ba6e:	4650      	mov	r0, sl
 800ba70:	f7f4 fc06 	bl	8000280 <memchr>
 800ba74:	b138      	cbz	r0, 800ba86 <_vfiprintf_r+0x176>
 800ba76:	9b04      	ldr	r3, [sp, #16]
 800ba78:	eba0 000a 	sub.w	r0, r0, sl
 800ba7c:	2240      	movs	r2, #64	@ 0x40
 800ba7e:	4082      	lsls	r2, r0
 800ba80:	4313      	orrs	r3, r2
 800ba82:	3401      	adds	r4, #1
 800ba84:	9304      	str	r3, [sp, #16]
 800ba86:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba8a:	4829      	ldr	r0, [pc, #164]	@ (800bb30 <_vfiprintf_r+0x220>)
 800ba8c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ba90:	2206      	movs	r2, #6
 800ba92:	f7f4 fbf5 	bl	8000280 <memchr>
 800ba96:	2800      	cmp	r0, #0
 800ba98:	d03f      	beq.n	800bb1a <_vfiprintf_r+0x20a>
 800ba9a:	4b26      	ldr	r3, [pc, #152]	@ (800bb34 <_vfiprintf_r+0x224>)
 800ba9c:	bb1b      	cbnz	r3, 800bae6 <_vfiprintf_r+0x1d6>
 800ba9e:	9b03      	ldr	r3, [sp, #12]
 800baa0:	3307      	adds	r3, #7
 800baa2:	f023 0307 	bic.w	r3, r3, #7
 800baa6:	3308      	adds	r3, #8
 800baa8:	9303      	str	r3, [sp, #12]
 800baaa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800baac:	443b      	add	r3, r7
 800baae:	9309      	str	r3, [sp, #36]	@ 0x24
 800bab0:	e76a      	b.n	800b988 <_vfiprintf_r+0x78>
 800bab2:	fb0c 3202 	mla	r2, ip, r2, r3
 800bab6:	460c      	mov	r4, r1
 800bab8:	2001      	movs	r0, #1
 800baba:	e7a8      	b.n	800ba0e <_vfiprintf_r+0xfe>
 800babc:	2300      	movs	r3, #0
 800babe:	3401      	adds	r4, #1
 800bac0:	9305      	str	r3, [sp, #20]
 800bac2:	4619      	mov	r1, r3
 800bac4:	f04f 0c0a 	mov.w	ip, #10
 800bac8:	4620      	mov	r0, r4
 800baca:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bace:	3a30      	subs	r2, #48	@ 0x30
 800bad0:	2a09      	cmp	r2, #9
 800bad2:	d903      	bls.n	800badc <_vfiprintf_r+0x1cc>
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d0c6      	beq.n	800ba66 <_vfiprintf_r+0x156>
 800bad8:	9105      	str	r1, [sp, #20]
 800bada:	e7c4      	b.n	800ba66 <_vfiprintf_r+0x156>
 800badc:	fb0c 2101 	mla	r1, ip, r1, r2
 800bae0:	4604      	mov	r4, r0
 800bae2:	2301      	movs	r3, #1
 800bae4:	e7f0      	b.n	800bac8 <_vfiprintf_r+0x1b8>
 800bae6:	ab03      	add	r3, sp, #12
 800bae8:	9300      	str	r3, [sp, #0]
 800baea:	462a      	mov	r2, r5
 800baec:	4b12      	ldr	r3, [pc, #72]	@ (800bb38 <_vfiprintf_r+0x228>)
 800baee:	a904      	add	r1, sp, #16
 800baf0:	4630      	mov	r0, r6
 800baf2:	f3af 8000 	nop.w
 800baf6:	4607      	mov	r7, r0
 800baf8:	1c78      	adds	r0, r7, #1
 800bafa:	d1d6      	bne.n	800baaa <_vfiprintf_r+0x19a>
 800bafc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bafe:	07d9      	lsls	r1, r3, #31
 800bb00:	d405      	bmi.n	800bb0e <_vfiprintf_r+0x1fe>
 800bb02:	89ab      	ldrh	r3, [r5, #12]
 800bb04:	059a      	lsls	r2, r3, #22
 800bb06:	d402      	bmi.n	800bb0e <_vfiprintf_r+0x1fe>
 800bb08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bb0a:	f7ff f9c3 	bl	800ae94 <__retarget_lock_release_recursive>
 800bb0e:	89ab      	ldrh	r3, [r5, #12]
 800bb10:	065b      	lsls	r3, r3, #25
 800bb12:	f53f af1f 	bmi.w	800b954 <_vfiprintf_r+0x44>
 800bb16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bb18:	e71e      	b.n	800b958 <_vfiprintf_r+0x48>
 800bb1a:	ab03      	add	r3, sp, #12
 800bb1c:	9300      	str	r3, [sp, #0]
 800bb1e:	462a      	mov	r2, r5
 800bb20:	4b05      	ldr	r3, [pc, #20]	@ (800bb38 <_vfiprintf_r+0x228>)
 800bb22:	a904      	add	r1, sp, #16
 800bb24:	4630      	mov	r0, r6
 800bb26:	f7ff fca9 	bl	800b47c <_printf_i>
 800bb2a:	e7e4      	b.n	800baf6 <_vfiprintf_r+0x1e6>
 800bb2c:	0800c861 	.word	0x0800c861
 800bb30:	0800c86b 	.word	0x0800c86b
 800bb34:	00000000 	.word	0x00000000
 800bb38:	0800b8ed 	.word	0x0800b8ed
 800bb3c:	0800c867 	.word	0x0800c867

0800bb40 <__swbuf_r>:
 800bb40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb42:	460e      	mov	r6, r1
 800bb44:	4614      	mov	r4, r2
 800bb46:	4605      	mov	r5, r0
 800bb48:	b118      	cbz	r0, 800bb52 <__swbuf_r+0x12>
 800bb4a:	6a03      	ldr	r3, [r0, #32]
 800bb4c:	b90b      	cbnz	r3, 800bb52 <__swbuf_r+0x12>
 800bb4e:	f7ff f873 	bl	800ac38 <__sinit>
 800bb52:	69a3      	ldr	r3, [r4, #24]
 800bb54:	60a3      	str	r3, [r4, #8]
 800bb56:	89a3      	ldrh	r3, [r4, #12]
 800bb58:	071a      	lsls	r2, r3, #28
 800bb5a:	d501      	bpl.n	800bb60 <__swbuf_r+0x20>
 800bb5c:	6923      	ldr	r3, [r4, #16]
 800bb5e:	b943      	cbnz	r3, 800bb72 <__swbuf_r+0x32>
 800bb60:	4621      	mov	r1, r4
 800bb62:	4628      	mov	r0, r5
 800bb64:	f000 f82a 	bl	800bbbc <__swsetup_r>
 800bb68:	b118      	cbz	r0, 800bb72 <__swbuf_r+0x32>
 800bb6a:	f04f 37ff 	mov.w	r7, #4294967295
 800bb6e:	4638      	mov	r0, r7
 800bb70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bb72:	6823      	ldr	r3, [r4, #0]
 800bb74:	6922      	ldr	r2, [r4, #16]
 800bb76:	1a98      	subs	r0, r3, r2
 800bb78:	6963      	ldr	r3, [r4, #20]
 800bb7a:	b2f6      	uxtb	r6, r6
 800bb7c:	4283      	cmp	r3, r0
 800bb7e:	4637      	mov	r7, r6
 800bb80:	dc05      	bgt.n	800bb8e <__swbuf_r+0x4e>
 800bb82:	4621      	mov	r1, r4
 800bb84:	4628      	mov	r0, r5
 800bb86:	f7ff fe1b 	bl	800b7c0 <_fflush_r>
 800bb8a:	2800      	cmp	r0, #0
 800bb8c:	d1ed      	bne.n	800bb6a <__swbuf_r+0x2a>
 800bb8e:	68a3      	ldr	r3, [r4, #8]
 800bb90:	3b01      	subs	r3, #1
 800bb92:	60a3      	str	r3, [r4, #8]
 800bb94:	6823      	ldr	r3, [r4, #0]
 800bb96:	1c5a      	adds	r2, r3, #1
 800bb98:	6022      	str	r2, [r4, #0]
 800bb9a:	701e      	strb	r6, [r3, #0]
 800bb9c:	6962      	ldr	r2, [r4, #20]
 800bb9e:	1c43      	adds	r3, r0, #1
 800bba0:	429a      	cmp	r2, r3
 800bba2:	d004      	beq.n	800bbae <__swbuf_r+0x6e>
 800bba4:	89a3      	ldrh	r3, [r4, #12]
 800bba6:	07db      	lsls	r3, r3, #31
 800bba8:	d5e1      	bpl.n	800bb6e <__swbuf_r+0x2e>
 800bbaa:	2e0a      	cmp	r6, #10
 800bbac:	d1df      	bne.n	800bb6e <__swbuf_r+0x2e>
 800bbae:	4621      	mov	r1, r4
 800bbb0:	4628      	mov	r0, r5
 800bbb2:	f7ff fe05 	bl	800b7c0 <_fflush_r>
 800bbb6:	2800      	cmp	r0, #0
 800bbb8:	d0d9      	beq.n	800bb6e <__swbuf_r+0x2e>
 800bbba:	e7d6      	b.n	800bb6a <__swbuf_r+0x2a>

0800bbbc <__swsetup_r>:
 800bbbc:	b538      	push	{r3, r4, r5, lr}
 800bbbe:	4b29      	ldr	r3, [pc, #164]	@ (800bc64 <__swsetup_r+0xa8>)
 800bbc0:	4605      	mov	r5, r0
 800bbc2:	6818      	ldr	r0, [r3, #0]
 800bbc4:	460c      	mov	r4, r1
 800bbc6:	b118      	cbz	r0, 800bbd0 <__swsetup_r+0x14>
 800bbc8:	6a03      	ldr	r3, [r0, #32]
 800bbca:	b90b      	cbnz	r3, 800bbd0 <__swsetup_r+0x14>
 800bbcc:	f7ff f834 	bl	800ac38 <__sinit>
 800bbd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bbd4:	0719      	lsls	r1, r3, #28
 800bbd6:	d422      	bmi.n	800bc1e <__swsetup_r+0x62>
 800bbd8:	06da      	lsls	r2, r3, #27
 800bbda:	d407      	bmi.n	800bbec <__swsetup_r+0x30>
 800bbdc:	2209      	movs	r2, #9
 800bbde:	602a      	str	r2, [r5, #0]
 800bbe0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bbe4:	81a3      	strh	r3, [r4, #12]
 800bbe6:	f04f 30ff 	mov.w	r0, #4294967295
 800bbea:	e033      	b.n	800bc54 <__swsetup_r+0x98>
 800bbec:	0758      	lsls	r0, r3, #29
 800bbee:	d512      	bpl.n	800bc16 <__swsetup_r+0x5a>
 800bbf0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bbf2:	b141      	cbz	r1, 800bc06 <__swsetup_r+0x4a>
 800bbf4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bbf8:	4299      	cmp	r1, r3
 800bbfa:	d002      	beq.n	800bc02 <__swsetup_r+0x46>
 800bbfc:	4628      	mov	r0, r5
 800bbfe:	f7ff f977 	bl	800aef0 <_free_r>
 800bc02:	2300      	movs	r3, #0
 800bc04:	6363      	str	r3, [r4, #52]	@ 0x34
 800bc06:	89a3      	ldrh	r3, [r4, #12]
 800bc08:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bc0c:	81a3      	strh	r3, [r4, #12]
 800bc0e:	2300      	movs	r3, #0
 800bc10:	6063      	str	r3, [r4, #4]
 800bc12:	6923      	ldr	r3, [r4, #16]
 800bc14:	6023      	str	r3, [r4, #0]
 800bc16:	89a3      	ldrh	r3, [r4, #12]
 800bc18:	f043 0308 	orr.w	r3, r3, #8
 800bc1c:	81a3      	strh	r3, [r4, #12]
 800bc1e:	6923      	ldr	r3, [r4, #16]
 800bc20:	b94b      	cbnz	r3, 800bc36 <__swsetup_r+0x7a>
 800bc22:	89a3      	ldrh	r3, [r4, #12]
 800bc24:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800bc28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bc2c:	d003      	beq.n	800bc36 <__swsetup_r+0x7a>
 800bc2e:	4621      	mov	r1, r4
 800bc30:	4628      	mov	r0, r5
 800bc32:	f000 f88b 	bl	800bd4c <__smakebuf_r>
 800bc36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc3a:	f013 0201 	ands.w	r2, r3, #1
 800bc3e:	d00a      	beq.n	800bc56 <__swsetup_r+0x9a>
 800bc40:	2200      	movs	r2, #0
 800bc42:	60a2      	str	r2, [r4, #8]
 800bc44:	6962      	ldr	r2, [r4, #20]
 800bc46:	4252      	negs	r2, r2
 800bc48:	61a2      	str	r2, [r4, #24]
 800bc4a:	6922      	ldr	r2, [r4, #16]
 800bc4c:	b942      	cbnz	r2, 800bc60 <__swsetup_r+0xa4>
 800bc4e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800bc52:	d1c5      	bne.n	800bbe0 <__swsetup_r+0x24>
 800bc54:	bd38      	pop	{r3, r4, r5, pc}
 800bc56:	0799      	lsls	r1, r3, #30
 800bc58:	bf58      	it	pl
 800bc5a:	6962      	ldrpl	r2, [r4, #20]
 800bc5c:	60a2      	str	r2, [r4, #8]
 800bc5e:	e7f4      	b.n	800bc4a <__swsetup_r+0x8e>
 800bc60:	2000      	movs	r0, #0
 800bc62:	e7f7      	b.n	800bc54 <__swsetup_r+0x98>
 800bc64:	2000002c 	.word	0x2000002c

0800bc68 <_raise_r>:
 800bc68:	291f      	cmp	r1, #31
 800bc6a:	b538      	push	{r3, r4, r5, lr}
 800bc6c:	4605      	mov	r5, r0
 800bc6e:	460c      	mov	r4, r1
 800bc70:	d904      	bls.n	800bc7c <_raise_r+0x14>
 800bc72:	2316      	movs	r3, #22
 800bc74:	6003      	str	r3, [r0, #0]
 800bc76:	f04f 30ff 	mov.w	r0, #4294967295
 800bc7a:	bd38      	pop	{r3, r4, r5, pc}
 800bc7c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800bc7e:	b112      	cbz	r2, 800bc86 <_raise_r+0x1e>
 800bc80:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bc84:	b94b      	cbnz	r3, 800bc9a <_raise_r+0x32>
 800bc86:	4628      	mov	r0, r5
 800bc88:	f000 f830 	bl	800bcec <_getpid_r>
 800bc8c:	4622      	mov	r2, r4
 800bc8e:	4601      	mov	r1, r0
 800bc90:	4628      	mov	r0, r5
 800bc92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bc96:	f000 b817 	b.w	800bcc8 <_kill_r>
 800bc9a:	2b01      	cmp	r3, #1
 800bc9c:	d00a      	beq.n	800bcb4 <_raise_r+0x4c>
 800bc9e:	1c59      	adds	r1, r3, #1
 800bca0:	d103      	bne.n	800bcaa <_raise_r+0x42>
 800bca2:	2316      	movs	r3, #22
 800bca4:	6003      	str	r3, [r0, #0]
 800bca6:	2001      	movs	r0, #1
 800bca8:	e7e7      	b.n	800bc7a <_raise_r+0x12>
 800bcaa:	2100      	movs	r1, #0
 800bcac:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800bcb0:	4620      	mov	r0, r4
 800bcb2:	4798      	blx	r3
 800bcb4:	2000      	movs	r0, #0
 800bcb6:	e7e0      	b.n	800bc7a <_raise_r+0x12>

0800bcb8 <raise>:
 800bcb8:	4b02      	ldr	r3, [pc, #8]	@ (800bcc4 <raise+0xc>)
 800bcba:	4601      	mov	r1, r0
 800bcbc:	6818      	ldr	r0, [r3, #0]
 800bcbe:	f7ff bfd3 	b.w	800bc68 <_raise_r>
 800bcc2:	bf00      	nop
 800bcc4:	2000002c 	.word	0x2000002c

0800bcc8 <_kill_r>:
 800bcc8:	b538      	push	{r3, r4, r5, lr}
 800bcca:	4d07      	ldr	r5, [pc, #28]	@ (800bce8 <_kill_r+0x20>)
 800bccc:	2300      	movs	r3, #0
 800bcce:	4604      	mov	r4, r0
 800bcd0:	4608      	mov	r0, r1
 800bcd2:	4611      	mov	r1, r2
 800bcd4:	602b      	str	r3, [r5, #0]
 800bcd6:	f7f5 fb6f 	bl	80013b8 <_kill>
 800bcda:	1c43      	adds	r3, r0, #1
 800bcdc:	d102      	bne.n	800bce4 <_kill_r+0x1c>
 800bcde:	682b      	ldr	r3, [r5, #0]
 800bce0:	b103      	cbz	r3, 800bce4 <_kill_r+0x1c>
 800bce2:	6023      	str	r3, [r4, #0]
 800bce4:	bd38      	pop	{r3, r4, r5, pc}
 800bce6:	bf00      	nop
 800bce8:	20006718 	.word	0x20006718

0800bcec <_getpid_r>:
 800bcec:	f7f5 bb5c 	b.w	80013a8 <_getpid>

0800bcf0 <_malloc_usable_size_r>:
 800bcf0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bcf4:	1f18      	subs	r0, r3, #4
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	bfbc      	itt	lt
 800bcfa:	580b      	ldrlt	r3, [r1, r0]
 800bcfc:	18c0      	addlt	r0, r0, r3
 800bcfe:	4770      	bx	lr

0800bd00 <__swhatbuf_r>:
 800bd00:	b570      	push	{r4, r5, r6, lr}
 800bd02:	460c      	mov	r4, r1
 800bd04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd08:	2900      	cmp	r1, #0
 800bd0a:	b096      	sub	sp, #88	@ 0x58
 800bd0c:	4615      	mov	r5, r2
 800bd0e:	461e      	mov	r6, r3
 800bd10:	da0d      	bge.n	800bd2e <__swhatbuf_r+0x2e>
 800bd12:	89a3      	ldrh	r3, [r4, #12]
 800bd14:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bd18:	f04f 0100 	mov.w	r1, #0
 800bd1c:	bf14      	ite	ne
 800bd1e:	2340      	movne	r3, #64	@ 0x40
 800bd20:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bd24:	2000      	movs	r0, #0
 800bd26:	6031      	str	r1, [r6, #0]
 800bd28:	602b      	str	r3, [r5, #0]
 800bd2a:	b016      	add	sp, #88	@ 0x58
 800bd2c:	bd70      	pop	{r4, r5, r6, pc}
 800bd2e:	466a      	mov	r2, sp
 800bd30:	f000 f848 	bl	800bdc4 <_fstat_r>
 800bd34:	2800      	cmp	r0, #0
 800bd36:	dbec      	blt.n	800bd12 <__swhatbuf_r+0x12>
 800bd38:	9901      	ldr	r1, [sp, #4]
 800bd3a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bd3e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bd42:	4259      	negs	r1, r3
 800bd44:	4159      	adcs	r1, r3
 800bd46:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bd4a:	e7eb      	b.n	800bd24 <__swhatbuf_r+0x24>

0800bd4c <__smakebuf_r>:
 800bd4c:	898b      	ldrh	r3, [r1, #12]
 800bd4e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bd50:	079d      	lsls	r5, r3, #30
 800bd52:	4606      	mov	r6, r0
 800bd54:	460c      	mov	r4, r1
 800bd56:	d507      	bpl.n	800bd68 <__smakebuf_r+0x1c>
 800bd58:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bd5c:	6023      	str	r3, [r4, #0]
 800bd5e:	6123      	str	r3, [r4, #16]
 800bd60:	2301      	movs	r3, #1
 800bd62:	6163      	str	r3, [r4, #20]
 800bd64:	b003      	add	sp, #12
 800bd66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bd68:	ab01      	add	r3, sp, #4
 800bd6a:	466a      	mov	r2, sp
 800bd6c:	f7ff ffc8 	bl	800bd00 <__swhatbuf_r>
 800bd70:	9f00      	ldr	r7, [sp, #0]
 800bd72:	4605      	mov	r5, r0
 800bd74:	4639      	mov	r1, r7
 800bd76:	4630      	mov	r0, r6
 800bd78:	f7ff f92e 	bl	800afd8 <_malloc_r>
 800bd7c:	b948      	cbnz	r0, 800bd92 <__smakebuf_r+0x46>
 800bd7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd82:	059a      	lsls	r2, r3, #22
 800bd84:	d4ee      	bmi.n	800bd64 <__smakebuf_r+0x18>
 800bd86:	f023 0303 	bic.w	r3, r3, #3
 800bd8a:	f043 0302 	orr.w	r3, r3, #2
 800bd8e:	81a3      	strh	r3, [r4, #12]
 800bd90:	e7e2      	b.n	800bd58 <__smakebuf_r+0xc>
 800bd92:	89a3      	ldrh	r3, [r4, #12]
 800bd94:	6020      	str	r0, [r4, #0]
 800bd96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bd9a:	81a3      	strh	r3, [r4, #12]
 800bd9c:	9b01      	ldr	r3, [sp, #4]
 800bd9e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bda2:	b15b      	cbz	r3, 800bdbc <__smakebuf_r+0x70>
 800bda4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bda8:	4630      	mov	r0, r6
 800bdaa:	f000 f81d 	bl	800bde8 <_isatty_r>
 800bdae:	b128      	cbz	r0, 800bdbc <__smakebuf_r+0x70>
 800bdb0:	89a3      	ldrh	r3, [r4, #12]
 800bdb2:	f023 0303 	bic.w	r3, r3, #3
 800bdb6:	f043 0301 	orr.w	r3, r3, #1
 800bdba:	81a3      	strh	r3, [r4, #12]
 800bdbc:	89a3      	ldrh	r3, [r4, #12]
 800bdbe:	431d      	orrs	r5, r3
 800bdc0:	81a5      	strh	r5, [r4, #12]
 800bdc2:	e7cf      	b.n	800bd64 <__smakebuf_r+0x18>

0800bdc4 <_fstat_r>:
 800bdc4:	b538      	push	{r3, r4, r5, lr}
 800bdc6:	4d07      	ldr	r5, [pc, #28]	@ (800bde4 <_fstat_r+0x20>)
 800bdc8:	2300      	movs	r3, #0
 800bdca:	4604      	mov	r4, r0
 800bdcc:	4608      	mov	r0, r1
 800bdce:	4611      	mov	r1, r2
 800bdd0:	602b      	str	r3, [r5, #0]
 800bdd2:	f7f5 fb35 	bl	8001440 <_fstat>
 800bdd6:	1c43      	adds	r3, r0, #1
 800bdd8:	d102      	bne.n	800bde0 <_fstat_r+0x1c>
 800bdda:	682b      	ldr	r3, [r5, #0]
 800bddc:	b103      	cbz	r3, 800bde0 <_fstat_r+0x1c>
 800bdde:	6023      	str	r3, [r4, #0]
 800bde0:	bd38      	pop	{r3, r4, r5, pc}
 800bde2:	bf00      	nop
 800bde4:	20006718 	.word	0x20006718

0800bde8 <_isatty_r>:
 800bde8:	b538      	push	{r3, r4, r5, lr}
 800bdea:	4d06      	ldr	r5, [pc, #24]	@ (800be04 <_isatty_r+0x1c>)
 800bdec:	2300      	movs	r3, #0
 800bdee:	4604      	mov	r4, r0
 800bdf0:	4608      	mov	r0, r1
 800bdf2:	602b      	str	r3, [r5, #0]
 800bdf4:	f7f5 fb34 	bl	8001460 <_isatty>
 800bdf8:	1c43      	adds	r3, r0, #1
 800bdfa:	d102      	bne.n	800be02 <_isatty_r+0x1a>
 800bdfc:	682b      	ldr	r3, [r5, #0]
 800bdfe:	b103      	cbz	r3, 800be02 <_isatty_r+0x1a>
 800be00:	6023      	str	r3, [r4, #0]
 800be02:	bd38      	pop	{r3, r4, r5, pc}
 800be04:	20006718 	.word	0x20006718

0800be08 <_init>:
 800be08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be0a:	bf00      	nop
 800be0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be0e:	bc08      	pop	{r3}
 800be10:	469e      	mov	lr, r3
 800be12:	4770      	bx	lr

0800be14 <_fini>:
 800be14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be16:	bf00      	nop
 800be18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be1a:	bc08      	pop	{r3}
 800be1c:	469e      	mov	lr, r3
 800be1e:	4770      	bx	lr
