<profile>

<section name = "Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_26_1'" level="0">
<item name = "Date">Sun Nov 10 15:48:05 2024
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">bnn.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.022 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">130, 130, 1.300 us, 1.300 us, 130, 130, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_26_1">128, 128, 17, 16, 1, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 709, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 477, -</column>
<column name="Register">-, -, 98, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln28_fu_780_p2">+, 0, 0, 16, 9, 6</column>
<column name="add_ln30_10_fu_1129_p2">+, 0, 0, 15, 8, 3</column>
<column name="add_ln30_11_fu_1182_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln30_12_fu_1211_p2">+, 0, 0, 15, 8, 2</column>
<column name="add_ln30_13_fu_1246_p2">+, 0, 0, 15, 8, 2</column>
<column name="add_ln30_14_fu_1280_p2">+, 0, 0, 15, 8, 3</column>
<column name="add_ln30_15_fu_1314_p2">+, 0, 0, 15, 8, 3</column>
<column name="add_ln30_16_fu_1348_p2">+, 0, 0, 15, 8, 3</column>
<column name="add_ln30_17_fu_1382_p2">+, 0, 0, 15, 8, 3</column>
<column name="add_ln30_18_fu_1416_p2">+, 0, 0, 15, 8, 4</column>
<column name="add_ln30_19_fu_1450_p2">+, 0, 0, 15, 8, 4</column>
<column name="add_ln30_1_fu_806_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln30_20_fu_1484_p2">+, 0, 0, 15, 8, 4</column>
<column name="add_ln30_21_fu_1518_p2">+, 0, 0, 15, 8, 4</column>
<column name="add_ln30_22_fu_1552_p2">+, 0, 0, 15, 8, 4</column>
<column name="add_ln30_23_fu_1586_p2">+, 0, 0, 15, 8, 4</column>
<column name="add_ln30_24_fu_1620_p2">+, 0, 0, 15, 8, 4</column>
<column name="add_ln30_25_fu_1654_p2">+, 0, 0, 15, 8, 4</column>
<column name="add_ln30_2_fu_841_p2">+, 0, 0, 15, 8, 2</column>
<column name="add_ln30_3_fu_875_p2">+, 0, 0, 15, 8, 2</column>
<column name="add_ln30_4_fu_924_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln30_5_fu_959_p2">+, 0, 0, 15, 8, 2</column>
<column name="add_ln30_6_fu_993_p2">+, 0, 0, 15, 8, 2</column>
<column name="add_ln30_7_fu_1027_p2">+, 0, 0, 15, 8, 3</column>
<column name="add_ln30_8_fu_1061_p2">+, 0, 0, 15, 8, 3</column>
<column name="add_ln30_9_fu_1095_p2">+, 0, 0, 15, 8, 3</column>
<column name="add_ln30_fu_504_p2">+, 0, 0, 15, 8, 1</column>
<column name="i_2_fu_438_p2">+, 0, 0, 12, 4, 1</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage1_iter0">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln26_fu_432_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="div_udiv_31_fu_1687_p2">or, 0, 0, 4, 4, 1</column>
<column name="or_ln29_10_fu_1016_p2">or, 0, 0, 8, 8, 4</column>
<column name="or_ln29_11_fu_1050_p2">or, 0, 0, 8, 8, 4</column>
<column name="or_ln29_12_fu_1084_p2">or, 0, 0, 8, 8, 4</column>
<column name="or_ln29_13_fu_1118_p2">or, 0, 0, 8, 8, 4</column>
<column name="or_ln29_14_fu_1152_p2">or, 0, 0, 8, 8, 4</column>
<column name="or_ln29_15_fu_1235_p2">or, 0, 0, 8, 8, 1</column>
<column name="or_ln29_16_fu_1269_p2">or, 0, 0, 8, 8, 2</column>
<column name="or_ln29_17_fu_1303_p2">or, 0, 0, 8, 8, 2</column>
<column name="or_ln29_18_fu_1337_p2">or, 0, 0, 8, 8, 3</column>
<column name="or_ln29_19_fu_1371_p2">or, 0, 0, 8, 8, 3</column>
<column name="or_ln29_1_fu_791_p2">or, 0, 0, 8, 8, 2</column>
<column name="or_ln29_20_fu_1405_p2">or, 0, 0, 8, 8, 3</column>
<column name="or_ln29_21_fu_1439_p2">or, 0, 0, 8, 8, 3</column>
<column name="or_ln29_22_fu_1473_p2">or, 0, 0, 8, 8, 4</column>
<column name="or_ln29_23_fu_1507_p2">or, 0, 0, 8, 8, 4</column>
<column name="or_ln29_24_fu_1541_p2">or, 0, 0, 8, 8, 4</column>
<column name="or_ln29_25_fu_1575_p2">or, 0, 0, 8, 8, 4</column>
<column name="or_ln29_26_fu_1609_p2">or, 0, 0, 8, 8, 4</column>
<column name="or_ln29_27_fu_1643_p2">or, 0, 0, 8, 8, 4</column>
<column name="or_ln29_28_fu_1676_p2">or, 0, 0, 8, 8, 4</column>
<column name="or_ln29_29_fu_1700_p2">or, 0, 0, 8, 8, 4</column>
<column name="or_ln29_2_fu_909_p2">or, 0, 0, 8, 8, 3</column>
<column name="or_ln29_3_fu_1167_p2">or, 0, 0, 8, 8, 4</column>
<column name="or_ln29_4_fu_537_p2">or, 0, 0, 8, 8, 2</column>
<column name="or_ln29_5_fu_830_p2">or, 0, 0, 8, 8, 3</column>
<column name="or_ln29_6_fu_864_p2">or, 0, 0, 8, 8, 3</column>
<column name="or_ln29_7_fu_898_p2">or, 0, 0, 8, 8, 3</column>
<column name="or_ln29_8_fu_948_p2">or, 0, 0, 8, 8, 4</column>
<column name="or_ln29_9_fu_982_p2">or, 0, 0, 8, 8, 4</column>
<column name="or_ln29_fu_478_p2">or, 0, 0, 8, 8, 1</column>
<column name="or_ln30_1_fu_801_p2">or, 0, 0, 8, 8, 2</column>
<column name="or_ln30_2_fu_919_p2">or, 0, 0, 8, 8, 3</column>
<column name="or_ln30_3_fu_1177_p2">or, 0, 0, 8, 8, 4</column>
<column name="or_ln30_fu_489_p2">or, 0, 0, 8, 8, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">81, 17, 1, 17</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 4, 8</column>
<column name="bitcount_fu_144">9, 2, 9, 18</column>
<column name="i_fu_140">9, 2, 4, 8</column>
<column name="input_0_address0">81, 17, 8, 136</column>
<column name="input_0_address1">81, 17, 8, 136</column>
<column name="input_0_d0">81, 17, 1, 17</column>
<column name="input_0_d1">81, 17, 1, 17</column>
<column name="strm_in_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">16, 0, 16, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="bitcount_fu_144">9, 0, 9, 0</column>
<column name="div_udiv_25_reg_1932">4, 0, 4, 0</column>
<column name="div_udiv_reg_1741">4, 0, 4, 0</column>
<column name="empty_21_reg_1729">8, 0, 8, 0</column>
<column name="i_fu_140">4, 0, 4, 0</column>
<column name="icmp_ln26_reg_1725">1, 0, 1, 0</column>
<column name="or_ln30_1_reg_1899">6, 0, 8, 2</column>
<column name="or_ln30_2_reg_1905">5, 0, 8, 3</column>
<column name="or_ln30_3_reg_1915">4, 0, 8, 4</column>
<column name="tmp_10_reg_1774">1, 0, 1, 0</column>
<column name="tmp_11_reg_1779">1, 0, 1, 0</column>
<column name="tmp_13_reg_1784">1, 0, 1, 0</column>
<column name="tmp_15_reg_1789">1, 0, 1, 0</column>
<column name="tmp_17_reg_1794">1, 0, 1, 0</column>
<column name="tmp_19_reg_1799">1, 0, 1, 0</column>
<column name="tmp_21_reg_1804">1, 0, 1, 0</column>
<column name="tmp_23_reg_1809">1, 0, 1, 0</column>
<column name="tmp_25_reg_1814">1, 0, 1, 0</column>
<column name="tmp_26_reg_1819">1, 0, 1, 0</column>
<column name="tmp_28_reg_1824">1, 0, 1, 0</column>
<column name="tmp_30_reg_1829">1, 0, 1, 0</column>
<column name="tmp_32_reg_1834">1, 0, 1, 0</column>
<column name="tmp_34_reg_1839">1, 0, 1, 0</column>
<column name="tmp_36_reg_1844">1, 0, 1, 0</column>
<column name="tmp_38_reg_1849">1, 0, 1, 0</column>
<column name="tmp_3_reg_1754">1, 0, 1, 0</column>
<column name="tmp_40_reg_1854">1, 0, 1, 0</column>
<column name="tmp_42_reg_1859">1, 0, 1, 0</column>
<column name="tmp_44_reg_1864">1, 0, 1, 0</column>
<column name="tmp_46_reg_1869">1, 0, 1, 0</column>
<column name="tmp_48_reg_1874">1, 0, 1, 0</column>
<column name="tmp_4_reg_1759">1, 0, 1, 0</column>
<column name="tmp_50_reg_1879">1, 0, 1, 0</column>
<column name="tmp_52_reg_1884">1, 0, 1, 0</column>
<column name="tmp_54_reg_1889">1, 0, 1, 0</column>
<column name="tmp_56_reg_1894">1, 0, 1, 0</column>
<column name="tmp_6_reg_1764">1, 0, 1, 0</column>
<column name="tmp_8_reg_1769">1, 0, 1, 0</column>
<column name="tmp_s_reg_1746">4, 0, 8, 4</column>
<column name="trunc_ln714_reg_1736">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_26_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_26_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_26_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_26_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_26_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_26_1, return value</column>
<column name="strm_in_dout">in, 32, ap_fifo, strm_in, pointer</column>
<column name="strm_in_empty_n">in, 1, ap_fifo, strm_in, pointer</column>
<column name="strm_in_read">out, 1, ap_fifo, strm_in, pointer</column>
<column name="input_0_address0">out, 8, ap_memory, input_0, array</column>
<column name="input_0_ce0">out, 1, ap_memory, input_0, array</column>
<column name="input_0_we0">out, 1, ap_memory, input_0, array</column>
<column name="input_0_d0">out, 1, ap_memory, input_0, array</column>
<column name="input_0_address1">out, 8, ap_memory, input_0, array</column>
<column name="input_0_ce1">out, 1, ap_memory, input_0, array</column>
<column name="input_0_we1">out, 1, ap_memory, input_0, array</column>
<column name="input_0_d1">out, 1, ap_memory, input_0, array</column>
</table>
</item>
</section>
</profile>
