// Seed: 311696095
`timescale 1 ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    output id_3,
    output logic id_4,
    output logic id_5
);
  logic id_6;
  logic id_7;
  assign id_6 = id_6 ? (1 >> 1'b0) : !id_7;
  type_15 id_8 (
      .id_0('h0),
      .id_1(1'b0)
  );
endmodule
