# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 1 3 7 7
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
CPU 2 3 3
BLOCK 3 0
# CONTEXT CPU 0 3
# CONTEXT CPU 1 3
CPU 3 2 2
CPU 3 3 3
BLOCK 4 2
UNBLOCK 4 0
CPU 4 4 0
CPU 4 5 1
# CONTEXT CPU 2 4
CPU 4 3 3
UNBLOCK 5 2
CPU 5 4 0
CPU 5 5 1
CPU 5 6 2
CPU 5 3 3
CPU 6 4 0
# CONTEXT CPU 1 6
CPU 6 6 2
CPU 6 3 3
CPU 7 4 0
CPU 7 7 1
# CONTEXT CPU 2 7
CPU 7 3 3
BLOCK 8 7
BLOCK 8 3
# CONTEXT CPU 0 8
# CONTEXT CPU 1 8
CPU 8 8 2
# CONTEXT CPU 3 8
BLOCK 9 8
UNBLOCK 9 3
UNBLOCK 9 7
CPU 9 9 0
CPU 9 10 1
# CONTEXT CPU 2 9
CPU 9 11 3
UNBLOCK 10 8
CPU 10 9 0
CPU 10 10 1
CPU 10 12 2
CPU 10 11 3
BLOCK 11 12
CPU 11 9 0
# CONTEXT CPU 1 11
# CONTEXT CPU 2 11
# CONTEXT CPU 3 11
UNBLOCK 12 12
CPU 12 9 0
CPU 12 13 1
CPU 12 14 2
# CONTEXT CPU 3 12
BLOCK 13 13
BLOCK 13 14
CPU 13 9 0
# CONTEXT CPU 1 13
# CONTEXT CPU 2 13
# CONTEXT CPU 3 13
UNBLOCK 14 13
UNBLOCK 14 14
# CONTEXT CPU 0 14
# CONTEXT CPU 1 14
CPU 14 2 2
CPU 14 1 3
# CONTEXT CPU 0 15
# CONTEXT CPU 1 15
CPU 15 2 2
CPU 15 1 3
# CONTEXT CPU 0 16
CPU 16 0 1
CPU 16 2 2
CPU 16 1 3
CPU 17 5 0
CPU 17 0 1
CPU 17 2 2
CPU 17 1 3
CPU 18 5 0
# CONTEXT CPU 1 18
# CONTEXT CPU 2 18
CPU 18 1 3
BLOCK 19 5
# CONTEXT CPU 0 19
# CONTEXT CPU 1 19
# CONTEXT CPU 2 19
CPU 19 1 3
BLOCK 20 1
UNBLOCK 20 5
# CONTEXT CPU 0 20
# CONTEXT CPU 1 20
# CONTEXT CPU 2 20
# CONTEXT CPU 3 20
UNBLOCK 21 1
# CONTEXT CPU 0 21
CPU 21 6 1
CPU 21 4 2
# CONTEXT CPU 3 21
CPU 22 3 0
CPU 22 6 1
CPU 22 4 2
# CONTEXT CPU 3 22
CPU 23 3 0
# CONTEXT CPU 1 23
CPU 23 4 2
CPU 23 7 3
EXIT 24 3 0
# CONTEXT CPU 0 24
# CONTEXT CPU 1 24
CPU 24 4 2
CPU 24 7 3
BLOCK 25 4
# CONTEXT CPU 0 25
# CONTEXT CPU 1 25
# CONTEXT CPU 2 25
CPU 25 7 3
UNBLOCK 26 4
# CONTEXT CPU 0 26
CPU 26 8 1
# CONTEXT CPU 2 26
# CONTEXT CPU 3 26
CPU 27 10 0
CPU 27 8 1
# CONTEXT CPU 2 27
# CONTEXT CPU 3 27
BLOCK 28 10
# CONTEXT CPU 0 28
# CONTEXT CPU 1 28
CPU 28 11 2
# CONTEXT CPU 3 28
UNBLOCK 29 10
# CONTEXT CPU 0 29
# CONTEXT CPU 1 29
# CONTEXT CPU 2 29
CPU 29 12 3
BLOCK 30 12
# CONTEXT CPU 0 30
# CONTEXT CPU 1 30
# CONTEXT CPU 2 30
# CONTEXT CPU 3 30
UNBLOCK 31 12
CPU 31 13 0
CPU 31 14 1
# CONTEXT CPU 2 31
# CONTEXT CPU 3 31
BLOCK 32 13
BLOCK 32 14
# CONTEXT CPU 0 32
# CONTEXT CPU 1 32
CPU 32 9 2
# CONTEXT CPU 3 32
BLOCK 33 9
UNBLOCK 33 13
UNBLOCK 33 14
# CONTEXT CPU 0 33
# CONTEXT CPU 1 33
# CONTEXT CPU 2 33
CPU 33 0 3
UNBLOCK 34 9
# CONTEXT CPU 0 34
# CONTEXT CPU 1 34
# CONTEXT CPU 2 34
CPU 34 0 3
CPU 35 2 0
CPU 35 5 1
# CONTEXT CPU 2 35
CPU 35 0 3
CPU 36 2 0
CPU 36 5 1
CPU 36 1 2
CPU 36 0 3
EXIT 37 2 0
EXIT 37 1 2
# CONTEXT CPU 0 37
# CONTEXT CPU 1 37
# CONTEXT CPU 2 37
CPU 37 0 3
EXIT 38 0 3
# CONTEXT CPU 0 38
# CONTEXT CPU 1 38
# CONTEXT CPU 2 38
# CONTEXT CPU 3 38
# CONTEXT CPU 0 39
# CONTEXT CPU 1 39
# CONTEXT CPU 2 39
# CONTEXT CPU 3 39
CPU 40 6 0
CPU 40 4 1
CPU 40 7 2
# CONTEXT CPU 3 40
EXIT 41 4 1
CPU 41 6 0
# CONTEXT CPU 1 41
CPU 41 7 2
CPU 41 8 3
CPU 42 6 0
# CONTEXT CPU 1 42
CPU 42 7 2
CPU 42 8 3
BLOCK 43 6
# CONTEXT CPU 0 43
# CONTEXT CPU 1 43
CPU 43 7 2
CPU 43 8 3
UNBLOCK 44 6
# CONTEXT CPU 0 44
CPU 44 10 1
# CONTEXT CPU 2 44
CPU 44 8 3
BLOCK 45 8
# CONTEXT CPU 0 45
CPU 45 10 1
# CONTEXT CPU 2 45
# CONTEXT CPU 3 45
BLOCK 46 10
UNBLOCK 46 8
CPU 46 11 0
# CONTEXT CPU 1 46
# CONTEXT CPU 2 46
# CONTEXT CPU 3 46
BLOCK 47 11
UNBLOCK 47 10
# CONTEXT CPU 0 47
CPU 47 14 1
CPU 47 12 2
# CONTEXT CPU 3 47
BLOCK 48 14
BLOCK 48 12
UNBLOCK 48 11
# CONTEXT CPU 0 48
# CONTEXT CPU 1 48
# CONTEXT CPU 2 48
CPU 48 13 3
UNBLOCK 49 12
UNBLOCK 49 14
# CONTEXT CPU 0 49
CPU 49 5 1
# CONTEXT CPU 2 49
CPU 49 13 3
CPU 50 9 0
# CONTEXT CPU 1 50
# CONTEXT CPU 2 50
CPU 50 13 3
CPU 51 9 0
# CONTEXT CPU 1 51
CPU 51 6 2
CPU 51 13 3
BLOCK 52 9
BLOCK 52 13
# CONTEXT CPU 0 52
# CONTEXT CPU 1 52
CPU 52 6 2
# CONTEXT CPU 3 52
EXIT 53 6 2
UNBLOCK 53 9
UNBLOCK 53 13
# CONTEXT CPU 0 53
CPU 53 7 1
# CONTEXT CPU 2 53
# CONTEXT CPU 3 53
EXIT 54 7 1
# CONTEXT CPU 0 54
# CONTEXT CPU 1 54
# CONTEXT CPU 2 54
# CONTEXT CPU 3 54
CPU 55 8 0
# CONTEXT CPU 1 55
# CONTEXT CPU 2 55
CPU 55 10 3
CPU 56 8 0
# CONTEXT CPU 1 56
CPU 56 11 2
CPU 56 10 3
EXIT 57 8 0
# CONTEXT CPU 0 57
CPU 57 12 1
CPU 57 11 2
# CONTEXT CPU 3 57
# CONTEXT CPU 0 58
CPU 58 12 1
CPU 58 11 2
# CONTEXT CPU 3 58
BLOCK 59 12
# CONTEXT CPU 0 59
# CONTEXT CPU 1 59
CPU 59 11 2
# CONTEXT CPU 3 59
BLOCK 60 11
UNBLOCK 60 12
CPU 60 14 0
# CONTEXT CPU 1 60
# CONTEXT CPU 2 60
CPU 60 5 3
BLOCK 61 14
UNBLOCK 61 11
# CONTEXT CPU 0 61
# CONTEXT CPU 1 61
# CONTEXT CPU 2 61
CPU 61 5 3
EXIT 62 5 3
UNBLOCK 62 14
# CONTEXT CPU 0 62
CPU 62 9 1
# CONTEXT CPU 2 62
# CONTEXT CPU 3 62
EXIT 63 9 1
# CONTEXT CPU 0 63
# CONTEXT CPU 1 63
CPU 63 13 2
# CONTEXT CPU 3 63
CPU 64 10 0
# CONTEXT CPU 1 64
# CONTEXT CPU 2 64
# CONTEXT CPU 3 64
CPU 65 10 0
# CONTEXT CPU 1 65
# CONTEXT CPU 2 65
CPU 65 12 3
EXIT 66 10 0
# CONTEXT CPU 0 66
CPU 66 11 1
# CONTEXT CPU 2 66
CPU 66 12 3
EXIT 67 11 1
# CONTEXT CPU 0 67
CPU 67 -1 1
CPU 67 14 2
CPU 67 12 3
BLOCK 68 14
# CONTEXT CPU 0 68
CPU 68 -1 1
CPU 68 -1 2
CPU 68 12 3
EXIT 69 12 3
UNBLOCK 69 14
CPU 69 13 0
# CONTEXT CPU 1 69
CPU 69 -1 2
CPU 69 -1 3
BLOCK 70 13
CPU 70 -1 0
# CONTEXT CPU 1 70
CPU 70 -1 2
CPU 70 -1 3
UNBLOCK 71 13
# CONTEXT CPU 0 71
# CONTEXT CPU 1 71
CPU 71 -1 2
CPU 71 -1 3
CPU 72 13 0
CPU 72 14 1
CPU 72 -1 2
CPU 72 -1 3
EXIT 73 13 0
BLOCK 73 14
CPU 73 -1 0
CPU 73 -1 1
CPU 73 -1 2
CPU 73 -1 3
UNBLOCK 74 14
# CONTEXT CPU 0 74
CPU 74 -1 1
CPU 74 -1 2
CPU 74 -1 3
# CONTEXT CPU 0 75
CPU 75 -1 1
CPU 75 -1 2
CPU 75 -1 3
# CONTEXT CPU 0 76
CPU 76 -1 1
CPU 76 -1 2
CPU 76 -1 3
CPU 77 14 0
CPU 77 -1 1
CPU 77 -1 2
CPU 77 -1 3
BLOCK 78 14
CPU 78 -1 0
CPU 78 -1 1
CPU 78 -1 2
CPU 78 -1 3
UNBLOCK 79 14
# CONTEXT CPU 0 79
CPU 79 -1 1
CPU 79 -1 2
CPU 79 -1 3
CPU 80 14 0
CPU 80 -1 1
CPU 80 -1 2
CPU 80 -1 3
BLOCK 81 14
CPU 81 -1 0
CPU 81 -1 1
CPU 81 -1 2
CPU 81 -1 3
UNBLOCK 82 14
# CONTEXT CPU 0 82
CPU 82 -1 1
CPU 82 -1 2
CPU 82 -1 3
CPU 83 14 0
CPU 83 -1 1
CPU 83 -1 2
CPU 83 -1 3
EXIT 84 14 0
CPU 84 -1 0
CPU 84 -1 1
CPU 84 -1 2
CPU 84 -1 3
