# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
# File: C:\Users\Pc\Desktop\TallerDD\lab 3\Experimento 1\output_files\Informe_3.csv
# Generated on: Mon Sep 06 17:25:12 2021

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Transceiver Analog Settings Protocol,VCCR_GXB/VCCT_GXB Voltage,Transceiver I/O Pin Termination,Transceiver Dedicated Refclk Pin Termination,Transmitter Common Mode Driver Voltage,Transmitter Slew Rate Control,Transmitter Differential Output Voltage,Receiver Buffer Common Mode Voltage,Strict Preservation
A[3],Input,PIN_AF10,3A,B3A_N0,PIN_AF10,2.5 V,,,,,,,,,,,,,
A[2],Input,PIN_AF9,3A,B3A_N0,PIN_AF9,2.5 V,,,,,,,,,,,,,
A[1],Input,PIN_AC12,3A,B3A_N0,PIN_AC12,2.5 V,,,,,,,,,,,,,
A[0],Input,PIN_AB12,3A,B3A_N0,PIN_AB12,2.5 V,,,,,,,,,,,,,
ALU_Code[2],Input,PIN_AA14,3B,B3B_N0,PIN_AA14,2.5 V,,,,,,,,,,,,,
ALU_Code[1],Input,PIN_AE12,3A,B3A_N0,PIN_AE12,2.5 V,,,,,,,,,,,,,
ALU_Code[0],Input,PIN_AD10,3A,B3A_N0,PIN_AD10,2.5 V,,,,,,,,,,,,,
ALU_Result[3],Output,,,,PIN_AD24,,,,,,,,,,,,,,
ALU_Result[2],Output,,,,PIN_AJ19,,,,,,,,,,,,,,
ALU_Result[1],Output,,,,PIN_AG23,,,,,,,,,,,,,,
ALU_Result[0],Output,,,,PIN_AB21,,,,,,,,,,,,,,
B[3],Input,PIN_AC9,3A,B3A_N0,PIN_AC9,2.5 V,,,,,,,,,,,,,
B[2],Input,PIN_AE11,3A,B3A_N0,PIN_AE11,2.5 V,,,,,,,,,,,,,
B[1],Input,PIN_AD12,3A,B3A_N0,PIN_AD12,2.5 V,,,,,,,,,,,,,
B[0],Input,PIN_AD11,3A,B3A_N0,PIN_AD11,2.5 V,,,,,,,,,,,,,
display[6],Output,PIN_AH28,5A,B5A_N0,PIN_AH28,2.5 V,,,,,,,,,,,,,
display[5],Output,PIN_AG28,5A,B5A_N0,PIN_AG28,2.5 V,,,,,,,,,,,,,
display[4],Output,PIN_AF28,5A,B5A_N0,PIN_AF28,2.5 V,,,,,,,,,,,,,
display[3],Output,PIN_AG27,5A,B5A_N0,PIN_AG27,2.5 V,,,,,,,,,,,,,
display[2],Output,PIN_AE28,5A,B5A_N0,PIN_AE28,2.5 V,,,,,,,,,,,,,
display[1],Output,PIN_AE27,5A,B5A_N0,PIN_AE27,2.5 V,,,,,,,,,,,,,
display[0],Output,PIN_AE26,5A,B5A_N0,PIN_AE26,2.5 V,,,,,,,,,,,,,
flags[3],Output,,,,PIN_D1,,,,,,,,,,,,,,
flags[2],Output,,,,PIN_AD26,,,,,,,,,,,,,,
flags[1],Output,,,,PIN_AF5,,,,,,,,,,,,,,
flags[0],Output,,,,PIN_AG21,,,,,,,,,,,,,,
