
module audio_clk_in (
  input            mclk,    	// main clock input
  input            adclrc    	// adc right/left clock
);

  
endmodule 