# General Purpose Input/Output (GPIO) IP Core
**Author:** Thammineni Naren Chowdary  
**Reg No:** 23BEC1118  
**Branch:** Electronics and Communication Engineering  

---

## ðŸ“˜ Project Overview

This project presents a 32-bit **GPIO IP Core** designed for integration in SoC environments. It conforms to the **OpenCores GPIO v1.2** specification and supports the **AMBA APB (Advanced Peripheral Bus)** interface.

The core includes:
- Configurable direction control
- Data registers
- Interrupt support
- Auxiliary input synchronization
- Synthesizable for FPGAs

---

## ðŸ’  Design Features

### ðŸ”Œ Protocols
- **Bus Interface:** AMBA APB
- **Interrupts:** Edge-triggered, per-pin configurable
- **Aux Input:** 32-bit synchronized override input

### ðŸ§¹ Submodules

#### 1. APB Slave Interface
- Implements a 3-state FSM: IDLE, SETUP, ENABLE
- Handles APB signals: `psel`, `penable`, `pwrite`, `paddr`, `pwdata`
- Generates `gpio_we`, `gpio_dat_i`, and `gpio_addr`
- Outputs `irq`, `sysclk`, and `sysrst`

**Simulation using ModelSim:**  
Waveform shows the transaction sequence:
- Write access to register at 0x04 with data 0x12345678
- Read access from register at 0x04 after driving it

**Synthesis using Quartus Prime:** Successfully synthesized for Cyclone V

#### 2. GPIO Register Block
- Implements all registers as per OpenCores GPIO spec
- Registers include: `RGPIO_OUT`, `RGPIO_IN`, `RGPIO_OE`, `RGPIO_INTE`, `RGPIO_PTRIG`, `RGPIO_AUX`, `RGPIO_CTRL`, `RGPIO_INTS`, `RGPIO_ECLK`, `RGPIO_NEC`
- Responsible for generating `gpio_inta_o` interrupt signal

**Simulation using ModelSim:**  
Waveform includes:
- Writing to output register `RGPIO_OUT`
- Enabling output using `RGPIO_OE`
- Changing input value and observing interrupt flag
- Reading interrupt status from `RGPIO_INTS`

**Synthesis using Quartus Prime:** Synthesized successfully with all logic mapped

#### 3. AUX Input Interface
- Synchronizes 32-bit asynchronous input to `sys_clk`
- Eliminates metastability using internal register
- Used for external override of output

**Simulation using ModelSim:**  
Waveform demonstrates:
- Glitch-free synchronization of `aux_in` to `aux_i`
- Changes in input appear on output only after a clock edge

**Synthesis using Quartus Prime:** Clean synthesis and minimal resource usage

#### 4. I/O Interface
- Manages 32-bit bidirectional `pad_io` lines
- Tristate control using `gpio_oe`
- Drives `gpio_data_out` or reads to `gpio_data_in`

**Simulation using ModelSim:**  
Waveform shows:
- Output drive when `gpio_oe` = 1
- High-Z state and external pad value sampling when `gpio_oe` = 0
- Bidirectional pad interaction is confirmed

**Synthesis using Quartus Prime:** All buffers and assignments mapped successfully

---

### ðŸ“Š Top-Level Module

The `gpio_top` integrates all submodules:
- Connects APB, AUX, Register, and I/O Interface
- Wires data/ctrl signals across modules
- Drives external pads and receives interrupts

**Simulation using ModelSim:**  
Waveform includes:
- Writing values to registers via APB
- External pad driving `pad_driver` and `pad_drive_en`
- Interrupts triggered based on `RGPIO_INTE` and `RGPIO_PTRIG`
- Readback of `RGPIO_INTS` confirms interrupt occurrence

**Synthesis using Quartus Prime:** Integrated system successfully synthesized for Cyclone V

---

## ðŸ“€ Register Map

| Address | Name         | Width  | Access       | Description                          |
|---------|--------------|--------|--------------|--------------------------------------|
| 0x00    | RGPIO_IN     | 32-bit | Read-only    | Current logic level on input pins    |
| 0x04    | RGPIO_OUT    | 32-bit | Read/Write   | Output data to GPIO pins             |
| 0x08    | RGPIO_OE     | 32-bit | Read/Write   | Output enable (1 = output)           |
| 0x0C    | RGPIO_INTE   | 32-bit | Read/Write   | Interrupt enable per pin             |
| 0x10    | RGPIO_PTRIG  | 32-bit | Read/Write   | Edge polarity trigger                |
| 0x14    | RGPIO_AUX    | 32-bit | Read/Write   | Auxiliary data input                 |
| 0x18    | RGPIO_CTRL   | 2-bit  | Read/Write   | INT enable + latch                   |
| 0x1C    | RGPIO_INTS   | 32-bit | Read/Write   | Interrupt status (write-1 to clear)  |
| 0x20    | RGPIO_ECLK   | 32-bit | Read/Write   | External clock control               |
| 0x24    | RGPIO_NEC    | 32-bit | Read/Write   | Negative edge config (optional)      |

---

## ðŸ”Š Interrupt Handling

- **RGPIO_INTE:** Enables interrupt per pin
- **RGPIO_PTRIG:** Selects rising/falling edge
- **RGPIO_INTS:** Captures pending interrupts
- **RGPIO_CTRL:** Bit 0 = Global INT enable, Bit 1 = Latch enable
- **irq output** is asserted when any configured condition matches

---

## ðŸ’¡ Synthesis Summary (Quartus Prime)

| Metric               | Value              |
|----------------------|--------------------|
| Total Logic Elements | ~280â€“350          |
| Combinational ALUTs  | ~150â€“200          |
| Registers Used       | ~130â€“160          |
| I/O Pins             | 69 (32 GPIO + misc) |
| Maximum Fmax         | ~80â€“100 MHz        |
| Compilation Time     | ~25â€“30 sec         |

---

## ðŸ“… Conclusion

- Designed a 32-bit GPIO IP Core conforming to OpenCores spec
- Verified using ModelSim with detailed waveforms
- Synthesized using Quartus Prime targeting FPGA
- Modular structure aids clarity and reuse
- Future scope: debounce logic, AXI-lite interface, dynamic INT mapping

