<profile>

<section name = "Vivado HLS Report for 'Loop_l_f1d_col_proc2'" level="0">
<item name = "Date">Fri May  1 00:15:30 2020
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">proj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">2.50, 2.188, 0.31</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">8897, 8897, 8897, 8897, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_fft1d_0_fu_131">fft1d_0, 179, 179, 180, 180, dataflow</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- l_f1d_col">8896, 8896, 278, -, -, 32, no</column>
<column name=" + l_f1d_col.1">96, 96, 3, -, -, 32, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 75, -</column>
<column name="FIFO">4, -, 81, 74, -</column>
<column name="Instance">10, 0, 7262, 5782, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 92, -</column>
<column name="Register">-, -, 104, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">2, 0, 1, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_fft1d_0_fu_131">fft1d_0, 10, 0, 7262, 5782, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="xn_mid_col_fifo_V_fifo_U">4, 81, 0, -, 32, 64, 2048</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_144_p2">+, 0, 0, 15, 6, 1</column>
<column name="index_fu_178_p2">+, 0, 0, 17, 10, 10</column>
<column name="j_fu_168_p2">+, 0, 0, 15, 6, 1</column>
<column name="icmp_ln155_fu_138_p2">icmp, 0, 0, 11, 6, 7</column>
<column name="icmp_ln157_fu_162_p2">icmp, 0, 0, 11, 6, 7</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_fft1d_0_fu_131_ap_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_fft1d_0_fu_131_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">38, 7, 1, 7</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="i4_0_reg_109">9, 2, 6, 12</column>
<column name="j5_0_reg_120">9, 2, 6, 12</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="xk_mid_col_fifo_V_write">9, 2, 1, 2</column>
<column name="xn_mid_col_fifo_V_read">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_fft1d_0_fu_131_ap_done">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_fft1d_0_fu_131_ap_ready">1, 0, 1, 0</column>
<column name="grp_fft1d_0_fu_131_ap_start_reg">1, 0, 1, 0</column>
<column name="i4_0_reg_109">6, 0, 6, 0</column>
<column name="i_reg_197">6, 0, 6, 0</column>
<column name="j5_0_reg_120">6, 0, 6, 0</column>
<column name="j_reg_210">6, 0, 6, 0</column>
<column name="shl_ln_reg_202">5, 0, 10, 5</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_4_reg_220">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_l_f1d_col_proc2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_l_f1d_col_proc2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_l_f1d_col_proc2, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Loop_l_f1d_col_proc2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_l_f1d_col_proc2, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_l_f1d_col_proc2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_l_f1d_col_proc2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_l_f1d_col_proc2, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Loop_l_f1d_col_proc2, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Loop_l_f1d_col_proc2, return value</column>
<column name="xk_mid_col_fifo_V_din">out, 64, ap_fifo, xk_mid_col_fifo_V, pointer</column>
<column name="xk_mid_col_fifo_V_full_n">in, 1, ap_fifo, xk_mid_col_fifo_V, pointer</column>
<column name="xk_mid_col_fifo_V_write">out, 1, ap_fifo, xk_mid_col_fifo_V, pointer</column>
<column name="arr0_address0">out, 10, ap_memory, arr0, array</column>
<column name="arr0_ce0">out, 1, ap_memory, arr0, array</column>
<column name="arr0_q0">in, 64, ap_memory, arr0, array</column>
</table>
</item>
</section>
</profile>
