TimeQuest Timing Analyzer report for part1
Sat Feb 10 20:16:04 2018
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1100mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1100mV 85C Model Setup Summary
  9. Slow 1100mV 85C Model Hold Summary
 10. Slow 1100mV 85C Model Recovery Summary
 11. Slow 1100mV 85C Model Removal Summary
 12. Slow 1100mV 85C Model Minimum Pulse Width Summary
 13. Setup Times
 14. Hold Times
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Propagation Delay
 18. Minimum Propagation Delay
 19. Output Enable Times
 20. Minimum Output Enable Times
 21. Output Disable Times
 22. Minimum Output Disable Times
 23. Slow 1100mV 85C Model Metastability Summary
 24. Slow 1100mV 0C Model Fmax Summary
 25. Slow 1100mV 0C Model Setup Summary
 26. Slow 1100mV 0C Model Hold Summary
 27. Slow 1100mV 0C Model Recovery Summary
 28. Slow 1100mV 0C Model Removal Summary
 29. Slow 1100mV 0C Model Minimum Pulse Width Summary
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Propagation Delay
 35. Minimum Propagation Delay
 36. Output Enable Times
 37. Minimum Output Enable Times
 38. Output Disable Times
 39. Minimum Output Disable Times
 40. Slow 1100mV 0C Model Metastability Summary
 41. Fast 1100mV 85C Model Setup Summary
 42. Fast 1100mV 85C Model Hold Summary
 43. Fast 1100mV 85C Model Recovery Summary
 44. Fast 1100mV 85C Model Removal Summary
 45. Fast 1100mV 85C Model Minimum Pulse Width Summary
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Propagation Delay
 51. Minimum Propagation Delay
 52. Output Enable Times
 53. Minimum Output Enable Times
 54. Output Disable Times
 55. Minimum Output Disable Times
 56. Fast 1100mV 85C Model Metastability Summary
 57. Fast 1100mV 0C Model Setup Summary
 58. Fast 1100mV 0C Model Hold Summary
 59. Fast 1100mV 0C Model Recovery Summary
 60. Fast 1100mV 0C Model Removal Summary
 61. Fast 1100mV 0C Model Minimum Pulse Width Summary
 62. Setup Times
 63. Hold Times
 64. Clock to Output Times
 65. Minimum Clock to Output Times
 66. Propagation Delay
 67. Minimum Propagation Delay
 68. Output Enable Times
 69. Minimum Output Enable Times
 70. Output Disable Times
 71. Minimum Output Disable Times
 72. Fast 1100mV 0C Model Metastability Summary
 73. Multicorner Timing Analysis Summary
 74. Setup Times
 75. Hold Times
 76. Clock to Output Times
 77. Minimum Clock to Output Times
 78. Propagation Delay
 79. Minimum Propagation Delay
 80. Board Trace Model Assignments
 81. Input Transition Times
 82. Signal Integrity Metrics (Slow 1100mv 0c Model)
 83. Signal Integrity Metrics (Slow 1100mv 85c Model)
 84. Signal Integrity Metrics (Fast 1100mv 0c Model)
 85. Signal Integrity Metrics (Fast 1100mv 85c Model)
 86. Setup Transfers
 87. Hold Transfers
 88. Report TCCS
 89. Report RSKM
 90. Unconstrained Paths
 91. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition ;
; Revision Name      ; part1                                                             ;
; Device Family      ; Cyclone V                                                         ;
; Device Name        ; 5CSEMA5F31C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; part1.sdc     ; OK     ; Sat Feb 10 20:15:59 2018 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; Clock Name                                                                                  ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                                    ; Source                                                                                         ; Targets                                                                                         ;
+---------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; Clock                                                                                       ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                           ;                                                                                                ; { CLOCK_50 }                                                                                    ;
; Clock2                                                                                      ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                           ;                                                                                                ; { CLOCK2_50 }                                                                                   ;
; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]   ; Generated ; 1.428  ; 700.28 MHz ; 0.000 ; 0.714  ; 50.00      ; 2         ; 28          ;       ;        ;           ;            ; false    ; Clock2                                                                                    ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|refclkin      ; { my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0] }   ;
; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ; Generated ; 44.285 ; 22.58 MHz  ; 0.000 ; 22.142 ; 50.00      ; 31        ; 1           ;       ;        ;           ;            ; false    ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0] ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|vco0ph[0] ; { my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk } ;
+---------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Slow 1100mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 198.02 MHz ; 198.02 MHz      ; Clock      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1100mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; Clock ; 14.950 ; 0.000              ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1100mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; Clock ; 0.222 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1100mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1100mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Minimum Pulse Width Summary                                                                 ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                     ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0] ; 0.714 ; 0.000         ;
; Clock                                                                                     ; 8.918 ; 0.000         ;
; Clock2                                                                                    ; 9.670 ; 0.000         ;
+-------------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_ADCLRCK ; Clock      ; 1.655 ; 2.404 ; Rise       ; Clock           ;
; AUD_BCLK    ; Clock      ; 1.871 ; 2.831 ; Rise       ; Clock           ;
; AUD_DACLRCK ; Clock      ; 0.788 ; 1.466 ; Rise       ; Clock           ;
; KEY[*]      ; Clock      ; 3.562 ; 4.062 ; Rise       ; Clock           ;
;  KEY[0]     ; Clock      ; 3.562 ; 4.062 ; Rise       ; Clock           ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_ADCLRCK ; Clock      ; -0.515 ; -1.204 ; Rise       ; Clock           ;
; AUD_BCLK    ; Clock      ; -0.718 ; -1.585 ; Rise       ; Clock           ;
; AUD_DACLRCK ; Clock      ; 0.255  ; -0.385 ; Rise       ; Clock           ;
; KEY[*]      ; Clock      ; -0.009 ; -0.736 ; Rise       ; Clock           ;
;  KEY[0]     ; Clock      ; -0.009 ; -0.736 ; Rise       ; Clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                   ;
+---------------+------------+--------+--------+------------+---------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                             ;
+---------------+------------+--------+--------+------------+---------------------------------------------------------------------------------------------+
; AUD_DACDAT    ; Clock      ; 10.271 ; 11.033 ; Rise       ; Clock                                                                                       ;
; FPGA_I2C_SCLK ; Clock      ; 10.103 ; 10.937 ; Rise       ; Clock                                                                                       ;
; FPGA_I2C_SDAT ; Clock      ; 12.538 ; 13.375 ; Rise       ; Clock                                                                                       ;
; AUD_XCK       ; Clock2     ; 7.271  ;        ; Rise       ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; AUD_XCK       ; Clock2     ;        ; 7.113  ; Fall       ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+---------------+------------+--------+--------+------------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                           ;
+---------------+------------+--------+--------+------------+---------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                             ;
+---------------+------------+--------+--------+------------+---------------------------------------------------------------------------------------------+
; AUD_DACDAT    ; Clock      ; 9.343  ; 9.965  ; Rise       ; Clock                                                                                       ;
; FPGA_I2C_SCLK ; Clock      ; 9.263  ; 10.026 ; Rise       ; Clock                                                                                       ;
; FPGA_I2C_SDAT ; Clock      ; 10.215 ; 11.020 ; Rise       ; Clock                                                                                       ;
; AUD_XCK       ; Clock2     ; 5.222  ;        ; Rise       ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; AUD_XCK       ; Clock2     ;        ; 5.085  ; Fall       ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+---------------+------------+--------+--------+------------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Propagation Delay                                     ;
+-------------+-------------+--------+----+----+--------+
; Input Port  ; Output Port ; RR     ; RF ; FR ; FF     ;
+-------------+-------------+--------+----+----+--------+
; AUD_ADCLRCK ; GPIO_LRCLK  ; 10.523 ;    ;    ; 11.405 ;
; AUD_BCLK    ; GPIO_BCLK   ; 10.844 ;    ;    ; 11.230 ;
+-------------+-------------+--------+----+----+--------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; AUD_ADCLRCK ; GPIO_LRCLK  ; 8.748 ;    ;    ; 9.585 ;
; AUD_BCLK    ; GPIO_BCLK   ; 8.220 ;    ;    ; 8.618 ;
+-------------+-------------+-------+----+----+-------+


+-----------------------------------------------------------------------------+
; Output Enable Times                                                         ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; FPGA_I2C_SDAT ; Clock      ; 12.092 ; 12.112 ; Rise       ; Clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Output Enable Times                                                 ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; FPGA_I2C_SDAT ; Clock      ; 10.774 ; 10.793 ; Rise       ; Clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Output Disable Times                                                              ;
+---------------+------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+------------+-----------+-----------+------------+-----------------+
; FPGA_I2C_SDAT ; Clock      ; 13.039    ; 13.019    ; Rise       ; Clock           ;
+---------------+------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                      ;
+---------------+------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+------------+-----------+-----------+------------+-----------------+
; FPGA_I2C_SDAT ; Clock      ; 11.753    ; 11.734    ; Rise       ; Clock           ;
+---------------+------------+-----------+-----------+------------+-----------------+


-----------------------------------------------
; Slow 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1100mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 196.0 MHz ; 196.0 MHz       ; Clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1100mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; Clock ; 14.898 ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1100mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; Clock ; 0.204 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1100mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1100mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Minimum Pulse Width Summary                                                                  ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                     ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0] ; 0.714 ; 0.000         ;
; Clock                                                                                     ; 8.953 ; 0.000         ;
; Clock2                                                                                    ; 9.673 ; 0.000         ;
+-------------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_ADCLRCK ; Clock      ; 1.347 ; 2.167 ; Rise       ; Clock           ;
; AUD_BCLK    ; Clock      ; 1.566 ; 2.560 ; Rise       ; Clock           ;
; AUD_DACLRCK ; Clock      ; 0.532 ; 1.239 ; Rise       ; Clock           ;
; KEY[*]      ; Clock      ; 3.172 ; 3.733 ; Rise       ; Clock           ;
;  KEY[0]     ; Clock      ; 3.172 ; 3.733 ; Rise       ; Clock           ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_ADCLRCK ; Clock      ; -0.230 ; -0.956 ; Rise       ; Clock           ;
; AUD_BCLK    ; Clock      ; -0.431 ; -1.286 ; Rise       ; Clock           ;
; AUD_DACLRCK ; Clock      ; 0.493  ; -0.136 ; Rise       ; Clock           ;
; KEY[*]      ; Clock      ; 0.200  ; -0.550 ; Rise       ; Clock           ;
;  KEY[0]     ; Clock      ; 0.200  ; -0.550 ; Rise       ; Clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                   ;
+---------------+------------+--------+--------+------------+---------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                             ;
+---------------+------------+--------+--------+------------+---------------------------------------------------------------------------------------------+
; AUD_DACDAT    ; Clock      ; 9.819  ; 10.578 ; Rise       ; Clock                                                                                       ;
; FPGA_I2C_SCLK ; Clock      ; 9.765  ; 10.551 ; Rise       ; Clock                                                                                       ;
; FPGA_I2C_SDAT ; Clock      ; 12.180 ; 12.941 ; Rise       ; Clock                                                                                       ;
; AUD_XCK       ; Clock2     ; 7.033  ;        ; Rise       ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; AUD_XCK       ; Clock2     ;        ; 6.842  ; Fall       ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+---------------+------------+--------+--------+------------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                          ;
+---------------+------------+-------+--------+------------+---------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                                                             ;
+---------------+------------+-------+--------+------------+---------------------------------------------------------------------------------------------+
; AUD_DACDAT    ; Clock      ; 8.927 ; 9.531  ; Rise       ; Clock                                                                                       ;
; FPGA_I2C_SCLK ; Clock      ; 8.943 ; 9.631  ; Rise       ; Clock                                                                                       ;
; FPGA_I2C_SDAT ; Clock      ; 9.911 ; 10.615 ; Rise       ; Clock                                                                                       ;
; AUD_XCK       ; Clock2     ; 5.054 ;        ; Rise       ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; AUD_XCK       ; Clock2     ;       ; 4.879  ; Fall       ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+---------------+------------+-------+--------+------------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Propagation Delay                                     ;
+-------------+-------------+--------+----+----+--------+
; Input Port  ; Output Port ; RR     ; RF ; FR ; FF     ;
+-------------+-------------+--------+----+----+--------+
; AUD_ADCLRCK ; GPIO_LRCLK  ; 9.878  ;    ;    ; 10.870 ;
; AUD_BCLK    ; GPIO_BCLK   ; 10.531 ;    ;    ; 10.954 ;
+-------------+-------------+--------+----+----+--------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; AUD_ADCLRCK ; GPIO_LRCLK  ; 8.169 ;    ;    ; 9.043 ;
; AUD_BCLK    ; GPIO_BCLK   ; 7.982 ;    ;    ; 8.405 ;
+-------------+-------------+-------+----+----+-------+


+-----------------------------------------------------------------------------+
; Output Enable Times                                                         ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; FPGA_I2C_SDAT ; Clock      ; 11.701 ; 11.716 ; Rise       ; Clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Output Enable Times                                                 ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; FPGA_I2C_SDAT ; Clock      ; 10.380 ; 10.394 ; Rise       ; Clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Output Disable Times                                                              ;
+---------------+------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+------------+-----------+-----------+------------+-----------------+
; FPGA_I2C_SDAT ; Clock      ; 12.568    ; 12.553    ; Rise       ; Clock           ;
+---------------+------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                      ;
+---------------+------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+------------+-----------+-----------+------------+-----------------+
; FPGA_I2C_SDAT ; Clock      ; 11.255    ; 11.241    ; Rise       ; Clock           ;
+---------------+------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Slow 1100mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------+
; Fast 1100mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; Clock ; 17.079 ; 0.000              ;
+-------+--------+--------------------+


+------------------------------------+
; Fast 1100mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; Clock ; 0.136 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Fast 1100mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Fast 1100mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Minimum Pulse Width Summary                                                                 ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                     ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0] ; 0.714 ; 0.000         ;
; Clock                                                                                     ; 8.504 ; 0.000         ;
; Clock2                                                                                    ; 9.336 ; 0.000         ;
+-------------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_ADCLRCK ; Clock      ; 0.974 ; 2.059 ; Rise       ; Clock           ;
; AUD_BCLK    ; Clock      ; 1.158 ; 2.364 ; Rise       ; Clock           ;
; AUD_DACLRCK ; Clock      ; 0.451 ; 1.430 ; Rise       ; Clock           ;
; KEY[*]      ; Clock      ; 2.174 ; 3.012 ; Rise       ; Clock           ;
;  KEY[0]     ; Clock      ; 2.174 ; 3.012 ; Rise       ; Clock           ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_ADCLRCK ; Clock      ; -0.376 ; -1.410 ; Rise       ; Clock           ;
; AUD_BCLK    ; Clock      ; -0.551 ; -1.685 ; Rise       ; Clock           ;
; AUD_DACLRCK ; Clock      ; 0.130  ; -0.819 ; Rise       ; Clock           ;
; KEY[*]      ; Clock      ; -0.010 ; -1.028 ; Rise       ; Clock           ;
;  KEY[0]     ; Clock      ; -0.010 ; -1.028 ; Rise       ; Clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                 ;
+---------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                             ;
+---------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------------+
; AUD_DACDAT    ; Clock      ; 6.269 ; 6.968 ; Rise       ; Clock                                                                                       ;
; FPGA_I2C_SCLK ; Clock      ; 6.305 ; 7.059 ; Rise       ; Clock                                                                                       ;
; FPGA_I2C_SDAT ; Clock      ; 7.749 ; 8.552 ; Rise       ; Clock                                                                                       ;
; AUD_XCK       ; Clock2     ; 4.274 ;       ; Rise       ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; AUD_XCK       ; Clock2     ;       ; 4.197 ; Fall       ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+---------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                         ;
+---------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                             ;
+---------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------------+
; AUD_DACDAT    ; Clock      ; 5.763 ; 6.348 ; Rise       ; Clock                                                                                       ;
; FPGA_I2C_SCLK ; Clock      ; 5.844 ; 6.540 ; Rise       ; Clock                                                                                       ;
; FPGA_I2C_SDAT ; Clock      ; 6.348 ; 7.088 ; Rise       ; Clock                                                                                       ;
; AUD_XCK       ; Clock2     ; 3.238 ;       ; Rise       ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; AUD_XCK       ; Clock2     ;       ; 3.167 ; Fall       ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+---------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; AUD_ADCLRCK ; GPIO_LRCLK  ; 6.083 ;    ;    ; 7.388 ;
; AUD_BCLK    ; GPIO_BCLK   ; 6.202 ;    ;    ; 7.037 ;
+-------------+-------------+-------+----+----+-------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; AUD_ADCLRCK ; GPIO_LRCLK  ; 5.152 ;    ;    ; 6.414 ;
; AUD_BCLK    ; GPIO_BCLK   ; 4.848 ;    ;    ; 5.670 ;
+-------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------+
; Output Enable Times                                                       ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; FPGA_I2C_SDAT ; Clock      ; 7.350 ; 7.364 ; Rise       ; Clock           ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Output Enable Times                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; FPGA_I2C_SDAT ; Clock      ; 6.693 ; 6.706 ; Rise       ; Clock           ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Output Disable Times                                                              ;
+---------------+------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+------------+-----------+-----------+------------+-----------------+
; FPGA_I2C_SDAT ; Clock      ; 8.260     ; 8.246     ; Rise       ; Clock           ;
+---------------+------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                      ;
+---------------+------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+------------+-----------+-----------+------------+-----------------+
; FPGA_I2C_SDAT ; Clock      ; 7.554     ; 7.541     ; Rise       ; Clock           ;
+---------------+------------+-----------+-----------+------------+-----------------+


-----------------------------------------------
; Fast 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1100mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; Clock ; 17.242 ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1100mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; Clock ; 0.124 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1100mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1100mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Minimum Pulse Width Summary                                                                  ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                     ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0] ; 0.714 ; 0.000         ;
; Clock                                                                                     ; 8.458 ; 0.000         ;
; Clock2                                                                                    ; 9.286 ; 0.000         ;
+-------------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_ADCLRCK ; Clock      ; 0.763 ; 1.875 ; Rise       ; Clock           ;
; AUD_BCLK    ; Clock      ; 0.914 ; 2.112 ; Rise       ; Clock           ;
; AUD_DACLRCK ; Clock      ; 0.310 ; 1.319 ; Rise       ; Clock           ;
; KEY[*]      ; Clock      ; 1.826 ; 2.734 ; Rise       ; Clock           ;
;  KEY[0]     ; Clock      ; 1.826 ; 2.734 ; Rise       ; Clock           ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_ADCLRCK ; Clock      ; -0.192 ; -1.241 ; Rise       ; Clock           ;
; AUD_BCLK    ; Clock      ; -0.336 ; -1.446 ; Rise       ; Clock           ;
; AUD_DACLRCK ; Clock      ; 0.249  ; -0.708 ; Rise       ; Clock           ;
; KEY[*]      ; Clock      ; 0.116  ; -0.927 ; Rise       ; Clock           ;
;  KEY[0]     ; Clock      ; 0.116  ; -0.927 ; Rise       ; Clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                 ;
+---------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                             ;
+---------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------------+
; AUD_DACDAT    ; Clock      ; 5.717 ; 6.303 ; Rise       ; Clock                                                                                       ;
; FPGA_I2C_SCLK ; Clock      ; 5.816 ; 6.406 ; Rise       ; Clock                                                                                       ;
; FPGA_I2C_SDAT ; Clock      ; 7.129 ; 7.748 ; Rise       ; Clock                                                                                       ;
; AUD_XCK       ; Clock2     ; 4.026 ;       ; Rise       ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; AUD_XCK       ; Clock2     ;       ; 3.930 ; Fall       ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+---------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                         ;
+---------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                             ;
+---------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------------+
; AUD_DACDAT    ; Clock      ; 5.245 ; 5.725 ; Rise       ; Clock                                                                                       ;
; FPGA_I2C_SCLK ; Clock      ; 5.374 ; 5.899 ; Rise       ; Clock                                                                                       ;
; FPGA_I2C_SDAT ; Clock      ; 5.853 ; 6.399 ; Rise       ; Clock                                                                                       ;
; AUD_XCK       ; Clock2     ; 3.017 ;       ; Rise       ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; AUD_XCK       ; Clock2     ;       ; 2.926 ; Fall       ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+---------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; AUD_ADCLRCK ; GPIO_LRCLK  ; 5.487 ;    ;    ; 6.826 ;
; AUD_BCLK    ; GPIO_BCLK   ; 5.905 ;    ;    ; 6.775 ;
+-------------+-------------+-------+----+----+-------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; AUD_ADCLRCK ; GPIO_LRCLK  ; 4.589 ;    ;    ; 5.847 ;
; AUD_BCLK    ; GPIO_BCLK   ; 4.560 ;    ;    ; 5.417 ;
+-------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------+
; Output Enable Times                                                       ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; FPGA_I2C_SDAT ; Clock      ; 6.836 ; 6.840 ; Rise       ; Clock           ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Output Enable Times                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; FPGA_I2C_SDAT ; Clock      ; 6.197 ; 6.200 ; Rise       ; Clock           ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Output Disable Times                                                              ;
+---------------+------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+------------+-----------+-----------+------------+-----------------+
; FPGA_I2C_SDAT ; Clock      ; 7.534     ; 7.530     ; Rise       ; Clock           ;
+---------------+------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                      ;
+---------------+------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+------------+-----------+-----------+------------+-----------------+
; FPGA_I2C_SDAT ; Clock      ; 6.848     ; 6.845     ; Rise       ; Clock           ;
+---------------+------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Fast 1100mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                    ;
+--------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                                      ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                           ; 14.898 ; 0.124 ; N/A      ; N/A     ; 0.714               ;
;  Clock                                                                                     ; 14.898 ; 0.124 ; N/A      ; N/A     ; 8.458               ;
;  Clock2                                                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 9.286               ;
;  my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0] ; N/A    ; N/A   ; N/A      ; N/A     ; 0.714               ;
; Design-wide TNS                                                                            ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  Clock                                                                                     ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  Clock2                                                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0] ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_ADCLRCK ; Clock      ; 1.655 ; 2.404 ; Rise       ; Clock           ;
; AUD_BCLK    ; Clock      ; 1.871 ; 2.831 ; Rise       ; Clock           ;
; AUD_DACLRCK ; Clock      ; 0.788 ; 1.466 ; Rise       ; Clock           ;
; KEY[*]      ; Clock      ; 3.562 ; 4.062 ; Rise       ; Clock           ;
;  KEY[0]     ; Clock      ; 3.562 ; 4.062 ; Rise       ; Clock           ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_ADCLRCK ; Clock      ; -0.192 ; -0.956 ; Rise       ; Clock           ;
; AUD_BCLK    ; Clock      ; -0.336 ; -1.286 ; Rise       ; Clock           ;
; AUD_DACLRCK ; Clock      ; 0.493  ; -0.136 ; Rise       ; Clock           ;
; KEY[*]      ; Clock      ; 0.200  ; -0.550 ; Rise       ; Clock           ;
;  KEY[0]     ; Clock      ; 0.200  ; -0.550 ; Rise       ; Clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                   ;
+---------------+------------+--------+--------+------------+---------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                             ;
+---------------+------------+--------+--------+------------+---------------------------------------------------------------------------------------------+
; AUD_DACDAT    ; Clock      ; 10.271 ; 11.033 ; Rise       ; Clock                                                                                       ;
; FPGA_I2C_SCLK ; Clock      ; 10.103 ; 10.937 ; Rise       ; Clock                                                                                       ;
; FPGA_I2C_SDAT ; Clock      ; 12.538 ; 13.375 ; Rise       ; Clock                                                                                       ;
; AUD_XCK       ; Clock2     ; 7.271  ;        ; Rise       ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; AUD_XCK       ; Clock2     ;        ; 7.113  ; Fall       ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+---------------+------------+--------+--------+------------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                         ;
+---------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                             ;
+---------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------------+
; AUD_DACDAT    ; Clock      ; 5.245 ; 5.725 ; Rise       ; Clock                                                                                       ;
; FPGA_I2C_SCLK ; Clock      ; 5.374 ; 5.899 ; Rise       ; Clock                                                                                       ;
; FPGA_I2C_SDAT ; Clock      ; 5.853 ; 6.399 ; Rise       ; Clock                                                                                       ;
; AUD_XCK       ; Clock2     ; 3.017 ;       ; Rise       ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; AUD_XCK       ; Clock2     ;       ; 2.926 ; Fall       ; my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+---------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Propagation Delay                                     ;
+-------------+-------------+--------+----+----+--------+
; Input Port  ; Output Port ; RR     ; RF ; FR ; FF     ;
+-------------+-------------+--------+----+----+--------+
; AUD_ADCLRCK ; GPIO_LRCLK  ; 10.523 ;    ;    ; 11.405 ;
; AUD_BCLK    ; GPIO_BCLK   ; 10.844 ;    ;    ; 11.230 ;
+-------------+-------------+--------+----+----+--------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; AUD_ADCLRCK ; GPIO_LRCLK  ; 4.589 ;    ;    ; 5.847 ;
; AUD_BCLK    ; GPIO_BCLK   ; 4.560 ;    ;    ; 5.417 ;
+-------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; FPGA_I2C_SCLK ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_BCLK     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_LRCLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_I2C_SDAT ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------+
; Input Transition Times                                           ;
+---------------+--------------+-----------------+-----------------+
; Pin           ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------+--------------+-----------------+-----------------+
; AUD_ADCDAT    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_I2C_SDAT ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK2_50     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_DIN      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FPGA_I2C_SCLK ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; GPIO_BCLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-07 V                   ; 2.36 V              ; -0.0231 V           ; 0.14 V                               ; 0.089 V                              ; 4.52e-10 s                  ; 4.35e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.07e-07 V                  ; 2.36 V             ; -0.0231 V          ; 0.14 V                              ; 0.089 V                             ; 4.52e-10 s                 ; 4.35e-10 s                 ; No                        ; Yes                       ;
; GPIO_LRCLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.6e-07 V                    ; 2.41 V              ; -0.0463 V           ; 0.201 V                              ; 0.131 V                              ; 4.61e-10 s                  ; 4.53e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.6e-07 V                   ; 2.41 V             ; -0.0463 V          ; 0.201 V                             ; 0.131 V                             ; 4.61e-10 s                 ; 4.53e-10 s                 ; No                        ; Yes                       ;
; FPGA_I2C_SDAT ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FPGA_I2C_SCLK ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_BCLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.49e-05 V                   ; 2.34 V              ; -0.0118 V           ; 0.182 V                              ; 0.051 V                              ; 4.81e-10 s                  ; 4.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.49e-05 V                  ; 2.34 V             ; -0.0118 V          ; 0.182 V                             ; 0.051 V                             ; 4.81e-10 s                 ; 4.83e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_LRCLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.96e-05 V                   ; 2.38 V              ; -0.0306 V           ; 0.23 V                               ; 0.206 V                              ; 4.83e-10 s                  ; 5.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.96e-05 V                  ; 2.38 V             ; -0.0306 V          ; 0.23 V                              ; 0.206 V                             ; 4.83e-10 s                 ; 5.01e-10 s                 ; No                        ; Yes                       ;
; FPGA_I2C_SDAT ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FPGA_I2C_SCLK ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; GPIO_BCLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.54e-06 V                   ; 2.81 V              ; -0.0578 V           ; 0.303 V                              ; 0.28 V                               ; 2.93e-10 s                  ; 3.01e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 3.54e-06 V                  ; 2.81 V             ; -0.0578 V          ; 0.303 V                             ; 0.28 V                              ; 2.93e-10 s                 ; 3.01e-10 s                 ; No                        ; No                        ;
; GPIO_LRCLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.25e-06 V                   ; 2.9 V               ; -0.107 V            ; 0.378 V                              ; 0.16 V                               ; 2.87e-10 s                  ; 4.28e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 4.25e-06 V                  ; 2.9 V              ; -0.107 V           ; 0.378 V                             ; 0.16 V                              ; 2.87e-10 s                 ; 4.28e-10 s                 ; No                        ; No                        ;
; FPGA_I2C_SDAT ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FPGA_I2C_SCLK ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; GPIO_BCLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000213 V                   ; 2.79 V              ; -0.0324 V           ; 0.139 V                              ; 0.119 V                              ; 4.42e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000213 V                  ; 2.79 V             ; -0.0324 V          ; 0.139 V                             ; 0.119 V                             ; 4.42e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; GPIO_LRCLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000247 V                   ; 2.85 V              ; -0.0711 V           ; 0.204 V                              ; 0.181 V                              ; 4.55e-10 s                  ; 4.49e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000247 V                  ; 2.85 V             ; -0.0711 V          ; 0.204 V                             ; 0.181 V                             ; 4.55e-10 s                 ; 4.49e-10 s                 ; No                        ; No                        ;
; FPGA_I2C_SDAT ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock      ; Clock    ; 5160     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock      ; Clock    ; 5160     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 229   ; 229  ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 19    ; 19   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition
    Info: Processing started: Sat Feb 10 20:15:57 2018
Info: Command: quartus_sta part1 -c part1
Info: qsta_default_script.tcl version: #11
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'part1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|refclkin} -divide_by 2 -multiply_by 28 -duty_cycle 50.00 -name {my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]} {my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 31 -duty_cycle 50.00 -name {my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk} {my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register i2s_receive:rx1|data_right[15] is being clocked by AUD_BCLK
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0] with master clock period: 20.000 found on PLL node: my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0] does not match the master clock period requirement: 37.036
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Info (332146): Worst-case setup slack is 14.950
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.950               0.000 Clock 
Info (332146): Worst-case hold slack is 0.222
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.222               0.000 Clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.714
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.714               0.000 my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     8.918               0.000 Clock 
    Info (332119):     9.670               0.000 Clock2 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register i2s_receive:rx1|data_right[15] is being clocked by AUD_BCLK
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0] with master clock period: 20.000 found on PLL node: my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0] does not match the master clock period requirement: 37.036
Info (332146): Worst-case setup slack is 14.898
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.898               0.000 Clock 
Info (332146): Worst-case hold slack is 0.204
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.204               0.000 Clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.714
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.714               0.000 my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     8.953               0.000 Clock 
    Info (332119):     9.673               0.000 Clock2 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register i2s_receive:rx1|data_right[15] is being clocked by AUD_BCLK
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0] with master clock period: 20.000 found on PLL node: my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0] does not match the master clock period requirement: 37.036
Info (332146): Worst-case setup slack is 17.079
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.079               0.000 Clock 
Info (332146): Worst-case hold slack is 0.136
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.136               0.000 Clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.714
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.714               0.000 my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     8.504               0.000 Clock 
    Info (332119):     9.336               0.000 Clock2 
Info: Analyzing Fast 1100mV 0C Model
Warning (332060): Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register i2s_receive:rx1|data_right[15] is being clocked by AUD_BCLK
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0] with master clock period: 20.000 found on PLL node: my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0] does not match the master clock period requirement: 37.036
Info (332146): Worst-case setup slack is 17.242
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.242               0.000 Clock 
Info (332146): Worst-case hold slack is 0.124
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.124               0.000 Clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.714
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.714               0.000 my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     8.458               0.000 Clock 
    Info (332119):     9.286               0.000 Clock2 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 1130 megabytes
    Info: Processing ended: Sat Feb 10 20:16:04 2018
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


