Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : iir_filter
Version: Z-2007.03-SP1
Date   : Wed Mar 20 01:32:35 2019
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: DP/reg_b_i_2/Q_reg[3]
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: DP/MULT_cp2p2/add_3994/CLOCK_r_REG34_S5
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  iir_filter         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DP/reg_b_i_2/Q_reg[3]/CK (DFFR_X1)                      0.00       0.00 r
  DP/reg_b_i_2/Q_reg[3]/QN (DFFR_X1)                      0.07       0.07 f
  U26412/Z (BUF_X1)                                       0.04       0.11 f
  U17575/ZN (AND2_X1)                                     0.04       0.15 f
  U21624/Z (MUX2_X1)                                      0.07       0.21 f
  U11441/ZN (OR2_X1)                                      0.06       0.27 f
  U11440/ZN (XNOR2_X1)                                    0.05       0.33 r
  U11442/ZN (XNOR2_X1)                                    0.07       0.40 r
  U26478/ZN (XNOR2_X1)                                    0.07       0.47 r
  U11052/ZN (OAI22_X1)                                    0.05       0.52 f
  U13421/ZN (OAI21_X1)                                    0.05       0.57 r
  U21640/ZN (NAND2_X1)                                    0.04       0.61 f
  U21657/S (FA_X1)                                        0.14       0.75 r
  U21699/ZN (INV_X1)                                      0.03       0.77 f
  U21700/S (FA_X1)                                        0.12       0.90 f
  U21751/ZN (OAI21_X1)                                    0.05       0.94 r
  U21752/ZN (NAND2_X1)                                    0.03       0.97 f
  DP/MULT_cp2p2/add_3994/A[26] (iir_filter_DW01_add_8)
                                                          0.00       0.97 f
  DP/MULT_cp2p2/add_3994/U516/ZN (OR2_X1)                 0.07       1.04 f
  DP/MULT_cp2p2/add_3994/U465/ZN (AOI21_X1)               0.04       1.09 r
  DP/MULT_cp2p2/add_3994/U636/ZN (OAI21_X1)               0.03       1.12 f
  DP/MULT_cp2p2/add_3994/U681/ZN (AOI21_X1)               0.05       1.17 r
  DP/MULT_cp2p2/add_3994/U687/ZN (OAI21_X1)               0.03       1.21 f
  DP/MULT_cp2p2/add_3994/CLOCK_r_REG34_S5/D (DFFR_X1)     0.01       1.22 f
  data arrival time                                                  1.22

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  DP/MULT_cp2p2/add_3994/CLOCK_r_REG34_S5/CK (DFFR_X1)
                                                          0.00      -0.07 r
  library setup time                                     -0.04      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.33


1
