// Seed: 3416681866
module module_0;
  initial id_1 = #1 1;
  wire id_2;
  generate
    wire id_3;
  endgenerate
endmodule
module module_1 (
    output tri id_0,
    output tri id_1,
    input supply0 id_2,
    output tri0 id_3,
    input supply1 id_4,
    input wor id_5,
    input tri id_6,
    output supply1 id_7,
    output uwire id_8,
    input tri id_9,
    output tri1 id_10,
    input uwire id_11,
    input tri1 id_12,
    input tri1 id_13,
    input wor id_14
);
  wire id_16 = id_12;
  wire id_17;
  wire id_18;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_0 = 1;
  wire id_19;
endmodule
