module tb_fir_filter;
  reg clk, rst;
  reg [7:0] x_in;
  wire [15:0] y_out;
  fir_filter uut(.clk(clk), .rst(rst), .x_in(x_in), .y_out(y_out));
  initial begin
    clk = 0;
    forever #5 clk = ~clk;
  end
  initial begin
    rst = 1;
    x_in = 0;
    #10 rst = 0;

    #10 x_in = 8'd5;
    #10 x_in = 8'd10;
    #10 x_in = 8'd15;
    #10 x_in = 8'd0;
    #10 x_in = 8'd5;
    #10 x_in = 8'd0;
    #30 $finish;
  end
endmodule
