

================================================================
== Vivado HLS Report for 'hier_func'
================================================================
* Date:           Mon Nov 18 16:03:54 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        tancoeff
* Solution:       tancoeff
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.433|        0.90|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+----------+
    |   Latency   |   Interval  | Pipeline |
    |  min |  max |  min |  max |   Type   |
    +------+------+------+------+----------+
    |  4127|  4127|  4100|  4100| dataflow |
    +------+------+------+------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 5, States = { 1 2 3 4 5 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 6 [1/1] (1.00ns)   --->   "%tancalc_input_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %tancalc_input_V)"   --->   Operation 6 'read' 'tancalc_input_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%stream_array_line_0_V_V = alloca i10, align 2" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 7 'alloca' 'stream_array_line_0_V_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%stream_array_line_1_V_V = alloca i10, align 2" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 8 'alloca' 'stream_array_line_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 16> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%stream_array_line_2_V_V = alloca i10, align 2" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 9 'alloca' 'stream_array_line_2_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 16> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%stream_array_line_3_V_V = alloca i10, align 2" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 10 'alloca' 'stream_array_line_3_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 16> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%stream_array_line_4_V_V = alloca i10, align 2" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 11 'alloca' 'stream_array_line_4_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 16> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%stream_array_line_5_V_V = alloca i10, align 2" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 12 'alloca' 'stream_array_line_5_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 16> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%stream_array_line_6_V_V = alloca i10, align 2" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 13 'alloca' 'stream_array_line_6_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 16> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%stream_array_line_7_V_V = alloca i10, align 2" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 14 'alloca' 'stream_array_line_7_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 16> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%stream_array_line_8_V_V = alloca i10, align 2" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 15 'alloca' 'stream_array_line_8_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 16> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%stream_array_line_9_V_V = alloca i10, align 2" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 16 'alloca' 'stream_array_line_9_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 16> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%stream_array_line_10_V_V = alloca i10, align 2" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 17 'alloca' 'stream_array_line_10_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 16> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%stream_array_line_11_V_V = alloca i10, align 2" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 18 'alloca' 'stream_array_line_11_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 16> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%stream_array_line_12_V_V = alloca i10, align 2" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 19 'alloca' 'stream_array_line_12_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 16> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%stream_array_line_13_V_V = alloca i10, align 2" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 20 'alloca' 'stream_array_line_13_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 16> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%stream_array_line_14_V_V = alloca i10, align 2" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 21 'alloca' 'stream_array_line_14_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 16> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%stream_array_line_15_V_V = alloca i10, align 2" [tancoeff/tancoeff/hier_func.cpp:11]   --->   Operation 22 'alloca' 'stream_array_line_15_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 16> <FIFO>
ST_1 : Operation 23 [2/2] (0.00ns)   --->   "call fastcc void @tancalc(i16* %gmem0, i64 %tancalc_input_V_read, i10* %stream_array_line_1_V_V, i10* %stream_array_line_2_V_V, i10* %stream_array_line_3_V_V, i10* %stream_array_line_4_V_V, i10* %stream_array_line_5_V_V, i10* %stream_array_line_6_V_V, i10* %stream_array_line_7_V_V, i10* %stream_array_line_8_V_V, i10* %stream_array_line_9_V_V, i10* %stream_array_line_10_V_V, i10* %stream_array_line_11_V_V, i10* %stream_array_line_12_V_V, i10* %stream_array_line_13_V_V, i10* %stream_array_line_14_V_V, i10* %stream_array_line_15_V_V)" [tancoeff/tancoeff/hier_func.cpp:13]   --->   Operation 23 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (0.00ns)   --->   "call fastcc void @tancalc(i16* %gmem0, i64 %tancalc_input_V_read, i10* %stream_array_line_1_V_V, i10* %stream_array_line_2_V_V, i10* %stream_array_line_3_V_V, i10* %stream_array_line_4_V_V, i10* %stream_array_line_5_V_V, i10* %stream_array_line_6_V_V, i10* %stream_array_line_7_V_V, i10* %stream_array_line_8_V_V, i10* %stream_array_line_9_V_V, i10* %stream_array_line_10_V_V, i10* %stream_array_line_11_V_V, i10* %stream_array_line_12_V_V, i10* %stream_array_line_13_V_V, i10* %stream_array_line_14_V_V, i10* %stream_array_line_15_V_V)" [tancoeff/tancoeff/hier_func.cpp:13]   --->   Operation 24 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.90>
ST_3 : Operation 25 [2/2] (0.90ns)   --->   "call fastcc void @fifo(i10* %stream_array_line_0_V_V, i10* %stream_array_line_1_V_V, i10* %stream_array_line_2_V_V, i10* %stream_array_line_3_V_V, i10* %stream_array_line_4_V_V, i10* %stream_array_line_5_V_V, i10* %stream_array_line_6_V_V, i10* %stream_array_line_7_V_V, i10* %stream_array_line_8_V_V, i10* %stream_array_line_9_V_V, i10* %stream_array_line_10_V_V, i10* %stream_array_line_11_V_V, i10* %stream_array_line_12_V_V, i10* %stream_array_line_13_V_V, i10* %stream_array_line_14_V_V, i10* %stream_array_line_15_V_V, i16* %fifo_output_V_V)" [tancoeff/tancoeff/hier_func.cpp:14]   --->   Operation 25 'call' <Predicate = true> <Delay = 0.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 26 [1/2] (0.00ns)   --->   "call fastcc void @fifo(i10* %stream_array_line_0_V_V, i10* %stream_array_line_1_V_V, i10* %stream_array_line_2_V_V, i10* %stream_array_line_3_V_V, i10* %stream_array_line_4_V_V, i10* %stream_array_line_5_V_V, i10* %stream_array_line_6_V_V, i10* %stream_array_line_7_V_V, i10* %stream_array_line_8_V_V, i10* %stream_array_line_9_V_V, i10* %stream_array_line_10_V_V, i10* %stream_array_line_11_V_V, i10* %stream_array_line_12_V_V, i10* %stream_array_line_13_V_V, i10* %stream_array_line_14_V_V, i10* %stream_array_line_15_V_V, i16* %fifo_output_V_V)" [tancoeff/tancoeff/hier_func.cpp:14]   --->   Operation 26 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %gmem0), !map !135"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str110) nounwind" [tancoeff/tancoeff/hier_func.cpp:9]   --->   Operation 28 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %fifo_output_V_V), !map !141"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @hier_func_str) nounwind"   --->   Operation 30 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @stream_array_OC_line_LF_1_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i10* %stream_array_line_1_V_V, i10* %stream_array_line_1_V_V)"   --->   Operation 31 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %stream_array_line_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @stream_array_OC_line_LF_2_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i10* %stream_array_line_2_V_V, i10* %stream_array_line_2_V_V)"   --->   Operation 33 'specchannel' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %stream_array_line_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @stream_array_OC_line_LF_3_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i10* %stream_array_line_3_V_V, i10* %stream_array_line_3_V_V)"   --->   Operation 35 'specchannel' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %stream_array_line_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @stream_array_OC_line_LF_4_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i10* %stream_array_line_4_V_V, i10* %stream_array_line_4_V_V)"   --->   Operation 37 'specchannel' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %stream_array_line_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @stream_array_OC_line_LF_5_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i10* %stream_array_line_5_V_V, i10* %stream_array_line_5_V_V)"   --->   Operation 39 'specchannel' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %stream_array_line_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @stream_array_OC_line_LF_6_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i10* %stream_array_line_6_V_V, i10* %stream_array_line_6_V_V)"   --->   Operation 41 'specchannel' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %stream_array_line_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @stream_array_OC_line_LF_7_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i10* %stream_array_line_7_V_V, i10* %stream_array_line_7_V_V)"   --->   Operation 43 'specchannel' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %stream_array_line_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @stream_array_OC_line_LF_8_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i10* %stream_array_line_8_V_V, i10* %stream_array_line_8_V_V)"   --->   Operation 45 'specchannel' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %stream_array_line_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @stream_array_OC_line_LF_9_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i10* %stream_array_line_9_V_V, i10* %stream_array_line_9_V_V)"   --->   Operation 47 'specchannel' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %stream_array_line_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_10_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i10* %stream_array_line_10_V_V, i10* %stream_array_line_10_V_V)"   --->   Operation 49 'specchannel' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %stream_array_line_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_11_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i10* %stream_array_line_11_V_V, i10* %stream_array_line_11_V_V)"   --->   Operation 51 'specchannel' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %stream_array_line_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_12_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i10* %stream_array_line_12_V_V, i10* %stream_array_line_12_V_V)"   --->   Operation 53 'specchannel' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %stream_array_line_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_13_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i10* %stream_array_line_13_V_V, i10* %stream_array_line_13_V_V)"   --->   Operation 55 'specchannel' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %stream_array_line_13_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_14_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i10* %stream_array_line_14_V_V, i10* %stream_array_line_14_V_V)"   --->   Operation 57 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %stream_array_line_14_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @stream_array_OC_line_LF_15_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i10* %stream_array_line_15_V_V, i10* %stream_array_line_15_V_V)"   --->   Operation 59 'specchannel' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %stream_array_line_15_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %gmem0, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 640, [6 x i8]* @p_str211, [6 x i8]* @p_str312, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110) nounwind" [tancoeff/tancoeff/hier_func.cpp:4]   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %fifo_output_V_V, [5 x i8]* @p_str413, i32 1, i32 1, [5 x i8]* @p_str514, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110, [1 x i8]* @p_str110, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110)" [tancoeff/tancoeff/hier_func.cpp:5]   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %tancalc_input_V, [10 x i8]* @p_str615, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 0, [8 x i8]* @p_str716, [1 x i8]* @p_str110, [1 x i8]* @p_str110, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110) nounwind" [tancoeff/tancoeff/hier_func.cpp:6]   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str615, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 0, [8 x i8]* @p_str716, [1 x i8]* @p_str110, [1 x i8]* @p_str110, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110) nounwind" [tancoeff/tancoeff/hier_func.cpp:7]   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "ret void" [tancoeff/tancoeff/hier_func.cpp:15]   --->   Operation 65 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'tancalc_input_V' [8]  (1 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0.908ns
The critical path consists of the following:
	'call' operation ('call_ln14', tancoeff/tancoeff/hier_func.cpp:14) to 'fifo' [60]  (0.908 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
