# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ALU.srcs/sources_1/new/RegBank.vhd" \
"../../../../ALU.srcs/sim_1/new/test_BR.vhd" \

# Do not sort compile order
nosort
