Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file
/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/Xcv5PcieMast
er/coregen/coregen.cgp.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'pcie_fifo'...
Applying external generics to 'pcie_fifo'...
Delivering associated files for 'pcie_fifo'...
WARNING:sim - Component fifo_generator_v9_2 does not have a valid model name for
   VHDL synthesis
Delivering EJava files for 'pcie_fifo'...
Generating implementation netlist for 'pcie_fifo'...
INFO:sim - Pre-processing HDL files for 'pcie_fifo'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'pcie_fifo'
Running ngcbuild...
Writing VHO instantiation template for 'pcie_fifo'...
Writing VHDL instantiation wrapper for 'pcie_fifo'...
Writing VHDL behavioral simulation model for 'pcie_fifo'...
WARNING:sim - Overwriting existing file
   /afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/Xcv5PcieM
   aster/coregen/tmp/_cg/pcie_fifo/doc/fifo_generator_v9_2_vinfo.html with file
   from view xilinx_documentation
Delivered 3 files into directory
/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/Xcv5PcieMast
er/coregen/tmp/_cg/pcie_fifo
Delivered 1 file into directory
/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/Xcv5PcieMast
er/coregen/tmp/_cg/pcie_fifo
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'pcie_fifo'...
Generating ISE project...
XCO file found: pcie_fifo.xco
XMDF file found: pcie_fifo_xmdf.tcl
Adding
/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/Xcv5PcieMast
er/coregen/tmp/_cg/pcie_fifo.asy -view all -origin_type imported
Adding
/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/Xcv5PcieMast
er/coregen/tmp/_cg/pcie_fifo.ngc -view all -origin_type created
Checking file
"/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/Xcv5PcieMas
ter/coregen/tmp/_cg/pcie_fifo.ngc" for project device match ...
File
"/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/Xcv5PcieMas
ter/coregen/tmp/_cg/pcie_fifo.ngc" device information matches project device.
Adding
/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/Xcv5PcieMast
er/coregen/tmp/_cg/pcie_fifo.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/Xcv5Pcie
   Master/coregen/tmp/_cg/pcie_fifo.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/Xcv5PcieMast
er/coregen/tmp/_cg/pcie_fifo.vho -view all -origin_type imported
Adding
/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/Xcv5PcieMast
er/coregen/tmp/_cg/pcie_fifo_synth.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/Xcv5Pcie
   Master/coregen/tmp/_cg/pcie_fifo_synth.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'pcie_fifo' found in library 'work'
WARNING:ProjectMgmt -   
   "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/Xcv5Pcie
   Master/coregen/tmp/_cg/pcie_fifo.vhd" line 43 (active)
WARNING:ProjectMgmt -   
   "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/modules/Xcv5Pcie
   Master/coregen/tmp/_cg/pcie_fifo_synth.vhd" line 57 
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/pcie_fifo"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Closed project file.
