#[doc = "Register `CPUIMR2` reader"]
pub type R = crate::R<CPUIMR2_SPEC>;
#[doc = "Register `CPUIMR2` writer"]
pub type W = crate::W<CPUIMR2_SPEC>;
#[doc = "Field `MR0` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR0_R = crate::BitReader;
#[doc = "Field `MR0` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR0_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `MR1` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR1_R = crate::BitReader;
#[doc = "Field `MR1` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR1_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `MR2` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR2_R = crate::BitReader;
#[doc = "Field `MR2` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR2_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `MR3` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR3_R = crate::BitReader;
#[doc = "Field `MR3` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR3_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `MR4` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR4_R = crate::BitReader;
#[doc = "Field `MR4` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR4_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `MR5` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR5_R = crate::BitReader;
#[doc = "Field `MR5` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR5_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `MR6` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR6_R = crate::BitReader;
#[doc = "Field `MR6` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR6_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `MR7` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR7_R = crate::BitReader;
#[doc = "Field `MR7` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR7_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `MR8` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR8_R = crate::BitReader;
#[doc = "Field `MR8` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR8_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `MR9` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR9_R = crate::BitReader;
#[doc = "Field `MR9` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR9_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `MR10` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR10_R = crate::BitReader;
#[doc = "Field `MR10` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR10_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `MR11` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR11_R = crate::BitReader;
#[doc = "Field `MR11` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR11_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `MR12` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR12_R = crate::BitReader;
#[doc = "Field `MR12` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR12_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `MR14` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR14_R = crate::BitReader;
#[doc = "Field `MR14` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR14_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `MR15` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR15_R = crate::BitReader;
#[doc = "Field `MR15` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR15_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `MR16` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR16_R = crate::BitReader;
#[doc = "Field `MR16` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR16_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `MR17` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR17_R = crate::BitReader;
#[doc = "Field `MR17` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR17_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `MR18` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR18_R = crate::BitReader;
#[doc = "Field `MR18` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR18_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `MR19` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR19_R = crate::BitReader;
#[doc = "Field `MR19` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR19_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `MR20` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR20_R = crate::BitReader;
#[doc = "Field `MR20` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR20_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `MR21` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR21_R = crate::BitReader;
#[doc = "Field `MR21` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR21_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `MR22` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR22_R = crate::BitReader;
#[doc = "Field `MR22` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR22_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `MR23` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR23_R = crate::BitReader;
#[doc = "Field `MR23` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR23_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `MR24` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR24_R = crate::BitReader;
#[doc = "Field `MR24` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR24_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `MR25` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR25_R = crate::BitReader;
#[doc = "Field `MR25` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR25_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `MR26` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR26_R = crate::BitReader;
#[doc = "Field `MR26` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR26_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `MR27` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR27_R = crate::BitReader;
#[doc = "Field `MR27` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR27_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `MR28` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR28_R = crate::BitReader;
#[doc = "Field `MR28` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR28_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `MR29` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR29_R = crate::BitReader;
#[doc = "Field `MR29` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR29_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `MR30` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR30_R = crate::BitReader;
#[doc = "Field `MR30` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR30_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `MR31` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR31_R = crate::BitReader;
#[doc = "Field `MR31` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type MR31_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
impl R {
    #[doc = "Bit 0 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr0(&self) -> MR0_R {
        MR0_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr1(&self) -> MR1_R {
        MR1_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr2(&self) -> MR2_R {
        MR2_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr3(&self) -> MR3_R {
        MR3_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr4(&self) -> MR4_R {
        MR4_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr5(&self) -> MR5_R {
        MR5_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr6(&self) -> MR6_R {
        MR6_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr7(&self) -> MR7_R {
        MR7_R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr8(&self) -> MR8_R {
        MR8_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr9(&self) -> MR9_R {
        MR9_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr10(&self) -> MR10_R {
        MR10_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr11(&self) -> MR11_R {
        MR11_R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr12(&self) -> MR12_R {
        MR12_R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 14 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr14(&self) -> MR14_R {
        MR14_R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr15(&self) -> MR15_R {
        MR15_R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr16(&self) -> MR16_R {
        MR16_R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr17(&self) -> MR17_R {
        MR17_R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr18(&self) -> MR18_R {
        MR18_R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr19(&self) -> MR19_R {
        MR19_R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr20(&self) -> MR20_R {
        MR20_R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr21(&self) -> MR21_R {
        MR21_R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr22(&self) -> MR22_R {
        MR22_R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr23(&self) -> MR23_R {
        MR23_R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr24(&self) -> MR24_R {
        MR24_R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr25(&self) -> MR25_R {
        MR25_R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr26(&self) -> MR26_R {
        MR26_R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr27(&self) -> MR27_R {
        MR27_R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr28(&self) -> MR28_R {
        MR28_R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr29(&self) -> MR29_R {
        MR29_R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr30(&self) -> MR30_R {
        MR30_R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr31(&self) -> MR31_R {
        MR31_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    #[must_use]
    pub fn mr0(&mut self) -> MR0_W<CPUIMR2_SPEC, 0> {
        MR0_W::new(self)
    }
    #[doc = "Bit 1 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    #[must_use]
    pub fn mr1(&mut self) -> MR1_W<CPUIMR2_SPEC, 1> {
        MR1_W::new(self)
    }
    #[doc = "Bit 2 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    #[must_use]
    pub fn mr2(&mut self) -> MR2_W<CPUIMR2_SPEC, 2> {
        MR2_W::new(self)
    }
    #[doc = "Bit 3 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    #[must_use]
    pub fn mr3(&mut self) -> MR3_W<CPUIMR2_SPEC, 3> {
        MR3_W::new(self)
    }
    #[doc = "Bit 4 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    #[must_use]
    pub fn mr4(&mut self) -> MR4_W<CPUIMR2_SPEC, 4> {
        MR4_W::new(self)
    }
    #[doc = "Bit 5 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    #[must_use]
    pub fn mr5(&mut self) -> MR5_W<CPUIMR2_SPEC, 5> {
        MR5_W::new(self)
    }
    #[doc = "Bit 6 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    #[must_use]
    pub fn mr6(&mut self) -> MR6_W<CPUIMR2_SPEC, 6> {
        MR6_W::new(self)
    }
    #[doc = "Bit 7 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    #[must_use]
    pub fn mr7(&mut self) -> MR7_W<CPUIMR2_SPEC, 7> {
        MR7_W::new(self)
    }
    #[doc = "Bit 8 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    #[must_use]
    pub fn mr8(&mut self) -> MR8_W<CPUIMR2_SPEC, 8> {
        MR8_W::new(self)
    }
    #[doc = "Bit 9 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    #[must_use]
    pub fn mr9(&mut self) -> MR9_W<CPUIMR2_SPEC, 9> {
        MR9_W::new(self)
    }
    #[doc = "Bit 10 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    #[must_use]
    pub fn mr10(&mut self) -> MR10_W<CPUIMR2_SPEC, 10> {
        MR10_W::new(self)
    }
    #[doc = "Bit 11 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    #[must_use]
    pub fn mr11(&mut self) -> MR11_W<CPUIMR2_SPEC, 11> {
        MR11_W::new(self)
    }
    #[doc = "Bit 12 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    #[must_use]
    pub fn mr12(&mut self) -> MR12_W<CPUIMR2_SPEC, 12> {
        MR12_W::new(self)
    }
    #[doc = "Bit 14 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    #[must_use]
    pub fn mr14(&mut self) -> MR14_W<CPUIMR2_SPEC, 14> {
        MR14_W::new(self)
    }
    #[doc = "Bit 15 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    #[must_use]
    pub fn mr15(&mut self) -> MR15_W<CPUIMR2_SPEC, 15> {
        MR15_W::new(self)
    }
    #[doc = "Bit 16 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    #[must_use]
    pub fn mr16(&mut self) -> MR16_W<CPUIMR2_SPEC, 16> {
        MR16_W::new(self)
    }
    #[doc = "Bit 17 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    #[must_use]
    pub fn mr17(&mut self) -> MR17_W<CPUIMR2_SPEC, 17> {
        MR17_W::new(self)
    }
    #[doc = "Bit 18 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    #[must_use]
    pub fn mr18(&mut self) -> MR18_W<CPUIMR2_SPEC, 18> {
        MR18_W::new(self)
    }
    #[doc = "Bit 19 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    #[must_use]
    pub fn mr19(&mut self) -> MR19_W<CPUIMR2_SPEC, 19> {
        MR19_W::new(self)
    }
    #[doc = "Bit 20 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    #[must_use]
    pub fn mr20(&mut self) -> MR20_W<CPUIMR2_SPEC, 20> {
        MR20_W::new(self)
    }
    #[doc = "Bit 21 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    #[must_use]
    pub fn mr21(&mut self) -> MR21_W<CPUIMR2_SPEC, 21> {
        MR21_W::new(self)
    }
    #[doc = "Bit 22 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    #[must_use]
    pub fn mr22(&mut self) -> MR22_W<CPUIMR2_SPEC, 22> {
        MR22_W::new(self)
    }
    #[doc = "Bit 23 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    #[must_use]
    pub fn mr23(&mut self) -> MR23_W<CPUIMR2_SPEC, 23> {
        MR23_W::new(self)
    }
    #[doc = "Bit 24 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    #[must_use]
    pub fn mr24(&mut self) -> MR24_W<CPUIMR2_SPEC, 24> {
        MR24_W::new(self)
    }
    #[doc = "Bit 25 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    #[must_use]
    pub fn mr25(&mut self) -> MR25_W<CPUIMR2_SPEC, 25> {
        MR25_W::new(self)
    }
    #[doc = "Bit 26 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    #[must_use]
    pub fn mr26(&mut self) -> MR26_W<CPUIMR2_SPEC, 26> {
        MR26_W::new(self)
    }
    #[doc = "Bit 27 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    #[must_use]
    pub fn mr27(&mut self) -> MR27_W<CPUIMR2_SPEC, 27> {
        MR27_W::new(self)
    }
    #[doc = "Bit 28 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    #[must_use]
    pub fn mr28(&mut self) -> MR28_W<CPUIMR2_SPEC, 28> {
        MR28_W::new(self)
    }
    #[doc = "Bit 29 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    #[must_use]
    pub fn mr29(&mut self) -> MR29_W<CPUIMR2_SPEC, 29> {
        MR29_W::new(self)
    }
    #[doc = "Bit 30 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    #[must_use]
    pub fn mr30(&mut self) -> MR30_W<CPUIMR2_SPEC, 30> {
        MR30_W::new(self)
    }
    #[doc = "Bit 31 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    #[must_use]
    pub fn mr31(&mut self) -> MR31_W<CPUIMR2_SPEC, 31> {
        MR31_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
}
#[doc = "EXTI interrupt mask register\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`cpuimr2::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cpuimr2::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct CPUIMR2_SPEC;
impl crate::RegisterSpec for CPUIMR2_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`cpuimr2::R`](R) reader structure"]
impl crate::Readable for CPUIMR2_SPEC {}
#[doc = "`write(|w| ..)` method takes [`cpuimr2::W`](W) writer structure"]
impl crate::Writable for CPUIMR2_SPEC {
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets CPUIMR2 to value 0"]
impl crate::Resettable for CPUIMR2_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
