
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.734371                       # Number of seconds simulated
sim_ticks                                1734370529500                       # Number of ticks simulated
final_tick                               1734370529500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 509746                       # Simulator instruction rate (inst/s)
host_op_rate                                   839417                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1768178465                       # Simulator tick rate (ticks/s)
host_mem_usage                                 666628                       # Number of bytes of host memory used
host_seconds                                   980.88                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     823366692                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1734370529500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          348480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       536337984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          536686464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       348480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        348480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    534168064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       534168064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             5445                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          8380281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8385726                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8346376                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8346376                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             200926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          309240716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             309441642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        200926                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           200926                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       307989588                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            307989588                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       307989588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            200926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         309240716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            617431229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     8385726                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8346376                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8385726                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8346376                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              536680640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534167104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               536686464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            534168064                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     91                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            523568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            523327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            523589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            524498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            525040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            524197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            524075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            524159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            523277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            523858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           524613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           524844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           524527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           524037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           523958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           524068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            521546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            521338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            521564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            521835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            521719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            521880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            521507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            521642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            521299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            521502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           521610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           521802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           521861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           521884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           521702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           521670                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1734357514500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8385726                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8346376                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8385634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 520926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 520998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 520996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 520998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 520997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 520996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 520996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 520998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 521000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 521001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 521003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 521002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 521240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 520999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 520999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 520996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1433783                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    746.868769                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   556.513923                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   372.923552                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       187532     13.08%     13.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        63151      4.40%     17.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        54231      3.78%     21.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        80101      5.59%     26.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        94917      6.62%     33.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        42130      2.94%     36.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        38544      2.69%     39.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        46976      3.28%     42.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       826201     57.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1433783                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       520996                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.095392                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.052307                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.487500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        520989    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        520996                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       520996                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.020010                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.018837                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.201809                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           515865     99.02%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               41      0.01%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4889      0.94%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              198      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        520996                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 165469009250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            322699665500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                41928175000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19732.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38482.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       309.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       307.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    309.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    307.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.25                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  7608126                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7690087                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.14                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     103654.49                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               5123742540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2723333745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             29934114420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            21783221820                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         86912554560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          97241252160                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           5975539200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    206562916740                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     91085987520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     209557896210                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           756924534765                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            436.426081                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1505494372250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   7904096000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   36920392000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 815315642500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 237202635250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  184050646500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 452977117250                       # Time in different power states
system.mem_ctrls_1.actEnergy               5113468080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2717872740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             29939319480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            21784782600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         85822183200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          96958806900                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           5895032160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    205144215810                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     89230835040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     211279453905                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           753912034095                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            434.689138                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1506317204000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   7726805250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   36454904000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 824082276000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 232371386500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  183868232500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 449866925250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1734370529500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1734370529500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1734370529500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1734370529500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  196                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1734370529500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3468741059                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     823366692                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             821415783                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               66619246                       # Number of float alu accesses
system.cpu.num_func_calls                     5652773                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     57208853                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    821415783                       # number of integer instructions
system.cpu.num_fp_insts                      66619246                       # number of float instructions
system.cpu.num_int_register_reads          1637209917                       # number of times the integer registers were read
system.cpu.num_int_register_writes          639871082                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             66766836                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              208042                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            319714243                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           287984022                       # number of times the CC registers were written
system.cpu.num_mem_refs                     271673939                       # number of memory refs
system.cpu.num_load_insts                   157213791                       # Number of load instructions
system.cpu.num_store_insts                  114460148                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3468741059                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69678400                       # Number of branches fetched
system.cpu.op_class::No_OpClass                202234      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 550028817     66.80%     66.83% # Class of executed instruction
system.cpu.op_class::IntMult                   125092      0.02%     66.84% # Class of executed instruction
system.cpu.op_class::IntDiv                   1153479      0.14%     66.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183131      0.02%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::MemRead                157213791     19.09%     86.10% # Class of executed instruction
system.cpu.op_class::MemWrite               114460148     13.90%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  823366692                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1734370529500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           8420614                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2045.572376                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           263251881                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8422662                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.255188                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        7987396500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2045.572376                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998815                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998815                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          755                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1169                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         551771748                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        551771748                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1734370529500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    157101552                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       157101552                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    106150329                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      106150329                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     263251881                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        263251881                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    263251881                       # number of overall hits
system.cpu.dcache.overall_hits::total       263251881                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       112831                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        112831                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      8309831                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8309831                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      8422662                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8422662                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      8422662                       # number of overall misses
system.cpu.dcache.overall_misses::total       8422662                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  27415003000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  27415003000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 741235295500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 741235295500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 768650298500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 768650298500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 768650298500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 768650298500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157214383                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157214383                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    114460160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114460160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    271674543                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271674543                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    271674543                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271674543                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000718                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000718                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.072600                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.072600                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.031003                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031003                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.031003                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031003                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 242974.031959                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 242974.031959                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 89199.803883                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89199.803883                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 91259.782062                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 91259.782062                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 91259.782062                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 91259.782062                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      8385482                       # number of writebacks
system.cpu.dcache.writebacks::total           8385482                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       112831                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       112831                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      8309831                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8309831                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      8422662                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8422662                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      8422662                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8422662                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  27302172000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  27302172000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 732925464500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 732925464500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 760227636500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 760227636500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 760227636500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 760227636500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000718                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000718                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.072600                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072600                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.031003                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031003                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.031003                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031003                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 241974.031959                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 241974.031959                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 88199.803883                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88199.803883                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 90259.782062                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 90259.782062                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 90259.782062                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90259.782062                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1734370529500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1734370529500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1734370529500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           2158923                       # number of replacements
system.cpu.icache.tags.tagsinuse           455.726148                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           673194222                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           2159435                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            311.745536                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      896837660500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   455.726148                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.890090                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.890090                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1352866749                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1352866749                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1734370529500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    673194222                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       673194222                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     673194222                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        673194222                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    673194222                       # number of overall hits
system.cpu.icache.overall_hits::total       673194222                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      2159435                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       2159435                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      2159435                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        2159435                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      2159435                       # number of overall misses
system.cpu.icache.overall_misses::total       2159435                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  29274546000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  29274546000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  29274546000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  29274546000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  29274546000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  29274546000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    675353657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    675353657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    675353657                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    675353657                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    675353657                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    675353657                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.003197                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003197                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.003197                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003197                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.003197                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003197                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13556.576605                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13556.576605                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13556.576605                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13556.576605                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13556.576605                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13556.576605                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      2158923                       # number of writebacks
system.cpu.icache.writebacks::total           2158923                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      2159435                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2159435                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      2159435                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2159435                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      2159435                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2159435                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  27115111000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  27115111000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  27115111000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  27115111000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  27115111000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  27115111000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003197                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003197                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003197                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003197                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003197                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003197                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12556.576605                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12556.576605                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12556.576605                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12556.576605                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12556.576605                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12556.576605                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1734370529500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1734370529500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1734370529500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   8392044                       # number of replacements
system.l2.tags.tagsinuse                 16312.100699                       # Cycle average of tags in use
system.l2.tags.total_refs                    12746356                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8408428                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.515902                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                9587294000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      727.685055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        230.217222                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      15354.198421                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.044414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.014051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.937146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995612                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          942                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15338                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  29570061                       # Number of tag accesses
system.l2.tags.data_accesses                 29570061                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1734370529500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      8385482                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8385482                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      2158923                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2158923                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              14023                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14023                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         2153990                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2153990                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          28358                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             28358                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               2153990                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 42381                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2196371                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              2153990                       # number of overall hits
system.l2.overall_hits::cpu.data                42381                       # number of overall hits
system.l2.overall_hits::total                 2196371                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          8295808                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8295808                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          5445                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5445                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        84473                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           84473                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                5445                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             8380281                       # number of demand (read+write) misses
system.l2.demand_misses::total                8385726                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               5445                       # number of overall misses
system.l2.overall_misses::cpu.data            8380281                       # number of overall misses
system.l2.overall_misses::total               8385726                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 720313397000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  720313397000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   1234927500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1234927500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  26835038000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  26835038000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    1234927500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  747148435000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     748383362500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   1234927500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 747148435000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    748383362500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      8385482                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8385482                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      2158923                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2158923                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        8309831                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8309831                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      2159435                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2159435                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       112831                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        112831                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           2159435                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           8422662                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10582097                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          2159435                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          8422662                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10582097                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.998312                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998312                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.002521                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002521                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.748668                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.748668                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.002521                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.994968                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.792445                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.002521                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.994968                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.792445                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 86828.600300                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86828.600300                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 226800.275482                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 226800.275482                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 317675.920116                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 317675.920116                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 226800.275482                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 89155.534880                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89244.910041                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 226800.275482                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 89155.534880                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89244.910041                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              8346376                       # number of writebacks
system.l2.writebacks::total                   8346376                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         6849                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          6849                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      8295808                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8295808                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         5445                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5445                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        84473                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        84473                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           5445                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        8380281                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8385726                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          5445                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       8380281                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8385726                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 637355317000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 637355317000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst   1180477500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1180477500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  25990308000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  25990308000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   1180477500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 663345625000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 664526102500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   1180477500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 663345625000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 664526102500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.998312                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998312                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.002521                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002521                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.748668                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.748668                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.002521                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.994968                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.792445                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.002521                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.994968                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.792445                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 76828.600300                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76828.600300                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 216800.275482                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 216800.275482                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 307675.920116                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 307675.920116                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 216800.275482                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 79155.534880                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79244.910041                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 216800.275482                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 79155.534880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79244.910041                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      16754521                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      8368795                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1734370529500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              89918                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8346376                       # Transaction distribution
system.membus.trans_dist::CleanEvict            22419                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8295808                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8295808                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         89918                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25140247                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     25140247                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25140247                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1070854528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1070854528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1070854528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8385726                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8385726    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8385726                       # Request fanout histogram
system.membus.reqLayer2.occupancy         50151687000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        44122632750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     21161634                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     10579537                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          30098                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        30097                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1734370529500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2272266                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16731858                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2158923                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           80800                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8309831                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8309831                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2159435                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       112831                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      6477793                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25265938                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              31743731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    276374912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1075721216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1352096128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8392044                       # Total snoops (count)
system.tol2bus.snoopTraffic                 534168064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         18974141                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001586                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039799                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               18944042     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  30098      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           18974141                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        21125222000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3239152500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12633993000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
