<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Spresense NuttX SDK: nuttx/arch/arm/src/stm32/chip/stm32f33xxx_hrtim.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Spresense NuttX SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a087eb8c8217e7f024fc12aaad1b9d3e.html">nuttx</a></li><li class="navelem"><a class="el" href="dir_88610be0a0df6a45851e0b0324278b6c.html">arch</a></li><li class="navelem"><a class="el" href="dir_866c7ad0dc41518818f929c02064d5fe.html">arm</a></li><li class="navelem"><a class="el" href="dir_8471443f31d14d96bbf22349bee182fe.html">src</a></li><li class="navelem"><a class="el" href="dir_ebca51ef694528da8cdf247aecf6494b.html">stm32</a></li><li class="navelem"><a class="el" href="dir_95a6810ce18bda7973941bbb07b0df4a.html">chip</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32f33xxx_hrtim.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/****************************************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * arch/arm/src/stm32/chip/stm32f33xxx_hrtim.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *   Copyright (C) 2017 Gregory Nutt. All rights reserved.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *   Author: Mateusz Szafoni &lt;raiden00@railab.me&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    the documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * 3. Neither the name NuttX nor the names of its contributors may be</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    used to endorse or promote products derived from this software</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> ****************************************************************************************************/</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_SRC_STM32_CHIP_STM32_HRTIM_H</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ARCH_ARM_SRC_STM32_CHIP_STM32_HRTIM_H</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/****************************************************************************************************</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Included Files</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> ****************************************************************************************************/</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &lt;nuttx/config.h&gt;</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;chip.h&quot;</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/****************************************************************************************************</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> * Pre-processor Definitions</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> ****************************************************************************************************/</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define STM32_HRTIM_MASTER_OFFSET       0x0000      </span><span class="comment">/* HRTIM Master Timer base adress offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_TIMERA_OFFSET       0x0080      </span><span class="comment">/* HRTIM Timer A base adress offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_TIMERB_OFFSET       0x0100      </span><span class="comment">/* HRTIM Timer B base adress offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_TIMERC_OFFSET       0x0180      </span><span class="comment">/* HRTIM Timer C base adress offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_TIMERD_OFFSET       0x0200      </span><span class="comment">/* HRTIM Timer D base adress offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_TIMERE_OFFSET       0x0280      </span><span class="comment">/* HRTIM Timer E base adress offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* 0x300-0x37F: Reserved */</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define STM32_HRTIM_CMN_OFFSET          0x0380      </span><span class="comment">/* HRTIM Common registers base adress offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define STM32_HRTIM1_MASTER_BASE        (STM32_HRTIM_MASTER_OFFSET+STM32_HRTIM1_BASE)</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM1_TIMERA_BASE        (STM32_HRTIM_TIMERA_OFFSET+STM32_HRTIM1_BASE)</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM1_TIMERB_BASE        (STM32_HRTIM_TIMERB_OFFSET+STM32_HRTIM1_BASE)</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM1_TIMERC_BASE        (STM32_HRTIM_TIMERC_OFFSET+STM32_HRTIM1_BASE)</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM1_TIMERD_BASE        (STM32_HRTIM_TIMERD_OFFSET+STM32_HRTIM1_BASE)</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM1_TIMERE_BASE        (STM32_HRTIM_TIMERE_OFFSET+STM32_HRTIM1_BASE)</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM1_CMN_BASE           (STM32_HRTIM_CMN_OFFSET+STM32_HRTIM1_BASE)</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">/* Register Offsets *********************************************************************************/</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/* Register Offsets Common for Master Timer and Timer X */</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define STM32_HRTIM_TIM_CR_OFFSET       0x0000 </span><span class="comment">/* HRTIM Timer Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_TIM_ISR_OFFSET      0x0004 </span><span class="comment">/* HRTIM Timer Interrupt Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_TIM_ICR_OFFSET      0x0008 </span><span class="comment">/* HRTIM Timer Interrupt Clear Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_TIM_DIER_OFFSET     0x000C </span><span class="comment">/* HRTIM Timer DMA/Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_TIM_CNTR_OFFSET     0x0010 </span><span class="comment">/* HRTIM Timer Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_TIM_PER_OFFSET      0x0014 </span><span class="comment">/* HRTIM Timer Period Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_TIM_REPR_OFFSET     0x0018 </span><span class="comment">/* HRTIM Timer Repetition Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_TIM_CMP1R_OFFSET    0x001C </span><span class="comment">/* HRTIM Timer Compare 1 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_TIM_CMP2R_OFFSET    0x0024 </span><span class="comment">/* HRTIM Timer Compare 2 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_TIM_CMP3R_OFFSET    0x0028 </span><span class="comment">/* HRTIM Timer Compare 3 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_TIM_CMP4R_OFFSET    0x002C </span><span class="comment">/* HRTIM Timer Compare 4 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">/* Register offsets Specific for Timer A-E */</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define STM32_HRTIM_TIM_CMP1CR_OFFSET  0x0020 </span><span class="comment">/* HRTIM Timer Compare 1 Compound Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_TIM_CPT1R_OFFSET   0x0030 </span><span class="comment">/* HRTIM Timer Capture 1 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_TIM_CPT2R_OFFSET   0x0034 </span><span class="comment">/* HRTIM Timer Capture 2 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_TIM_DTR_OFFSET     0x0038 </span><span class="comment">/* HRTIM Timer Deadtime Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_TIM_SET1R_OFFSET   0x003C </span><span class="comment">/* HRTIM Timer Output1 Set Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_TIM_RST1R_OFFSET   0x0040 </span><span class="comment">/* HRTIM Timer Output1 Reset Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_TIM_SET2R_OFFSET   0x0044 </span><span class="comment">/* HRTIM Timer Output2 Set Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_TIM_RST2R_OFFSET   0x0048 </span><span class="comment">/* HRTIM Timer Output2 Reset Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_TIM_EEFR1_OFFSET   0x004C </span><span class="comment">/* HRTIM Timer External Event Filtering Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_TIM_EEFR2_OFFSET   0x0050 </span><span class="comment">/* HRTIM Timer External Event Filtering  Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_TIM_RSTR_OFFSET    0x0054 </span><span class="comment">/* HRTIM Timer Reset Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_TIM_CHPR_OFFSET    0x0058 </span><span class="comment">/* HRTIM Timer Chopper Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_TIM_CPT1CR_OFFSET  0x005C </span><span class="comment">/* HRTIM Timer Capture 1 Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_TIM_CPT2CR_OFFSET  0x0060 </span><span class="comment">/* HRTIM Timer Capture 2 Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_TIM_OUTR_OFFSET    0x0064 </span><span class="comment">/* HRTIM Timer Output Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_TIM_FLTR_OFFSET    0x0068 </span><span class="comment">/* HRTIM Timer Fault Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">/* Register Offset for HRTIM Common */</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define STM32_HRTIM_CMN_CR1_OFFSET      0x0000 </span><span class="comment">/* HRTIM Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_CMN_CR2_OFFSET      0x0004 </span><span class="comment">/* HRTIM Control Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_CMN_ISR_OFFSET      0x0008 </span><span class="comment">/* HRTIM Interrupt Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_CMN_ICR_OFFSET      0x000C </span><span class="comment">/* HRTIM Interrupt Clear Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_CMN_IER_OFFSET      0x0010 </span><span class="comment">/* HRTIM Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_CMN_OENR_OFFSET     0x0014 </span><span class="comment">/* HRTIM Output Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_CMN_ODISR_OFFSET    0x0018 </span><span class="comment">/* HRTIM Output Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_CMN_ODSR_OFFSET     0x001C </span><span class="comment">/* HRTIM Output Disable Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_CMN_BMCR_OFFSET     0x0020 </span><span class="comment">/* HRTIM Burst Mode Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_CMN_BMTRGR_OFFSET   0x0024 </span><span class="comment">/* HRTIM Burst Mode Trigger Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_CMN_BMCMPR_OFFSET   0x0028 </span><span class="comment">/* HRTIM Burst Mode Compare Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_CMN_BMPER_OFFSET    0x002C </span><span class="comment">/* HRTIM Burst Mode Period Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_CMN_EECR1_OFFSET    0x0030 </span><span class="comment">/* HRTIM Timer External Event Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_CMN_EECR2_OFFSET    0x0034 </span><span class="comment">/* HRTIM Timer External Event Control Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_CMN_EECR3_OFFSET    0x0038 </span><span class="comment">/* HRTIM Timer External Event Control Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_CMN_ADC1R_OFFSET    0x003C </span><span class="comment">/* HRTIM ADC Trigger 1 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_CMN_ADC2R_OFFSET    0x0040 </span><span class="comment">/* HRTIM ADC Trigger 2 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_CMN_ADC3R_OFFSET    0x0044 </span><span class="comment">/* HRTIM ADC Trigger 3 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_CMN_ADC4R_OFFSET    0x0048 </span><span class="comment">/* HRTIM ADC Trigger 4 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_CMN_DLLCR_OFFSET    0x004C </span><span class="comment">/* HRTIM DLL Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_CMN_FLTINR1_OFFSET  0x0050 </span><span class="comment">/* HRTIM Fault Input Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_CMN_FLTINR2_OFFSET  0x0054 </span><span class="comment">/* HRTIM Fault Input Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_CMN_BDMUPDR_OFFSET  0x0058 </span><span class="comment">/* HRTIM Master Timer Update Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_CMN_BDTAUPR_OFFSET  0x005C </span><span class="comment">/* HRTIM Timer A Update Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_CMN_BDTBUPR_OFFSET  0x0060 </span><span class="comment">/* HRTIM Timer B Update Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_CMN_BDTCUPR_OFFSET  0x0064 </span><span class="comment">/* HRTIM Timer C Update Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_CMN_BDTDUPR_OFFSET  0x0068 </span><span class="comment">/* HRTIM Timer D Update Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_CMN_BDTEUPR_OFFSET  0x006C </span><span class="comment">/* HRTIM Timer E Update Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_HRTIM_CMN_BDMADR_OFFSET   0x0070 </span><span class="comment">/* HRTIM DMA Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">/* Register Bitfield Definitions ****************************************************/</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">/* Control Register Bits Common to Master Timer and Timer A-E */</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define HRTIM_CMNCR_CKPSC_SHIFT      0         </span><span class="comment">/* Bits 0-2: Clock prescaler */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_CMNCR_CKPSC_MASK       (7 &lt;&lt; HRTIM_CMNCR_CKPSC_SHIFT)</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_CMNCR_CKPSC_NODIV    (0 &lt;&lt; HRTIM_CMNCR_CKPSC_SHIFT)</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_CMNCR_CKPSC_d2       (1 &lt;&lt; HRTIM_CMNCR_CKPSC_SHIFT)</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_CMNCR_CKPSC_d4       (2 &lt;&lt; HRTIM_CMNCR_CKPSC_SHIFT)</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_CMNCR_CKPSC_d8       (3 &lt;&lt; HRTIM_CMNCR_CKPSC_SHIFT)</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_CMNCR_CKPSC_d16      (4 &lt;&lt; HRTIM_CMNCR_CKPSC_SHIFT)</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_CMNCR_CKPSC_d32      (5 &lt;&lt; HRTIM_CMNCR_CKPSC_SHIFT)</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_CMNCR_CKPSC_d64      (6 &lt;&lt; HRTIM_CMNCR_CKPSC_SHIFT)</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_CMNCR_CKPSC_d128     (7 &lt;&lt; HRTIM_CMNCR_CKPSC_SHIFT)</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_CMNCR_CONT             (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: Continuous mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_CMNCR_RETRIG           (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: Re-triggerable mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_CMNCR_HALF             (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5: Half mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">/* Bits 6-9 differs */</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define HRTIM_CMNCR_SYNCRST          (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Synchronization Resets Master */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_CMNCR_SYNCSTRTM        (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Synchronization Starts Master */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">/* Bits 12-24 differs */</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define HRTIM_CMNCR_DACSYNC_SHIFT    25        </span><span class="comment">/* Bits 25-26: DAC Synchronization*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_CMNCR_DACSYNC_MASK     (3 &lt;&lt; HRTIM_CMNCR_DACSYNC_SHIFT)</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_CMNCR_DACSYNC_00     (0 &lt;&lt; HRTIM_CMNCR_DACSYNC_SHIFT) </span><span class="comment">/* 00: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_CMNCR_DACSYNC_01     (1 &lt;&lt; HRTIM_CMNCR_DACSYNC_SHIFT) </span><span class="comment">/* 01: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_CMNCR_DACSYNC_10     (2 &lt;&lt; HRTIM_CMNCR_DACSYNC_SHIFT) </span><span class="comment">/* 10: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_CMNCR_DACSYNC_11     (3 &lt;&lt; HRTIM_CMNCR_DACSYNC_SHIFT) </span><span class="comment">/* 11: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_CMNCR_PREEN            (1 &lt;&lt; 27)  </span><span class="comment">/* Bit 27: Preload enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span>                                                <span class="comment">/* Bits 29-31 differs */</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">/* Control Register Bits specific to Master Timer */</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                                            <span class="comment">/* Bits 0-5 common */</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                                            <span class="comment">/* Bits 6-7 reserved */</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                                            <span class="comment">/* Bits 10-11 common */</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define HRTIM_MCR_SYNCIN_SHIFT     8        </span><span class="comment">/* Bits 8-9: Synchronization input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MCR_SYNCIN_MASK      (3 &lt;&lt; HRTIM_MCR_SYNCIN_SHIFT)</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_MCR_SYNCIN_DIS     (0 &lt;&lt; HRTIM_MCR_SYNCIN_SHIFT) </span><span class="comment">/* 00 disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_MCR_SYNCIN_INTE    (2 &lt;&lt; HRTIM_MCR_SYNCIN_SHIFT) </span><span class="comment">/* 10: Internal Event */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_MCR_SYNCIN_EXTE    (3 &lt;&lt; HRTIM_MCR_SYNCIN_SHIFT) </span><span class="comment">/* 11: External Event */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MCR_SYNCOUT_SHIFT    12        </span><span class="comment">/* Bits 12-13: Synchronization output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MCR_SYNCOUT_MASK     (3 &lt;&lt; HRTIM_MCR_SYNCOUT_SHIFT)</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_MCR_SYNCOUT_DIS    (0 &lt;&lt; HRTIM_MCR_SYNCOUT_SHIFT) </span><span class="comment">/* 00: Disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_MCR_SYNCOUT_POS    (2 &lt;&lt; HRTIM_MCR_SYNCOUT_SHIFT) </span><span class="comment">/* 10: Positive pulse on SCOUT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_MCR_SYNCOUT_NEG    (3 &lt;&lt; HRTIM_MCR_SYNCOUT_SHIFT) </span><span class="comment">/* 11: Negative pulse on SCOUT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MCR_SYNCSRC_SHIFT    14        </span><span class="comment">/* Bits 14-15: Synchronization source*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MCR_SYNCSRC_MASK     (3 &lt;&lt; HRTIM_MCR_SYNCSRC_SHIFT)</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_MCR_SYNCSRC_MSTRT  (0 &lt;&lt; HRTIM_MCR_SYNCSRC_SHIFT) </span><span class="comment">/* 00: Master timer Start */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_MCR_SYNCSRC_MCMP1  (1 &lt;&lt; HRTIM_MCR_SYNCSRC_SHIFT) </span><span class="comment">/* 01: Master timer Compare 1 Event */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_MCR_SYNCSRC_TASTRT (2 &lt;&lt; HRTIM_MCR_SYNCSRC_SHIFT) </span><span class="comment">/* 10: Timer A start/reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_MCR_SYNCSRC_TACMP1 (3 &lt;&lt; HRTIM_MCR_SYNCSRC_SHIFT) </span><span class="comment">/* 11: Timer A Compare 1 Event */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MCR_MCEN             (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Master timer counter enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MCR_TACEN            (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Timer A counter enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MCR_TBCEN            (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Timer B counter enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MCR_TCCEN            (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: Timer C counter enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MCR_TDCEN            (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: Timer D counter enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MCR_TECEN            (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: Timer E counter enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span>                                             <span class="comment">/* Bits 22-24 reserved */</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                                             <span class="comment">/* Bits 25-27 common */</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define HRTIM_MCR_MREPU            (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29: Master Timer Repetition Update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MCR_BRSTDMA_SHIFT    30        </span><span class="comment">/* Bits 30-31: Burs DMA Update*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MCR_BRSTDMA_MASK     (3 &lt;&lt; HRTIM_MCR_BRSTDMA_SHIFT)</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_MCR_BRSTDMA_00     (0 &lt;&lt; HRTIM_MCR_BRSTDMA_SHIFT) </span><span class="comment">/* 00 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_MCR_BRSTDMA_01     (1 &lt;&lt; HRTIM_MCR_BRSTDMA_SHIFT) </span><span class="comment">/* 01 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_MCR_BRSTDMA_10     (2 &lt;&lt; HRTIM_MCR_BRSTDMA_SHIFT) </span><span class="comment">/* 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">/* Master Timer Interrupt Status Register */</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define HRTIM_MISR_MCMP1           (1 &lt;&lt; 0) </span><span class="comment">/* Bit 0: Master Compare 1 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MISR_MCMP2           (1 &lt;&lt; 1) </span><span class="comment">/* Bit 1: Master Compare 2 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MISR_MCMP3           (1 &lt;&lt; 2) </span><span class="comment">/* Bit 2: Master Compare 3 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MISR_MCMP4           (1 &lt;&lt; 3) </span><span class="comment">/* Bit 3: Master Compare 4 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MISR_MREP            (1 &lt;&lt; 4) </span><span class="comment">/* Bit 4: Master Repetition Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MISR_SYNC            (1 &lt;&lt; 5) </span><span class="comment">/* Bit 5: Sync Input Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MISR_MUPD            (1 &lt;&lt; 6) </span><span class="comment">/* Bit 6: Master Update Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">/* Master Timer Interrupt Clear Register */</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define HRTIM_MICR_MCMP1C          (1 &lt;&lt; 0) </span><span class="comment">/* Bit 0: Master Compare 1 Interrupt Flag Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MICR_MCMP2C          (1 &lt;&lt; 1) </span><span class="comment">/* Bit 1: Master Compare 2 Interrupt Flag Clear  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MICR_MCMP3C          (1 &lt;&lt; 2) </span><span class="comment">/* Bit 2: Master Compare 3 Interrupt Flag Clear  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MICR_MCMP4C          (1 &lt;&lt; 3) </span><span class="comment">/* Bit 3: Master Compare 4 Interrupt Flag Clear  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MICR_MREPC           (1 &lt;&lt; 4) </span><span class="comment">/* Bit 4: Master Repetition Interrupt Flag Clear  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MICR_SYNCC           (1 &lt;&lt; 5) </span><span class="comment">/* Bit 5: Sync Input Interrupt Flag Clear  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MICR_MUPDC           (1 &lt;&lt; 6) </span><span class="comment">/* Bit 6: Master Update Interrupt Flag Clear  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">/* Master Timer DMA/Interrupt Clear Register */</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define HRTIM_MDIER_MCMP1IE        (1 &lt;&lt; 0) </span><span class="comment">/* Bit 0: Master Compare 1 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MDIER_MCMP2IE        (1 &lt;&lt; 1) </span><span class="comment">/* Bit 1: Master Compare 2 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MDIER_MCMP3IE        (1 &lt;&lt; 2) </span><span class="comment">/* Bit 2: Master Compare 3 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MDIER_MCMP4IE        (1 &lt;&lt; 3) </span><span class="comment">/* Bit 3: Master Compare 4 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MDIER_MREPIE         (1 &lt;&lt; 4) </span><span class="comment">/* Bit 4: Master Repetition Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MDIER_SYNCIE         (1 &lt;&lt; 5) </span><span class="comment">/* Bit 5: Sync Input Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MDIER_MUPDIE         (1 &lt;&lt; 6) </span><span class="comment">/* Bit 6: Master Update Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MDIER_MCMP1DE        (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MDIER_MCMP2DE        (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MDIER_MCMP3DE        (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MDIER_MCMP4DE        (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MDIER_MREPDE         (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MDIER_SYNCDE         (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MDIER_MUPDDE         (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">/* Master Timer Counter Register */</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define HRTIM_MCNTR_SHIFT          0 </span><span class="comment">/* Bits 0-15: Counter Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MCNTR_MASK           (0xffff &lt;&lt; HRTIM_MCNTR_SHIFT)</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">/* Master Timer Period Register */</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define HRTIM_MPER_SHIFT           0 </span><span class="comment">/* Bits 0-15: Master Timer Period value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MPER_MASK            (0xffff &lt;&lt; HRTIM_MPER_SHIFT)</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">/* Master Timer Repetition Register */</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define HRTIM_MREP_SHIFT           0 </span><span class="comment">/* Bits 0-8: Master Timer Repetition period value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MREP_MASK            (0xff &lt;&lt; HRTIM_MREP_SHIFT)</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">/* Master Timer Compare 1 Register */</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define HRTIM_MCMP1_SHIFT           0 </span><span class="comment">/* Bits 0-15: Master Timer Compare 1 value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MCMP1_MASK            (0xffff &lt;&lt; HRTIM_MCMP1_SHIFT)</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">/* Master Timer Compare 2 Register */</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define HRTIM_MCMP2_SHIFT           0 </span><span class="comment">/* Bits 0-15: Master Timer Compare 2 value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MCMP2_MASK            (0xffff &lt;&lt; HRTIM_MCMP2_SHIFT)</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">/* Master Timer Compare 3 Register */</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define HRTIM_MCMP3_SHIFT           0 </span><span class="comment">/* Bits 0-15: Master Timer Compare 3 value  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MCMP3_MASK            (0xffff &lt;&lt; HRTIM_MCMP3_SHIFT)</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">/* Master Timer Compare 4 Register */</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define HRTIM_MCMP4_SHIFT           0 </span><span class="comment">/* Bits 0-15: Master Timer Compare 4 value  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_MCMP4_MASK            (0xffff &lt;&lt; HRTIM_MCMP4_SHIFT)</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">/* Timer A-E Control Register */</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                                              <span class="comment">/* Bits 0-5 common  */</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_PSHPLL          (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:Push-Pull mode enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor"></span>                                              <span class="comment">/* Bits 10-11 common */</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_DELCMP2_SHIFT   12        </span><span class="comment">/* Bits 12-13: CMP2 auto-delayed mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCR_DELCMP2_MASK    (3 &lt;&lt; HRTIM_TIMCR_DELCMP2_SHIFT)</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMCR_DELCMP2_00    (0 &lt;&lt; HRTIM_TIMCR_DELCMP2_SHIFT) </span><span class="comment">/* 00: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMCR_DELCMP2_01    (1 &lt;&lt; HRTIM_TIMCR_DELCMP2_SHIFT) </span><span class="comment">/* 01: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMCR_DELCMP2_10    (2 &lt;&lt; HRTIM_TIMCR_DELCMP2_SHIFT) </span><span class="comment">/* 10: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMCR_DELCMP2_11    (3 &lt;&lt; HRTIM_TIMCR_DELCMP2_SHIFT) </span><span class="comment">/* 11: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCR_DELCMP4_SHIFT   12        </span><span class="comment">/* Bits 14-15: CMP4 auto-delayed mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCR_DELCMP4_MASK    (3 &lt;&lt; HRTIM_TIMCR_DELCMP4_SHIFT)</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMCR_DELCMP4_00    (0 &lt;&lt; HRTIM_TIMCR_DELCMP4_SHIFT) </span><span class="comment">/* 00: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMCR_DELCMP4_01    (1 &lt;&lt; HRTIM_TIMCR_DELCMP4_SHIFT) </span><span class="comment">/* 01: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMCR_DELCMP4_10    (2 &lt;&lt; HRTIM_TIMCR_DELCMP4_SHIFT) </span><span class="comment">/* 10: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMCR_DELCMP4_11    (3 &lt;&lt; HRTIM_TIMCR_DELCMP4_SHIFT) </span><span class="comment">/* 11: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCR_REPU            (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Timer X Repetition Update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCR_RSTU            (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Timer X Reset Update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCR_TAU             (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: Timer A Update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCR_TBU             (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: Timer B Update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCR_TCU             (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: Timer C Update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCR_TDU             (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: Timer D Update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCR_TEU             (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: Timer E Update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCR_MSTU            (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Master Timer Update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor"></span>                                              <span class="comment">/* Bits 25-27 common */</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define HRTIM_TIMCR_UPDGAT_SHIFT    28        </span><span class="comment">/* Bits 28-31: Update Gating */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCR_UPDGAT_MASK     (15 &lt;&lt; HRTIM_TIMCR_UPDGAT_SHIFT)</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMCR_UPDGAT_0000   (0 &lt;&lt; HRTIM_TIMCR_UPDGAT_SHIFT) </span><span class="comment">/* 0000: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMCR_UPDGAT_0001   (1 &lt;&lt; HRTIM_TIMCR_UPDGAT_SHIFT) </span><span class="comment">/* 0001: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMCR_UPDGAT_0010   (2 &lt;&lt; HRTIM_TIMCR_UPDGAT_SHIFT) </span><span class="comment">/* 0010: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMCR_UPDGAT_0011   (3 &lt;&lt; HRTIM_TIMCR_UPDGAT_SHIFT) </span><span class="comment">/* 0011: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMCR_UPDGAT_0100   (4 &lt;&lt; HRTIM_TIMCR_UPDGAT_SHIFT) </span><span class="comment">/* 0100: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMCR_UPDGAT_0101   (5 &lt;&lt; HRTIM_TIMCR_UPDGAT_SHIFT) </span><span class="comment">/* 0101: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMCR_UPDGAT_0110   (6 &lt;&lt; HRTIM_TIMCR_UPDGAT_SHIFT) </span><span class="comment">/* 0110: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMCR_UPDGAT_0111   (7 &lt;&lt; HRTIM_TIMCR_UPDGAT_SHIFT) </span><span class="comment">/* 0111: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMCR_UPDGAT_1000   (8 &lt;&lt; HRTIM_TIMCR_UPDGAT_SHIFT) </span><span class="comment">/* 1000: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">/* Timer X Interrupt Status Register */</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define HRTIM_TIMISR_CMP1           (1 &lt;&lt; 0) </span><span class="comment">/* Bit 0: Compare 1 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMISR_CMP2           (1 &lt;&lt; 1) </span><span class="comment">/* Bit 1: Compare 2 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMISR_CMP3           (1 &lt;&lt; 2) </span><span class="comment">/* Bit 2: Compare 3 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMISR_CMP4           (1 &lt;&lt; 3) </span><span class="comment">/* Bit 3: Compare 4 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMISR_REP            (1 &lt;&lt; 4) </span><span class="comment">/* Bit 4: Repetition Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMISR_UPD            (1 &lt;&lt; 6) </span><span class="comment">/* Bit 6: Update Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMISR_CPT1           (1 &lt;&lt; 7) </span><span class="comment">/* Bit 7: Capture 1 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMISR_CPT2           (1 &lt;&lt; 8) </span><span class="comment">/* Bit 8: Capture 2 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMISR_SET1           (1 &lt;&lt; 9) </span><span class="comment">/* Bit 9: Output 1 Set Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMISR_RST1           (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Output 1 Reset Interrupt Flag  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMISR_SET2           (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Output 2 Set Interrupt Flag  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMISR_RST2           (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Output 2 Reset Interrupt Flag  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMISR_RST            (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Reset and/or roll-over Interrupt Flag  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMISR_DLYPRT         (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Delayed Protection Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMISR_CPPSTAT        (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Current Push Pull Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMISR_IPPSTAT        (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Idle Push Pull Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMISR_O1STAT         (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Output 1 Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMISR_O2STAT         (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: Output 2 Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMISR_O1CPY          (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: Output 1 Copy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMISR_O2CPY          (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: Output 2 Copy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">/* Timer X Interrupt Clear Register */</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define HRTIM_TIMICR_CMP1C          (1 &lt;&lt; 0) </span><span class="comment">/* Bit 0: Compare 1 Interrupt Flag Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMICR_CMP2C          (1 &lt;&lt; 1) </span><span class="comment">/* Bit 1: Compare 2 Interrupt Flag Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMICR_CMP3C          (1 &lt;&lt; 2) </span><span class="comment">/* Bit 2: Compare 3 Interrupt Flag Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMICR_CMP4C          (1 &lt;&lt; 3) </span><span class="comment">/* Bit 3: Compare 4 Interrupt Flag Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMICR_REPC           (1 &lt;&lt; 4) </span><span class="comment">/* Bit 4: Repetition Interrupt Flag Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMICR_UPDC           (1 &lt;&lt; 6) </span><span class="comment">/* Bit 6: Update Interrupt Flag Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMICR_CPT1C          (1 &lt;&lt; 7) </span><span class="comment">/* Bit 7: Capture 1 Interrupt Flag Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMICR_CPT2C          (1 &lt;&lt; 8) </span><span class="comment">/* Bit 8: Capture 2 Interrupt Flag Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMICR_SET1C          (1 &lt;&lt; 9) </span><span class="comment">/* Bit 9: Output 1 Set Flag Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMICR_RST1C          (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Output 1 Reset Flag Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMICR_SET2C          (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Output 2 Set Flag Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMICR_RST2C          (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Output 2 Reset Flag Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMICR_RSTC           (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Reset Interrupt Flag Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMICR_DLYPRTC        (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Delayed Protection Flag Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">/* Timer X  DMA/Interrupt Enable Register */</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define HRTIM_TIMDIER_CMP1IE        (1 &lt;&lt; 0) </span><span class="comment">/* Bit 0: Compare 1 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDIER_CMP2IE        (1 &lt;&lt; 1) </span><span class="comment">/* Bit 1: Compare 2 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDIER_CMP3IE        (1 &lt;&lt; 2) </span><span class="comment">/* Bit 2: Compare 3 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDIER_CMP4IE        (1 &lt;&lt; 3) </span><span class="comment">/* Bit 3: Compare 4 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDIER_REPIE         (1 &lt;&lt; 4) </span><span class="comment">/* Bit 4: Repetition Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDIER_UPDIE         (1 &lt;&lt; 6) </span><span class="comment">/* Bit 6: Update Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDIER_CPT1IE        (1 &lt;&lt; 7) </span><span class="comment">/* Bit 7: Capture 1 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDIER_CPT2IE        (1 &lt;&lt; 8) </span><span class="comment">/* Bit 8: Capture 2 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDIER_SET1IE        (1 &lt;&lt; 9) </span><span class="comment">/* Bit 9: Output 1 Set Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDIER_RST1IE        (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Output 1 Reset Interrupt Enable  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDIER_SET2IE        (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Output 2 Set Interrupt Enable  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDIER_RST2IE        (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Output 2 Reset Interrupt Enable  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDIER_RSTIE         (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Reset/roll-over Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDIER_DLYPRTIE      (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Delayed Protection Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDIER_CMP1DE        (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Compare 1 DMA Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDIER_CMP2DE        (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Compare 2 DMA Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDIER_CMP3DE        (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Compare 3 DMA Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDIER_CMP4DE        (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: Compare 4 DMA Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDIER_REPDE         (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: Repetition DMA Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDIER_UPDDE         (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: Update DMA Request Enable  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDIER_CPT1DE        (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: Capture 1 DMA Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDIER_CPT2DE        (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Capture 2 DMA Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDIER_SET1DE        (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: Output 1 Set DMA Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDIER_RST1DE        (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26: Output 1 Reset DMA Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDIER_SET2DE        (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27: Output 2 Set DMA Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDIER_RST2DE        (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: Output 2 Reset DMA Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDIER_RSTDE         (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29: Reset/roll-over DMA Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDIER_DLYPRTDE      (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: Delayed Protection DMA Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">/* Timer X Counter Register */</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define HRTIM_TIMCNTR_SHIFT         0 </span><span class="comment">/* Bits 0-15: Timer X Counter Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCNTR_MASK          (0xffff &lt;&lt; HRTIM_TIMCNTR_SHIFT)</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">/* Timer X Period Register */</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define HRTIM_TIMPER_SHIFT          0 </span><span class="comment">/* Bits 0-15: Timer X Period Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMPER_MASK           (0xffff &lt;&lt; HRTIM_TIMPER_SHIFT)</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">/* Timer X Repetition Register */</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define HRTIM_TIMREP_SHIFT          0 </span><span class="comment">/* Bits 0-8: Timer X Repetition Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMREP_MASK           (0xff &lt;&lt; HRTIM_TIMREP_SHIFT)</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">/* Timer X Compare 1 Register */</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define HRTIM_TIMCMP1_SHIFT         0 </span><span class="comment">/* Bits 0-15: Timer X Compare 1 Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCMP1_MASK          (0xffff &lt;&lt; HRTIM_TIMCMP1_SHIFT)</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">/* Timer X Compare 1 Compound Register */</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define HRTIM_TIMCMP1C_SHIFT        0 </span><span class="comment">/* Bits 0-15: Timer X Compare 1 Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCMP1C_MASK         (0xffff &lt;&lt; HRTIM_TIMCMP1C_SHIFT)</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMREPC_SHIFT         0 </span><span class="comment">/* Bits 0-8: Timer X Repetition Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMREPC_MASK          (0xff &lt;&lt; HRTIM_TIMCMP1C_SHIFT)</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">/* Timer X Compare 2 Register */</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define HRTIM_TIMCMP2_SHIFT         0 </span><span class="comment">/* Bits 0-15: Timer X Compare 2 Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCMP2_MASK          (0xffff &lt;&lt; HRTIM_TIMCMP2_SHIFT)</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">/* Timer X Compare 3 Register */</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define HRTIM_TIMCMP3_SHIFT         0 </span><span class="comment">/* Bits 0-15: Timer X Compare 3 Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCMP3_MASK          (0xffff &lt;&lt; HRTIM_TIMCMP3_SHIFT)</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">/* Timer X Compare 4 Register */</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define HRTIM_TIMCMP4_SHIFT         0 </span><span class="comment">/* Bits 0-15: Timer X Compare 4 Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCMP4_MASK          (0xffff &lt;&lt; HRTIM_TIMCMP4_SHIFT)</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">/* Timer X Capture 1 Register */</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define HRTIM_TIMCPT1_SHIFT         0 </span><span class="comment">/* Bits 0-15: Timer X Capture 1 Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT1_MASK          (0xffff &lt;&lt; HRTIM_TIMCPT1_SHIFT)</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">/* Timer X Capture 2 Register */</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define HRTIM_TIMCPT2_SHIFT         0 </span><span class="comment">/* Bits 0-15: Timer X Capture 2 Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT2_MASK          (0xffff &lt;&lt; HRTIM_TIMCPT2_SHIFT)</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">/* Timer X Deadtime Register */</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define HRTIM_TIMDT_DTR_SHIFT       0 </span><span class="comment">/* Bits 0-8: Deadtime Rising Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDT_DTR_MASK        (0xff &lt;&lt; HRTIM_TIMDT_DTR_SHIFT)</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDT_SDTR            (1 &lt;&lt; 9) </span><span class="comment">/* Bit 9: Sign Deadtime Rising Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDT_DTPRSC_SHIFT    10 </span><span class="comment">/* Bits 10-12: Deadtime Prescaler */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDT_DTPRSC_MASK     (7 &lt;&lt; HRTIM_TIMDT_DTPRSC_SHIFT)</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMDT_DTPRSC_000    (0 &lt;&lt; HRTIM_TIMDT_DTPRSC_SHIFT)</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMDT_DTPRSC_001    (1 &lt;&lt; HRTIM_TIMDT_DTPRSC_SHIFT)</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMDT_DTPRSC_010    (2 &lt;&lt; HRTIM_TIMDT_DTPRSC_SHIFT)</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMDT_DTPRSC_011    (3 &lt;&lt; HRTIM_TIMDT_DTPRSC_SHIFT)</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMDT_DTPRSC_100    (4 &lt;&lt; HRTIM_TIMDT_DTPRSC_SHIFT)</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMDT_DTPRSC_101    (5 &lt;&lt; HRTIM_TIMDT_DTPRSC_SHIFT)</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMDT_DTPRSC_110    (6 &lt;&lt; HRTIM_TIMDT_DTPRSC_SHIFT)</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMDT_DTPRSC_111    (7 &lt;&lt; HRTIM_TIMDT_DTPRSC_SHIFT)</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDT_DTRSLK          (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Deadtime Rising Sign Lock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDT_DTRLK           (1 &lt;&lt; 14) </span><span class="comment">/* Bit 15: Deadtime Rising Lock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDT_DTF_SHIFT       0 </span><span class="comment">/* Bits 16-24: Deadtime Falling Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDT_DTF_MASK        (0x1ff &lt;&lt; HRTIM_TIMDT_DTF_SHIFT)</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDT_SDTF            (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: Sign Deadtime Falling Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDT_DTFSLK          (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: Deadtime Falling Sign Lock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDT_DTFLK           (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Deadtime Falling Lock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">/* Timer X Output1 Set Register */</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define HRTIM_TIMSET1_SST           (1 &lt;&lt; 0) </span><span class="comment">/* Bit 0: Software Set trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET1_RESYNC        (1 &lt;&lt; 1) </span><span class="comment">/* Bit 1: Timer A resynchronization */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET1_PER           (1 &lt;&lt; 2) </span><span class="comment">/* Bit 2: Timer X Period */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET1_CMP1          (1 &lt;&lt; 3) </span><span class="comment">/* Bit 3: Timer X Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET1_CMP2          (1 &lt;&lt; 4) </span><span class="comment">/* Bit 4: Timer X Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET1_CMP3          (1 &lt;&lt; 5) </span><span class="comment">/* Bit 5: Timer X Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET1_CMP4          (1 &lt;&lt; 6) </span><span class="comment">/* Bit 6: Timer X Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET1_MSTPER        (1 &lt;&lt; 7) </span><span class="comment">/* Bit 7: Master Period */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET1_MSTCMP1       (1 &lt;&lt; 8) </span><span class="comment">/* Bit 8: Master Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET1_MSTCMP2       (1 &lt;&lt; 9) </span><span class="comment">/* Bit 9: Master Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET1_MSTCMP3       (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Master Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET1_MSTCMP4       (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Master Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET1_TIMEVNT1      (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Timer Event 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET1_TIMEVNT2      (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Timer Event 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET1_TIMEVNT3      (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Timer Event 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET1_TIMEVNT4      (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Timer Event 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET1_TIMEVNT5      (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Timer Event 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET1_TIMEVNT6      (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Timer Event 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET1_TIMEVNT7      (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Timer Event 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET1_TIMEVNT8      (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: Timer Event 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET1_TIMEVNT9      (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: Timer Event 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET1_EXTEVNT1      (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: External Event 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET1_EXTEVNT2      (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: External Event 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET1_EXTEVNT3      (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: External Event 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET1_EXTEVNT4      (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: External Event 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET1_EXTEVNT5      (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: External Event 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET1_EXTEVNT6      (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26: External Event 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET1_EXTEVNT7      (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27: External Event 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET1_EXTEVNT8      (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: External Event 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET1_EXTEVNT9      (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29: External Event 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET1_EXTEVNT10     (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: External Event 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET1_UPDATE        (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Registers Update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">/* Timer X Output1 Reset Register */</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define HRTIM_TIMRST1_SST           (1 &lt;&lt; 0) </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST1_RESYNC        (1 &lt;&lt; 1) </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST1_PER           (1 &lt;&lt; 2) </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST1_CMP1          (1 &lt;&lt; 3) </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST1_CMP2          (1 &lt;&lt; 4) </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST1_CMP3          (1 &lt;&lt; 5) </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST1_CMP4          (1 &lt;&lt; 6) </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST1_MSTPER        (1 &lt;&lt; 7) </span><span class="comment">/* Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST1_MSTCMP1       (1 &lt;&lt; 8) </span><span class="comment">/* Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST1_MSTCMP2       (1 &lt;&lt; 9) </span><span class="comment">/* Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST1_MSTCMP3       (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST1_MSTCMP4       (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST1_TIMEVNT1      (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST1_TIMEVNT2      (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST1_TIMEVNT3      (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST1_TIMEVNT4      (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST1_TIMEVNT5      (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST1_TIMEVNT6      (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST1_TIMEVNT7      (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST1_TIMEVNT8      (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST1_TIMEVNT9      (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST1_EXTEVNT1      (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST1_EXTEVNT2      (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST1_EXTEVNT3      (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST1_EXTEVNT4      (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST1_EXTEVNT5      (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST1_EXTEVNT6      (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST1_EXTEVNT7      (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST1_EXTEVNT8      (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST1_EXTEVNT9      (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST1_EXTEVNT10     (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST1_UPDATE        (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">/* Timer X Output2 Set Register */</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#define HRTIM_TIMSET2_SST           (1 &lt;&lt; 0) </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET2_RESYNC        (1 &lt;&lt; 1) </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET2_PER           (1 &lt;&lt; 2) </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET2_CMP1          (1 &lt;&lt; 3) </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET2_CMP2          (1 &lt;&lt; 4) </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET2_CMP3          (1 &lt;&lt; 5) </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET2_CMP4          (1 &lt;&lt; 6) </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET2_MSTPER        (1 &lt;&lt; 7) </span><span class="comment">/* Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET2_MSTCMP1       (1 &lt;&lt; 8) </span><span class="comment">/* Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET2_MSTCMP2       (1 &lt;&lt; 9) </span><span class="comment">/* Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET2_MSTCMP3       (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET2_MSTCMP4       (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET2_TIMEVNT1      (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET2_TIMEVNT2      (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET2_TIMEVNT3      (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET2_TIMEVNT4      (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET2_TIMEVNT5      (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET2_TIMEVNT6      (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET2_TIMEVNT7      (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET2_TIMEVNT8      (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET2_TIMEVNT9      (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET2_EXTEVNT1      (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET2_EXTEVNT2      (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET2_EXTEVNT3      (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET2_EXTEVNT4      (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET2_EXTEVNT5      (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET2_EXTEVNT6      (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET2_EXTEVNT7      (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET2_EXTEVNT8      (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET2_EXTEVNT9      (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET2_EXTEVNT10     (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMSET2_UPDATE        (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment">/* Timer X Output2 Reset Register */</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;</div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#define HRTIM_TIMRST2_SST           (1 &lt;&lt; 0) </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST2_RESYNC        (1 &lt;&lt; 1) </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST2_PER           (1 &lt;&lt; 2) </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST2_CMP1          (1 &lt;&lt; 3) </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST2_CMP2          (1 &lt;&lt; 4) </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST2_CMP3          (1 &lt;&lt; 5) </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST2_CMP4          (1 &lt;&lt; 6) </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST2_MSTPER        (1 &lt;&lt; 7) </span><span class="comment">/* Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST2_MSTCMP1       (1 &lt;&lt; 8) </span><span class="comment">/* Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST2_MSTCMP2       (1 &lt;&lt; 9) </span><span class="comment">/* Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST2_MSTCMP3       (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST2_MSTCMP4       (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST2_TIMEVNT1      (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST2_TIMEVNT2      (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST2_TIMEVNT3      (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST2_TIMEVNT4      (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST2_TIMEVNT5      (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST2_TIMEVNT6      (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST2_TIMEVNT7      (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST2_TIMEVNT8      (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST2_TIMEVNT9      (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST2_EXTEVNT1      (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST2_EXTEVNT2      (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST2_EXTEVNT3      (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST2_EXTEVNT4      (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST2_EXTEVNT5      (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST2_EXTEVNT6      (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST2_EXTEVNT7      (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST2_EXTEVNT8      (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST2_EXTEVNT9      (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST2_EXTEVNT10     (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMRST2_UPDATE        (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment">/* Timer X External Event Filtering Register 1 */</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;</div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define HRTIM_TIMEEF1_EE1LTCH       (1 &lt;&lt; 0) </span><span class="comment">/* Bit 0: External Event 1 Latch */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMEEF1_EE1FLT_SHIFT  1        </span><span class="comment">/* Bits 1-4: External Event 1 Filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMEEF1_EE1FLT_MASK   (15 &lt;&lt; HRTIM_TIMEEF1_EE1FLT_SHIFT)</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE1FLT_0    (0 &lt;&lt; HRTIM_TIMEEF1_EE1FLT_SHIFT) </span><span class="comment">/* 0000: No filtering */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE1FLT_1    (1 &lt;&lt; HRTIM_TIMEEF1_EE1FLT_SHIFT) </span><span class="comment">/* 0001: Blanking from counter reset/roll-over to Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE1FLT_2    (2 &lt;&lt; HRTIM_TIMEEF1_EE1FLT_SHIFT) </span><span class="comment">/* 0010: Blanking from counter reset/roll-over to Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE1FLT_3    (3 &lt;&lt; HRTIM_TIMEEF1_EE1FLT_SHIFT) </span><span class="comment">/* 0011: Blanking from counter reset/roll-over to Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE1FLT_4    (4 &lt;&lt; HRTIM_TIMEEF1_EE1FLT_SHIFT) </span><span class="comment">/* 0100: Blanking from counter reset/roll-over to Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE1FLT_5    (5 &lt;&lt; HRTIM_TIMEEF1_EE1FLT_SHIFT) </span><span class="comment">/* 0101: Blanking from TIMFLTR1 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE1FLT_6    (6 &lt;&lt; HRTIM_TIMEEF1_EE1FLT_SHIFT) </span><span class="comment">/* 0110: Blanking from TIMFLTR2 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE1FLT_7    (7 &lt;&lt; HRTIM_TIMEEF1_EE1FLT_SHIFT) </span><span class="comment">/* 0111: Blanking from TIMFLTR3 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE1FLT_8    (8 &lt;&lt; HRTIM_TIMEEF1_EE1FLT_SHIFT) </span><span class="comment">/* 1000: Blanking from TIMFLTR4 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE1FLT_9    (9 &lt;&lt; HRTIM_TIMEEF1_EE1FLT_SHIFT) </span><span class="comment">/* 1001: Blanking from TIMFLTR5 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE1FLT_10   (10 &lt;&lt; HRTIM_TIMEEF1_EE1FLT_SHIFT) </span><span class="comment">/* 1010: Blanking from TIMFLTR6 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE1FLT_11   (11 &lt;&lt; HRTIM_TIMEEF1_EE1FLT_SHIFT) </span><span class="comment">/* 1011: Blanking from TIMFLTR7 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE1FLT_12   (12 &lt;&lt; HRTIM_TIMEEF1_EE1FLT_SHIFT) </span><span class="comment">/* 1100: Blanking from TIMFLTR8 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE1FLT_13   (13 &lt;&lt; HRTIM_TIMEEF1_EE1FLT_SHIFT) </span><span class="comment">/* 1101: Windowing from counter reset/roll-over to Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE1FLT_14   (14 &lt;&lt; HRTIM_TIMEEF1_EE1FLT_SHIFT) </span><span class="comment">/* 1110: Windowing from counter reset/roll-over to Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE1FLT_15   (15 &lt;&lt; HRTIM_TIMEEF1_EE1FLT_SHIFT) </span><span class="comment">/* 1111: Windowing from TIMWIN source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMEEF1_EE2LTCH       (1 &lt;&lt; 6) </span><span class="comment">/* Bit 6: External Event 2 Lack */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMEEF1_EE2FLT_SHIFT  7        </span><span class="comment">/* Bits 7-10: Externl Event 2 Filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMEEF1_EE2FLT_MASK   (15 &lt;&lt; HRTIM_TIMEEF1_EE2FLT_SHIFT)</span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE2FLT_0    (0 &lt;&lt; HRTIM_TIMEEF1_EE2FLT_SHIFT) </span><span class="comment">/* 0000: No filtering */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE2FLT_1    (1 &lt;&lt; HRTIM_TIMEEF1_EE2FLT_SHIFT) </span><span class="comment">/* 0001: Blanking from counter reset/roll-over to Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE2FLT_2    (2 &lt;&lt; HRTIM_TIMEEF1_EE2FLT_SHIFT) </span><span class="comment">/* 0010: Blanking from counter reset/roll-over to Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE2FLT_3    (3 &lt;&lt; HRTIM_TIMEEF1_EE2FLT_SHIFT) </span><span class="comment">/* 0011: Blanking from counter reset/roll-over to Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE2FLT_4    (4 &lt;&lt; HRTIM_TIMEEF1_EE2FLT_SHIFT) </span><span class="comment">/* 0100: Blanking from counter reset/roll-over to Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE2FLT_5    (5 &lt;&lt; HRTIM_TIMEEF1_EE2FLT_SHIFT) </span><span class="comment">/* 0101: Blanking from TIMFLTR1 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE2FLT_6    (6 &lt;&lt; HRTIM_TIMEEF1_EE2FLT_SHIFT) </span><span class="comment">/* 0110: Blanking from TIMFLTR2 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE2FLT_7    (7 &lt;&lt; HRTIM_TIMEEF1_EE2FLT_SHIFT) </span><span class="comment">/* 0111: Blanking from TIMFLTR3 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE2FLT_8    (8 &lt;&lt; HRTIM_TIMEEF1_EE2FLT_SHIFT) </span><span class="comment">/* 1000: Blanking from TIMFLTR4 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE2FLT_9    (9 &lt;&lt; HRTIM_TIMEEF1_EE2FLT_SHIFT) </span><span class="comment">/* 1001: Blanking from TIMFLTR5 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE2FLT_10   (10 &lt;&lt; HRTIM_TIMEEF1_EE2FLT_SHIFT) </span><span class="comment">/* 1010: Blanking from TIMFLTR6 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE2FLT_11   (11 &lt;&lt; HRTIM_TIMEEF1_EE2FLT_SHIFT) </span><span class="comment">/* 1011: Blanking from TIMFLTR7 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE2FLT_12   (12 &lt;&lt; HRTIM_TIMEEF1_EE2FLT_SHIFT) </span><span class="comment">/* 1100: Blanking from TIMFLTR8 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE2FLT_13   (13 &lt;&lt; HRTIM_TIMEEF1_EE2FLT_SHIFT) </span><span class="comment">/* 1101: Windowing from counter reset/roll-over to Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE2FLT_14   (14 &lt;&lt; HRTIM_TIMEEF1_EE2FLT_SHIFT) </span><span class="comment">/* 1110: Windowing from counter reset/roll-over to Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE2FLT_15   (15 &lt;&lt; HRTIM_TIMEEF1_EE2FLT_SHIFT) </span><span class="comment">/* 1111: Windowing from TIMWIN source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMEEF1_EE3LTCH       (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: External Event 3 Lack */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMEEF1_EE3FLT_SHIFT  13         </span><span class="comment">/* Bits 13-16: Externl Event 3 Filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMEEF1_EE3FLT_MASK   (15 &lt;&lt; HRTIM_TIMEEF1_EE3FLT_SHIFT)</span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE3FLT_0    (0 &lt;&lt; HRTIM_TIMEEF1_EE3FLT_SHIFT) </span><span class="comment">/* 0000: No filtering */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE3FLT_1    (1 &lt;&lt; HRTIM_TIMEEF1_EE3FLT_SHIFT) </span><span class="comment">/* 0001: Blanking from counter reset/roll-over to Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE3FLT_2    (2 &lt;&lt; HRTIM_TIMEEF1_EE3FLT_SHIFT) </span><span class="comment">/* 0010: Blanking from counter reset/roll-over to Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE3FLT_3    (3 &lt;&lt; HRTIM_TIMEEF1_EE3FLT_SHIFT) </span><span class="comment">/* 0011: Blanking from counter reset/roll-over to Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE3FLT_4    (4 &lt;&lt; HRTIM_TIMEEF1_EE3FLT_SHIFT) </span><span class="comment">/* 0100: Blanking from counter reset/roll-over to Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE3FLT_5    (5 &lt;&lt; HRTIM_TIMEEF1_EE3FLT_SHIFT) </span><span class="comment">/* 0101: Blanking from TIMFLTR1 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE3FLT_6    (6 &lt;&lt; HRTIM_TIMEEF1_EE3FLT_SHIFT) </span><span class="comment">/* 0110: Blanking from TIMFLTR2 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE3FLT_7    (7 &lt;&lt; HRTIM_TIMEEF1_EE3FLT_SHIFT) </span><span class="comment">/* 0111: Blanking from TIMFLTR3 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE3FLT_8    (8 &lt;&lt; HRTIM_TIMEEF1_EE3FLT_SHIFT) </span><span class="comment">/* 1000: Blanking from TIMFLTR4 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE3FLT_9    (9 &lt;&lt; HRTIM_TIMEEF1_EE3FLT_SHIFT) </span><span class="comment">/* 1001: Blanking from TIMFLTR5 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE3FLT_10   (10 &lt;&lt; HRTIM_TIMEEF1_EE3FLT_SHIFT) </span><span class="comment">/* 1010: Blanking from TIMFLTR6 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE3FLT_11   (11 &lt;&lt; HRTIM_TIMEEF1_EE3FLT_SHIFT) </span><span class="comment">/* 1011: Blanking from TIMFLTR7 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE3FLT_12   (12 &lt;&lt; HRTIM_TIMEEF1_EE3FLT_SHIFT) </span><span class="comment">/* 1100: Blanking from TIMFLTR8 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE3FLT_13   (13 &lt;&lt; HRTIM_TIMEEF1_EE3FLT_SHIFT) </span><span class="comment">/* 1101: Windowing from counter reset/roll-over to Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE3FLT_14   (14 &lt;&lt; HRTIM_TIMEEF1_EE3FLT_SHIFT) </span><span class="comment">/* 1110: Windowing from counter reset/roll-over to Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE3FLT_15   (15 &lt;&lt; HRTIM_TIMEEF1_EE3FLT_SHIFT) </span><span class="comment">/* 1111: Windowing from TIMWIN source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMEEF1_EE4LTCH       (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: External Event 4 Lack */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMEEF1_EE4FLT_SHIFT  19         </span><span class="comment">/* Bits 19-22: Externl Event 4 Filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMEEF1_EE4FLT_MASK   (15 &lt;&lt; HRTIM_TIMEEF1_EE4FLT_SHIFT)</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE4FLT_0    (0 &lt;&lt; HRTIM_TIMEEF1_EE4FLT_SHIFT) </span><span class="comment">/* 0000: No filtering */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE4FLT_1    (1 &lt;&lt; HRTIM_TIMEEF1_EE4FLT_SHIFT) </span><span class="comment">/* 0001: Blanking from counter reset/roll-over to Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE4FLT_2    (2 &lt;&lt; HRTIM_TIMEEF1_EE4FLT_SHIFT) </span><span class="comment">/* 0010: Blanking from counter reset/roll-over to Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE4FLT_3    (3 &lt;&lt; HRTIM_TIMEEF1_EE4FLT_SHIFT) </span><span class="comment">/* 0011: Blanking from counter reset/roll-over to Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE4FLT_4    (4 &lt;&lt; HRTIM_TIMEEF1_EE4FLT_SHIFT) </span><span class="comment">/* 0100: Blanking from counter reset/roll-over to Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE4FLT_5    (5 &lt;&lt; HRTIM_TIMEEF1_EE4FLT_SHIFT) </span><span class="comment">/* 0101: Blanking from TIMFLTR1 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE4FLT_6    (6 &lt;&lt; HRTIM_TIMEEF1_EE4FLT_SHIFT) </span><span class="comment">/* 0110: Blanking from TIMFLTR2 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE4FLT_7    (7 &lt;&lt; HRTIM_TIMEEF1_EE4FLT_SHIFT) </span><span class="comment">/* 0111: Blanking from TIMFLTR3 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE4FLT_8    (8 &lt;&lt; HRTIM_TIMEEF1_EE4FLT_SHIFT) </span><span class="comment">/* 1000: Blanking from TIMFLTR4 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE4FLT_9    (9 &lt;&lt; HRTIM_TIMEEF1_EE4FLT_SHIFT) </span><span class="comment">/* 1001: Blanking from TIMFLTR5 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE4FLT_10   (10 &lt;&lt; HRTIM_TIMEEF1_EE4FLT_SHIFT) </span><span class="comment">/* 1010: Blanking from TIMFLTR6 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE4FLT_11   (11 &lt;&lt; HRTIM_TIMEEF1_EE4FLT_SHIFT) </span><span class="comment">/* 1011: Blanking from TIMFLTR7 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE4FLT_12   (12 &lt;&lt; HRTIM_TIMEEF1_EE4FLT_SHIFT) </span><span class="comment">/* 1100: Blanking from TIMFLTR8 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE4FLT_13   (13 &lt;&lt; HRTIM_TIMEEF1_EE4FLT_SHIFT) </span><span class="comment">/* 1101: Windowing from counter reset/roll-over to Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE4FLT_14   (14 &lt;&lt; HRTIM_TIMEEF1_EE4FLT_SHIFT) </span><span class="comment">/* 1110: Windowing from counter reset/roll-over to Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE4FLT_15   (15 &lt;&lt; HRTIM_TIMEEF1_EE4FLT_SHIFT) </span><span class="comment">/* 1111: Windowing from TIMWIN source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMEEF1_EE5LTCH       (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: External Event 5 Lack */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMEEF1_EE5FLT_SHIFT  25        </span><span class="comment">/* Bits 25-28: Externl Event 5 Filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMEEF1_EE5FLT_MASK   (15 &lt;&lt; HRTIM_TIMEEF1_EE5FLT_SHIFT)</span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE5FLT_0    (0 &lt;&lt; HRTIM_TIMEEF1_EE5FLT_SHIFT) </span><span class="comment">/* 0000: No filtering */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE5FLT_1    (1 &lt;&lt; HRTIM_TIMEEF1_EE5FLT_SHIFT) </span><span class="comment">/* 0001: Blanking from counter reset/roll-over to Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE5FLT_2    (2 &lt;&lt; HRTIM_TIMEEF1_EE5FLT_SHIFT) </span><span class="comment">/* 0010: Blanking from counter reset/roll-over to Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE5FLT_3    (3 &lt;&lt; HRTIM_TIMEEF1_EE5FLT_SHIFT) </span><span class="comment">/* 0011: Blanking from counter reset/roll-over to Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE5FLT_4    (4 &lt;&lt; HRTIM_TIMEEF1_EE5FLT_SHIFT) </span><span class="comment">/* 0100: Blanking from counter reset/roll-over to Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE5FLT_5    (5 &lt;&lt; HRTIM_TIMEEF1_EE5FLT_SHIFT) </span><span class="comment">/* 0101: Blanking from TIMFLTR1 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE5FLT_6    (6 &lt;&lt; HRTIM_TIMEEF1_EE5FLT_SHIFT) </span><span class="comment">/* 0110: Blanking from TIMFLTR2 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE5FLT_7    (7 &lt;&lt; HRTIM_TIMEEF1_EE5FLT_SHIFT) </span><span class="comment">/* 0111: Blanking from TIMFLTR3 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE5FLT_8    (8 &lt;&lt; HRTIM_TIMEEF1_EE5FLT_SHIFT) </span><span class="comment">/* 1000: Blanking from TIMFLTR4 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE5FLT_9    (9 &lt;&lt; HRTIM_TIMEEF1_EE5FLT_SHIFT) </span><span class="comment">/* 1001: Blanking from TIMFLTR5 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE5FLT_10   (10 &lt;&lt; HRTIM_TIMEEF1_EE5FLT_SHIFT) </span><span class="comment">/* 1010: Blanking from TIMFLTR6 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE5FLT_11   (11 &lt;&lt; HRTIM_TIMEEF1_EE5FLT_SHIFT) </span><span class="comment">/* 1011: Blanking from TIMFLTR7 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE5FLT_12   (12 &lt;&lt; HRTIM_TIMEEF1_EE5FLT_SHIFT) </span><span class="comment">/* 1100: Blanking from TIMFLTR8 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE5FLT_13   (13 &lt;&lt; HRTIM_TIMEEF1_EE5FLT_SHIFT) </span><span class="comment">/* 1101: Windowing from counter reset/roll-over to Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE5FLT_14   (14 &lt;&lt; HRTIM_TIMEEF1_EE5FLT_SHIFT) </span><span class="comment">/* 1110: Windowing from counter reset/roll-over to Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF1_EE5FLT_15   (15 &lt;&lt; HRTIM_TIMEEF1_EE5FLT_SHIFT) </span><span class="comment">/* 1111: Windowing from TIMWIN source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment">/* Timer X External Event Filtering Register 2 */</span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;</div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#define HRTIM_TIMEEF2_EE6LTCH       (1 &lt;&lt; 0) </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMEEF2_EE6FLT_SHIFT  1        </span><span class="comment">/* Bits 1-4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMEEF2_EE6FLT_MASK   (15 &lt;&lt; HRTIM_TIMEEF2_EE6FLT_SHIFT)</span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE6FLT_0    (0 &lt;&lt; HRTIM_TIMEEF2_EE6FLT_SHIFT) </span><span class="comment">/* 0000: No filtering */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE6FLT_1    (1 &lt;&lt; HRTIM_TIMEEF2_EE6FLT_SHIFT) </span><span class="comment">/* 0001: Blanking from counter reset/roll-over to Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE6FLT_2    (2 &lt;&lt; HRTIM_TIMEEF2_EE6FLT_SHIFT) </span><span class="comment">/* 0010: Blanking from counter reset/roll-over to Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE6FLT_3    (3 &lt;&lt; HRTIM_TIMEEF2_EE6FLT_SHIFT) </span><span class="comment">/* 0011: Blanking from counter reset/roll-over to Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE6FLT_4    (4 &lt;&lt; HRTIM_TIMEEF2_EE6FLT_SHIFT) </span><span class="comment">/* 0100: Blanking from counter reset/roll-over to Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE6FLT_5    (5 &lt;&lt; HRTIM_TIMEEF2_EE6FLT_SHIFT) </span><span class="comment">/* 0101: Blanking from TIMFLTR1 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE6FLT_6    (6 &lt;&lt; HRTIM_TIMEEF2_EE6FLT_SHIFT) </span><span class="comment">/* 0110: Blanking from TIMFLTR2 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE6FLT_7    (7 &lt;&lt; HRTIM_TIMEEF2_EE6FLT_SHIFT) </span><span class="comment">/* 0111: Blanking from TIMFLTR3 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE6FLT_8    (8 &lt;&lt; HRTIM_TIMEEF2_EE6FLT_SHIFT) </span><span class="comment">/* 1000: Blanking from TIMFLTR4 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE6FLT_9    (9 &lt;&lt; HRTIM_TIMEEF2_EE6FLT_SHIFT) </span><span class="comment">/* 1001: Blanking from TIMFLTR5 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE6FLT_10   (10 &lt;&lt; HRTIM_TIMEEF2_EE6FLT_SHIFT) </span><span class="comment">/* 1010: Blanking from TIMFLTR6 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE6FLT_11   (11 &lt;&lt; HRTIM_TIMEEF2_EE6FLT_SHIFT) </span><span class="comment">/* 1011: Blanking from TIMFLTR7 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE6FLT_12   (12 &lt;&lt; HRTIM_TIMEEF2_EE6FLT_SHIFT) </span><span class="comment">/* 1100: Blanking from TIMFLTR8 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE6FLT_13   (13 &lt;&lt; HRTIM_TIMEEF2_EE6FLT_SHIFT) </span><span class="comment">/* 1101: Windowing from counter reset/roll-over to Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE6FLT_14   (14 &lt;&lt; HRTIM_TIMEEF2_EE6FLT_SHIFT) </span><span class="comment">/* 1110: Windowing from counter reset/roll-over to Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE6FLT_15   (15 &lt;&lt; HRTIM_TIMEEF2_EE6FLT_SHIFT) </span><span class="comment">/* 1111: Windowing from TIMWIN source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMEEF2_EE7LTCH       (1 &lt;&lt; 6) </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMEEF2_EE7FLT_SHIFT  7        </span><span class="comment">/* Bits 7-10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMEEF2_EE7FLT_MASK   (15 &lt;&lt; HRTIM_TIMEEF2_EE7FLT_SHIFT)</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE7FLT_0    (0 &lt;&lt; HRTIM_TIMEEF2_EE7FLT_SHIFT) </span><span class="comment">/* 0000: No filtering */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE7FLT_1    (1 &lt;&lt; HRTIM_TIMEEF2_EE7FLT_SHIFT) </span><span class="comment">/* 0001: Blanking from counter reset/roll-over to Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE7FLT_2    (2 &lt;&lt; HRTIM_TIMEEF2_EE7FLT_SHIFT) </span><span class="comment">/* 0010: Blanking from counter reset/roll-over to Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE7FLT_3    (3 &lt;&lt; HRTIM_TIMEEF2_EE7FLT_SHIFT) </span><span class="comment">/* 0011: Blanking from counter reset/roll-over to Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE7FLT_4    (4 &lt;&lt; HRTIM_TIMEEF2_EE7FLT_SHIFT) </span><span class="comment">/* 0100: Blanking from counter reset/roll-over to Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE7FLT_5    (5 &lt;&lt; HRTIM_TIMEEF2_EE7FLT_SHIFT) </span><span class="comment">/* 0101: Blanking from TIMFLTR1 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE7FLT_6    (6 &lt;&lt; HRTIM_TIMEEF2_EE7FLT_SHIFT) </span><span class="comment">/* 0110: Blanking from TIMFLTR2 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE7FLT_7    (7 &lt;&lt; HRTIM_TIMEEF2_EE7FLT_SHIFT) </span><span class="comment">/* 0111: Blanking from TIMFLTR3 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE7FLT_8    (8 &lt;&lt; HRTIM_TIMEEF2_EE7FLT_SHIFT) </span><span class="comment">/* 1000: Blanking from TIMFLTR4 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE7FLT_9    (9 &lt;&lt; HRTIM_TIMEEF2_EE7FLT_SHIFT) </span><span class="comment">/* 1001: Blanking from TIMFLTR5 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE7FLT_10   (10 &lt;&lt; HRTIM_TIMEEF2_EE7FLT_SHIFT) </span><span class="comment">/* 1010: Blanking from TIMFLTR6 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE7FLT_11   (11 &lt;&lt; HRTIM_TIMEEF2_EE7FLT_SHIFT) </span><span class="comment">/* 1011: Blanking from TIMFLTR7 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE7FLT_12   (12 &lt;&lt; HRTIM_TIMEEF2_EE7FLT_SHIFT) </span><span class="comment">/* 1100: Blanking from TIMFLTR8 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE7FLT_13   (13 &lt;&lt; HRTIM_TIMEEF2_EE7FLT_SHIFT) </span><span class="comment">/* 1101: Windowing from counter reset/roll-over to Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE7FLT_14   (14 &lt;&lt; HRTIM_TIMEEF2_EE7FLT_SHIFT) </span><span class="comment">/* 1110: Windowing from counter reset/roll-over to Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE7FLT_15   (15 &lt;&lt; HRTIM_TIMEEF2_EE7FLT_SHIFT) </span><span class="comment">/* 1111: Windowing from TIMWIN source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMEEF2_EE8LTCH       (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMEEF2_EE8FLT_SHIFT  13         </span><span class="comment">/* Bits 13-16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMEEF2_EE8FLT_MASK   (15 &lt;&lt; HRTIM_TIMEEF2_EE8FLT_SHIFT)</span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE8FLT_0    (0 &lt;&lt; HRTIM_TIMEEF2_EE8FLT_SHIFT) </span><span class="comment">/* 0000: No filtering */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE8FLT_1    (1 &lt;&lt; HRTIM_TIMEEF2_EE8FLT_SHIFT) </span><span class="comment">/* 0001: Blanking from counter reset/roll-over to Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE8FLT_2    (2 &lt;&lt; HRTIM_TIMEEF2_EE8FLT_SHIFT) </span><span class="comment">/* 0010: Blanking from counter reset/roll-over to Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE8FLT_3    (3 &lt;&lt; HRTIM_TIMEEF2_EE8FLT_SHIFT) </span><span class="comment">/* 0011: Blanking from counter reset/roll-over to Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE8FLT_4    (4 &lt;&lt; HRTIM_TIMEEF2_EE8FLT_SHIFT) </span><span class="comment">/* 0100: Blanking from counter reset/roll-over to Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE8FLT_5    (5 &lt;&lt; HRTIM_TIMEEF2_EE8FLT_SHIFT) </span><span class="comment">/* 0101: Blanking from TIMFLTR1 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE8FLT_6    (6 &lt;&lt; HRTIM_TIMEEF2_EE8FLT_SHIFT) </span><span class="comment">/* 0110: Blanking from TIMFLTR2 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE8FLT_7    (7 &lt;&lt; HRTIM_TIMEEF2_EE8FLT_SHIFT) </span><span class="comment">/* 0111: Blanking from TIMFLTR3 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE8FLT_8    (8 &lt;&lt; HRTIM_TIMEEF2_EE8FLT_SHIFT) </span><span class="comment">/* 1000: Blanking from TIMFLTR4 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE8FLT_9    (9 &lt;&lt; HRTIM_TIMEEF2_EE8FLT_SHIFT) </span><span class="comment">/* 1001: Blanking from TIMFLTR5 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE8FLT_10   (10 &lt;&lt; HRTIM_TIMEEF2_EE8FLT_SHIFT) </span><span class="comment">/* 1010: Blanking from TIMFLTR6 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE8FLT_11   (11 &lt;&lt; HRTIM_TIMEEF2_EE8FLT_SHIFT) </span><span class="comment">/* 1011: Blanking from TIMFLTR7 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE8FLT_12   (12 &lt;&lt; HRTIM_TIMEEF2_EE8FLT_SHIFT) </span><span class="comment">/* 1100: Blanking from TIMFLTR8 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE8FLT_13   (13 &lt;&lt; HRTIM_TIMEEF2_EE8FLT_SHIFT) </span><span class="comment">/* 1101: Windowing from counter reset/roll-over to Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE8FLT_14   (14 &lt;&lt; HRTIM_TIMEEF2_EE8FLT_SHIFT) </span><span class="comment">/* 1110: Windowing from counter reset/roll-over to Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE8FLT_15   (15 &lt;&lt; HRTIM_TIMEEF2_EE8FLT_SHIFT) </span><span class="comment">/* 1111: Windowing from TIMWIN source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMEEF2_EE9LTCH       (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMEEF2_EE9FLT_SHIFT  19         </span><span class="comment">/* Bits 19-22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMEEF2_EE9FLT_MASK   (15 &lt;&lt; HRTIM_TIMEEF2_EE9FLT_SHIFT)</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE9FLT_0    (0 &lt;&lt; HRTIM_TIMEEF2_EE9FLT_SHIFT) </span><span class="comment">/* 0000: No filtering */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE9FLT_1    (1 &lt;&lt; HRTIM_TIMEEF2_EE9FLT_SHIFT) </span><span class="comment">/* 0001: Blanking from counter reset/roll-over to Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE9FLT_2    (2 &lt;&lt; HRTIM_TIMEEF2_EE9FLT_SHIFT) </span><span class="comment">/* 0010: Blanking from counter reset/roll-over to Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE9FLT_3    (3 &lt;&lt; HRTIM_TIMEEF2_EE9FLT_SHIFT) </span><span class="comment">/* 0011: Blanking from counter reset/roll-over to Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE9FLT_4    (4 &lt;&lt; HRTIM_TIMEEF2_EE9FLT_SHIFT) </span><span class="comment">/* 0100: Blanking from counter reset/roll-over to Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE9FLT_5    (5 &lt;&lt; HRTIM_TIMEEF2_EE9FLT_SHIFT) </span><span class="comment">/* 0101: Blanking from TIMFLTR1 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE9FLT_6    (6 &lt;&lt; HRTIM_TIMEEF2_EE9FLT_SHIFT) </span><span class="comment">/* 0110: Blanking from TIMFLTR2 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE9FLT_7    (7 &lt;&lt; HRTIM_TIMEEF2_EE9FLT_SHIFT) </span><span class="comment">/* 0111: Blanking from TIMFLTR3 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE9FLT_8    (8 &lt;&lt; HRTIM_TIMEEF2_EE9FLT_SHIFT) </span><span class="comment">/* 1000: Blanking from TIMFLTR4 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE9FLT_9    (9 &lt;&lt; HRTIM_TIMEEF2_EE9FLT_SHIFT) </span><span class="comment">/* 1001: Blanking from TIMFLTR5 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE9FLT_10   (10 &lt;&lt; HRTIM_TIMEEF2_EE9FLT_SHIFT) </span><span class="comment">/* 1010: Blanking from TIMFLTR6 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE9FLT_11   (11 &lt;&lt; HRTIM_TIMEEF2_EE9FLT_SHIFT) </span><span class="comment">/* 1011: Blanking from TIMFLTR7 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE9FLT_12   (12 &lt;&lt; HRTIM_TIMEEF2_EE9FLT_SHIFT) </span><span class="comment">/* 1100: Blanking from TIMFLTR8 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE9FLT_13   (13 &lt;&lt; HRTIM_TIMEEF2_EE9FLT_SHIFT) </span><span class="comment">/* 1101: Windowing from counter reset/roll-over to Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE9FLT_14   (14 &lt;&lt; HRTIM_TIMEEF2_EE9FLT_SHIFT) </span><span class="comment">/* 1110: Windowing from counter reset/roll-over to Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE9FLT_15   (15 &lt;&lt; HRTIM_TIMEEF2_EE9FLT_SHIFT) </span><span class="comment">/* 1111: Windowing from TIMWIN source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMEEF2_EE10LTCH      (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMEEF2_EE10FLT_SHIFT 25        </span><span class="comment">/* Bits 25-28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMEEF2_EE10FLT_MASK  (15 &lt;&lt; HRTIM_TIMEEF2_EE10FLT_SHIFT)</span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE10FLT_0   (0 &lt;&lt; HRTIM_TIMEEF2_EE10FLT_SHIFT) </span><span class="comment">/* 0000: No filtering */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE10FLT_1   (1 &lt;&lt; HRTIM_TIMEEF2_EE10FLT_SHIFT) </span><span class="comment">/* 0001: Blanking from counter reset/roll-over to Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE10FLT_2   (2 &lt;&lt; HRTIM_TIMEEF2_EE10FLT_SHIFT) </span><span class="comment">/* 0010: Blanking from counter reset/roll-over to Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE10FLT_3   (3 &lt;&lt; HRTIM_TIMEEF2_EE10FLT_SHIFT) </span><span class="comment">/* 0011: Blanking from counter reset/roll-over to Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE10FLT_4   (4 &lt;&lt; HRTIM_TIMEEF2_EE10FLT_SHIFT) </span><span class="comment">/* 0100: Blanking from counter reset/roll-over to Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE10FLT_5   (5 &lt;&lt; HRTIM_TIMEEF2_EE10FLT_SHIFT) </span><span class="comment">/* 0101: Blanking from TIMFLTR1 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE10FLT_6   (6 &lt;&lt; HRTIM_TIMEEF2_EE10FLT_SHIFT) </span><span class="comment">/* 0110: Blanking from TIMFLTR2 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE10FLT_7   (7 &lt;&lt; HRTIM_TIMEEF2_EE10FLT_SHIFT) </span><span class="comment">/* 0111: Blanking from TIMFLTR3 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE10FLT_8   (8 &lt;&lt; HRTIM_TIMEEF2_EE10FLT_SHIFT) </span><span class="comment">/* 1000: Blanking from TIMFLTR4 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE10FLT_9   (9 &lt;&lt; HRTIM_TIMEEF2_EE10FLT_SHIFT) </span><span class="comment">/* 1001: Blanking from TIMFLTR5 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE10FLT_10  (10 &lt;&lt; HRTIM_TIMEEF2_EE10FLT_SHIFT) </span><span class="comment">/* 1010: Blanking from TIMFLTR6 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE10FLT_11  (11 &lt;&lt; HRTIM_TIMEEF2_EE10FLT_SHIFT) </span><span class="comment">/* 1011: Blanking from TIMFLTR7 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE10FLT_12  (12 &lt;&lt; HRTIM_TIMEEF2_EE10FLT_SHIFT) </span><span class="comment">/* 1100: Blanking from TIMFLTR8 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE10FLT_13  (13 &lt;&lt; HRTIM_TIMEEF2_EE10FLT_SHIFT) </span><span class="comment">/* 1101: Windowing from counter reset/roll-over to Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE10FLT_14  (14 &lt;&lt; HRTIM_TIMEEF2_EE10FLT_SHIFT) </span><span class="comment">/* 1110: Windowing from counter reset/roll-over to Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMEEF2_EE10FLT_15  (15 &lt;&lt; HRTIM_TIMEEF2_EE10FLT_SHIFT) </span><span class="comment">/* 1111: Windowing from TIMWIN source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment">/* Timer X Reset Register */</span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;</div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#define HRTIM_TIMARST_UPDT            (1 &lt;&lt; 1) </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMARST_CMP2            (1 &lt;&lt; 2) </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMARST_CMP4            (1 &lt;&lt; 3) </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMARST_MSTPER          (1 &lt;&lt; 4) </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMARST_MSTCMP1         (1 &lt;&lt; 5) </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMARST_MSTCMP2         (1 &lt;&lt; 6) </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMARST_MSTCMP3         (1 &lt;&lt; 7) </span><span class="comment">/* Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMARST_MSTCMP4         (1 &lt;&lt; 8) </span><span class="comment">/* Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMARST_EXTEVNT1        (1 &lt;&lt; 9) </span><span class="comment">/* Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMARST_EXTEVNT2        (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMARST_EXTEVNT3        (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMARST_EXTEVNT4        (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMARST_EXTEVNT5        (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMARST_EXTEVNT6        (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMARST_EXTEVNT7        (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMARST_EXTEVNT8        (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMARST_EXTEVNT9        (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMARST_EXTEVNT10       (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMARST_TIMBCMP1        (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMARST_TIMBCMP2        (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMARST_TIMBCMP4        (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMARST_TIMCCMP1        (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMARST_TIMCCMP2        (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMARST_TIMCCMP4        (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMARST_TIMDCMP1        (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMARST_TIMDCMP2        (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMARST_TIMDCMP3        (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMARST_TIMECMP1        (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMARST_TIMECMP2        (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMARST_TIMECMP4        (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#define HRTIM_TIMBRST_UPDT            (1 &lt;&lt; 1) </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMBRST_CMP2            (1 &lt;&lt; 2) </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMBRST_CMP4            (1 &lt;&lt; 3) </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMBRST_MSTPER          (1 &lt;&lt; 4) </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMBRST_MSTCMP1         (1 &lt;&lt; 5) </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMBRST_MSTCMP2         (1 &lt;&lt; 6) </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMBRST_MSTCMP3         (1 &lt;&lt; 7) </span><span class="comment">/* Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMBRST_MSTCMP4         (1 &lt;&lt; 8) </span><span class="comment">/* Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMBRST_EXTEVNT1        (1 &lt;&lt; 9) </span><span class="comment">/* Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMBRST_EXTEVNT2        (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMBRST_EXTEVNT3        (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMBRST_EXTEVNT4        (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMBRST_EXTEVNT5        (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMBRST_EXTEVNT6        (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMBRST_EXTEVNT7        (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMBRST_EXTEVNT8        (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMBRST_EXTEVNT9        (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMBRST_EXTEVNT10       (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMBRST_TIMACMP1        (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMBRST_TIMACMP2        (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMBRST_TIMACMP4        (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMBRST_TIMCCMP1        (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMBRST_TIMCCMP2        (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMBRST_TIMCCMP4        (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMBRST_TIMDCMP1        (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMBRST_TIMDCMP2        (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMBRST_TIMDCMP3        (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMBRST_TIMECMP1        (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMBRST_TIMECMP2        (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMBRST_TIMECMP4        (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define HRTIM_TIMCRST_UPDT            (1 &lt;&lt; 1) </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCRST_CMP2            (1 &lt;&lt; 2) </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCRST_CMP4            (1 &lt;&lt; 3) </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCRST_MSTPER          (1 &lt;&lt; 4) </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCRST_MSTCMP1         (1 &lt;&lt; 5) </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCRST_MSTCMP2         (1 &lt;&lt; 6) </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCRST_MSTCMP3         (1 &lt;&lt; 7) </span><span class="comment">/* Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCRST_MSTCMP4         (1 &lt;&lt; 8) </span><span class="comment">/* Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCRST_EXTEVNT1        (1 &lt;&lt; 9) </span><span class="comment">/* Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCRST_EXTEVNT2        (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCRST_EXTEVNT3        (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCRST_EXTEVNT4        (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCRST_EXTEVNT5        (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCRST_EXTEVNT6        (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCRST_EXTEVNT7        (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCRST_EXTEVNT8        (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCRST_EXTEVNT9        (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCRST_EXTEVNT10       (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCRST_TIMACMP1        (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCRST_TIMACMP2        (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCRST_TIMACMP4        (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCRST_TIMBCMP1        (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCRST_TIMBCMP2        (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCRST_TIMBCMP4        (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCRST_TIMDCMP1        (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCRST_TIMDCMP2        (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCRST_TIMDCMP3        (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCRST_TIMECMP1        (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCRST_TIMECMP2        (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCRST_TIMECMP4        (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define HRTIM_TIMDRST_UPDT            (1 &lt;&lt; 1) </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDRST_CMP2            (1 &lt;&lt; 2) </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDRST_CMP4            (1 &lt;&lt; 3) </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDRST_MSTPER          (1 &lt;&lt; 4) </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDRST_MSTCMP1         (1 &lt;&lt; 5) </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDRST_MSTCMP2         (1 &lt;&lt; 6) </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDRST_MSTCMP3         (1 &lt;&lt; 7) </span><span class="comment">/* Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDRST_MSTCMP4         (1 &lt;&lt; 8) </span><span class="comment">/* Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDRST_EXTEVNT1        (1 &lt;&lt; 9) </span><span class="comment">/* Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDRST_EXTEVNT2        (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDRST_EXTEVNT3        (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDRST_EXTEVNT4        (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDRST_EXTEVNT5        (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDRST_EXTEVNT6        (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDRST_EXTEVNT7        (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDRST_EXTEVNT8        (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDRST_EXTEVNT9        (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDRST_EXTEVNT10       (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDRST_TIMACMP1        (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDRST_TIMACMP2        (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDRST_TIMACMP4        (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDRST_TIMBCMP1        (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDRST_TIMBCMP2        (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDRST_TIMBCMP4        (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDRST_TIMCCMP1        (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDRST_TIMCCMP2        (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDRST_TIMCCMP3        (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDRST_TIMECMP1        (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDRST_TIMECMP2        (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMDRST_TIMECMP4        (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">#define HRTIM_TIMERST_UPDT            (1 &lt;&lt; 1) </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMERST_CMP2            (1 &lt;&lt; 2) </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMERST_CMP4            (1 &lt;&lt; 3) </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMERST_MSTPER          (1 &lt;&lt; 4) </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMERST_MSTCMP1         (1 &lt;&lt; 5) </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMERST_MSTCMP2         (1 &lt;&lt; 6) </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMERST_MSTCMP3         (1 &lt;&lt; 7) </span><span class="comment">/* Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMERST_MSTCMP4         (1 &lt;&lt; 8) </span><span class="comment">/* Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMERST_EXTEVNT1        (1 &lt;&lt; 9) </span><span class="comment">/* Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMERST_EXTEVNT2        (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMERST_EXTEVNT3        (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMERST_EXTEVNT4        (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMERST_EXTEVNT5        (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMERST_EXTEVNT6        (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMERST_EXTEVNT7        (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMERST_EXTEVNT8        (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMERST_EXTEVNT9        (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMERST_EXTEVNT10       (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMERST_TIMACMP1        (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMERST_TIMACMP2        (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMERST_TIMACMP4        (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMERST_TIMBCMP1        (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMERST_TIMBCMP2        (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMERST_TIMBCMP4        (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMERST_TIMCCMP1        (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMERST_TIMCCMP2        (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMERST_TIMCCMP3        (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMERST_TIMDCMP1        (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMERST_TIMDCMP2        (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMERST_TIMDCMP4        (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="comment">/* Timer X Chopper Register */</span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;</div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">#define HRTIM_TIMCHP_CARFRQ_SHIFT     0 </span><span class="comment">/* Bits 0-3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCHP_CARFRQ_MASK      (15 &lt;&lt; HRTIM_TIMCHP_CARFRQ_SHIFT)</span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#define HRTIM_TIMCHP_CARDTY_SHIFT     4 </span><span class="comment">/* Bits 4-6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCHP_CARDTY_MASK      (7 &lt;&lt; HRTIM_TIMCHP_CARDTY_SHIFT)</span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define HRTIM_TIMCHP_STRTPW_SHIFT     7 </span><span class="comment">/* Bits 7-10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCHP_STRTPW_MASK      (15 &lt;&lt; HRTIM_TIMCHP_STRTPW_SHIFT)</span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment">/* Timer X Capture 1 Control Register */</span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;</div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">#define HRTIM_TIMCPT1CR_SWCPT         (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT1CR_UPDCPT        (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT1CR_EXEV1CPT      (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT1CR_EXEV2CPT      (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT1CR_EXEV3CPT      (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT1CR_EXEV4CPT      (1 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT1CR_EXEV5CPT      (1 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT1CR_EXEV6CPT      (1 &lt;&lt; 7)</span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT1CR_EXEV7CPT      (1 &lt;&lt; 8)</span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT1CR_EXEV8CPT      (1 &lt;&lt; 9)</span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT1CR_EXEV9CPT      (1 &lt;&lt; 10)</span></div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT1CR_EXEV10CPT     (1 &lt;&lt; 11)</span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT1CR_TA1SET        (1 &lt;&lt; 12)</span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT1CR_TA1RST        (1 &lt;&lt; 13)</span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT1CR_TACMP1        (1 &lt;&lt; 14)</span></div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT1CR_TACMP2        (1 &lt;&lt; 15)</span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT1CR_TB1SET        (1 &lt;&lt; 16)</span></div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT1CR_TB1RST        (1 &lt;&lt; 17)</span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT1CR_TBCMP1        (1 &lt;&lt; 18)</span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT1CR_TBCMP2        (1 &lt;&lt; 19)</span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT1CR_TC1SET        (1 &lt;&lt; 20)</span></div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT1CR_TC1RST        (1 &lt;&lt; 21)</span></div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT1CR_TCCMP1        (1 &lt;&lt; 22)</span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT1CR_TCCMP2        (1 &lt;&lt; 23)</span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT1CR_TD1SET        (1 &lt;&lt; 24)</span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT1CR_TD1RST        (1 &lt;&lt; 25)</span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT1CR_TDCMP1        (1 &lt;&lt; 26)</span></div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT1CR_TDCMP2        (1 &lt;&lt; 27)</span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT1CR_TE1SET        (1 &lt;&lt; 28)</span></div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT1CR_TE1RST        (1 &lt;&lt; 29)</span></div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT1CR_TECMP1        (1 &lt;&lt; 30)</span></div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT1CR_TECMP2        (1 &lt;&lt; 31)</span></div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="comment">/* Timer X Capture 2 Control Register */</span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;</div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#define HRTIM_TIMCPT2CR_SWCPT         (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT2CR_UPDCPT        (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT2CR_EXEV1CPT      (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT2CR_EXEV2CPT      (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT2CR_EXEV3CPT      (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT2CR_EXEV4CPT      (1 &lt;&lt; 5)</span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT2CR_EXEV5CPT      (1 &lt;&lt; 6)</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT2CR_EXEV6CPT      (1 &lt;&lt; 7)</span></div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT2CR_EXEV7CPT      (1 &lt;&lt; 8)</span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT2CR_EXEV8CPT      (1 &lt;&lt; 9)</span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT2CR_EXEV9CPT      (1 &lt;&lt; 10)</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT2CR_EXEV10CPT     (1 &lt;&lt; 11)</span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT2CR_TA1SET        (1 &lt;&lt; 12)</span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT2CR_TA1RST        (1 &lt;&lt; 13)</span></div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT2CR_TACMP1        (1 &lt;&lt; 14)</span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT2CR_TACMP2        (1 &lt;&lt; 15)</span></div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT2CR_TB1SET        (1 &lt;&lt; 16)</span></div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT2CR_TB1RST        (1 &lt;&lt; 17)</span></div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT2CR_TBCMP1        (1 &lt;&lt; 18)</span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT2CR_TBCMP2        (1 &lt;&lt; 19)</span></div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT2CR_TC1SET        (1 &lt;&lt; 20)</span></div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT2CR_TC1RST        (1 &lt;&lt; 21)</span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT2CR_TCCMP1        (1 &lt;&lt; 22)</span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT2CR_TCCMP2        (1 &lt;&lt; 23)</span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT2CR_TD1SET        (1 &lt;&lt; 24)</span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT2CR_TD1RST        (1 &lt;&lt; 25)</span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT2CR_TDCMP1        (1 &lt;&lt; 26)</span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT2CR_TDCMP2        (1 &lt;&lt; 27)</span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT2CR_TE1SET        (1 &lt;&lt; 28)</span></div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT2CR_TE1RST        (1 &lt;&lt; 29)</span></div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT2CR_TECMP1        (1 &lt;&lt; 30)</span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMCPT2CR_TECMP2        (1 &lt;&lt; 31)</span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="comment">/* Timer X Output Register */</span></div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;</div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#define HRTIM_TIMOUT_POL1             (1 &lt;&lt; 1) </span><span class="comment">/* Bit 1: Output 1 polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMOUT_IDLEM1           (1 &lt;&lt; 2) </span><span class="comment">/* Bit 2: Output 1 IDLE mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMOUT_IDLES1           (1 &lt;&lt; 3) </span><span class="comment">/* Bit 3: Output 1 IDLE state*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMOUT_FAULT1_SHIFT     4        </span><span class="comment">/* Bit 4-5: Output 1 Fault state */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMOUT_FAULT1_MASK      (3 &lt;&lt; HRTIM_TIMOUT_FAULT1_SHIFT)</span></div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMOUT_FAULT1_0       (0 &lt;&lt; HRTIM_TIMOUT_FAULT1_SHIFT) </span><span class="comment">/* 00: No action */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMOUT_FAULT1_1       (1 &lt;&lt; HRTIM_TIMOUT_FAULT1_SHIFT) </span><span class="comment">/* 01: Active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMOUT_FAULT1_2       (2 &lt;&lt; HRTIM_TIMOUT_FAULT1_SHIFT) </span><span class="comment">/* 10: Inactive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMOUT_FAULT1_3       (3 &lt;&lt; HRTIM_TIMOUT_FAULT1_SHIFT) </span><span class="comment">/* 11: High-Z */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMOUT_CHP1             (1 &lt;&lt; 6) </span><span class="comment">/* Bit 6: Output 1 Chopper enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMOUT_DIDL1            (1 &lt;&lt; 7) </span><span class="comment">/* Bit 7: Output 1 Deadtime upon burst mode IDLE entry */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMOUT_DTEN             (1 &lt;&lt; 8) </span><span class="comment">/* Bit 8: Deadtime enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMOUT_DLYPRTEN         (1 &lt;&lt; 9) </span><span class="comment">/* Bit 9: Delayed Protection enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMOUT_DLYPRT_SHIFT     10       </span><span class="comment">/* Bits 10-12: Delayed Protection*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMOUT_DLYPRT_MASK      (3 &lt;&lt; HRTIM_TIMOUT_DLYPRT_SHIFT)</span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMOUT_DLYPRT_0        (0 &lt;&lt; HRTIM_TIMOUT_DLYPRT_SHIFT) </span><span class="comment">/* 000: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMOUT_DLYPRT_1        (1 &lt;&lt; HRTIM_TIMOUT_DLYPRT_SHIFT) </span><span class="comment">/* 001: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMOUT_DLYPRT_2        (2 &lt;&lt; HRTIM_TIMOUT_DLYPRT_SHIFT) </span><span class="comment">/* 010: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMOUT_DLYPRT_3        (3 &lt;&lt; HRTIM_TIMOUT_DLYPRT_SHIFT) </span><span class="comment">/* 011: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMOUT_DLYPRT_4        (4 &lt;&lt; HRTIM_TIMOUT_DLYPRT_SHIFT) </span><span class="comment">/* 100: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMOUT_DLYPRT_5        (5 &lt;&lt; HRTIM_TIMOUT_DLYPRT_SHIFT) </span><span class="comment">/* 101: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMOUT_DLYPRT_6        (6 &lt;&lt; HRTIM_TIMOUT_DLYPRT_SHIFT) </span><span class="comment">/* 110: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMOUT_DLYPRT_7        (7 &lt;&lt; HRTIM_TIMOUT_DLYPRT_SHIFT) </span><span class="comment">/* 111: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor"></span>                                                <span class="comment">/* Bit 12-16: Resered  */</span></div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">#define HRTIM_TIMOUT_POL2             (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Output 2 polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMOUT_IDLEM2           (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Output 2 IDLE mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMOUT_IDLES2           (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: Output 2 IDLE state */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMOUT_FAULT2_SHIFT     20        </span><span class="comment">/* Bit 20-21: Output 2 Fault state */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMOUT_FAULT2_MASK      (3 &lt;&lt; HRTIM_TIMOUT_FAULT2_SHIFT)</span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMOUT_FAULT2_0       (0 &lt;&lt; HRTIM_TIMOUT_FAULT2_SHIFT) </span><span class="comment">/* 00: No action*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMOUT_FAULT2_1       (1 &lt;&lt; HRTIM_TIMOUT_FAULT2_SHIFT) </span><span class="comment">/* 01: Active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMOUT_FAULT2_2       (2 &lt;&lt; HRTIM_TIMOUT_FAULT2_SHIFT) </span><span class="comment">/* 10: Inactive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_TIMOUT_FAULT2_3       (3 &lt;&lt; HRTIM_TIMOUT_FAULT2_SHIFT) </span><span class="comment">/* 11: High-Z*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMOUT_CHP2             (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: Output 2 Chopper enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMOUT_DIDL2            (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: Output 2 Deadtime upon burst mode IDLE entry */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="comment">/* Timer X Fault Register */</span></div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;</div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">#define HRTIM_TIMFLT_FLT1EN           (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Fault1 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMFLT_FLT2EN           (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: Fault 2 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMFLT_FLT3EN           (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: Fault 3 enable*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMFLT_FLT4EN           (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: Fault 4 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMFLT_FLT5EN           (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: Fault 5 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_TIMFLT_FLTLCK           (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Fault sources lock*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="comment">/* Common Control Register 1 */</span></div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;</div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">#define HRTIM_CR1_MUDIS               (1 &lt;&lt; 0) </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_CR1_TAUDIS              (1 &lt;&lt; 1) </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_CR1_TBUDIS              (1 &lt;&lt; 2) </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_CR1_TCUDIS              (1 &lt;&lt; 3) </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_CR1_TDUDIS              (1 &lt;&lt; 4) </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_CR1_TEUDIS              (1 &lt;&lt; 5) </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_CR1_AD1USRC_SHIFT       16 </span><span class="comment">/* Bits 16-18  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_CR1_AD1USRC_MASK        (7 &lt;&lt; HRTIM_CR1_AD1USRC_SHIFT)</span></div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_CR1_AD1USRC_MT        (0 &lt;&lt; HRTIM_CR1_AD1USRC_SHIFT) </span><span class="comment">/* 000: Mater Timer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_CR1_AD1USRC_TA        (1 &lt;&lt; HRTIM_CR1_AD1USRC_SHIFT) </span><span class="comment">/* 001: Timer A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_CR1_AD1USRC_TB        (2 &lt;&lt; HRTIM_CR1_AD1USRC_SHIFT) </span><span class="comment">/* 010: Timer B */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_CR1_AD1USRC_TC        (3 &lt;&lt; HRTIM_CR1_AD1USRC_SHIFT) </span><span class="comment">/* 011: Timer C */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_CR1_AD1USRC_TD        (4 &lt;&lt; HRTIM_CR1_AD1USRC_SHIFT) </span><span class="comment">/* 100: Timer D */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_CR1_AD1USRC_TE        (5 &lt;&lt; HRTIM_CR1_AD1USRC_SHIFT) </span><span class="comment">/* 101: Timer A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_CR1_AD2USRC_SHIFT       19 </span><span class="comment">/* Bits 19-21  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_CR1_AD2USRC_MASK        (7 &lt;&lt; HRTIM_CR1_AD2USRC_SHIFT)</span></div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_CR1_AD2USRC_MT        (0 &lt;&lt; HRTIM_CR1_AD2USRC_SHIFT) </span><span class="comment">/* 000: Mater Timer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_CR1_AD2USRC_TA        (1 &lt;&lt; HRTIM_CR1_AD2USRC_SHIFT) </span><span class="comment">/* 001: Timer A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_CR1_AD2USRC_TB        (2 &lt;&lt; HRTIM_CR1_AD2USRC_SHIFT) </span><span class="comment">/* 010: Timer B */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_CR1_AD2USRC_TC        (3 &lt;&lt; HRTIM_CR1_AD2USRC_SHIFT) </span><span class="comment">/* 011: Timer C */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_CR1_AD2USRC_TD        (4 &lt;&lt; HRTIM_CR1_AD2USRC_SHIFT) </span><span class="comment">/* 100: Timer D */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_CR1_AD2USRC_TE        (5 &lt;&lt; HRTIM_CR1_AD2USRC_SHIFT) </span><span class="comment">/* 101: Timer A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_CR1_AD3USRC_SHIFT       22 </span><span class="comment">/* Bits 22-24  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_CR1_AD3USRC_MASK        (7 &lt;&lt; HRTIM_CR1_AD3USRC_SHIFT)</span></div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_CR1_AD3USRC_MT        (0 &lt;&lt; HRTIM_CR1_AD3USRC_SHIFT) </span><span class="comment">/* 000: Mater Timer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_CR1_AD3USRC_TA        (1 &lt;&lt; HRTIM_CR1_AD3USRC_SHIFT) </span><span class="comment">/* 001: Timer A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_CR1_AD3USRC_TB        (2 &lt;&lt; HRTIM_CR1_AD3USRC_SHIFT) </span><span class="comment">/* 010: Timer B */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_CR1_AD3USRC_TC        (3 &lt;&lt; HRTIM_CR1_AD3USRC_SHIFT) </span><span class="comment">/* 011: Timer C */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_CR1_AD3USRC_TD        (4 &lt;&lt; HRTIM_CR1_AD3USRC_SHIFT) </span><span class="comment">/* 100: Timer D */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_CR1_AD3USRC_TE        (5 &lt;&lt; HRTIM_CR1_AD3USRC_SHIFT) </span><span class="comment">/* 101: Timer A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_CR1_AD4USRC_SHIFT       25 </span><span class="comment">/* Bits 25-27  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_CR1_AD4USRC_MASK        (7 &lt;&lt; HRTIM_CR1_AD4USRC_SHIFT)</span></div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_CR1_AD4USRC_MT        (0 &lt;&lt; HRTIM_CR1_AD4USRC_SHIFT) </span><span class="comment">/* 000: Mater Timer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_CR1_AD4USRC_TA        (1 &lt;&lt; HRTIM_CR1_AD4USRC_SHIFT) </span><span class="comment">/* 001: Timer A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_CR1_AD4USRC_TB        (2 &lt;&lt; HRTIM_CR1_AD4USRC_SHIFT) </span><span class="comment">/* 010: Timer B */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_CR1_AD4USRC_TC        (3 &lt;&lt; HRTIM_CR1_AD4USRC_SHIFT) </span><span class="comment">/* 011: Timer C */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_CR1_AD4USRC_TD        (4 &lt;&lt; HRTIM_CR1_AD4USRC_SHIFT) </span><span class="comment">/* 100: Timer D */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_CR1_AD4USRC_TE        (5 &lt;&lt; HRTIM_CR1_AD4USRC_SHIFT) </span><span class="comment">/* 101: Timer A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="comment">/* Common Control Register 2 */</span></div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;</div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor">#define HRTIM_CR2_MSWU                (1 &lt;&lt; 0) </span><span class="comment">/* Bit 0: Master Timer Software Update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_CR2_TASWU               (1 &lt;&lt; 1) </span><span class="comment">/* Bit 1: Timer A Software Update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_CR2_TBSWU               (1 &lt;&lt; 2) </span><span class="comment">/* Bit 2: Timer B Software Update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_CR2_TCSWU               (1 &lt;&lt; 3) </span><span class="comment">/* Bit 3: Timer C Software Update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_CR2_TDSWU               (1 &lt;&lt; 4) </span><span class="comment">/* Bit 4: Timer D Software Update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_CR2_TESWU               (1 &lt;&lt; 5) </span><span class="comment">/* Bit 5: Timer E Software Update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_CR2_MRST                (1 &lt;&lt; 8) </span><span class="comment">/* Bit 8: Master Counter Software Reset*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_CR2_TARST               (1 &lt;&lt; 9) </span><span class="comment">/* Bit 9: Timer A Counter Software Reset*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_CR2_TBRST               (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Timer B Counter Software Reset*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_CR2_TCRST               (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Timer C Counter Software Reset*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_CR2_TDRST               (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Timer D Counter Software Reset*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_CR2_TERST               (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Timer E Counter Software Reset*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="comment">/* Common Interupt Status Register */</span></div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;</div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor">#define HRTIM_ISR_FLT1                (1 &lt;&lt; 0) </span><span class="comment">/* Bit 0: Fault 1 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ISR_FLT2                (1 &lt;&lt; 1) </span><span class="comment">/* Bit 1: Fault 2 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ISR_FLT3                (1 &lt;&lt; 2) </span><span class="comment">/* Bit 2: Fault 3 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ISR_FLT4                (1 &lt;&lt; 3) </span><span class="comment">/* Bit 3: Fault 4 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ISR_FLT5                (1 &lt;&lt; 4) </span><span class="comment">/* Bit 4: Fault 5 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ISR_SYSFLT              (1 &lt;&lt; 5) </span><span class="comment">/* Bit 5: System Fault Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ISR_DLLRDY              (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: DLL Ready Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ISR_BMPER               (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Burst mode Period Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="comment">/* Common Interupt Clear Register */</span></div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;</div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor">#define HRTIM_ICR_FLT1C                (1 &lt;&lt; 0) </span><span class="comment">/* Bit 0: Fault 1 Interrupt Flag Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ICR_FLT2C                (1 &lt;&lt; 1) </span><span class="comment">/* Bit 1: Fault 2 Interrupt Flag Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ICR_FLT3C                (1 &lt;&lt; 2) </span><span class="comment">/* Bit 2: Fault 3 Interrupt Flag Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ICR_FLT4C                (1 &lt;&lt; 3) </span><span class="comment">/* Bit 3: Fault 4 Interrupt Flag Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ICR_FLT5C                (1 &lt;&lt; 4) </span><span class="comment">/* Bit 4: Fault 5 Interrupt Flag Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ICR_SYSFLTC              (1 &lt;&lt; 5) </span><span class="comment">/* Bit 5: System Fault Interrupt Flag Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ICR_DLLRDYC              (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: DLL Ready Interrupt Flag Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ICR_BMPERC               (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Burst mode Period Interrupt Flag Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="comment">/* Common Interupt Enable Register */</span></div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;</div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor">#define HRTIM_IER_FLT1IE               (1 &lt;&lt; 0) </span><span class="comment">/* Bit 0: Fault 1 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_IER_FLT2IE               (1 &lt;&lt; 1) </span><span class="comment">/* Bit 1: Fault 2 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_IER_FLT3IE               (1 &lt;&lt; 2) </span><span class="comment">/* Bit 2: Fault 3 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_IER_FLT4IE               (1 &lt;&lt; 3) </span><span class="comment">/* Bit 3: Fault 4 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_IER_FLT5IE               (1 &lt;&lt; 4) </span><span class="comment">/* Bit 4: Fault 5 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_IER_SYSFLTIE             (1 &lt;&lt; 5) </span><span class="comment">/* Bit 5: System Fault Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_IER_DLLRDYIE             (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: DLL Ready Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_IER_BMPERIE              (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Burst mode Period Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="comment">/* Common Output Enable Register */</span></div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;</div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor">#define HRTIM_OENR_TA1OE                (1 &lt;&lt; 0) </span><span class="comment">/* Bit 0: Timer A Output 1 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_OENR_TA2OE                (1 &lt;&lt; 1) </span><span class="comment">/* Bit 1: Timer A Output 2 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_OENR_TB1OE                (1 &lt;&lt; 2) </span><span class="comment">/* Bit 2: Timer B Output 1 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_OENR_TB2OE                (1 &lt;&lt; 3) </span><span class="comment">/* Bit 3: Timer B Output 2 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_OENR_TC1OE                (1 &lt;&lt; 4) </span><span class="comment">/* Bit 4: Timer C Output 1 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_OENR_TC2OE                (1 &lt;&lt; 5) </span><span class="comment">/* Bit 5: Timer C Output 2 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_OENR_TD1OE                (1 &lt;&lt; 6) </span><span class="comment">/* Bit 6: Timer D Output 1 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_OENR_TD2OE                (1 &lt;&lt; 7) </span><span class="comment">/* Bit 7: Timer D Output 2 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_OENR_TE1OE                (1 &lt;&lt; 8) </span><span class="comment">/* Bit 8: Timer E Output 1 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_OENR_TE2OE                (1 &lt;&lt; 9) </span><span class="comment">/* Bit 9: Timer E Output 2 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="comment">/* Common Output Disable Register */</span></div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;</div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor">#define HRTIM_ODISR_TA1ODIS             (1 &lt;&lt; 0) </span><span class="comment">/* Bit 0: Timer A Output 1 Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ODISR_TA2ODIS             (1 &lt;&lt; 1) </span><span class="comment">/* Bit 1: Timer A Output 2 Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ODISR_TB1ODIS             (1 &lt;&lt; 2) </span><span class="comment">/* Bit 2: Timer B Output 1 Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ODISR_TB2ODIS             (1 &lt;&lt; 3) </span><span class="comment">/* Bit 3: Timer B Output 2 Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ODISR_TC1ODIS             (1 &lt;&lt; 4) </span><span class="comment">/* Bit 4: Timer C Output 1 Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ODISR_TC2ODIS             (1 &lt;&lt; 5) </span><span class="comment">/* Bit 5: Timer C Output 2 Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ODISR_TD1ODIS             (1 &lt;&lt; 6) </span><span class="comment">/* Bit 6: Timer D Output 1 Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ODISR_TD2ODIS             (1 &lt;&lt; 7) </span><span class="comment">/* Bit 7: Timer D Output 2 Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ODISR_TE1ODIS             (1 &lt;&lt; 8) </span><span class="comment">/* Bit 8: Timer E Output 1 Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ODISR_TE2ODIS             (1 &lt;&lt; 9) </span><span class="comment">/* Bit 9: Timer E Output 2 Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="comment">/* Common Output Disable Status Register */</span></div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;</div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="preprocessor">#define HRTIM_ODSR_TA1ODS               (1 &lt;&lt; 0) </span><span class="comment">/* Bit 0: Timer A Output 1 Disable Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ODSR_TA2ODS               (1 &lt;&lt; 1) </span><span class="comment">/* Bit 1: Timer A Output 2 Disable Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ODSR_TB1ODS               (1 &lt;&lt; 2) </span><span class="comment">/* Bit 2: Timer B Output 1 Disable Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ODSR_TB2ODS               (1 &lt;&lt; 3) </span><span class="comment">/* Bit 3: Timer B Output 2 Disable Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ODSR_TC1ODS               (1 &lt;&lt; 4) </span><span class="comment">/* Bit 4: Timer C Output 1 Disable Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ODSR_TC2ODS               (1 &lt;&lt; 5) </span><span class="comment">/* Bit 5: Timer C Output 2 Disable Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ODSR_TD1ODS               (1 &lt;&lt; 6) </span><span class="comment">/* Bit 6: Timer D Output 1 Disable Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ODSR_TD2ODS               (1 &lt;&lt; 7) </span><span class="comment">/* Bit 7: Timer D Output 2 Disable Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ODSR_TE1ODS               (1 &lt;&lt; 8) </span><span class="comment">/* Bit 8: Timer E Output 1 Disable Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ODSR_TE2ODS               (1 &lt;&lt; 9) </span><span class="comment">/* Bit 9: Timer E Output 2 Disable Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="comment">/* Common Burst Mode Control Register */</span></div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;</div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor">#define HRTIM_BMCR_BME                  (1 &lt;&lt; 0) </span><span class="comment">/* Bit 0: Burst Mode Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMCR_BMOM                 (1 &lt;&lt; 0) </span><span class="comment">/* Bit 1: Burst Mode Operating Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMCR_BMCLK_SHIFT          2        </span><span class="comment">/* Bits 2-5: Burst Mode Clock Source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMCR_BMCLK_MASK           (15 &lt;&lt; HRTIM_BMCR_BMCLK_SHIFT)</span></div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_BMCR_BMCLK_0            (0 &lt;&lt; HRTIM_BMCR_BMCLK_SHIFT) </span><span class="comment">/* 0000: Master Timer Counter Reset/roll-over */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_BMCR_BMCLK_1            (1 &lt;&lt; HRTIM_BMCR_BMCLK_SHIFT) </span><span class="comment">/* 0001: Timer A counter reset/roll-over */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_BMCR_BMCLK_2            (2 &lt;&lt; HRTIM_BMCR_BMCLK_SHIFT) </span><span class="comment">/* 0010: Timer B counter reset/roll-over */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_BMCR_BMCLK_3            (3 &lt;&lt; HRTIM_BMCR_BMCLK_SHIFT) </span><span class="comment">/* 0011: Timer C counter reset/roll-over */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_BMCR_BMCLK_4            (4 &lt;&lt; HRTIM_BMCR_BMCLK_SHIFT) </span><span class="comment">/* 0100: Timer D counter reset/roll-over */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_BMCR_BMCLK_5            (5 &lt;&lt; HRTIM_BMCR_BMCLK_SHIFT) </span><span class="comment">/* 0101: Timer E counter reset/roll-over */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_BMCR_BMCLK_6            (6 &lt;&lt; HRTIM_BMCR_BMCLK_SHIFT) </span><span class="comment">/* 0110: On-chip Event 1 acting as a burst mode counter clock  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_BMCR_BMCLK_7            (7 &lt;&lt; HRTIM_BMCR_BMCLK_SHIFT) </span><span class="comment">/* 0111: On-chip Event 2 acting as a burst mode counter clock  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_BMCR_BMCLK_8            (8 &lt;&lt; HRTIM_BMCR_BMCLK_SHIFT) </span><span class="comment">/* 1000: On-chip Event 3 acting as a burst mode counter clock  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_BMCR_BMCLK_9            (9 &lt;&lt; HRTIM_BMCR_BMCLK_SHIFT) </span><span class="comment">/* 1001: On-chip Event 4 acting as a burst mode counter clock  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_BMCR_BMCLK_10           (10 &lt;&lt; HRTIM_BMCR_BMCLK_SHIFT) </span><span class="comment">/* 1010: Prescaled fHRTIM clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMCR_BMPRSC_SHIFT         6 </span><span class="comment">/* Bits 6-9: Burst Mode Prescaler */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMCR_BMPRSC_MASK          (15 &lt;&lt; HRTIM_BMCR_BMPRSC_SHIFT)</span></div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_BMCR_BMPRSC_PSCOFF      (0 &lt;&lt; HRTIM_BMCR_BMPRSC_SHIFT) </span><span class="comment">/* 0000: Clock not divided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_BMCR_BMPRSC_d2          (1 &lt;&lt; HRTIM_BMCR_BMPRSC_SHIFT) </span><span class="comment">/* 0001: Division by 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_BMCR_BMPRSC_d4          (2 &lt;&lt; HRTIM_BMCR_BMPRSC_SHIFT) </span><span class="comment">/* 0010: Division by 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_BMCR_BMPRSC_d8          (3 &lt;&lt; HRTIM_BMCR_BMPRSC_SHIFT) </span><span class="comment">/* 0011: Division by 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_BMCR_BMPRSC_d16         (4 &lt;&lt; HRTIM_BMCR_BMPRSC_SHIFT) </span><span class="comment">/* 0100: Division by 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_BMCR_BMPRSC_d32         (5 &lt;&lt; HRTIM_BMCR_BMPRSC_SHIFT) </span><span class="comment">/* 0101: Division by 32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_BMCR_BMPRSC_d64         (6 &lt;&lt; HRTIM_BMCR_BMPRSC_SHIFT) </span><span class="comment">/* 0110: Division by 64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_BMCR_BMPRSC_d128        (7 &lt;&lt; HRTIM_BMCR_BMPRSC_SHIFT) </span><span class="comment">/* 0111: Division by 128 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_BMCR_BMPRSC_d256        (8 &lt;&lt; HRTIM_BMCR_BMPRSC_SHIFT) </span><span class="comment">/* 1000: Division by 256 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_BMCR_BMPRSC_d512        (9 &lt;&lt; HRTIM_BMCR_BMPRSC_SHIFT) </span><span class="comment">/* 1001: Division by 512 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_BMCR_BMPRSC_d1024       (10 &lt;&lt; HRTIM_BMCR_BMPRSC_SHIFT) </span><span class="comment">/* 1010: Division by 1024 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_BMCR_BMPRSC_d2048       (11 &lt;&lt; HRTIM_BMCR_BMPRSC_SHIFT) </span><span class="comment">/* 1011: Division by 2048 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_BMCR_BMPRSC_d4096       (12 &lt;&lt; HRTIM_BMCR_BMPRSC_SHIFT) </span><span class="comment">/* 1100: Division by 4096 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_BMCR_BMPRSC_d8192       (13 &lt;&lt; HRTIM_BMCR_BMPRSC_SHIFT) </span><span class="comment">/* 1101: Division by 8192 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_BMCR_BMPRSC_d16384      (14 &lt;&lt; HRTIM_BMCR_BMPRSC_SHIFT) </span><span class="comment">/* 1110: Division by 16384 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_BMCR_BMPRSC_d32769      (15 &lt;&lt; HRTIM_BMCR_BMPRSC_SHIFT) </span><span class="comment">/* 1111: Division by 32768 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMCR_BMPREN               (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Burst Mode Preload Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMCR_MTBM                 (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Master Timer Burst Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMCR_TABM                 (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Timer A Burst Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMCR_TBBM                 (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Timer B Burst Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMCR_TCBM                 (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: Timer C Burst Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMCR_TDBM                 (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: Timer D Burst Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMCR_TEBM                 (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: Timer E Burst Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMCR_BMSTAT               (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Burst Mode Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;</div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="comment">/* Common Burst Mode Trigger Register */</span></div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;</div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="preprocessor">#define HRTIM_BMTRGR_SW                 (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Software start  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMTRGR_MSTRST             (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: Master reset or roll-over */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMTRGR_MSTREP             (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: Master repetition */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMTRGR_MSTCMP1            (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: Master Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMTRGR_MSTCMP2            (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: Master Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMTRGR_MSTCMP3            (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5: Master Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMTRGR_MSTCMP4            (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: Master Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMTRGR_TARST              (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: Timer A reset or roll-over */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMTRGR_TAREP              (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8: Timer A repetition */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMTRGR_TACMP1             (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9: Timer A Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMTRGR_TACMP2             (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Timer A Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMTRGR_TBRST              (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Timer B reset or roll-over */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMTRGR_TBREP              (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Timer B repetition */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMTRGR_TBCMP1             (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Timer B Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMTRGR_TBCMP2             (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Timer B Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMTRGR_TCRST              (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Timer C reset or roll-over */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMTRGR_TCREP              (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Timer C repetition */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMTRGR_TCCMP1             (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Timer C Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMTRGR_TCCMP2             (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Timer C Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMTRGR_TDRST              (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: Timer D reset or roll-over */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMTRGR_TDREP              (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: Timer D repetition */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMTRGR_TDCMP1             (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: Timer D Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMTRGR_TDCMP2             (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: Timer D Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMTRGR_TERST              (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: Timer E reset or roll-over */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMTRGR_TEREP              (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Timer E repetition */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMTRGR_TECMP1             (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: Timer E Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMTRGR_TECMP2             (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26: Timer E Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMTRGR_TAEEV7             (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27: Timer A period following External Event 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMTRGR_TDEEV8             (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: Timer D period following External Event 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMTRGR_EEV7               (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29: External Event 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMTRGR_EEV8               (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: External Event 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMTRGR_OCHPEV             (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: On-chip Event */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="comment">/* Common Burst Mode Compare Register */</span></div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;</div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor">#define HRTIM_BMCMPR_SHIFT              0         </span><span class="comment">/* Bits 0-15: Burst mode compare value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMCMPR_MASK               (0xffff &lt;&lt; HRTIM_BMCMPR_SHIFT)</span></div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="comment">/* Common Burst Mode Period Register */</span></div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;</div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor">#define HRTIM_BMPER_SHIFT              0          </span><span class="comment">/* Bits 0-15: Burst mode Period */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BMPER_MASK               (0xffff &lt;&lt; HRTIM_BMPER_SHIFT)</span></div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="comment">/* Common External Event Control Register 1 */</span></div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;</div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="preprocessor">#define HRTIM_EECR1_EE1SRC_SHIFT       0         </span><span class="comment">/* Bits 0-1: External Event 1 Source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR1_EE1SRC_MASK        (3 &lt;&lt; HRTIM_EECR1_EE1SRC_SHIFT)</span></div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR1_EE1SRC_SRC1      (0 &lt;&lt; HRTIM_EECR1_EE1SRC_SHIFT) </span><span class="comment">/* 00: EE1 Src1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR1_EE1SRC_SRC2      (1 &lt;&lt; HRTIM_EECR1_EE1SRC_SHIFT) </span><span class="comment">/* 00: EE1 Src2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR1_EE1SRC_SRC3      (2 &lt;&lt; HRTIM_EECR1_EE1SRC_SHIFT) </span><span class="comment">/* 00: EE1 Src3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR1_EE1SRC_SRC4      (3 &lt;&lt; HRTIM_EECR1_EE1SRC_SHIFT) </span><span class="comment">/* 00: EE1 Src4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR1_EE1POL             (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: External Event 1 Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR1_EE1SNS_SHIFT       3         </span><span class="comment">/* Bits 3-4: External Event 1 Sensitivity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR1_EE1SNS_MASK        (3 &lt;&lt; HRTIM_EECR1_EE1SNS_SHIFT)</span></div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR1_EE1SNS_ACTIV     (0 &lt;&lt; HRTIM_EECR1_EE1SNS_SHIFT) </span><span class="comment">/* 00: On active level defined by EE1POL bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR1_EE1SNS_REDGE     (1 &lt;&lt; HRTIM_EECR1_EE1SNS_SHIFT) </span><span class="comment">/* 01: Rising edge, whatever EE1POL bit value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR1_EE1SNS_FEDGE     (2 &lt;&lt; HRTIM_EECR1_EE1SNS_SHIFT) </span><span class="comment">/* 10: Falling edge, whatever EE1POL bit value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR1_EE1SNS_BEDGE     (3 &lt;&lt; HRTIM_EECR1_EE1SNS_SHIFT) </span><span class="comment">/* 11: Both edges, whatever EE1POL bit value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR1_EE1FAST            (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5: External Event 1 Fast mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR1_EE2SRC_SHIFT       6         </span><span class="comment">/* Bits 6-7: External Event 2 Source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR1_EE2SRC_MASK        (3 &lt;&lt; HRTIM_EECR1_EE2SRC_SHIFT)</span></div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR1_EE2SRC_SRC1      (0 &lt;&lt; HRTIM_EECR1_EE2SRC_SHIFT) </span><span class="comment">/* 00: EE2 Src1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR1_EE2SRC_SRC2      1 &lt;&lt; HRTIM_EECR1_EE2SRC_SHIFT) </span><span class="comment">/* 00: EE2 Src2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR1_EE2SRC_SRC3      (2 &lt;&lt; HRTIM_EECR1_EE2SRC_SHIFT) </span><span class="comment">/* 00: EE2 Src3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR1_EE2SRC_SRC4      (3 &lt;&lt; HRTIM_EECR1_EE2SRC_SHIFT) </span><span class="comment">/* 00: EE2 Src4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR1_EE2POL             (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8: External Event 2 Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR1_EE2SNS_SHIFT       9         </span><span class="comment">/* Bits 9-10: External Event 2 Sensitivity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR1_EE2SNS_MASK       (3 &lt;&lt; HRTIM_EECR1_EE2SNS_SHIFT)</span></div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR1_EE2SNS_ACTIV    (0 &lt;&lt; HRTIM_EECR1_EE2SNS_SHIFT) </span><span class="comment">/* 00: On active level defined by EE2POL bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR1_EE2SNS_REDGE    (1 &lt;&lt; HRTIM_EECR1_EE2SNS_SHIFT) </span><span class="comment">/* 01: Rising edge, whatever EE2POL bit value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR1_EE2SNS_FEDGE    (2 &lt;&lt; HRTIM_EECR1_EE2SNS_SHIFT) </span><span class="comment">/* 10: Falling edge, whatever EE2POL bit value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR1_EE2SNS_BEDGE    (3 &lt;&lt; HRTIM_EECR1_EE2SNS_SHIFT) </span><span class="comment">/* 11: Both edges, whatever EE2POL bit value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR1_EE2FAST           (1 &lt;&lt; 11)  </span><span class="comment">/* Bit 11: External Event 2 Fast mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR1_EE3SRC_SHIFT      12         </span><span class="comment">/* Bits 6-7: External Event 3 Source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR1_EE3SRC_MASK       (3 &lt;&lt; HRTIM_EECR1_EE3SRC_SHIFT)</span></div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR1_EE3SRC_SRC1     (0 &lt;&lt; HRTIM_EECR1_EE3SRC_SHIFT) </span><span class="comment">/* 00: EE3 Src1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR1_EE3SRC_SRC2     (1 &lt;&lt; HRTIM_EECR1_EE3SRC_SHIFT) </span><span class="comment">/* 00: EE3 Src2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR1_EE3SRC_SRC3     (2 &lt;&lt; HRTIM_EECR1_EE3SRC_SHIFT) </span><span class="comment">/* 00: EE3 Src3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR1_EE3SRC_SRC4     (3 &lt;&lt; HRTIM_EECR1_EE3SRC_SHIFT) </span><span class="comment">/* 00: EE3 Src4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR1_EE3POL            (1 &lt;&lt; 14)  </span><span class="comment">/* Bit 14: External Event 3 Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR1_EE3SNS_SHIFT      15         </span><span class="comment">/* Bits 15-16: External Event 3 Sensitivity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR1_EE3SNS_MASK       (3 &lt;&lt; HRTIM_EECR1_EE3SNS_SHIFT)</span></div>
<div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR1_EE3SNS_ACTIV    (0 &lt;&lt; HRTIM_EECR1_EE3SNS_SHIFT) </span><span class="comment">/* 00: On active level defined by EE3POL bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR1_EE3SNS_REDGE    (1 &lt;&lt; HRTIM_EECR1_EE3SNS_SHIFT) </span><span class="comment">/* 01: Rising edge, whatever EE3POL bit value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR1_EE3SNS_FEDGE    (2 &lt;&lt; HRTIM_EECR1_EE3SNS_SHIFT) </span><span class="comment">/* 10: Falling edge, whatever EE3POL bit value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR1_EE3SNS_BEDGE    (3 &lt;&lt; HRTIM_EECR1_EE3SNS_SHIFT) </span><span class="comment">/* 11: Both edges, whatever EE3POL bit value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR1_EE3FAST           (1 &lt;&lt; 17)  </span><span class="comment">/* Bit 17: External Event 3 Fast mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR1_EE4SRC_SHIFT      18         </span><span class="comment">/* Bits 18-19: External Event 4 Source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR1_EE4SRC_MASK       (3 &lt;&lt; HRTIM_EECR1_EE4SRC_SHIFT)</span></div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR1_EE4SRC_SRC1     (0 &lt;&lt; HRTIM_EECR1_EE4SRC_SHIFT) </span><span class="comment">/* 00: EE4 Src1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR1_EE4SRC_SRC2     (1 &lt;&lt; HRTIM_EECR1_EE4SRC_SHIFT) </span><span class="comment">/* 00: EE4 Src2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR1_EE4SRC_SRC3     (2 &lt;&lt; HRTIM_EECR1_EE4SRC_SHIFT) </span><span class="comment">/* 00: EE4 Src3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR1_EE4SRC_SRC4     (3 &lt;&lt; HRTIM_EECR1_EE4SRC_SHIFT) </span><span class="comment">/* 00: EE4 Src4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR1_EE4POL            (1 &lt;&lt; 20)  </span><span class="comment">/* Bit 20: External Event 4 Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR1_EE4SNS_SHIFT      21         </span><span class="comment">/* Bits 21-22: External Event 4 Sensitivity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR1_EE4SNS_MASK       (3 &lt;&lt; HRTIM_EECR1_EE4SNS_SHIFT)</span></div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR1_EE4SNS_ACTIV    (0 &lt;&lt; HRTIM_EECR1_EE4SNS_SHIFT) </span><span class="comment">/* 00: On active level defined by EE4POL bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR1_EE4SNS_REDGE    (1 &lt;&lt; HRTIM_EECR1_EE4SNS_SHIFT) </span><span class="comment">/* 01: Rising edge, whatever EE4POL bit value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR1_EE4SNS_FEDGE    (2 &lt;&lt; HRTIM_EECR1_EE4SNS_SHIFT) </span><span class="comment">/* 10: Falling edge, whatever EE4POL bit value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR1_EE4SNS_BEDGE    (3 &lt;&lt; HRTIM_EECR1_EE4SNS_SHIFT) </span><span class="comment">/* 11: Both edges, whatever EE4POL bit value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR1_EE4FAST           (1 &lt;&lt; 23)  </span><span class="comment">/* Bit 23: External Event 4 Fast mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR1_EE5SRC_SHIFT      24         </span><span class="comment">/* Bits 24-25: External Event 5 Source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR1_EE5SRC_MASK       (3 &lt;&lt; HRTIM_EECR1_EE5SRC_SHIFT)</span></div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR1_EE5SRC_SRC1     (0 &lt;&lt; HRTIM_EECR1_EE5SRC_SHIFT) </span><span class="comment">/* 00: EE5 Src1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR1_EE5SRC_SRC2     (1 &lt;&lt; HRTIM_EECR1_EE5SRC_SHIFT) </span><span class="comment">/* 00: EE5 Src2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR1_EE5SRC_SRC3     (2 &lt;&lt; HRTIM_EECR1_EE5SRC_SHIFT) </span><span class="comment">/* 00: EE5 Src3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR1_EE5SRC_SRC4     (3 &lt;&lt; HRTIM_EECR1_EE5SRC_SHIFT) </span><span class="comment">/* 00: EE5 Src4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR1_EE5POL            (1 &lt;&lt; 26)  </span><span class="comment">/* Bit 26: External Event 5 Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR1_EE5SNS_SHIFT      27         </span><span class="comment">/* Bits 27-28: External Event 5 Sensitivity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR1_EE5SNS_MASK       (3 &lt;&lt; HRTIM_EECR1_EE5SNS_SHIFT)</span></div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR1_EE5SNS_ACTIV    (0 &lt;&lt; HRTIM_EECR1_EE5SNS_SHIFT) </span><span class="comment">/* 00: On active level defined by EE5POL bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR1_EE5SNS_REDGE    (1 &lt;&lt; HRTIM_EECR1_EE5SNS_SHIFT) </span><span class="comment">/* 01: Rising edge, whatever EE5POL bit value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR1_EE5SNS_FEDGE    (2 &lt;&lt; HRTIM_EECR1_EE5SNS_SHIFT) </span><span class="comment">/* 10: Falling edge, whatever EE5POL bit value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR1_EE5SNS_BEDGE    (3 &lt;&lt; HRTIM_EECR1_EE5SNS_SHIFT) </span><span class="comment">/* 11: Both edges, whatever EE5POL bit value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR1_EE5FAST           (1 &lt;&lt; 29)  </span><span class="comment">/* Bit 29: External Event 5 Fast mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="comment">/* Common External Event Control Register 2 */</span></div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;</div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="preprocessor">#define HRTIM_EECR2_EE6SRC_SHIFT        0         </span><span class="comment">/* Bits 0-1: External Event 6 Source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR2_EE6SRC_MASK         (3 &lt;&lt; HRTIM_EECR2_EE6SRC_SHIFT)</span></div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR2_EE6SRC_SRC1       (0 &lt;&lt; HRTIM_EECR2_EE6SRC_SHIFT) </span><span class="comment">/* 00: EE6 Src1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR2_EE6SRC_SRC2       (1 &lt;&lt; HRTIM_EECR2_EE6SRC_SHIFT) </span><span class="comment">/* 00: EE6 Src2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR2_EE6SRC_SRC3       (2 &lt;&lt; HRTIM_EECR2_EE6SRC_SHIFT) </span><span class="comment">/* 00: EE6 Src3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR2_EE6SRC_SRC4       (3 &lt;&lt; HRTIM_EECR2_EE6SRC_SHIFT) </span><span class="comment">/* 00: EE6 Src4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR2_EE6POL              (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: External Event 6 Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR2_EE6SNS_SHIFT        3         </span><span class="comment">/* Bits 3-4: External Event 6 Sensitivity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR2_EE6SNS_MASK         (3 &lt;&lt; HRTIM_EECR2_EE6SNS_SHIFT)</span></div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR2_EE6SNS_ACTIV      (0 &lt;&lt; HRTIM_EECR2_EE6SNS_SHIFT) </span><span class="comment">/* 00: On active level defined by EE6POL bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR2_EE6SNS_REDGE      (1 &lt;&lt; HRTIM_EECR2_EE6SNS_SHIFT) </span><span class="comment">/* 01: Rising edge, whatever EE6POL bit value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR2_EE6SNS_FEDGE      (2 &lt;&lt; HRTIM_EECR2_EE6SNS_SHIFT) </span><span class="comment">/* 10: Falling edge, whatever EE6POL bit value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR2_EE6SNS_BEDGE      (3 &lt;&lt; HRTIM_EECR2_EE6SNS_SHIFT) </span><span class="comment">/* 11: Both edges, whatever EE6POL bit value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR2_EE7SRC_SHIFT        6         </span><span class="comment">/* Bits 6-7: External Event 7 Source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR2_EE7SRC_MASK         (3 &lt;&lt; HRTIM_EECR2_EE7SRC_SHIFT)</span></div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR2_EE7SRC_SRC1       (0 &lt;&lt; HRTIM_EECR2_EE7SRC_SHIFT) </span><span class="comment">/* 00: EE7 Src1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR2_EE7SRC_SRC2       (1 &lt;&lt; HRTIM_EECR2_EE7SRC_SHIFT) </span><span class="comment">/* 00: EE7 Src2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR2_EE7SRC_SRC3       (2 &lt;&lt; HRTIM_EECR2_EE7SRC_SHIFT) </span><span class="comment">/* 00: EE7 Src3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR2_EE7SRC_SRC4       (3 &lt;&lt; HRTIM_EECR2_EE7SRC_SHIFT) </span><span class="comment">/* 00: EE7 Src4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR2_EE7POL              (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8: External Event 7 Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR2_EE7SNS_SHIFT        9         </span><span class="comment">/* Bits 9-10: External Event 7 Sensitivity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR2_EE7SNS_MASK         (3 &lt;&lt; HRTIM_EECR2_EE7SNS_SHIFT)</span></div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR2_EE7SNS_ACTIV      (0 &lt;&lt; HRTIM_EECR2_EE7SNS_SHIFT) </span><span class="comment">/* 00: On active level defined by EE7POL bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR2_EE7SNS_REDGE      (1 &lt;&lt; HRTIM_EECR2_EE7SNS_SHIFT) </span><span class="comment">/* 01: Rising edge, whatever EE7POL bit value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR2_EE7SNS_FEDGE      (2 &lt;&lt; HRTIM_EECR2_EE7SNS_SHIFT) </span><span class="comment">/* 10: Falling edge, whatever EE7POL bit value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR2_EE7SNS_BEDGE      (3 &lt;&lt; HRTIM_EECR2_EE7SNS_SHIFT) </span><span class="comment">/* 11: Both edges, whatever EE7POL bit value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR2_EE8SRC_SHIFT        12        </span><span class="comment">/* Bits 12-13: External Event 8 Source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR2_EE8SRC_MASK         (3 &lt;&lt; HRTIM_EECR2_EE8SRC_SHIFT)</span></div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR2_EE8SRC_SRC1       (0 &lt;&lt; HRTIM_EECR2_EE8SRC_SHIFT) </span><span class="comment">/* 00: EE8 Src1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR2_EE8SRC_SRC2       (1 &lt;&lt; HRTIM_EECR2_EE8SRC_SHIFT) </span><span class="comment">/* 00: EE8 Src2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR2_EE8SRC_SRC3       (2 &lt;&lt; HRTIM_EECR2_EE8SRC_SHIFT) </span><span class="comment">/* 00: EE8 Src3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR2_EE8SRC_SRC4       (3 &lt;&lt; HRTIM_EECR2_EE8SRC_SHIFT) </span><span class="comment">/* 00: EE8 Src4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR2_EE8POL              (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: External Event 8 Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR2_EE8SNS_SHIFT        15        </span><span class="comment">/* Bits 15-16: External Event 8 Sensitivity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR2_EE8SNS_MASK         (3 &lt;&lt; HRTIM_EECR2_EE8SNS_SHIFT)</span></div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR2_EE8SNS_ACTIV      (0 &lt;&lt; HRTIM_EECR2_EE8SNS_SHIFT) </span><span class="comment">/* 00: On active level defined by EE8POL bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR2_EE8SNS_REDGE      (1 &lt;&lt; HRTIM_EECR2_EE8SNS_SHIFT) </span><span class="comment">/* 01: Rising edge, whatever EE8POL bit value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR2_EE8SNS_FEDGE      (2 &lt;&lt; HRTIM_EECR2_EE8SNS_SHIFT) </span><span class="comment">/* 10: Falling edge, whatever EE8POL bit value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR2_EE8SNS_BEDGE      (3 &lt;&lt; HRTIM_EECR2_EE8SNS_SHIFT) </span><span class="comment">/* 11: Both edges, whatever EE8POL bit value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR2_EE9SRC_SHIFT        18        </span><span class="comment">/* Bits 18-19: External Event 9 Source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR2_EE9SRC_MASK         (3 &lt;&lt; HRTIM_EECR2_EE9SRC_SHIFT)</span></div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR2_EE9SRC_SRC1       (0 &lt;&lt; HRTIM_EECR2_EE9SRC_SHIFT) </span><span class="comment">/* 00: EE9 Src1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR2_EE9SRC_SRC2       (1 &lt;&lt; HRTIM_EECR2_EE9SRC_SHIFT) </span><span class="comment">/* 00: EE9 Src2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR2_EE9SRC_SRC3       (2 &lt;&lt; HRTIM_EECR2_EE9SRC_SHIFT) </span><span class="comment">/* 00: EE9 Src3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR2_EE9SRC_SRC4       (3 &lt;&lt; HRTIM_EECR2_EE9SRC_SHIFT) </span><span class="comment">/* 00: EE9 Src4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR2_EE9POL              (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: External Event 9 Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR2_EE9SNS_SHIFT        21        </span><span class="comment">/* Bits 21-22: External Event 9 Sensitivity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR2_EE9SNS_MASK         (3 &lt;&lt; HRTIM_EECR2_EE9SNS_SHIFT)</span></div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR2_EE9SNS_ACTIV      (0 &lt;&lt; HRTIM_EECR2_EE9SNS_SHIFT) </span><span class="comment">/* 00: On active level defined by EE9POL bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR2_EE9SNS_REDGE      (1 &lt;&lt; HRTIM_EECR2_EE9SNS_SHIFT) </span><span class="comment">/* 01: Rising edge, whatever EE9POL bit value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR2_EE9SNS_FEDGE      (2 &lt;&lt; HRTIM_EECR2_EE9SNS_SHIFT) </span><span class="comment">/* 10: Falling edge, whatever EE9POL bit value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR2_EE9SNS_BEDGE      (3 &lt;&lt; HRTIM_EECR2_EE9SNS_SHIFT) </span><span class="comment">/* 11: Both edges, whatever EE9POL bit value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR2_EE10SRC_SHIFT       24        </span><span class="comment">/* Bits 24-25: External Event 10 Source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR2_EE10SRC_MASK        (3 &lt;&lt; HRTIM_EECR2_EE10SRC_SHIFT)</span></div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR2_EE10SRC_SRC1      (0 &lt;&lt; HRTIM_EECR2_EE10SRC_SHIFT) </span><span class="comment">/* 00: EE10 Src1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR2_EE10SRC_SRC2      (1 &lt;&lt; HRTIM_EECR2_EE10SRC_SHIFT) </span><span class="comment">/* 00: EE10 Src2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR2_EE10SRC_SRC3      (2 &lt;&lt; HRTIM_EECR2_EE10SRC_SHIFT) </span><span class="comment">/* 00: EE10 Src3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR2_EE10SRC_SRC4      (3 &lt;&lt; HRTIM_EECR2_EE10SRC_SHIFT) </span><span class="comment">/* 00: EE10 Src4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR2_EE10POL             (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26: External Event 10 Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR2_EE10SNS_SHIFT       28        </span><span class="comment">/* Bits 27-28: External Event 10 Sensitivity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR2_EE10SNS_MASK        (3 &lt;&lt; HRTIM_EECR2_EE10SNS_SHIFT)</span></div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR2_EE10SNS_ACTIV     (0 &lt;&lt; HRTIM_EECR2_EE10SNS_SHIFT) </span><span class="comment">/* 00: On active level defined by EE10POL bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR2_EE10SNS_REDGE     (1 &lt;&lt; HRTIM_EECR2_EE10SNS_SHIFT) </span><span class="comment">/* 01: Rising edge, whatever EE10POL bit value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR2_EE10SNS_FEDGE     (2 &lt;&lt; HRTIM_EECR2_EE10SNS_SHIFT) </span><span class="comment">/* 10: Falling edge, whatever EE10POL bit value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR2_EE10SNS_BEDGE     (3 &lt;&lt; HRTIM_EECR2_EE10SNS_SHIFT) </span><span class="comment">/* 11: Both edges, whatever EE10POL bit value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="comment">/* Common External Event Control Register 3 */</span></div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;</div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="preprocessor">#define HRTIM_EECR3_EE6F_SHIFT          0        </span><span class="comment">/* Bits 0-3: External Event 6 Filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR3_EE6F_MASK           (15 &lt;&lt; HRTIM_EECR3_EE6F_SHIFT)</span></div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE6F_NOFLT        (0 &lt;&lt; HRTIM_EECR3_EE6F_SHIFT) </span><span class="comment">/* 0000: No filter, FLT5 acts asynchronously */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE6F_HRTN2        (1 &lt;&lt; HRTIM_EECR3_EE6F_SHIFT) </span><span class="comment">/* 0001: fSAMPLING = fHRTIM, N=2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE6F_HRTN4        (2 &lt;&lt; HRTIM_EECR3_EE6F_SHIFT) </span><span class="comment">/* 0010: fSAMPLING = fHRTIM, N=4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE6F_HRTN8        (3 &lt;&lt; HRTIM_EECR3_EE6F_SHIFT) </span><span class="comment">/* 0011: fSAMPLING = fHRTIM, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE6F_EEVS2N6      (4 &lt;&lt; HRTIM_EECR3_EE6F_SHIFT) </span><span class="comment">/* 0100: fSAMPLING = fEEVS/2, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE6F_EEVS2N8      (5 &lt;&lt; HRTIM_EECR3_EE6F_SHIFT) </span><span class="comment">/* 0101: fSAMPLING = fEEVS/2, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE6F_EEVS4N6      (6 &lt;&lt; HRTIM_EECR3_EE6F_SHIFT) </span><span class="comment">/* 0110: fSAMPLING = fEEVS/4, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE6F_EEVS4N8      (7 &lt;&lt; HRTIM_EECR3_EE6F_SHIFT) </span><span class="comment">/* 0111: fSAMPLING = fEEVS/4, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE6F_EEVS8N6      (8 &lt;&lt; HRTIM_EECR3_EE6F_SHIFT) </span><span class="comment">/* 1000: fSAMPLING = fEEVS/8, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE6F_EEVS8N8      (9 &lt;&lt; HRTIM_EECR3_EE6F_SHIFT) </span><span class="comment">/* 1001: fSAMPLING = fEEVS/8, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE6F_EEVS16N5     (10 &lt;&lt; HRTIM_EECR3_EE6F_SHIFT) </span><span class="comment">/* 1010: fSAMPLING = fEEVS/16, N=5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE6F_EEVS16N6     (11 &lt;&lt; HRTIM_EECR3_EE6F_SHIFT) </span><span class="comment">/* 1011: fSAMPLING = fEEVS/16, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE6F_EEVS16N8     (12 &lt;&lt; HRTIM_EECR3_EE6F_SHIFT) </span><span class="comment">/* 1100: fSAMPLING = fEEVS/16, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE6F_EEVS32N5     (13 &lt;&lt; HRTIM_EECR3_EE6F_SHIFT) </span><span class="comment">/* 1101: fSAMPLING = fEEVS/32, N=5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE6F_EEVS32N6     (14 &lt;&lt; HRTIM_EECR3_EE6F_SHIFT) </span><span class="comment">/* 1110: fSAMPLING = fEEVS/32, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE6F_EEVS32N8     (15 &lt;&lt; HRTIM_EECR3_EE6F_SHIFT) </span><span class="comment">/* 1111: fSAMPLING = fEEVS/32, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR3_EE7F_SHIFT          6        </span><span class="comment">/* Bits 6-9: External Event 7 Filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR3_EE7F_MASK           (15 &lt;&lt; HRTIM_EECR3_EE7F_SHIFT)</span></div>
<div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE7F_NOFLT        (0 &lt;&lt; HRTIM_EECR3_EE7F_SHIFT) </span><span class="comment">/* 0000: No filter, FLT5 acts asynchronously */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE7F_HRTN2        (1 &lt;&lt; HRTIM_EECR3_EE7F_SHIFT) </span><span class="comment">/* 0001: fSAMPLING = fHRTIM, N=2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE7F_HRTN4        (2 &lt;&lt; HRTIM_EECR3_EE7F_SHIFT) </span><span class="comment">/* 0010: fSAMPLING = fHRTIM, N=4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE7F_HRTN8        (3 &lt;&lt; HRTIM_EECR3_EE7F_SHIFT) </span><span class="comment">/* 0011: fSAMPLING = fHRTIM, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE7F_EEVS2N6      (4 &lt;&lt; HRTIM_EECR3_EE7F_SHIFT) </span><span class="comment">/* 0100: fSAMPLING = fEEVS/2, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE7F_EEVS2N8      (5 &lt;&lt; HRTIM_EECR3_EE7F_SHIFT) </span><span class="comment">/* 0101: fSAMPLING = fEEVS/2, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE7F_EEVS4N6      (6 &lt;&lt; HRTIM_EECR3_EE7F_SHIFT) </span><span class="comment">/* 0110: fSAMPLING = fEEVS/4, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE7F_EEVS4N8      (7 &lt;&lt; HRTIM_EECR3_EE7F_SHIFT) </span><span class="comment">/* 0111: fSAMPLING = fEEVS/4, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE7F_EEVS8N6      (8 &lt;&lt; HRTIM_EECR3_EE7F_SHIFT) </span><span class="comment">/* 1000: fSAMPLING = fEEVS/8, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE7F_EEVS8N8      (9 &lt;&lt; HRTIM_EECR3_EE7F_SHIFT) </span><span class="comment">/* 1001: fSAMPLING = fEEVS/8, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE7F_EEVS16N5     (10 &lt;&lt; HRTIM_EECR3_EE7F_SHIFT) </span><span class="comment">/* 1010: fSAMPLING = fEEVS/16, N=5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE7F_EEVS16N6     (11 &lt;&lt; HRTIM_EECR3_EE7F_SHIFT) </span><span class="comment">/* 1011: fSAMPLING = fEEVS/16, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE7F_EEVS16N8     (12 &lt;&lt; HRTIM_EECR3_EE7F_SHIFT) </span><span class="comment">/* 1100: fSAMPLING = fEEVS/16, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE7F_EEVS32N5     (13 &lt;&lt; HRTIM_EECR3_EE7F_SHIFT) </span><span class="comment">/* 1101: fSAMPLING = fEEVS/32, N=5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE7F_EEVS32N6     (14 &lt;&lt; HRTIM_EECR3_EE7F_SHIFT) </span><span class="comment">/* 1110: fSAMPLING = fEEVS/32, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE7F_EEVS32N8     (15 &lt;&lt; HRTIM_EECR3_EE7F_SHIFT) </span><span class="comment">/* 1111: fSAMPLING = fEEVS/32, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR3_EE8F_SHIFT          12       </span><span class="comment">/* Bits 12-15: External Event 8 Filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR3_EE8F_MASK           (15 &lt;&lt; HRTIM_EECR3_EE8F_SHIFT)</span></div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE8F_NOFLT        (0 &lt;&lt; HRTIM_EECR3_EE8F_SHIFT) </span><span class="comment">/* 0000: No filter, FLT5 acts asynchronously */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE8F_HRTN2        (1 &lt;&lt; HRTIM_EECR3_EE8F_SHIFT) </span><span class="comment">/* 0001: fSAMPLING = fHRTIM, N=2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE8F_HRTN4        (2 &lt;&lt; HRTIM_EECR3_EE8F_SHIFT) </span><span class="comment">/* 0010: fSAMPLING = fHRTIM, N=4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE8F_HRTN8        (3 &lt;&lt; HRTIM_EECR3_EE8F_SHIFT) </span><span class="comment">/* 0011: fSAMPLING = fHRTIM, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE8F_EEVS2N6      (4 &lt;&lt; HRTIM_EECR3_EE8F_SHIFT) </span><span class="comment">/* 0100: fSAMPLING = fEEVS/2, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE8F_EEVS2N8      (5 &lt;&lt; HRTIM_EECR3_EE8F_SHIFT) </span><span class="comment">/* 0101: fSAMPLING = fEEVS/2, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE8F_EEVS4N6      (6 &lt;&lt; HRTIM_EECR3_EE8F_SHIFT) </span><span class="comment">/* 0110: fSAMPLING = fEEVS/4, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE8F_EEVS4N8      (7 &lt;&lt; HRTIM_EECR3_EE8F_SHIFT) </span><span class="comment">/* 0111: fSAMPLING = fEEVS/4, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE8F_EEVS8N6      (8 &lt;&lt; HRTIM_EECR3_EE8F_SHIFT) </span><span class="comment">/* 1000: fSAMPLING = fEEVS/8, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE8F_EEVS8N8      (9 &lt;&lt; HRTIM_EECR3_EE8F_SHIFT) </span><span class="comment">/* 1001: fSAMPLING = fEEVS/8, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE8F_EEVS16N5     (10 &lt;&lt; HRTIM_EECR3_EE8F_SHIFT) </span><span class="comment">/* 1010: fSAMPLING = fEEVS/16, N=5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE8F_EEVS16N6     (11 &lt;&lt; HRTIM_EECR3_EE8F_SHIFT) </span><span class="comment">/* 1011: fSAMPLING = fEEVS/16, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE8F_EEVS16N8     (12 &lt;&lt; HRTIM_EECR3_EE8F_SHIFT) </span><span class="comment">/* 1100: fSAMPLING = fEEVS/16, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE8F_EEVS32N5     (13 &lt;&lt; HRTIM_EECR3_EE8F_SHIFT) </span><span class="comment">/* 1101: fSAMPLING = fEEVS/32, N=5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE8F_EEVS32N6     (14 &lt;&lt; HRTIM_EECR3_EE8F_SHIFT) </span><span class="comment">/* 1110: fSAMPLING = fEEVS/32, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE8F_EEVS32N8     (15 &lt;&lt; HRTIM_EECR3_EE8F_SHIFT) </span><span class="comment">/* 1111: fSAMPLING = fEEVS/32, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR3_EE9F_SHIFT          18       </span><span class="comment">/* Bits 18-21: External Event 9 Filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR3_EE9F_MASK           (15 &lt;&lt; HRTIM_EECR3_EE9F_SHIFT)</span></div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE9F_NOFLT        (0 &lt;&lt; HRTIM_EECR3_EE9F_SHIFT) </span><span class="comment">/* 0000: No filter, FLT5 acts asynchronously */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE9F_HRTN2        (1 &lt;&lt; HRTIM_EECR3_EE9F_SHIFT) </span><span class="comment">/* 0001: fSAMPLING = fHRTIM, N=2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE9F_HRTN4        (2 &lt;&lt; HRTIM_EECR3_EE9F_SHIFT) </span><span class="comment">/* 0010: fSAMPLING = fHRTIM, N=4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE9F_HRTN8        (3 &lt;&lt; HRTIM_EECR3_EE9F_SHIFT) </span><span class="comment">/* 0011: fSAMPLING = fHRTIM, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE9F_EEVS2N6      (4 &lt;&lt; HRTIM_EECR3_EE9F_SHIFT) </span><span class="comment">/* 0100: fSAMPLING = fEEVS/2, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE9F_EEVS2N8      (5 &lt;&lt; HRTIM_EECR3_EE9F_SHIFT) </span><span class="comment">/* 0101: fSAMPLING = fEEVS/2, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE9F_EEVS4N6      (6 &lt;&lt; HRTIM_EECR3_EE9F_SHIFT) </span><span class="comment">/* 0110: fSAMPLING = fEEVS/4, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE9F_EEVS4N8      (7 &lt;&lt; HRTIM_EECR3_EE9F_SHIFT) </span><span class="comment">/* 0111: fSAMPLING = fEEVS/4, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE9F_EEVS8N6      (8 &lt;&lt; HRTIM_EECR3_EE9F_SHIFT) </span><span class="comment">/* 1000: fSAMPLING = fEEVS/8, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE9F_EEVS8N8      (9 &lt;&lt; HRTIM_EECR3_EE9F_SHIFT) </span><span class="comment">/* 1001: fSAMPLING = fEEVS/8, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE9F_EEVS16N5     (10 &lt;&lt; HRTIM_EECR3_EE9F_SHIFT) </span><span class="comment">/* 1010: fSAMPLING = fEEVS/16, N=5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE9F_EEVS16N6     (11 &lt;&lt; HRTIM_EECR3_EE9F_SHIFT) </span><span class="comment">/* 1011: fSAMPLING = fEEVS/16, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE9F_EEVS16N8     (12 &lt;&lt; HRTIM_EECR3_EE9F_SHIFT) </span><span class="comment">/* 1100: fSAMPLING = fEEVS/16, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE9F_EEVS32N5     (13 &lt;&lt; HRTIM_EECR3_EE9F_SHIFT) </span><span class="comment">/* 1101: fSAMPLING = fEEVS/32, N=5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE9F_EEVS32N6     (14 &lt;&lt; HRTIM_EECR3_EE9F_SHIFT) </span><span class="comment">/* 1110: fSAMPLING = fEEVS/32, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE9F_EEVS32N8     (15 &lt;&lt; HRTIM_EECR3_EE9F_SHIFT) </span><span class="comment">/* 1111: fSAMPLING = fEEVS/32, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR3_EE10F_SHIFT         24       </span><span class="comment">/* Bits 24-27: External Event 10 Filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR3_EE10F_MASK          (15 &lt;&lt; HRTIM_EECR3_EE10F_SHIFT)</span></div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE10F_NOFLT       (0 &lt;&lt; HRTIM_EECR3_EE10F_SHIFT) </span><span class="comment">/* 0000: No filter, FLT5 acts asynchronously */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE10F_HRTN2       (1 &lt;&lt; HRTIM_EECR3_EE10F_SHIFT) </span><span class="comment">/* 0001: fSAMPLING = fHRTIM, N=2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE10F_HRTN4       (2 &lt;&lt; HRTIM_EECR3_EE10F_SHIFT) </span><span class="comment">/* 0010: fSAMPLING = fHRTIM, N=4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE10F_HRTN8       (3 &lt;&lt; HRTIM_EECR3_EE10F_SHIFT) </span><span class="comment">/* 0011: fSAMPLING = fHRTIM, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE10F_EEVS2N6     (4 &lt;&lt; HRTIM_EECR3_EE10F_SHIFT) </span><span class="comment">/* 0100: fSAMPLING = fEEVS/2, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE10F_EEVS2N8     (5 &lt;&lt; HRTIM_EECR3_EE10F_SHIFT) </span><span class="comment">/* 0101: fSAMPLING = fEEVS/2, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE10F_EEVS4N6     (6 &lt;&lt; HRTIM_EECR3_EE10F_SHIFT) </span><span class="comment">/* 0110: fSAMPLING = fEEVS/4, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE10F_EEVS4N8     (7 &lt;&lt; HRTIM_EECR3_EE10F_SHIFT) </span><span class="comment">/* 0111: fSAMPLING = fEEVS/4, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE10F_EEVS8N6     (8 &lt;&lt; HRTIM_EECR3_EE10F_SHIFT) </span><span class="comment">/* 1000: fSAMPLING = fEEVS/8, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE10F_EEVS8N8     (9 &lt;&lt; HRTIM_EECR3_EE10F_SHIFT) </span><span class="comment">/* 1001: fSAMPLING = fEEVS/8, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE10F_EEVS16N5    (10 &lt;&lt; HRTIM_EECR3_EE10F_SHIFT) </span><span class="comment">/* 1010: fSAMPLING = fEEVS/16, N=5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE10F_EEVS16N6    (11 &lt;&lt; HRTIM_EECR3_EE10F_SHIFT) </span><span class="comment">/* 1011: fSAMPLING = fEEVS/16, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE10F_EEVS16N8    (12 &lt;&lt; HRTIM_EECR3_EE10F_SHIFT) </span><span class="comment">/* 1100: fSAMPLING = fEEVS/16, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE10F_EEVS32N5    (13 &lt;&lt; HRTIM_EECR3_EE10F_SHIFT) </span><span class="comment">/* 1101: fSAMPLING = fEEVS/32, N=5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE10F_EEVS32N6    (14 &lt;&lt; HRTIM_EECR3_EE10F_SHIFT) </span><span class="comment">/* 1110: fSAMPLING = fEEVS/32, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_EECR3_EE10F_EEVS32N8    (15 &lt;&lt; HRTIM_EECR3_EE10F_SHIFT) </span><span class="comment">/* 1111: fSAMPLING = fEEVS/32, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR3_EEVSD_SHIFT         30       </span><span class="comment">/* Bits 30-31: External Event Sampling clock division */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR3_EEVSD_MASK          (3 &lt;&lt; HRTIM_EECR3_EEVSD_SHIFT)</span></div>
<div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR3_EEVSD_NODIV         (0 &lt;&lt; HRTIM_EECR3_EEVSD_SHIFT) </span><span class="comment">/* 00: fEEVS=fHRTIM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR3_EEVSD_d2            (1 &lt;&lt; HRTIM_EECR3_EEVSD_SHIFT) </span><span class="comment">/* 01: fEEVS=fHRTIM/2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR3_EEVSD_d4            (2 &lt;&lt; HRTIM_EECR3_EEVSD_SHIFT) </span><span class="comment">/* 10: fEEVS=fHRTIM/4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_EECR3_EEVSD_d8            (3 &lt;&lt; HRTIM_EECR3_EEVSD_SHIFT) </span><span class="comment">/* 11: fEEVS=fHRTIM/8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="comment">/* Common ADC Trigger 1 Register */</span></div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;</div>
<div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="preprocessor">#define HRTIM_ADC1R_AD1MC1             (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: ADC trigger 1 on Master Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC1R_AD1MC2             (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: ADC trigger 1 on Master Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC1R_AD1MC3             (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: ADC trigger 1 on Master Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC1R_AD1MC4             (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: ADC trigger 1 on Master Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC1R_AD1MPER            (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: ADC trigger 1 on Master Period*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC1R_AD1EEV1            (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5: ADC trigger 1 on External Event 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC1R_AD1EEV2            (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: ADC trigger 1 on External Event 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC1R_AD1EEV3            (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: ADC trigger 1 on External Event 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC1R_AD1EEV4            (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8: ADC trigger 1 on External Event 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC1R_AD1EEV5            (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9: ADC trigger 1 on External Event 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC1R_AD1TAC2            (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: ADC trigger 1 on Timer A Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC1R_AD1TAC3            (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: ADC trigger 1 on Timer A Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC1R_AD1TAC4            (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: ADC trigger 1 on Timer A Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC1R_AD1TAPER           (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: ADC trigger 1 on Timer A Period */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC1R_AD1TARST           (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: ADC trigger 1 on Timer A Reset and counter roll-over*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC1R_AD1TBC2            (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: ADC trigger 1 on Timer B Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC1R_AD1TBC3            (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: ADC trigger 1 on Timer B Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC1R_AD1TBC4            (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: ADC trigger 1 on Timer B Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC1R_AD1TBPER           (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: ADC trigger 1 on Timer B Period */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC1R_AD1TBRST           (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: ADC trigger 1 on Timer B Reset and counter roll-over */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC1R_AD1TCC2            (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: ADC trigger 1 on Timer C Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC1R_AD1TCC3            (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: ADC trigger 1 on Timer C Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC1R_AD1TCC4            (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: ADC trigger 1 on Timer C Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC1R_AD1TCPER           (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: ADC trigger 1 on Timer C Period*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC1R_AD1TDC2            (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: ADC trigger 1 on Timer D Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC1R_AD1TDC3            (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: ADC trigger 1 on Timer D Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC1R_AD1TDC4            (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26: ADC trigger 1 on Timer D Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC1R_AD1TDPER           (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27: ADC trigger 1 on Timer D Period*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC1R_AD1TEC2            (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: ADC trigger 1 on Timer E Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC1R_AD1TEC3            (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29: ADC trigger 1 on Timer E Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC1R_AD1TEC4            (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: ADC trigger 1 on Timer E Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC1R_AD1TEPER           (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: ADC trigger 1 on Timer E Period */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="comment">/* Common ADC Trigger 2 Register */</span></div>
<div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;</div>
<div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="preprocessor">#define HRTIM_ADC2R_AD2MC1             (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: ADC trigger 2 on Master Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC2R_AD2MC2             (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: ADC trigger 2 on Master Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC2R_AD2MC3             (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: ADC trigger 2 on Master Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC2R_AD2MC4             (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: ADC trigger 2 on Master Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC2R_AD2MPER            (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: ADC trigger 2 on Master Period*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC2R_AD2EEV6            (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5: ADC trigger 2 on External Event 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC2R_AD2EEV7            (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: ADC trigger 2 on External Event 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC2R_AD2EEV8            (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: ADC trigger 2 on External Event 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC2R_AD2EEV9            (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8: ADC trigger 2 on External Event 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC2R_AD2EEV10           (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9: ADC trigger 2 on External Event 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC2R_AD2TAC2            (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: ADC trigger 2 on Timer A Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC2R_AD2TAC3            (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: ADC trigger 2 on Timer A Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC2R_AD2TAC4            (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: ADC trigger 2 on Timer A Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC2R_AD2TAPER           (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: ADC trigger 2 on Timer A Period */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC2R_AD2TBC2            (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: ADC trigger 2 on Timer B Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC2R_AD2TBC3            (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: ADC trigger 2 on Timer B Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC2R_AD2TBC4            (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: ADC trigger 2 on Timer B Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC2R_AD2TBPER           (1 &lt;&lt; 17) </span><span class="comment">/* Bit 18: ADC trigger 2 on Timer B Period */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC2R_AD2TCC2            (1 &lt;&lt; 18) </span><span class="comment">/* Bit 19: ADC trigger 2 on Timer C Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC2R_AD2TCC3            (1 &lt;&lt; 19) </span><span class="comment">/* Bit 20: ADC trigger 2 on Timer C Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC2R_AD2TCC4            (1 &lt;&lt; 20) </span><span class="comment">/* Bit 21: ADC trigger 2 on Timer C Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC2R_AD2TCPER           (1 &lt;&lt; 21) </span><span class="comment">/* Bit 22: ADC trigger 2 on Timer C Period*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC2R_AD2TCRST           (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: ADC trigger 2 on Timer C Reset and counter roll-over*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC2R_AD2TDC2            (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: ADC trigger 2 on Timer D Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC2R_AD2TDC3            (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: ADC trigger 2 on Timer D Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC2R_AD2TDC4            (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: ADC trigger 2 on Timer D Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC2R_AD2TDPER           (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26: ADC trigger 2 on Timer D Period*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC2R_AD2TDRST           (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27: ADC trigger 2 on Timer D Reset and counter roll-over*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC2R_AD2TEC2            (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: ADC trigger 2 on Timer E Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC2R_AD2TEC3            (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29: ADC trigger 2 on Timer E Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC2R_AD2TEC4            (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: ADC trigger 2 on Timer E Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC2R_AD2TERST           (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: ADC trigger 2 on Timer E Reset and counter roll-over */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="comment">/* Common ADC Trigger 3 Register */</span></div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;</div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="preprocessor">#define HRTIM_ADC3R_AD3MC1             (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: ADC trigger 3 on Master Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC3R_AD3MC2             (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: ADC trigger 3 on Master Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC3R_AD3MC3             (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: ADC trigger 3 on Master Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC3R_AD3MC4             (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: ADC trigger 3 on Master Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC3R_AD3MPER            (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: ADC trigger 3 on Master Period*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC3R_AD3EEV1            (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5: ADC trigger 3 on External Event 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC3R_AD3EEV2            (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: ADC trigger 3 on External Event 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC3R_AD3EEV3            (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: ADC trigger 3 on External Event 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC3R_AD3EEV4            (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8: ADC trigger 3 on External Event 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC3R_AD3EEV5            (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9: ADC trigger 3 on External Event 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC3R_AD3TAC2            (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: ADC trigger 3 on Timer A Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC3R_AD3TAC3            (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: ADC trigger 3 on Timer A Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC3R_AD3TAC4            (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: ADC trigger 3 on Timer A Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC3R_AD3TAPER           (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: ADC trigger 3 on Timer A Period */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC3R_AD3TARST           (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: ADC trigger 3 on Timer A Reset and counter roll-over*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC3R_AD3TBC2            (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: ADC trigger 3 on Timer B Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC3R_AD3TBC3            (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: ADC trigger 3 on Timer B Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC3R_AD3TBC4            (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: ADC trigger 3 on Timer B Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC3R_AD3TBPER           (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: ADC trigger 3 on Timer B Period */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC3R_AD3TBRST           (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: ADC trigger 3 on Timer B Reset and counter roll-over */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC3R_AD3TCC2            (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: ADC trigger 3 on Timer C Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC3R_AD3TCC3            (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: ADC trigger 3 on Timer C Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC3R_AD3TCC4            (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: ADC trigger 3 on Timer C Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC3R_AD3TCPER           (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: ADC trigger 3 on Timer C Period*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC3R_AD3TDC2            (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: ADC trigger 3 on Timer D Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC3R_AD3TDC3            (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: ADC trigger 3 on Timer D Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC3R_AD3TDC4            (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26: ADC trigger 3 on Timer D Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC3R_AD3TDPER           (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27: ADC trigger 3 on Timer D Period*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC3R_AD3TEC2            (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: ADC trigger 3 on Timer E Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC3R_AD3TEC3            (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29: ADC trigger 3 on Timer E Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC3R_AD3TEC4            (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: ADC trigger 3 on Timer E Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC3R_AD3TEPER           (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: ADC trigger 3 on Timer E Period */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="comment">/* Common ADC Trigger 4 Register */</span></div>
<div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;</div>
<div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="preprocessor">#define HRTIM_ADC4R_AD4MC1             (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: ADC trigger 4 on Master Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC4R_AD4MC2             (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: ADC trigger 4 on Master Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC4R_AD4MC3             (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: ADC trigger 4 on Master Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC4R_AD4MC4             (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: ADC trigger 4 on Master Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC4R_AD4MPER            (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: ADC trigger 4 on Master Period*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC4R_AD4EEV6            (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5: ADC trigger 4 on External Event 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC4R_AD4EEV7            (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: ADC trigger 4 on External Event 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC4R_AD4EEV8            (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: ADC trigger 4 on External Event 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC4R_AD4EEV9            (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8: ADC trigger 4 on External Event 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC4R_AD4EEV10           (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9: ADC trigger 4 on External Event 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC4R_AD4TAC2            (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: ADC trigger 4 on Timer A Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC4R_AD4TAC3            (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: ADC trigger 4 on Timer A Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC4R_AD4TAC4            (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: ADC trigger 4 on Timer A Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC4R_AD4TAPER           (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: ADC trigger 4 on Timer A Period */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC4R_AD4TBC2            (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: ADC trigger 4 on Timer B Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC4R_AD4TBC3            (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: ADC trigger 4 on Timer B Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC4R_AD4TBC4            (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: ADC trigger 4 on Timer B Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC4R_AD4TBPER           (1 &lt;&lt; 17) </span><span class="comment">/* Bit 18: ADC trigger 4 on Timer B Period */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC4R_AD4TCC2            (1 &lt;&lt; 18) </span><span class="comment">/* Bit 19: ADC trigger 4 on Timer C Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC4R_AD4TCC3            (1 &lt;&lt; 19) </span><span class="comment">/* Bit 20: ADC trigger 4 on Timer C Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC4R_AD4TCC4            (1 &lt;&lt; 20) </span><span class="comment">/* Bit 21: ADC trigger 4 on Timer C Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC4R_AD4TCPER           (1 &lt;&lt; 21) </span><span class="comment">/* Bit 22: ADC trigger 4 on Timer C Period*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC4R_AD4TCRST           (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: ADC trigger 4 on Timer C Reset and counter roll-over*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC4R_AD4TDC2            (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: ADC trigger 4 on Timer D Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC4R_AD4TDC3            (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: ADC trigger 4 on Timer D Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC4R_AD4TDC4            (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: ADC trigger 4 on Timer D Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC4R_AD4TDPER           (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26: ADC trigger 4 on Timer D Period*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC4R_AD4TDRST           (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27: ADC trigger 4 on Timer D Reset and counter roll-over*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC4R_AD4TEC2            (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: ADC trigger 4 on Timer E Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC4R_AD4TEC3            (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29: ADC trigger 4 on Timer E Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC4R_AD4TEC4            (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: ADC trigger 4 on Timer E Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_ADC4R_AD4TERST           (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: ADC trigger 4 on Timer E Reset and counter roll-over */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;</div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="comment">/* Common DLL Control Register */</span></div>
<div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;</div>
<div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="preprocessor">#define HRTIM_DLLCR_CAL                (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: DLL Calibration Start */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_DLLCR_CALEN              (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: DLL Calibration Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_DLLCR_CALRTE_SHIFT       2         </span><span class="comment">/* Bits 2-3: DLL Calibration rate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_DLLCR_CALRTE_MASK        (3 &lt;&lt; HRTIM_DLLCR_CALRTE_SHIFT)</span></div>
<div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_DLLCR_CALRTE_1048576   (0 &lt;&lt; HRTIM_DLLCR_CALRTE_SHIFT) </span><span class="comment">/* 00: 1048576 * tHRTIM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_DLLCR_CALRTE_131072    (1 &lt;&lt; HRTIM_DLLCR_CALRTE_SHIFT) </span><span class="comment">/* 01: 131072 * tHRTIM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_DLLCR_CALRTE_16384     (2 &lt;&lt; HRTIM_DLLCR_CALRTE_SHIFT) </span><span class="comment">/* 10: 16384 * tHRTIM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_DLLCR_CALRTE_2048      (3 &lt;&lt; HRTIM_DLLCR_CALRTE_SHIFT) </span><span class="comment">/* 11: 2048 * tHRTIM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="comment">/* Common Fault Input Register 1 */</span></div>
<div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;</div>
<div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="preprocessor">#define HRTIM_FLTINR1_FLT1E            (1 &lt;&lt; 0) </span><span class="comment">/* Bit 0: Fault 1 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_FLTINR1_FLT1P            (1 &lt;&lt; 1) </span><span class="comment">/* Bit 1: Fault 1 polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_FLTINR1_FLT1SRC          (1 &lt;&lt; 2) </span><span class="comment">/* Bit 2: Fault 1 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_FLTINR1_FLT1F_SHIFT      3        </span><span class="comment">/* Bits 3-6: Fault 1 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_FLTINR1_FLT1F_MASK       (15 &lt;&lt; HRTIM_FLTINR1_FLT1F_SHIFT)</span></div>
<div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT1F_NOFLT    (0 &lt;&lt; HRTIM_FLTINR1_FLT1F_SHIFT) </span><span class="comment">/* 0000: No filter, FLT5 acts asynchronously */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT1F_HRTN2    (1 &lt;&lt; HRTIM_FLTINR1_FLT1F_SHIFT) </span><span class="comment">/* 0001: fSAMPLING = fHRTIM, N=2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT1F_HRTN4    (2 &lt;&lt; HRTIM_FLTINR1_FLT1F_SHIFT) </span><span class="comment">/* 0010: fSAMPLING = fHRTIM, N=4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT1F_HRTN8    (3 &lt;&lt; HRTIM_FLTINR1_FLT1F_SHIFT) </span><span class="comment">/* 0011: fSAMPLING = fHRTIM, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT1F_FLTS2N6  (4 &lt;&lt; HRTIM_FLTINR1_FLT1F_SHIFT) </span><span class="comment">/* 0100: fSAMPLING = fFLTS/2, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT1F_FLTS2N8  (5 &lt;&lt; HRTIM_FLTINR1_FLT1F_SHIFT) </span><span class="comment">/* 0101: fSAMPLING = fFLTS/2, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT1F_FLTS4N6  (6 &lt;&lt; HRTIM_FLTINR1_FLT1F_SHIFT) </span><span class="comment">/* 0110: fSAMPLING = fFLTS/4, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT1F_FLTS4N8  (7 &lt;&lt; HRTIM_FLTINR1_FLT1F_SHIFT) </span><span class="comment">/* 0111: fSAMPLING = fFLTS/4, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT1F_FLTS8N6  (8 &lt;&lt; HRTIM_FLTINR1_FLT1F_SHIFT) </span><span class="comment">/* 1000: fSAMPLING = fFLTS/8, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT1F_FLTS8N8  (9 &lt;&lt; HRTIM_FLTINR1_FLT1F_SHIFT) </span><span class="comment">/* 1001: fSAMPLING = fFLTS/8, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT1F_FLTS16N5 (10 &lt;&lt; HRTIM_FLTINR1_FLT1F_SHIFT) </span><span class="comment">/* 1010: fSAMPLING = fFLTS/16, N=5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT1F_FLTS16N6 (11 &lt;&lt; HRTIM_FLTINR1_FLT1F_SHIFT) </span><span class="comment">/* 1011: fSAMPLING = fFLTS/16, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT1F_FLTS16N8 (12 &lt;&lt; HRTIM_FLTINR1_FLT1F_SHIFT) </span><span class="comment">/* 1100: fSAMPLING = fFLTS/16, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT1F_FLTS32N5 (13 &lt;&lt; HRTIM_FLTINR1_FLT1F_SHIFT) </span><span class="comment">/* 1101: fSAMPLING = fFLTS/32, N=5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT1F_FLTS32N6 (14 &lt;&lt; HRTIM_FLTINR1_FLT1F_SHIFT) </span><span class="comment">/* 1110: fSAMPLING = fFLTS/32, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT1F_FLTS32N8 (15 &lt;&lt; HRTIM_FLTINR1_FLT1F_SHIFT) </span><span class="comment">/* 1111: fSAMPLING = fFLTS/32, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_FLTINR1_FLT1LCK          (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: Fault 1 lock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_FLTINR1_FLT2E            (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8: Fault 2 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_FLTINR1_FLT2P            (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9: Fault 2 polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_FLTINR1_FLT2SRC          (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Fault 2 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_FLTINR1_FLT2F_SHIFT      11        </span><span class="comment">/* Bits 11-14: Fault 2 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_FLTINR1_FLT2F_MASK       (15 &lt;&lt; HRTIM_FLTINR1_FLT2F_SHIFT)</span></div>
<div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT2F_NOFLT    (0 &lt;&lt; HRTIM_FLTINR1_FLT2F_SHIFT) </span><span class="comment">/* 0000: No filter, FLT5 acts asynchronously */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT2F_HRTN2    (1 &lt;&lt; HRTIM_FLTINR1_FLT2F_SHIFT) </span><span class="comment">/* 0001: fSAMPLING = fHRTIM, N=2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT2F_HRTN4    (2 &lt;&lt; HRTIM_FLTINR1_FLT2F_SHIFT) </span><span class="comment">/* 0010: fSAMPLING = fHRTIM, N=4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT2F_HRTN8    (3 &lt;&lt; HRTIM_FLTINR1_FLT2F_SHIFT) </span><span class="comment">/* 0011: fSAMPLING = fHRTIM, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT2F_FLTS2N6  (4 &lt;&lt; HRTIM_FLTINR1_FLT2F_SHIFT) </span><span class="comment">/* 0100: fSAMPLING = fFLTS/2, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT2F_FLTS2N8  (5 &lt;&lt; HRTIM_FLTINR1_FLT2F_SHIFT) </span><span class="comment">/* 0101: fSAMPLING = fFLTS/2, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT2F_FLTS4N6  (6 &lt;&lt; HRTIM_FLTINR1_FLT2F_SHIFT) </span><span class="comment">/* 0110: fSAMPLING = fFLTS/4, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT2F_FLTS4N8  (7 &lt;&lt; HRTIM_FLTINR1_FLT2F_SHIFT) </span><span class="comment">/* 0111: fSAMPLING = fFLTS/4, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT2F_FLTS8N6  (8 &lt;&lt; HRTIM_FLTINR1_FLT2F_SHIFT) </span><span class="comment">/* 1000: fSAMPLING = fFLTS/8, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT2F_FLTS8N8  (9 &lt;&lt; HRTIM_FLTINR1_FLT2F_SHIFT) </span><span class="comment">/* 1001: fSAMPLING = fFLTS/8, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT2F_FLTS16N5 (10 &lt;&lt; HRTIM_FLTINR1_FLT2F_SHIFT) </span><span class="comment">/* 1010: fSAMPLING = fFLTS/16, N=5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT2F_FLTS16N6 (11 &lt;&lt; HRTIM_FLTINR1_FLT2F_SHIFT) </span><span class="comment">/* 1011: fSAMPLING = fFLTS/16, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT2F_FLTS16N8 (12 &lt;&lt; HRTIM_FLTINR1_FLT2F_SHIFT) </span><span class="comment">/* 1100: fSAMPLING = fFLTS/16, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT2F_FLTS32N5 (13 &lt;&lt; HRTIM_FLTINR1_FLT2F_SHIFT) </span><span class="comment">/* 1101: fSAMPLING = fFLTS/32, N=5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT2F_FLTS32N6 (14 &lt;&lt; HRTIM_FLTINR1_FLT2F_SHIFT) </span><span class="comment">/* 1110: fSAMPLING = fFLTS/32, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT2F_FLTS32N8 (15 &lt;&lt; HRTIM_FLTINR1_FLT2F_SHIFT) </span><span class="comment">/* 1111: fSAMPLING = fFLTS/32, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_FLTINR1_FLT2LCK          (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Fault 2 lock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_FLTINR1_FLT3E            (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Fault 3 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_FLTINR1_FLT3P            (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Fault 3 polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_FLTINR1_FLT3SRC          (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Fault 3 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_FLTINR1_FLT3F_SHIFT      19        </span><span class="comment">/* Bits 19-22: Fault 3 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_FLTINR1_FLT3F_MASK       (15 &lt;&lt; HRTIM_FLTINR1_FLT3F_SHIFT)</span></div>
<div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT3F_NOFLT    (0 &lt;&lt; HRTIM_FLTINR1_FLT3F_SHIFT) </span><span class="comment">/* 0000: No filter, FLT5 acts asynchronously */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT3F_HRTN2    (1 &lt;&lt; HRTIM_FLTINR1_FLT3F_SHIFT) </span><span class="comment">/* 0001: fSAMPLING = fHRTIM, N=2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT3F_HRTN4    (2 &lt;&lt; HRTIM_FLTINR1_FLT3F_SHIFT) </span><span class="comment">/* 0010: fSAMPLING = fHRTIM, N=4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT3F_HRTN8    (3 &lt;&lt; HRTIM_FLTINR1_FLT3F_SHIFT) </span><span class="comment">/* 0011: fSAMPLING = fHRTIM, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT3F_FLTS2N6  (4 &lt;&lt; HRTIM_FLTINR1_FLT3F_SHIFT) </span><span class="comment">/* 0100: fSAMPLING = fFLTS/2, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT3F_FLTS2N8  (5 &lt;&lt; HRTIM_FLTINR1_FLT3F_SHIFT) </span><span class="comment">/* 0101: fSAMPLING = fFLTS/2, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT3F_FLTS4N6  (6 &lt;&lt; HRTIM_FLTINR1_FLT3F_SHIFT) </span><span class="comment">/* 0110: fSAMPLING = fFLTS/4, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT3F_FLTS4N8  (7 &lt;&lt; HRTIM_FLTINR1_FLT3F_SHIFT) </span><span class="comment">/* 0111: fSAMPLING = fFLTS/4, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT3F_FLTS8N6  (8 &lt;&lt; HRTIM_FLTINR1_FLT3F_SHIFT) </span><span class="comment">/* 1000: fSAMPLING = fFLTS/8, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT3F_FLTS8N8  (9 &lt;&lt; HRTIM_FLTINR1_FLT3F_SHIFT) </span><span class="comment">/* 1001: fSAMPLING = fFLTS/8, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT3F_FLTS16N5 (10 &lt;&lt; HRTIM_FLTINR1_FLT3F_SHIFT) </span><span class="comment">/* 1010: fSAMPLING = fFLTS/16, N=5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT3F_FLTS16N6 (11 &lt;&lt; HRTIM_FLTINR1_FLT3F_SHIFT) </span><span class="comment">/* 1011: fSAMPLING = fFLTS/16, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT3F_FLTS16N8 (12 &lt;&lt; HRTIM_FLTINR1_FLT3F_SHIFT) </span><span class="comment">/* 1100: fSAMPLING = fFLTS/16, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT3F_FLTS32N5 (13 &lt;&lt; HRTIM_FLTINR1_FLT3F_SHIFT) </span><span class="comment">/* 1101: fSAMPLING = fFLTS/32, N=5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT3F_FLTS32N6 (14 &lt;&lt; HRTIM_FLTINR1_FLT3F_SHIFT) </span><span class="comment">/* 1110: fSAMPLING = fFLTS/32, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT3F_FLTS32N8 (15 &lt;&lt; HRTIM_FLTINR1_FLT3F_SHIFT) </span><span class="comment">/* 1111: fSAMPLING = fFLTS/32, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_FLTINR1_FLT3LCK          (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: Fault 3 lock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_FLTINR1_FLT4E            (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Fault 4 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_FLTINR1_FLT4P            (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: Fault 4 polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_FLTINR1_FLT4SRC          (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26: Fault 4 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_FLTINR1_FLT4F_SHIFT      27        </span><span class="comment">/* Bits 27-30: Fault 4 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_FLTINR1_FLT4F_MASK       (15 &lt;&lt; HRTIM_FLTINR1_FLT4F_SHIFT)</span></div>
<div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT4F_NOFLT    (0 &lt;&lt; HRTIM_FLTINR1_FLT4F_SHIFT) </span><span class="comment">/* 0000: No filter, FLT5 acts asynchronously */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT4F_HRTN2    (1 &lt;&lt; HRTIM_FLTINR1_FLT4F_SHIFT) </span><span class="comment">/* 0001: fSAMPLING = fHRTIM, N=2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT4F_HRTN4    (2 &lt;&lt; HRTIM_FLTINR1_FLT4F_SHIFT) </span><span class="comment">/* 0010: fSAMPLING = fHRTIM, N=4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT4F_HRTN8    (3 &lt;&lt; HRTIM_FLTINR1_FLT4F_SHIFT) </span><span class="comment">/* 0011: fSAMPLING = fHRTIM, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT4F_FLTS2N6  (4 &lt;&lt; HRTIM_FLTINR1_FLT4F_SHIFT) </span><span class="comment">/* 0100: fSAMPLING = fFLTS/2, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT4F_FLTS2N8  (5 &lt;&lt; HRTIM_FLTINR1_FLT4F_SHIFT) </span><span class="comment">/* 0101: fSAMPLING = fFLTS/2, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT4F_FLTS4N6  (6 &lt;&lt; HRTIM_FLTINR1_FLT4F_SHIFT) </span><span class="comment">/* 0110: fSAMPLING = fFLTS/4, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT4F_FLTS4N8  (7 &lt;&lt; HRTIM_FLTINR1_FLT4F_SHIFT) </span><span class="comment">/* 0111: fSAMPLING = fFLTS/4, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT4F_FLTS8N6  (8 &lt;&lt; HRTIM_FLTINR1_FLT4F_SHIFT) </span><span class="comment">/* 1000: fSAMPLING = fFLTS/8, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT4F_FLTS8N8  (9 &lt;&lt; HRTIM_FLTINR1_FLT4F_SHIFT) </span><span class="comment">/* 1001: fSAMPLING = fFLTS/8, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT4F_FLTS16N5 (10 &lt;&lt; HRTIM_FLTINR1_FLT4F_SHIFT) </span><span class="comment">/* 1010: fSAMPLING = fFLTS/16, N=5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT4F_FLTS16N6 (11 &lt;&lt; HRTIM_FLTINR1_FLT4F_SHIFT) </span><span class="comment">/* 1011: fSAMPLING = fFLTS/16, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT4F_FLTS16N8 (12 &lt;&lt; HRTIM_FLTINR1_FLT4F_SHIFT) </span><span class="comment">/* 1100: fSAMPLING = fFLTS/16, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT4F_FLTS32N5 (13 &lt;&lt; HRTIM_FLTINR1_FLT4F_SHIFT) </span><span class="comment">/* 1101: fSAMPLING = fFLTS/32, N=5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT4F_FLTS32N6 (14 &lt;&lt; HRTIM_FLTINR1_FLT4F_SHIFT) </span><span class="comment">/* 1110: fSAMPLING = fFLTS/32, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR1_FLT4F_FLTS32N8 (15 &lt;&lt; HRTIM_FLTINR1_FLT4F_SHIFT) </span><span class="comment">/* 1111: fSAMPLING = fFLTS/32, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_FLTINR1_FLT4LCK          (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Fault 4 lock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="comment">/* Common Fault Input Register 2 */</span></div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;</div>
<div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="preprocessor">#define HRTIM_FLTINR2_FLT5E            (1 &lt;&lt; 0) </span><span class="comment">/* Bit 0: Fault 5 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_FLTINR2_FLT5P            (1 &lt;&lt; 1) </span><span class="comment">/* Bit 1: Fault 5 polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_FLTINR2_FLT5SRC          (1 &lt;&lt; 2) </span><span class="comment">/* Bit 2: Fault 5 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_FLTINR2_FLT5F_SHIFT      3        </span><span class="comment">/* Bits 3-6: Fault 5 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_FLTINR2_FLT5F_MASK       (15 &lt;&lt; HRTIM_FLTINR2_FLT5F_SHIFT)</span></div>
<div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR2_FLT5F_NOFLT    (0 &lt;&lt; HRTIM_FLTINR2_FLT5F_SHIFT) </span><span class="comment">/* 0000: No filter, FLT5 acts asynchronously */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR2_FLT5F_HRTN2    (1 &lt;&lt; HRTIM_FLTINR2_FLT5F_SHIFT) </span><span class="comment">/* 0001: fSAMPLING = fHRTIM, N=2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR2_FLT5F_HRTN4    (2 &lt;&lt; HRTIM_FLTINR2_FLT5F_SHIFT) </span><span class="comment">/* 0010: fSAMPLING = fHRTIM, N=4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR2_FLT5F_HRTN8    (3 &lt;&lt; HRTIM_FLTINR2_FLT5F_SHIFT) </span><span class="comment">/* 0011: fSAMPLING = fHRTIM, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR2_FLT5F_FLTS2N6  (4 &lt;&lt; HRTIM_FLTINR2_FLT5F_SHIFT) </span><span class="comment">/* 0100: fSAMPLING = fFLTS/2, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR2_FLT5F_FLTS2N8  (5 &lt;&lt; HRTIM_FLTINR2_FLT5F_SHIFT) </span><span class="comment">/* 0101: fSAMPLING = fFLTS/2, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR2_FLT5F_FLTS4N6  (6 &lt;&lt; HRTIM_FLTINR2_FLT5F_SHIFT) </span><span class="comment">/* 0110: fSAMPLING = fFLTS/4, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR2_FLT5F_FLTS4N8  (7 &lt;&lt; HRTIM_FLTINR2_FLT5F_SHIFT) </span><span class="comment">/* 0111: fSAMPLING = fFLTS/4, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR2_FLT5F_FLTS8N6  (8 &lt;&lt; HRTIM_FLTINR2_FLT5F_SHIFT) </span><span class="comment">/* 1000: fSAMPLING = fFLTS/8, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR2_FLT5F_FLTS8N8  (9 &lt;&lt; HRTIM_FLTINR2_FLT5F_SHIFT) </span><span class="comment">/* 1001: fSAMPLING = fFLTS/8, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR2_FLT5F_FLTS16N5 (10 &lt;&lt; HRTIM_FLTINR2_FLT5F_SHIFT) </span><span class="comment">/* 1010: fSAMPLING = fFLTS/16, N=5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR2_FLT5F_FLTS16N6 (11 &lt;&lt; HRTIM_FLTINR2_FLT5F_SHIFT) </span><span class="comment">/* 1011: fSAMPLING = fFLTS/16, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR2_FLT5F_FLTS16N8 (12 &lt;&lt; HRTIM_FLTINR2_FLT5F_SHIFT) </span><span class="comment">/* 1100: fSAMPLING = fFLTS/16, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR2_FLT5F_FLTS32N5 (13 &lt;&lt; HRTIM_FLTINR2_FLT5F_SHIFT) </span><span class="comment">/* 1101: fSAMPLING = fFLTS/32, N=5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR2_FLT5F_FLTS32N6 (14 &lt;&lt; HRTIM_FLTINR2_FLT5F_SHIFT) </span><span class="comment">/* 1110: fSAMPLING = fFLTS/32, N=6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR2_FLT5F_FLTS32N8 (15 &lt;&lt; HRTIM_FLTINR2_FLT5F_SHIFT) </span><span class="comment">/* 1111: fSAMPLING = fFLTS/32, N=8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_FLTINR2_FLT5LCK          (1 &lt;&lt; 7) </span><span class="comment">/* Bit 7: Fault 5 lock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_FLTINR2_FLTSD_SWITCH     24       </span><span class="comment">/* Bits 24-25: Fault Sampling clock division */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_FLTINR2_FLTSD_MASK       (3 &lt;&lt; HRTIM_FLTINR2_FLTSD_SWITCH)</span></div>
<div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR2_FLTSD_NODIV    (0 &lt;&lt; HRTIM_FLTINR2_FLTSD_SWITCH) </span><span class="comment">/* 00: fFLTS=fHRTIM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR2_FLTSD_d2       (1 &lt;&lt; HRTIM_FLTINR2_FLTSD_SWITCH) </span><span class="comment">/* 01: fFLTS=fHRTIM/2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR2_FLTSD_d4       (2 &lt;&lt; HRTIM_FLTINR2_FLTSD_SWITCH) </span><span class="comment">/* 10: fFLTS=fHRTIM/4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define HRTIM_FLTINR2_FLTSD_d8       (3 &lt;&lt; HRTIM_FLTINR2_FLTSD_SWITCH) </span><span class="comment">/* 11: fFLTS=fHRTIM/8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="comment">/* Common Burst DMA Master Timer Update Register */</span></div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;</div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="preprocessor">#define HRTIM_BDMUPR_MCR               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: MCR register update enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BDMUPR_MICR              (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: MICR register update enable  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BDMUPR_MDIER             (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: MDIER register update enable  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BDMUPR_MCNT              (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: MCNTR register update enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BDMUPR_MPER              (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: MPER register update enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BDMUPR_MREP              (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5: MREP register update enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BDMUPR_MCMP1             (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: MCMP1R register update enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BDMUPR_MCMP2             (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: MCMP2R register update enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BDMUPR_MCMP3             (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8: MCMP3R register update enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BDMUPR_MCMP4             (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9: MCMP4R register update enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="comment">/* Common Burst DMA Timer X Update Register (Timer A-E)*/</span></div>
<div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;</div>
<div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="preprocessor">#define HRTIM_BDTxUPR_CR               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: HRTIM_TIMxCR register update enablce */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BDTxUPR_ICR              (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: HRTIM_TIMxICR register update enablce */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BDTxUPR_DIER             (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: HRTIM_TIMxDIER register update enablce */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BDTxUPR_CNT              (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: HRTIM_CNTxR register update enablce */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BDTxUPR_PER              (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: HRTIM_PERxR register update enablce */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BDTxUPR_REP              (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5: HRTIM_REPxR register update enablce */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BDTxUPR_CMP1             (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: HRTIM_CMP1xR register update enablce */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BDTxUPR_CMP2             (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: HRTIM_CMP2xR register update enablce */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BDTxUPR_CMP3             (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8: HRTIM_CMP3xR register update enablce */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BDTxUPR_CMP4             (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9: HRTIM_CMP4xR register update enablce */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BDTxUPR_DTR              (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: HRTIM_DTxR register update enablce */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BDTxUPR_SET1R            (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: HRTIM_SET1xR register update enablce */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BDTxUPR_RST1R            (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: HRTIM_RST1xR register update enablce */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BDTxUPR_SET2R            (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: HRTIM_SET2xR register update enablce */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BDTxUPR_RST2R            (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: HRTIM_RST2xR register update enablce */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BDTxUPR_EEFR1            (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: HRTIM_EEFxR1 register update enablce */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BDTxUPR_EEFR2            (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: HRTIM_EEFxR2 register update enablce */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BDTxUPR_RSTR             (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: HRTIM_RSTxR register update enablce */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BDTxUPR_CHPR             (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: HRTIM_CHRxR register update enablce */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BDTxUPR_OUTR             (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: HRTIM_OUTxR register update enablce */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BDTxUPR_FLTR             (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: HRTIM_FLTxR register update enablce */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="comment">/* Common Burst DMA Data Register */</span></div>
<div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;</div>
<div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="preprocessor">#define HRTIM_BDMADR_SHIFT             0         </span><span class="comment">/* Bits 0-31: Burst DMA Data register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HRTIM_BDMADR_MASK              (0xffffffff &lt;&lt; HRTIM_BDMADR_SHIFT)</span></div>
<div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __ARCH_ARM_SRC_STM32_CHIP_STM32_HRTIM_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
