Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Mon Jul 17 18:35:53 2023
| Host         : LTK2008N0093475 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sap_bus_timing_summary_routed.rpt -pb sap_bus_timing_summary_routed.pb -rpx sap_bus_timing_summary_routed.rpx -warn_on_violation
| Design       : sap_bus
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (62)
5. checking no_input_delay (11)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: count_reg[17]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: count_reg[24]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (62)
-------------------------------------------------
 There are 62 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.464        0.000                      0                   25        0.252        0.000                      0                   25        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.464        0.000                      0                   25        0.252        0.000                      0                   25        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.464ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.464ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 1.923ns (75.631%)  route 0.620ns (24.369%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.633     5.185    clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  count_reg[1]/Q
                         net (fo=1, routed)           0.620     6.260    count_reg_n_0_[1]
    SLICE_X1Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.934 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    count_reg[0]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    count_reg[4]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    count_reg[8]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    count_reg[12]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.390    count_reg[16]_i_1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.504 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.504    count_reg[20]_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.727 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.727    count_reg[24]_i_1_n_7
    SLICE_X1Y40          FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.520    14.892    clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.273    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X1Y40          FDRE (Setup_fdre_C_D)        0.062    15.191    count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                  7.464    

Slack (MET) :             7.467ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 1.920ns (75.602%)  route 0.620ns (24.398%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.633     5.185    clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  count_reg[1]/Q
                         net (fo=1, routed)           0.620     6.260    count_reg_n_0_[1]
    SLICE_X1Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.934 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    count_reg[0]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    count_reg[4]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    count_reg[8]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    count_reg[12]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.390    count_reg[16]_i_1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.724 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.724    count_reg[20]_i_1_n_6
    SLICE_X1Y39          FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.520    14.892    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.273    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X1Y39          FDRE (Setup_fdre_C_D)        0.062    15.191    count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -7.724    
  -------------------------------------------------------------------
                         slack                                  7.467    

Slack (MET) :             7.488ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 1.899ns (75.398%)  route 0.620ns (24.602%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.633     5.185    clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  count_reg[1]/Q
                         net (fo=1, routed)           0.620     6.260    count_reg_n_0_[1]
    SLICE_X1Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.934 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    count_reg[0]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    count_reg[4]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    count_reg[8]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    count_reg[12]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.390    count_reg[16]_i_1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.703 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.703    count_reg[20]_i_1_n_4
    SLICE_X1Y39          FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.520    14.892    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.273    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X1Y39          FDRE (Setup_fdre_C_D)        0.062    15.191    count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -7.703    
  -------------------------------------------------------------------
                         slack                                  7.488    

Slack (MET) :             7.562ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 1.825ns (74.654%)  route 0.620ns (25.346%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.633     5.185    clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  count_reg[1]/Q
                         net (fo=1, routed)           0.620     6.260    count_reg_n_0_[1]
    SLICE_X1Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.934 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    count_reg[0]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    count_reg[4]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    count_reg[8]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    count_reg[12]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.390    count_reg[16]_i_1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.629 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.629    count_reg[20]_i_1_n_5
    SLICE_X1Y39          FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.520    14.892    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.273    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X1Y39          FDRE (Setup_fdre_C_D)        0.062    15.191    count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -7.629    
  -------------------------------------------------------------------
                         slack                                  7.562    

Slack (MET) :             7.578ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.429ns  (logic 1.809ns (74.487%)  route 0.620ns (25.513%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.633     5.185    clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  count_reg[1]/Q
                         net (fo=1, routed)           0.620     6.260    count_reg_n_0_[1]
    SLICE_X1Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.934 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    count_reg[0]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    count_reg[4]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    count_reg[8]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    count_reg[12]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.390    count_reg[16]_i_1_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.613 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.613    count_reg[20]_i_1_n_7
    SLICE_X1Y39          FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.520    14.892    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.273    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X1Y39          FDRE (Setup_fdre_C_D)        0.062    15.191    count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -7.613    
  -------------------------------------------------------------------
                         slack                                  7.578    

Slack (MET) :             7.580ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 1.806ns (74.455%)  route 0.620ns (25.545%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.633     5.185    clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  count_reg[1]/Q
                         net (fo=1, routed)           0.620     6.260    count_reg_n_0_[1]
    SLICE_X1Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.934 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    count_reg[0]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    count_reg[4]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    count_reg[8]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    count_reg[12]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.610 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.610    count_reg[16]_i_1_n_6
    SLICE_X1Y38          FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.519    14.891    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.273    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)        0.062    15.190    count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  7.580    

Slack (MET) :             7.601ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 1.785ns (74.232%)  route 0.620ns (25.768%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.633     5.185    clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  count_reg[1]/Q
                         net (fo=1, routed)           0.620     6.260    count_reg_n_0_[1]
    SLICE_X1Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.934 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    count_reg[0]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    count_reg[4]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    count_reg[8]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    count_reg[12]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.589 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.589    count_reg[16]_i_1_n_4
    SLICE_X1Y38          FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.519    14.891    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  count_reg[19]/C
                         clock pessimism              0.273    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)        0.062    15.190    count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                          -7.589    
  -------------------------------------------------------------------
                         slack                                  7.601    

Slack (MET) :             7.675ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 1.711ns (73.414%)  route 0.620ns (26.586%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.633     5.185    clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  count_reg[1]/Q
                         net (fo=1, routed)           0.620     6.260    count_reg_n_0_[1]
    SLICE_X1Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.934 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    count_reg[0]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    count_reg[4]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    count_reg[8]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    count_reg[12]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.515 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.515    count_reg[16]_i_1_n_5
    SLICE_X1Y38          FDRE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.519    14.891    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  count_reg[18]/C
                         clock pessimism              0.273    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)        0.062    15.190    count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  7.675    

Slack (MET) :             7.691ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 1.695ns (73.230%)  route 0.620ns (26.770%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.633     5.185    clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  count_reg[1]/Q
                         net (fo=1, routed)           0.620     6.260    count_reg_n_0_[1]
    SLICE_X1Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.934 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    count_reg[0]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    count_reg[4]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    count_reg[8]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    count_reg[12]_i_1_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.499 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.499    count_reg[16]_i_1_n_7
    SLICE_X1Y38          FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.519    14.891    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  count_reg[16]/C
                         clock pessimism              0.273    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)        0.062    15.190    count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                          -7.499    
  -------------------------------------------------------------------
                         slack                                  7.691    

Slack (MET) :             7.693ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 1.692ns (73.195%)  route 0.620ns (26.805%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.633     5.185    clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  count_reg[1]/Q
                         net (fo=1, routed)           0.620     6.260    count_reg_n_0_[1]
    SLICE_X1Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.934 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    count_reg[0]_i_1_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    count_reg[4]_i_1_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    count_reg[8]_i_1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.496 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.496    count_reg[12]_i_1_n_6
    SLICE_X1Y37          FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.518    14.890    clk_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  count_reg[13]/C
                         clock pessimism              0.273    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X1Y37          FDRE (Setup_fdre_C_D)        0.062    15.189    count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -7.496    
  -------------------------------------------------------------------
                         slack                                  7.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.594     1.507    clk_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.757    count_reg_n_0_[15]
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.865 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    count_reg[12]_i_1_n_4
    SLICE_X1Y37          FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.864     2.022    clk_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.105     1.612    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.593     1.506    clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.756    count_reg_n_0_[3]
    SLICE_X1Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.864 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.864    count_reg[0]_i_1_n_4
    SLICE_X1Y34          FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.862     2.020    clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.105     1.611    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.593     1.506    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.756    count_reg_n_0_[11]
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.864 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.864    count_reg[8]_i_1_n_4
    SLICE_X1Y36          FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.863     2.021    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.105     1.611    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.595     1.508    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  count_reg[19]/Q
                         net (fo=1, routed)           0.108     1.758    count_reg_n_0_[19]
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.866 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.866    count_reg[16]_i_1_n_4
    SLICE_X1Y38          FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.866     2.024    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.105     1.613    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.595     1.508    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  count_reg[23]/Q
                         net (fo=1, routed)           0.108     1.758    count_reg_n_0_[23]
    SLICE_X1Y39          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.866 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.866    count_reg[20]_i_1_n_4
    SLICE_X1Y39          FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.866     2.024    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  count_reg[23]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.105     1.613    count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.593     1.506    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.756    count_reg_n_0_[7]
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.864 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.864    count_reg[4]_i_1_n_4
    SLICE_X1Y35          FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.863     2.021    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.105     1.611    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.594     1.507    clk_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.754    count_reg_n_0_[12]
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.869 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.869    count_reg[12]_i_1_n_7
    SLICE_X1Y37          FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.864     2.022    clk_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.105     1.612    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.595     1.508    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  count_reg[16]/Q
                         net (fo=1, routed)           0.105     1.755    count_reg_n_0_[16]
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.870 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.870    count_reg[16]_i_1_n_7
    SLICE_X1Y38          FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.866     2.024    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.105     1.613    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.595     1.508    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  count_reg[20]/Q
                         net (fo=1, routed)           0.105     1.755    count_reg_n_0_[20]
    SLICE_X1Y39          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.870 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.870    count_reg[20]_i_1_n_7
    SLICE_X1Y39          FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.866     2.024    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.105     1.613    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.593     1.506    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.753    count_reg_n_0_[4]
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.868 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.868    count_reg[4]_i_1_n_7
    SLICE_X1Y35          FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.863     2.021    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.105     1.611    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y34     count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y36     count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y36     count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y37     count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y37     count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y37     count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y37     count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y38     count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y38     count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34     count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34     count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36     count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36     count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36     count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36     count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37     count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37     count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37     count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37     count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34     count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34     count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36     count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36     count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36     count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36     count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37     count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37     count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37     count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37     count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            77 Endpoints
Min Delay            77 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 disp_mux/display_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.898ns  (logic 4.508ns (50.660%)  route 4.390ns (49.340%))
  Logic Levels:           4  (FDRE=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE                         0.000     0.000 r  disp_mux/display_select_reg[0]/C
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  disp_mux/display_select_reg[0]/Q
                         net (fo=20, routed)          1.518     1.974    PC/cat_OBUF[2]_inst_i_1[0]
    SLICE_X1Y32          LUT5 (Prop_lut5_I4_O)        0.124     2.098 r  PC/cat_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.098    disp_mux/cat[3]_0
    SLICE_X1Y32          MUXF7 (Prop_muxf7_I1_O)      0.217     2.315 r  disp_mux/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.872     5.187    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.711     8.898 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.898    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/out_to_bus_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.633ns  (logic 4.570ns (52.934%)  route 4.063ns (47.066%))
  Logic Levels:           4  (FDRE=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE                         0.000     0.000 r  PC/out_to_bus_reg[2]/C
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  PC/out_to_bus_reg[2]/Q
                         net (fo=8, routed)           1.710     2.228    PC/Q[2]
    SLICE_X0Y23          LUT5 (Prop_lut5_I0_O)        0.124     2.352 r  PC/cat_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.352    disp_mux/cat[1]_0
    SLICE_X0Y23          MUXF7 (Prop_muxf7_I1_O)      0.217     2.569 r  disp_mux/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.353     4.922    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.711     8.633 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.633    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/out_to_bus_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.612ns  (logic 4.573ns (53.108%)  route 4.038ns (46.892%))
  Logic Levels:           4  (FDRE=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE                         0.000     0.000 r  PC/out_to_bus_reg[2]/C
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  PC/out_to_bus_reg[2]/Q
                         net (fo=8, routed)           1.552     2.070    PC/Q[2]
    SLICE_X0Y24          LUT5 (Prop_lut5_I2_O)        0.124     2.194 r  PC/cat_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.194    disp_mux/cat[0]_0
    SLICE_X0Y24          MUXF7 (Prop_muxf7_I1_O)      0.217     2.411 r  disp_mux/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.487     4.897    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.714     8.612 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.612    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux/display_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.437ns  (logic 4.503ns (53.381%)  route 3.933ns (46.619%))
  Logic Levels:           4  (FDRE=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE                         0.000     0.000 r  disp_mux/display_select_reg[0]/C
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  disp_mux/display_select_reg[0]/Q
                         net (fo=20, routed)          1.856     2.312    RAM/Q[0]
    SLICE_X1Y23          LUT5 (Prop_lut5_I4_O)        0.124     2.436 r  RAM/cat_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.436    disp_mux/cat[5]
    SLICE_X1Y23          MUXF7 (Prop_muxf7_I0_O)      0.212     2.648 r  disp_mux/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.077     4.725    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.711     8.437 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.437    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/out_to_bus_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.113ns  (logic 4.579ns (56.435%)  route 3.535ns (43.565%))
  Logic Levels:           4  (FDRE=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE                         0.000     0.000 r  PC/out_to_bus_reg[0]/C
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  PC/out_to_bus_reg[0]/Q
                         net (fo=8, routed)           1.863     2.381    PC/Q[0]
    SLICE_X0Y23          LUT5 (Prop_lut5_I0_O)        0.124     2.505 r  PC/cat_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.505    disp_mux/cat[4]_0
    SLICE_X0Y23          MUXF7 (Prop_muxf7_I1_O)      0.245     2.750 r  disp_mux/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.672     4.422    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.692     8.113 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.113    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/out_to_bus_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.947ns  (logic 4.540ns (57.121%)  route 3.408ns (42.879%))
  Logic Levels:           4  (FDRE=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE                         0.000     0.000 r  PC/out_to_bus_reg[2]/C
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  PC/out_to_bus_reg[2]/Q
                         net (fo=8, routed)           1.138     1.656    PC/Q[2]
    SLICE_X0Y32          LUT5 (Prop_lut5_I0_O)        0.124     1.780 r  PC/cat_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.780    disp_mux/cat[2]_0
    SLICE_X0Y32          MUXF7 (Prop_muxf7_I1_O)      0.217     1.997 r  disp_mux/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.269     4.267    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.681     7.947 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.947    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/out_to_bus_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.822ns  (logic 4.599ns (58.804%)  route 3.222ns (41.196%))
  Logic Levels:           4  (FDRE=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE                         0.000     0.000 r  PC/out_to_bus_reg[0]/C
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  PC/out_to_bus_reg[0]/Q
                         net (fo=8, routed)           1.312     1.830    PC/Q[0]
    SLICE_X0Y32          LUT5 (Prop_lut5_I2_O)        0.124     1.954 r  PC/cat_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.954    disp_mux/cat[6]_0
    SLICE_X0Y32          MUXF7 (Prop_muxf7_I1_O)      0.245     2.199 r  disp_mux/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.910     4.109    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.712     7.822 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.822    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux/display_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.731ns  (logic 4.126ns (53.369%)  route 3.605ns (46.631%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE                         0.000     0.000 r  disp_mux/display_select_reg[0]/C
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  disp_mux/display_select_reg[0]/Q
                         net (fo=20, routed)          0.827     1.283    disp_mux/Q[0]
    SLICE_X0Y35          LUT2 (Prop_lut2_I0_O)        0.124     1.407 r  disp_mux/AN_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.778     4.185    AN_out_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546     7.731 r  AN_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.731    AN_out[2]
    T9                                                                r  AN_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux/display_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.460ns  (logic 4.355ns (58.372%)  route 3.105ns (41.628%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE                         0.000     0.000 r  disp_mux/display_select_reg[0]/C
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  disp_mux/display_select_reg[0]/Q
                         net (fo=20, routed)          0.827     1.283    disp_mux/Q[0]
    SLICE_X0Y35          LUT2 (Prop_lut2_I0_O)        0.150     1.433 r  disp_mux/AN_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.278     3.711    AN_out_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.749     7.460 r  AN_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.460    AN_out[0]
    J17                                                               r  AN_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux/display_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.333ns  (logic 4.371ns (59.610%)  route 2.962ns (40.390%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE                         0.000     0.000 r  disp_mux/display_select_reg[1]/C
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  disp_mux/display_select_reg[1]/Q
                         net (fo=12, routed)          0.684     1.140    disp_mux/display_select[1]
    SLICE_X0Y38          LUT2 (Prop_lut2_I0_O)        0.152     1.292 r  disp_mux/AN_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.278     3.570    AN_out_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.763     7.333 r  AN_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.333    AN_out[1]
    J18                                                               r  AN_out[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PC/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC/out_to_bus_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.128ns (63.428%)  route 0.074ns (36.572%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE                         0.000     0.000 r  PC/counter_reg[3]/C
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  PC/counter_reg[3]/Q
                         net (fo=2, routed)           0.074     0.202    PC/counter_reg[3]
    SLICE_X2Y35          FDRE                                         r  PC/out_to_bus_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/out_to_bus_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MAR/data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.164ns (59.662%)  route 0.111ns (40.338%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE                         0.000     0.000 r  PC/out_to_bus_reg[2]/C
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PC/out_to_bus_reg[2]/Q
                         net (fo=8, routed)           0.111     0.275    MAR/data_out_reg[3]_0[2]
    SLICE_X0Y35          FDRE                                         r  MAR/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC/out_to_bus_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.470%)  route 0.138ns (49.530%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE                         0.000     0.000 r  PC/counter_reg[0]/C
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC/counter_reg[0]/Q
                         net (fo=5, routed)           0.138     0.279    PC/counter_reg[0]
    SLICE_X2Y35          FDRE                                         r  PC/out_to_bus_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/out_to_bus_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MAR/data_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.164ns (58.417%)  route 0.117ns (41.583%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE                         0.000     0.000 r  PC/out_to_bus_reg[0]/C
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PC/out_to_bus_reg[0]/Q
                         net (fo=8, routed)           0.117     0.281    MAR/data_out_reg[3]_0[0]
    SLICE_X0Y35          FDRE                                         r  MAR/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/out_to_bus_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MAR/data_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.164ns (50.121%)  route 0.163ns (49.879%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE                         0.000     0.000 r  PC/out_to_bus_reg[1]/C
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PC/out_to_bus_reg[1]/Q
                         net (fo=8, routed)           0.163     0.327    MAR/data_out_reg[3]_0[1]
    SLICE_X0Y35          FDRE                                         r  MAR/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC/out_to_bus_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.141ns (42.917%)  route 0.188ns (57.083%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE                         0.000     0.000 r  PC/counter_reg[2]/C
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC/counter_reg[2]/Q
                         net (fo=3, routed)           0.188     0.329    PC/counter_reg[2]
    SLICE_X2Y35          FDRE                                         r  PC/out_to_bus_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC/out_to_bus_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.128ns (38.713%)  route 0.203ns (61.287%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE                         0.000     0.000 r  PC/counter_reg[1]/C
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  PC/counter_reg[1]/Q
                         net (fo=4, routed)           0.203     0.331    PC/counter_reg[1]
    SLICE_X2Y35          FDRE                                         r  PC/out_to_bus_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE                         0.000     0.000 r  PC/counter_reg[0]/C
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC/counter_reg[0]/Q
                         net (fo=5, routed)           0.178     0.319    PC/counter_reg[0]
    SLICE_X3Y35          LUT2 (Prop_lut2_I0_O)        0.042     0.361 r  PC/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.361    PC/p_0_in__0[1]
    SLICE_X3Y35          FDRE                                         r  PC/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE                         0.000     0.000 r  PC/counter_reg[0]/C
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  PC/counter_reg[0]/Q
                         net (fo=5, routed)           0.178     0.319    PC/counter_reg[0]
    SLICE_X3Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.364 r  PC/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.364    PC/p_0_in__0[0]
    SLICE_X3Y35          FDRE                                         r  PC/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.184ns (50.535%)  route 0.180ns (49.465%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE                         0.000     0.000 r  PC/counter_reg[0]/C
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC/counter_reg[0]/Q
                         net (fo=5, routed)           0.180     0.321    PC/counter_reg[0]
    SLICE_X3Y35          LUT4 (Prop_lut4_I1_O)        0.043     0.364 r  PC/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.364    PC/p_0_in__0[3]
    SLICE_X3Y35          FDRE                                         r  PC/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------





