`timescale 1ns / 1ps
module tb;

wire clk_50M, clk_11M0592;

reg clock_btn = 0;         //BTN5ㄦ堕寮?筹甯娑佃矾锛涓朵负1
reg reset_btn = 0;         //BTN6ㄥ浣寮?筹甯娑佃矾锛涓朵负1

reg[3:0]  touch_btn;  //BTN1~BTN4锛寮筹涓朵负1
reg[31:0] dip_sw;     //32浣ㄧ寮筹ㄥ扳ON朵?1

wire[15:0] leds;       //16浣LED锛杈烘1逛寒
wire[7:0]  dpy0;       //扮绠′浣淇″凤灏扮癸杈1逛寒
wire[7:0]  dpy1;       //扮绠￠浣淇″凤灏扮癸杈1逛寒

wire txd;  //磋涓插ｅ?绔
wire rxd;  //磋涓插ｆユ剁?

wire[31:0] base_ram_data; //BaseRAM版锛浣8浣涓CPLD涓插ｆу跺ㄥ变?
wire[19:0] base_ram_addr; //BaseRAM板
wire[3:0] base_ram_be_n;  //BaseRAM瀛浣胯斤浣濡涓浣跨ㄥ浣胯斤璇蜂涓?0
wire base_ram_ce_n;       //BaseRAM?锛浣?
wire base_ram_oe_n;       //BaseRAM璇讳娇斤浣?
wire base_ram_we_n;       //BaseRAM浣胯斤浣?

wire[31:0] ext_ram_data; //ExtRAM版
wire[19:0] ext_ram_addr; //ExtRAM板
wire[3:0] ext_ram_be_n;  //ExtRAM瀛浣胯斤浣濡涓浣跨ㄥ浣胯斤璇蜂涓?0
wire ext_ram_ce_n;       //ExtRAM?锛浣?
wire ext_ram_oe_n;       //ExtRAM璇讳娇斤浣?
wire ext_ram_we_n;       //ExtRAM浣胯斤浣?

wire [22:0]flash_a;      //Flash板锛a0浠8bit妯″锛?16bit妯″涔?
wire [15:0]flash_d;      //Flash版
wire flash_rp_n;         //Flash澶浣淇″凤浣
wire flash_vpen;         //Flash淇や俊凤浣靛钩朵芥ゃу?
wire flash_ce_n;         //Flash?淇″凤浣?
wire flash_oe_n;         //Flash璇讳娇戒俊凤浣?
wire flash_we_n;         //Flash浣胯戒俊凤浣?
wire flash_byte_n;       //Flash 8bit妯″╋浣ㄤ娇flash?16浣妯″惰疯句?1

//Windows?瑕娉ㄦ璺寰绗杞涔锛渚濡"D:\\foo\\bar.bin"
//parameter BASE_RAM_INIT_FILE = "E:\\nscscc2021\\nscscc2023_mips_v1.0\\fpga_template_mips_utf8_v1.0\\text\\text.srcs\\sim_1\\tmp\\lab2\\lab2.bin"; //BaseRAM初始化文件，请修改为实际的绝对路径
//parameter BASE_RAM_INIT_FILE = "E:\\nscscc2021\\nscscc2023_mips_v1.0\\fpga_template_mips_utf8_v1.0\\text\\text.srcs\\sim_1\\tmp\\lab3\\kernel.bin"; //BaseRAM初始化文件，请修改为实际的绝对路径
//parameter BASE_RAM_INIT_FILE = "E:\\nscscc2021\\nscscc2023_mips_v1.0\\fpga_template_mips_utf8_v1.0\\text\\text.srcs\\sim_1\\tmp\\lab1\\lab1.bin"; //BaseRAM初始化文件，请修改为实际的绝对路径
parameter BASE_RAM_INIT_FILE = "E:\\cpu\\new.bin"; //BaseRAM初始化文件，请修改为实际的绝对路径
//parameter EXT_RAM_INIT_FILE = "E:\\nscscc2021\\nscscc2023_mips_v1.0\\fpga_template_mips_utf8_v1.0\\text\\text.srcs\\sim_1\\tmp\\lab1\\exm.bin";    //ExtRAM初始化文件，请修改为实际的绝对路径
//parameter BASE_RAM_INIT_FILE = "C:\\Users\\HP\\Desktop\\fpga_template_mips_utf8_v1.0\\thinpad_top.srcs\\sim_1\\tmp\\MIPS_MATRIX.bin"; //BaseRAM初始化文件，请修改为实际的绝对路径
//parameter BASE_RAM_INIT_FILE = "C:\\Users\\HP\\Desktop\\fpga_template_mips_utf8_v1.0\\thinpad_top.srcs\\sim_1\\tmp\\MIPS_CRYPTONIGHT.bin"; //BaseRAM初始化文件，请修改为实际的绝对路径
//parameter BASE_RAM_INIT_FILE = "E:\\nscscc2021\\nscscc2023_mips_v1.0\\fpga_template_mips_utf8_v1.0\\text\\text.srcs\\sim_1\\tmp\\lab3\\kernel.bin"; //BaseRAM初始化文件，请修改为实际的绝对路径

parameter FLASH_INIT_FILE = "/tmp/kernel.elf";    //Flash初始化文件，请修改为实际的绝对路径
parameter EXT_RAM_INIT_FILE = "C:\\Users\\HP\\Desktop\\fpga_template_mips_utf8_v1.0\\thinpad_top.srcs\\sim_1\\tmp\\ext-0-300000.bin";    //ExtRAM初始化文件，请修改为实际的绝对路径

//assign rxd = 1'b1; //idle state
reg _rxd;
assign rxd = _rxd; //idle state
initial begin 
    _rxd = 1'b1;
    //ㄨ浠ヨ瀹涔娴璇杈ュ锛渚濡锛
    dip_sw = 32'h2;
    touch_btn = 0;
    reset_btn = 1;
    #100;
    reset_btn = 0;
    for (integer i = 0; i < 20; i = i+1) begin
        #100; //绛寰100ns
        clock_btn = 1; //涓宸ユ堕
        #100; //绛寰100ns
        clock_btn = 0; //惧宸ユ堕
    end
    #20000
    _rxd = 1'b1;
    #104080
    _rxd = 1'b0;
    #104080
    _rxd = 1'b0;//1
    #104080
    _rxd = 1'b0;//2
    #104080
    _rxd = 1'b1;//3
    #104080
    _rxd = 1'b0;//4
    #104080
    _rxd = 1'b1;//5
    #104080
    _rxd = 1'b0;//6
    #104080
    _rxd = 1'b1;//7
    #104080
    _rxd = 1'b0;//8
    #104080
    _rxd = 1'b1;
    #20000
    _rxd = 1'b1;
    #104080
    _rxd = 1'b0;
    #104080
    _rxd = 1'b0;//1
    #104080
    _rxd = 1'b0;
    #104080
    _rxd = 1'b1;
    #104080
    _rxd = 1'b0;
    #104080
    _rxd = 1'b1;
    #104080
    _rxd = 1'b0;
    #104080
    _rxd = 1'b1;
    #104080
    _rxd = 1'b0;//8
    #104080
    _rxd = 1'b1;
    #20000
    _rxd = 1'b1;
    #104080
    _rxd = 1'b0;
    #104080
    _rxd = 1'b0;//1
    #104080
    _rxd = 1'b0;
    #104080
    _rxd = 1'b1;
    #104080
    _rxd = 1'b0;
    #104080
    _rxd = 1'b1;
    #104080
    _rxd = 1'b0;
    #104080
    _rxd = 1'b1;
    #104080
    _rxd = 1'b0;//8
    #104080
    _rxd = 1'b1;
    #20000
    _rxd = 1'b1;
    #104080
    _rxd = 1'b0;
    #104080
    _rxd = 1'b0;//1
    #104080
    _rxd = 1'b0;
    #104080
    _rxd = 1'b1;
    #104080
    _rxd = 1'b0;
    #104080
    _rxd = 1'b1;
    #104080
    _rxd = 1'b0;
    #104080
    _rxd = 1'b1;
    #104080
    _rxd = 1'b0;//8
    #104080
    _rxd = 1'b1;
end
//initial begin 
//    //ㄨ浠ヨ瀹涔娴璇杈ュ锛渚濡锛
//    dip_sw = 32'h2;
//    touch_btn = 0;
//    reset_btn = 1;
//    #100;
//    reset_btn = 0;
//    for (integer i = 0; i < 20; i = i+1) begin
//        #100; //绛寰100ns
//        clock_btn = 1; //涓宸ユ堕
//        #100; //绛寰100ns
//        clock_btn = 0; //惧宸ユ堕
//    end
//end

// 寰娴璇ㄦ疯捐?
thinpad_top dut(
    .clk_50M(clk_50M),
    .clk_11M0592(clk_11M0592),
    .clock_btn(clock_btn),
    .reset_btn(reset_btn),
    .touch_btn(touch_btn),
    .dip_sw(dip_sw),
    .leds(leds),
    .dpy1(dpy1),
    .dpy0(dpy0),
    .txd(txd),
    .rxd(rxd),
    .base_ram_data(base_ram_data),
    .base_ram_addr(base_ram_addr),
    .base_ram_ce_n(base_ram_ce_n),
    .base_ram_oe_n(base_ram_oe_n),
    .base_ram_we_n(base_ram_we_n),
    .base_ram_be_n(base_ram_be_n),
    .ext_ram_data(ext_ram_data),
    .ext_ram_addr(ext_ram_addr),
    .ext_ram_ce_n(ext_ram_ce_n),
    .ext_ram_oe_n(ext_ram_oe_n),
    .ext_ram_we_n(ext_ram_we_n),
    .ext_ram_be_n(ext_ram_be_n),
    .flash_d(flash_d),
    .flash_a(flash_a),
    .flash_rp_n(flash_rp_n),
    .flash_vpen(flash_vpen),
    .flash_oe_n(flash_oe_n),
    .flash_ce_n(flash_ce_n),
    .flash_byte_n(flash_byte_n),
    .flash_we_n(flash_we_n)
);
// 堕婧?
clock osc(
    .clk_11M0592(clk_11M0592),
    .clk_50M    (clk_50M)
);

// BaseRAM 浠跨妯″
sram_model base1(/*autoinst*/
            .DataIO(base_ram_data[15:0]),
            .Address(base_ram_addr[19:0]),
            .OE_n(base_ram_oe_n),
            .CE_n(base_ram_ce_n),
            .WE_n(base_ram_we_n),
            .LB_n(base_ram_be_n[0]),
            .UB_n(base_ram_be_n[1]));
sram_model base2(/*autoinst*/
            .DataIO(base_ram_data[31:16]),
            .Address(base_ram_addr[19:0]),
            .OE_n(base_ram_oe_n),
            .CE_n(base_ram_ce_n),
            .WE_n(base_ram_we_n),
            .LB_n(base_ram_be_n[2]),
            .UB_n(base_ram_be_n[3]));
// ExtRAM 浠跨妯″
sram_model ext1(/*autoinst*/
            .DataIO(ext_ram_data[15:0]),
            .Address(ext_ram_addr[19:0]),
            .OE_n(ext_ram_oe_n),
            .CE_n(ext_ram_ce_n),
            .WE_n(ext_ram_we_n),
            .LB_n(ext_ram_be_n[0]),
            .UB_n(ext_ram_be_n[1]));
sram_model ext2(/*autoinst*/
            .DataIO(ext_ram_data[31:16]),
            .Address(ext_ram_addr[19:0]),
            .OE_n(ext_ram_oe_n),
            .CE_n(ext_ram_ce_n),
            .WE_n(ext_ram_we_n),
            .LB_n(ext_ram_be_n[2]),
            .UB_n(ext_ram_be_n[3]));
// Flash 浠跨妯″
x28fxxxp30 #(.FILENAME_MEM(FLASH_INIT_FILE)) flash(
    .A(flash_a[1+:22]), 
    .DQ(flash_d), 
    .W_N(flash_we_n),    // Write Enable 
    .G_N(flash_oe_n),    // Output Enable
    .E_N(flash_ce_n),    // Chip Enable
    .L_N(1'b0),    // Latch Enable
    .K(1'b0),      // Clock
    .WP_N(flash_vpen),   // Write Protect
    .RP_N(flash_rp_n),   // Reset/Power-Down
    .VDD('d3300), 
    .VDDQ('d3300), 
    .VPP('d1800), 
    .Info(1'b1));

initial begin 
    wait(flash_byte_n == 1'b0);
    $display("8-bit Flash interface is not supported in simulation!");
    $display("Please tie flash_byte_n to high");
    $stop;
end

// 浠浠跺杞? BaseRAM
initial begin 
    reg [31:0] tmp_array[0:1048575];
    integer n_File_ID, n_Init_Size;
    n_File_ID = $fopen(BASE_RAM_INIT_FILE, "rb");
    if(!n_File_ID)begin 
        n_Init_Size = 0;
        $display("Failed to open BaseRAM init file");
    end else begin
        n_Init_Size = $fread(tmp_array, n_File_ID);
        n_Init_Size /= 4;
        $fclose(n_File_ID);
    end
    $display("BaseRAM Init Size(words): %d",n_Init_Size);
    for (integer i = 0; i < n_Init_Size; i++) begin
        base1.mem_array0[i] = tmp_array[i][24+:8];
        base1.mem_array1[i] = tmp_array[i][16+:8];
        base2.mem_array0[i] = tmp_array[i][8+:8];
        base2.mem_array1[i] = tmp_array[i][0+:8];
    end
end

// 浠浠跺杞? ExtRAM
initial begin 
    reg [31:0] tmp_array[0:1048575];
    integer n_File_ID, n_Init_Size;
    n_File_ID = $fopen(EXT_RAM_INIT_FILE, "rb");
    if(!n_File_ID)begin 
        n_Init_Size = 0;
        $display("Failed to open ExtRAM init file");
    end else begin
        n_Init_Size = $fread(tmp_array, n_File_ID);
        n_Init_Size /= 4;
        $fclose(n_File_ID);
    end
    $display("ExtRAM Init Size(words): %d",n_Init_Size);
    for (integer i = 0; i < n_Init_Size; i++) begin
        ext1.mem_array0[i] = tmp_array[i][24+:8];
        ext1.mem_array1[i] = tmp_array[i][16+:8];
        ext2.mem_array0[i] = tmp_array[i][8+:8];
        ext2.mem_array1[i] = tmp_array[i][0+:8];
    end
end
endmodule
