 ## clk100:0
set_property LOC R4 [get_ports clk100]
set_property IOSTANDARD LVCMOS33 [get_ports clk100]
 ## cpu_reset:0
set_property LOC G4 [get_ports cpu_reset]
set_property IOSTANDARD LVCMOS15 [get_ports cpu_reset]
 ## serial:0.tx
set_property LOC AA19 [get_ports serial_tx]
set_property IOSTANDARD LVCMOS33 [get_ports serial_tx]
 ## serial:0.rx
set_property LOC V18 [get_ports serial_rx]
set_property IOSTANDARD LVCMOS33 [get_ports serial_rx]
 ## user_sw:0
set_property LOC E22 [get_ports user_sw0]
set_property IOSTANDARD LVCMOS25 [get_ports user_sw0]
 ## oled:0.dc
set_property LOC W22 [get_ports oled_dc]
set_property IOSTANDARD LVCMOS33 [get_ports oled_dc]
 ## oled:0.res
set_property LOC U21 [get_ports oled_res]
set_property IOSTANDARD LVCMOS33 [get_ports oled_res]
 ## oled:0.sclk
set_property LOC W21 [get_ports oled_sclk]
set_property IOSTANDARD LVCMOS33 [get_ports oled_sclk]
 ## oled:0.sdin
set_property LOC Y22 [get_ports oled_sdin]
set_property IOSTANDARD LVCMOS33 [get_ports oled_sdin]
 ## oled:0.vbat
set_property LOC P20 [get_ports oled_vbat]
set_property IOSTANDARD LVCMOS33 [get_ports oled_vbat]
 ## oled:0.vdd
set_property LOC V22 [get_ports oled_vdd]
set_property IOSTANDARD LVCMOS33 [get_ports oled_vdd]
 ## ddram:0.a
set_property LOC M2 [get_ports ddram_a[0]]
set_property SLEW FAST [get_ports ddram_a[0]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[0]]
 ## ddram:0.a
set_property LOC M5 [get_ports ddram_a[1]]
set_property SLEW FAST [get_ports ddram_a[1]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[1]]
 ## ddram:0.a
set_property LOC M3 [get_ports ddram_a[2]]
set_property SLEW FAST [get_ports ddram_a[2]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[2]]
 ## ddram:0.a
set_property LOC M1 [get_ports ddram_a[3]]
set_property SLEW FAST [get_ports ddram_a[3]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[3]]
 ## ddram:0.a
set_property LOC L6 [get_ports ddram_a[4]]
set_property SLEW FAST [get_ports ddram_a[4]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[4]]
 ## ddram:0.a
set_property LOC P1 [get_ports ddram_a[5]]
set_property SLEW FAST [get_ports ddram_a[5]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[5]]
 ## ddram:0.a
set_property LOC N3 [get_ports ddram_a[6]]
set_property SLEW FAST [get_ports ddram_a[6]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[6]]
 ## ddram:0.a
set_property LOC N2 [get_ports ddram_a[7]]
set_property SLEW FAST [get_ports ddram_a[7]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[7]]
 ## ddram:0.a
set_property LOC M6 [get_ports ddram_a[8]]
set_property SLEW FAST [get_ports ddram_a[8]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[8]]
 ## ddram:0.a
set_property LOC R1 [get_ports ddram_a[9]]
set_property SLEW FAST [get_ports ddram_a[9]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[9]]
 ## ddram:0.a
set_property LOC L5 [get_ports ddram_a[10]]
set_property SLEW FAST [get_ports ddram_a[10]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[10]]
 ## ddram:0.a
set_property LOC N5 [get_ports ddram_a[11]]
set_property SLEW FAST [get_ports ddram_a[11]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[11]]
 ## ddram:0.a
set_property LOC N4 [get_ports ddram_a[12]]
set_property SLEW FAST [get_ports ddram_a[12]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[12]]
 ## ddram:0.a
set_property LOC P2 [get_ports ddram_a[13]]
set_property SLEW FAST [get_ports ddram_a[13]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[13]]
 ## ddram:0.a
set_property LOC P6 [get_ports ddram_a[14]]
set_property SLEW FAST [get_ports ddram_a[14]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[14]]
 ## ddram:0.ba
set_property LOC L3 [get_ports ddram_ba[0]]
set_property SLEW FAST [get_ports ddram_ba[0]]
set_property IOSTANDARD SSTL15 [get_ports ddram_ba[0]]
 ## ddram:0.ba
set_property LOC K6 [get_ports ddram_ba[1]]
set_property SLEW FAST [get_ports ddram_ba[1]]
set_property IOSTANDARD SSTL15 [get_ports ddram_ba[1]]
 ## ddram:0.ba
set_property LOC L4 [get_ports ddram_ba[2]]
set_property SLEW FAST [get_ports ddram_ba[2]]
set_property IOSTANDARD SSTL15 [get_ports ddram_ba[2]]
 ## ddram:0.ras_n
set_property LOC J4 [get_ports ddram_ras_n]
set_property SLEW FAST [get_ports ddram_ras_n]
set_property IOSTANDARD SSTL15 [get_ports ddram_ras_n]
 ## ddram:0.cas_n
set_property LOC K3 [get_ports ddram_cas_n]
set_property SLEW FAST [get_ports ddram_cas_n]
set_property IOSTANDARD SSTL15 [get_ports ddram_cas_n]
 ## ddram:0.we_n
set_property LOC L1 [get_ports ddram_we_n]
set_property SLEW FAST [get_ports ddram_we_n]
set_property IOSTANDARD SSTL15 [get_ports ddram_we_n]
 ## ddram:0.dm
set_property LOC G3 [get_ports ddram_dm[0]]
set_property SLEW FAST [get_ports ddram_dm[0]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dm[0]]
 ## ddram:0.dm
set_property LOC F1 [get_ports ddram_dm[1]]
set_property SLEW FAST [get_ports ddram_dm[1]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dm[1]]
 ## ddram:0.dq
set_property LOC G2 [get_ports ddram_dq[0]]
set_property SLEW FAST [get_ports ddram_dq[0]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[0]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[0]]
 ## ddram:0.dq
set_property LOC H4 [get_ports ddram_dq[1]]
set_property SLEW FAST [get_ports ddram_dq[1]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[1]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[1]]
 ## ddram:0.dq
set_property LOC H5 [get_ports ddram_dq[2]]
set_property SLEW FAST [get_ports ddram_dq[2]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[2]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[2]]
 ## ddram:0.dq
set_property LOC J1 [get_ports ddram_dq[3]]
set_property SLEW FAST [get_ports ddram_dq[3]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[3]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[3]]
 ## ddram:0.dq
set_property LOC K1 [get_ports ddram_dq[4]]
set_property SLEW FAST [get_ports ddram_dq[4]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[4]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[4]]
 ## ddram:0.dq
set_property LOC H3 [get_ports ddram_dq[5]]
set_property SLEW FAST [get_ports ddram_dq[5]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[5]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[5]]
 ## ddram:0.dq
set_property LOC H2 [get_ports ddram_dq[6]]
set_property SLEW FAST [get_ports ddram_dq[6]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[6]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[6]]
 ## ddram:0.dq
set_property LOC J5 [get_ports ddram_dq[7]]
set_property SLEW FAST [get_ports ddram_dq[7]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[7]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[7]]
 ## ddram:0.dq
set_property LOC E3 [get_ports ddram_dq[8]]
set_property SLEW FAST [get_ports ddram_dq[8]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[8]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[8]]
 ## ddram:0.dq
set_property LOC B2 [get_ports ddram_dq[9]]
set_property SLEW FAST [get_ports ddram_dq[9]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[9]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[9]]
 ## ddram:0.dq
set_property LOC F3 [get_ports ddram_dq[10]]
set_property SLEW FAST [get_ports ddram_dq[10]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[10]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[10]]
 ## ddram:0.dq
set_property LOC D2 [get_ports ddram_dq[11]]
set_property SLEW FAST [get_ports ddram_dq[11]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[11]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[11]]
 ## ddram:0.dq
set_property LOC C2 [get_ports ddram_dq[12]]
set_property SLEW FAST [get_ports ddram_dq[12]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[12]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[12]]
 ## ddram:0.dq
set_property LOC A1 [get_ports ddram_dq[13]]
set_property SLEW FAST [get_ports ddram_dq[13]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[13]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[13]]
 ## ddram:0.dq
set_property LOC E2 [get_ports ddram_dq[14]]
set_property SLEW FAST [get_ports ddram_dq[14]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[14]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[14]]
 ## ddram:0.dq
set_property LOC B1 [get_ports ddram_dq[15]]
set_property SLEW FAST [get_ports ddram_dq[15]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[15]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[15]]
 ## ddram:0.dqs_p
set_property LOC K2 [get_ports ddram_dqs_p[0]]
set_property SLEW FAST [get_ports ddram_dqs_p[0]]
set_property IOSTANDARD DIFF_SSTL15 [get_ports ddram_dqs_p[0]]
 ## ddram:0.dqs_p
set_property LOC E1 [get_ports ddram_dqs_p[1]]
set_property SLEW FAST [get_ports ddram_dqs_p[1]]
set_property IOSTANDARD DIFF_SSTL15 [get_ports ddram_dqs_p[1]]
 ## ddram:0.dqs_n
set_property LOC J2 [get_ports ddram_dqs_n[0]]
set_property SLEW FAST [get_ports ddram_dqs_n[0]]
set_property IOSTANDARD DIFF_SSTL15 [get_ports ddram_dqs_n[0]]
 ## ddram:0.dqs_n
set_property LOC D1 [get_ports ddram_dqs_n[1]]
set_property SLEW FAST [get_ports ddram_dqs_n[1]]
set_property IOSTANDARD DIFF_SSTL15 [get_ports ddram_dqs_n[1]]
 ## ddram:0.clk_p
set_property LOC P5 [get_ports ddram_clk_p]
set_property SLEW FAST [get_ports ddram_clk_p]
set_property IOSTANDARD DIFF_SSTL15 [get_ports ddram_clk_p]
 ## ddram:0.clk_n
set_property LOC P4 [get_ports ddram_clk_n]
set_property SLEW FAST [get_ports ddram_clk_n]
set_property IOSTANDARD DIFF_SSTL15 [get_ports ddram_clk_n]
 ## ddram:0.cke
set_property LOC J6 [get_ports ddram_cke]
set_property SLEW FAST [get_ports ddram_cke]
set_property IOSTANDARD SSTL15 [get_ports ddram_cke]
 ## ddram:0.odt
set_property LOC K4 [get_ports ddram_odt]
set_property SLEW FAST [get_ports ddram_odt]
set_property IOSTANDARD SSTL15 [get_ports ddram_odt]
 ## ddram:0.reset_n
set_property LOC G1 [get_ports ddram_reset_n]
set_property SLEW FAST [get_ports ddram_reset_n]
set_property IOSTANDARD SSTL15 [get_ports ddram_reset_n]
 ## spiflash_1x:0.cs_n
set_property LOC T19 [get_ports spiflash_1x_cs_n]
set_property IOSTANDARD LVCMOS33 [get_ports spiflash_1x_cs_n]
 ## spiflash_1x:0.mosi
set_property LOC P22 [get_ports spiflash_1x_mosi]
set_property IOSTANDARD LVCMOS33 [get_ports spiflash_1x_mosi]
 ## spiflash_1x:0.miso
set_property LOC R22 [get_ports spiflash_1x_miso]
set_property IOSTANDARD LVCMOS33 [get_ports spiflash_1x_miso]
 ## spiflash_1x:0.wp
set_property LOC P21 [get_ports spiflash_1x_wp]
set_property IOSTANDARD LVCMOS33 [get_ports spiflash_1x_wp]
 ## spiflash_1x:0.hold
set_property LOC R21 [get_ports spiflash_1x_hold]
set_property IOSTANDARD LVCMOS33 [get_ports spiflash_1x_hold]
 ## eth_clocks:0.tx
set_property LOC AA14 [get_ports eth_clocks_tx]
set_property IOSTANDARD LVCMOS25 [get_ports eth_clocks_tx]
 ## eth_clocks:0.rx
set_property LOC V13 [get_ports eth_clocks_rx]
set_property IOSTANDARD LVCMOS25 [get_ports eth_clocks_rx]
 ## eth:0.rst_n
set_property LOC U7 [get_ports eth_rst_n]
set_property IOSTANDARD LVCMOS25 [get_ports eth_rst_n]
set_property IOSTANDARD LVCMOS33 [get_ports eth_rst_n]
 ## eth:0.int_n
set_property LOC Y14 [get_ports eth_int_n]
set_property IOSTANDARD LVCMOS25 [get_ports eth_int_n]
 ## eth:0.mdio
set_property LOC Y16 [get_ports eth_mdio]
set_property IOSTANDARD LVCMOS25 [get_ports eth_mdio]
 ## eth:0.mdc
set_property LOC AA16 [get_ports eth_mdc]
set_property IOSTANDARD LVCMOS25 [get_ports eth_mdc]
 ## eth:0.rx_ctl
set_property LOC W10 [get_ports eth_rx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports eth_rx_ctl]
 ## eth:0.rx_data
set_property LOC AB16 [get_ports eth_rx_data[0]]
set_property IOSTANDARD LVCMOS25 [get_ports eth_rx_data[0]]
 ## eth:0.rx_data
set_property LOC AA15 [get_ports eth_rx_data[1]]
set_property IOSTANDARD LVCMOS25 [get_ports eth_rx_data[1]]
 ## eth:0.rx_data
set_property LOC AB15 [get_ports eth_rx_data[2]]
set_property IOSTANDARD LVCMOS25 [get_ports eth_rx_data[2]]
 ## eth:0.rx_data
set_property LOC AB11 [get_ports eth_rx_data[3]]
set_property IOSTANDARD LVCMOS25 [get_ports eth_rx_data[3]]
 ## eth:0.tx_ctl
set_property LOC V10 [get_ports eth_tx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports eth_tx_ctl]
 ## eth:0.tx_data
set_property LOC Y12 [get_ports eth_tx_data[0]]
set_property IOSTANDARD LVCMOS25 [get_ports eth_tx_data[0]]
 ## eth:0.tx_data
set_property LOC W12 [get_ports eth_tx_data[1]]
set_property IOSTANDARD LVCMOS25 [get_ports eth_tx_data[1]]
 ## eth:0.tx_data
set_property LOC W11 [get_ports eth_tx_data[2]]
set_property IOSTANDARD LVCMOS25 [get_ports eth_tx_data[2]]
 ## eth:0.tx_data
set_property LOC Y11 [get_ports eth_tx_data[3]]
set_property IOSTANDARD LVCMOS25 [get_ports eth_tx_data[3]]
 ## hdmi_in:0.clk_p
set_property LOC V4 [get_ports hdmi_in_clk_p]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_in_clk_p]
 ## hdmi_in:0.clk_n
set_property LOC W4 [get_ports hdmi_in_clk_n]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_in_clk_n]
 ## hdmi_in:0.data0_p
set_property LOC Y3 [get_ports hdmi_in_data0_p]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_in_data0_p]
 ## hdmi_in:0.data0_n
set_property LOC AA3 [get_ports hdmi_in_data0_n]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_in_data0_n]
 ## hdmi_in:0.data1_p
set_property LOC W2 [get_ports hdmi_in_data1_p]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_in_data1_p]
 ## hdmi_in:0.data1_n
set_property LOC Y2 [get_ports hdmi_in_data1_n]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_in_data1_n]
 ## hdmi_in:0.data2_p
set_property LOC U2 [get_ports hdmi_in_data2_p]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_in_data2_p]
 ## hdmi_in:0.data2_n
set_property LOC V2 [get_ports hdmi_in_data2_n]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_in_data2_n]
 ## hdmi_in:0.scl
set_property LOC Y4 [get_ports hdmi_in_scl]
set_property IOSTANDARD LVCMOS33 [get_ports hdmi_in_scl]
 ## hdmi_in:0.sda
set_property LOC AB5 [get_ports hdmi_in_sda]
set_property IOSTANDARD LVCMOS33 [get_ports hdmi_in_sda]
 ## hdmi_in:0.hpd_en
set_property LOC AB12 [get_ports hdmi_in_hpd_en]
set_property IOSTANDARD LVCMOS25 [get_ports hdmi_in_hpd_en]
 ## hdmi_in:0.cec
set_property LOC AA5 [get_ports hdmi_in_cec]
set_property IOSTANDARD LVCMOS33 [get_ports hdmi_in_cec]
 ## hdmi_in:0.txen
set_property LOC R3 [get_ports hdmi_in_txen]
set_property IOSTANDARD LVCMOS33 [get_ports hdmi_in_txen]
 ## hdmi_out:0.clk_p
set_property LOC T1 [get_ports hdmi_out_clk_p]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_out_clk_p]
 ## hdmi_out:0.clk_n
set_property LOC U1 [get_ports hdmi_out_clk_n]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_out_clk_n]
 ## hdmi_out:0.data0_p
set_property LOC W1 [get_ports hdmi_out_data0_p]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_out_data0_p]
 ## hdmi_out:0.data0_n
set_property LOC Y1 [get_ports hdmi_out_data0_n]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_out_data0_n]
 ## hdmi_out:0.data1_p
set_property LOC AA1 [get_ports hdmi_out_data1_p]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_out_data1_p]
 ## hdmi_out:0.data1_n
set_property LOC AB1 [get_ports hdmi_out_data1_n]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_out_data1_n]
 ## hdmi_out:0.data2_p
set_property LOC AB3 [get_ports hdmi_out_data2_p]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_out_data2_p]
 ## hdmi_out:0.data2_n
set_property LOC AB2 [get_ports hdmi_out_data2_n]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_out_data2_n]
 ## hdmi_out:0.scl
set_property LOC U3 [get_ports hdmi_out_scl]
set_property IOSTANDARD LVCMOS33 [get_ports hdmi_out_scl]
 ## hdmi_out:0.sda
set_property LOC V3 [get_ports hdmi_out_sda]
set_property IOSTANDARD LVCMOS33 [get_ports hdmi_out_sda]
 ## hdmi_out:0.cec
set_property LOC AA4 [get_ports hdmi_out_cec]
set_property IOSTANDARD LVCMOS33 [get_ports hdmi_out_cec]
 ## hdmi_out:0.hdp
set_property LOC AB13 [get_ports hdmi_out_hdp]
set_property IOSTANDARD LVCMOS25 [get_ports hdmi_out_hdp]

set_property INTERNAL_VREF 0.750 [get_iobanks 35]

create_clock -name sys_clk -period 10.0 [get_nets sys_clk]

create_clock -name clk100 -period 10.0 [get_nets clk100]

create_clock -name eth_clocks_rx -period 8.0 [get_nets eth_clocks_rx]

create_clock -name eth_rx_clk -period 8.0 [get_nets eth_rx_clk]

create_clock -name eth_tx_clk -period 8.0 [get_nets eth_tx_clk]

create_clock -name hdmi_in0_pix_clk -period 6.734 [get_nets hdmi_in0_pix_clk]

create_clock -name pix1p25x_clk -period 5.387 [get_nets pix1p25x_clk]

create_clock -name hdmi_in0_pix5x_clk -period 1.346 [get_nets hdmi_in0_pix5x_clk]

create_clock -name hdmi_out0_pix_clk -period 6.734 [get_nets hdmi_out0_pix_clk]

create_clock -name hdmi_out0_pix5x_clk -period 1.346 [get_nets hdmi_out0_pix5x_clk]

set_clock_groups -group [get_clocks -include_generated_clocks -of [get_nets sys_clk]] -group [get_clocks -include_generated_clocks -of [get_nets eth_rx_clk]] -asynchronous

set_clock_groups -group [get_clocks -include_generated_clocks -of [get_nets sys_clk]] -group [get_clocks -include_generated_clocks -of [get_nets eth_tx_clk]] -asynchronous

set_clock_groups -group [get_clocks -include_generated_clocks -of [get_nets sys_clk]] -group [get_clocks -include_generated_clocks -of [get_nets hdmi_in0_pix_clk]] -asynchronous

set_clock_groups -group [get_clocks -include_generated_clocks -of [get_nets sys_clk]] -group [get_clocks -include_generated_clocks -of [get_nets pix1p25x_clk]] -asynchronous

set_clock_groups -group [get_clocks -include_generated_clocks -of [get_nets sys_clk]] -group [get_clocks -include_generated_clocks -of [get_nets hdmi_in0_pix5x_clk]] -asynchronous

set_clock_groups -group [get_clocks -include_generated_clocks -of [get_nets sys_clk]] -group [get_clocks -include_generated_clocks -of [get_nets hdmi_out0_pix_clk]] -asynchronous

set_clock_groups -group [get_clocks -include_generated_clocks -of [get_nets sys_clk]] -group [get_clocks -include_generated_clocks -of [get_nets hdmi_out0_pix5x_clk]] -asynchronous

set_clock_groups -group [get_clocks -include_generated_clocks -of [get_nets eth_rx_clk]] -group [get_clocks -include_generated_clocks -of [get_nets eth_tx_clk]] -asynchronous

set_clock_groups -group [get_clocks -include_generated_clocks -of [get_nets hdmi_in0_pix_clk]] -group [get_clocks -include_generated_clocks -of [get_nets pix1p25x_clk]] -asynchronous

set_clock_groups -group [get_clocks -include_generated_clocks -of [get_nets hdmi_in0_pix_clk]] -group [get_clocks -include_generated_clocks -of [get_nets hdmi_in0_pix5x_clk]] -asynchronous

set_clock_groups -group [get_clocks -include_generated_clocks -of [get_nets pix1p25x_clk]] -group [get_clocks -include_generated_clocks -of [get_nets hdmi_in0_pix5x_clk]] -asynchronous

set_clock_groups -group [get_clocks -include_generated_clocks -of [get_nets hdmi_out0_pix_clk]] -group [get_clocks -include_generated_clocks -of [get_nets hdmi_out0_pix5x_clk]] -asynchronous

set_false_path -quiet -to [get_nets -quiet -filter {mr_ff == TRUE}]

set_false_path -quiet -to [get_pins -quiet -filter {REF_PIN_NAME == PRE} -of [get_cells -quiet -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]]

set_max_delay 2 -quiet -from [get_pins -quiet -filter {REF_PIN_NAME == Q} -of [get_cells -quiet -filter {ars_ff1 == TRUE}]] -to [get_pins -quiet -filter {REF_PIN_NAME == D} -of [get_cells -quiet -filter {ars_ff2 == TRUE}]]