

================================================================
== Vitis HLS Report for 'initialize_z_buffer_8'
================================================================
* Date:           Sat Sep  6 21:01:37 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        ocnn6_net
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    27798|    27798|  92.567 us|  92.567 us|  27798|  27798|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- STORE_WEIGHTS_VITIS_LOOP_326_1  |    27648|    27648|        33|         32|          1|   864|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 33


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 81
* Pipeline : 1
  Pipeline-0 : II = 32, D = 33, States = { 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 42 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 9 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.43>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 82 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %weights" [systolic_array.cpp:319]   --->   Operation 83 'read' 'weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %weights_read, i32 2, i32 63" [systolic_array.cpp:324]   --->   Operation 84 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln324 = sext i62 %trunc_ln" [systolic_array.cpp:324]   --->   Operation 85 'sext' 'sext_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%gmem_weights2_addr = getelementptr i32 %gmem_weights2, i64 %sext_ln324" [systolic_array.cpp:324]   --->   Operation 86 'getelementptr' 'gmem_weights2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [8/8] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_weights2_addr, i64 27648" [systolic_array.cpp:324]   --->   Operation 87 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1 : Operation 88 [1/1] (0.38ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 88 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 89 [7/8] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_weights2_addr, i64 27648" [systolic_array.cpp:324]   --->   Operation 89 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 90 [6/8] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_weights2_addr, i64 27648" [systolic_array.cpp:324]   --->   Operation 90 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 91 [5/8] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_weights2_addr, i64 27648" [systolic_array.cpp:324]   --->   Operation 91 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 92 [4/8] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_weights2_addr, i64 27648" [systolic_array.cpp:324]   --->   Operation 92 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 93 [3/8] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_weights2_addr, i64 27648" [systolic_array.cpp:324]   --->   Operation 93 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 94 [2/8] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_weights2_addr, i64 27648" [systolic_array.cpp:324]   --->   Operation 94 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_bias2, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 32, void @empty_5, void @empty, void @empty_57, i32 16, i32 16, i32 32, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_weights2, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 13824, void @empty_36, void @empty, void @empty_57, i32 16, i32 16, i32 256, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%bias_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bias" [systolic_array.cpp:319]   --->   Operation 97 'read' 'bias_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/8] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_weights2_addr, i64 27648" [systolic_array.cpp:324]   --->   Operation 98 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln324 = br void %VITIS_LOOP_329_2.i" [systolic_array.cpp:324]   --->   Operation 99 'br' 'br_ln324' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.11>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [systolic_array.cpp:324]   --->   Operation 100 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.72ns)   --->   "%icmp_ln324 = icmp_eq  i10 %indvar_flatten_load, i10 864" [systolic_array.cpp:324]   --->   Operation 101 'icmp' 'icmp_ln324' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.72ns)   --->   "%add_ln324 = add i10 %indvar_flatten_load, i10 1" [systolic_array.cpp:324]   --->   Operation 102 'add' 'add_ln324' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln324 = br i1 %icmp_ln324, void %for.inc23.i, void %initialize_z_buffer.8.exit" [systolic_array.cpp:324]   --->   Operation 103 'br' 'br_ln324' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.38ns)   --->   "%store_ln324 = store i10 %add_ln324, i10 %indvar_flatten" [systolic_array.cpp:324]   --->   Operation 104 'store' 'store_ln324' <Predicate = (!icmp_ln324)> <Delay = 0.38>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 105 [1/1] (2.43ns)   --->   "%empty_307 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_weights2_addr" [systolic_array.cpp:332]   --->   Operation 105 'read' 'empty_307' <Predicate = (!icmp_ln324)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 106 [1/1] (2.43ns)   --->   "%empty_308 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_weights2_addr" [systolic_array.cpp:332]   --->   Operation 106 'read' 'empty_308' <Predicate = (!icmp_ln324)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 107 [1/1] (2.43ns)   --->   "%empty_309 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_weights2_addr" [systolic_array.cpp:332]   --->   Operation 107 'read' 'empty_309' <Predicate = (!icmp_ln324)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 108 [1/1] (2.43ns)   --->   "%empty_310 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_weights2_addr" [systolic_array.cpp:332]   --->   Operation 108 'read' 'empty_310' <Predicate = (!icmp_ln324)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.43>
ST_14 : Operation 109 [1/1] (2.43ns)   --->   "%empty_311 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_weights2_addr" [systolic_array.cpp:332]   --->   Operation 109 'read' 'empty_311' <Predicate = (!icmp_ln324)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.43>
ST_15 : Operation 110 [1/1] (2.43ns)   --->   "%empty_312 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_weights2_addr" [systolic_array.cpp:332]   --->   Operation 110 'read' 'empty_312' <Predicate = (!icmp_ln324)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.43>
ST_16 : Operation 111 [1/1] (2.43ns)   --->   "%empty_313 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_weights2_addr" [systolic_array.cpp:332]   --->   Operation 111 'read' 'empty_313' <Predicate = (!icmp_ln324)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.43>
ST_17 : Operation 112 [1/1] (2.43ns)   --->   "%empty_314 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_weights2_addr" [systolic_array.cpp:332]   --->   Operation 112 'read' 'empty_314' <Predicate = (!icmp_ln324)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.43>
ST_18 : Operation 113 [1/1] (2.43ns)   --->   "%empty_315 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_weights2_addr" [systolic_array.cpp:332]   --->   Operation 113 'read' 'empty_315' <Predicate = (!icmp_ln324)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.43>
ST_19 : Operation 114 [1/1] (2.43ns)   --->   "%empty_316 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_weights2_addr" [systolic_array.cpp:332]   --->   Operation 114 'read' 'empty_316' <Predicate = (!icmp_ln324)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.43>
ST_20 : Operation 115 [1/1] (2.43ns)   --->   "%empty_317 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_weights2_addr" [systolic_array.cpp:332]   --->   Operation 115 'read' 'empty_317' <Predicate = (!icmp_ln324)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.43>
ST_21 : Operation 116 [1/1] (2.43ns)   --->   "%empty_318 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_weights2_addr" [systolic_array.cpp:332]   --->   Operation 116 'read' 'empty_318' <Predicate = (!icmp_ln324)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.43>
ST_22 : Operation 117 [1/1] (2.43ns)   --->   "%empty_319 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_weights2_addr" [systolic_array.cpp:332]   --->   Operation 117 'read' 'empty_319' <Predicate = (!icmp_ln324)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.43>
ST_23 : Operation 118 [1/1] (2.43ns)   --->   "%empty_320 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_weights2_addr" [systolic_array.cpp:332]   --->   Operation 118 'read' 'empty_320' <Predicate = (!icmp_ln324)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.43>
ST_24 : Operation 119 [1/1] (2.43ns)   --->   "%empty_321 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_weights2_addr" [systolic_array.cpp:332]   --->   Operation 119 'read' 'empty_321' <Predicate = (!icmp_ln324)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.43>
ST_25 : Operation 120 [1/1] (2.43ns)   --->   "%empty_322 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_weights2_addr" [systolic_array.cpp:332]   --->   Operation 120 'read' 'empty_322' <Predicate = (!icmp_ln324)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.43>
ST_26 : Operation 121 [1/1] (2.43ns)   --->   "%empty_323 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_weights2_addr" [systolic_array.cpp:332]   --->   Operation 121 'read' 'empty_323' <Predicate = (!icmp_ln324)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.43>
ST_27 : Operation 122 [1/1] (2.43ns)   --->   "%empty_324 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_weights2_addr" [systolic_array.cpp:332]   --->   Operation 122 'read' 'empty_324' <Predicate = (!icmp_ln324)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.43>
ST_28 : Operation 123 [1/1] (2.43ns)   --->   "%empty_325 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_weights2_addr" [systolic_array.cpp:332]   --->   Operation 123 'read' 'empty_325' <Predicate = (!icmp_ln324)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.43>
ST_29 : Operation 124 [1/1] (2.43ns)   --->   "%empty_326 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_weights2_addr" [systolic_array.cpp:332]   --->   Operation 124 'read' 'empty_326' <Predicate = (!icmp_ln324)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.43>
ST_30 : Operation 125 [1/1] (2.43ns)   --->   "%empty_327 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_weights2_addr" [systolic_array.cpp:332]   --->   Operation 125 'read' 'empty_327' <Predicate = (!icmp_ln324)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.43>
ST_31 : Operation 126 [1/1] (2.43ns)   --->   "%empty_328 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_weights2_addr" [systolic_array.cpp:332]   --->   Operation 126 'read' 'empty_328' <Predicate = (!icmp_ln324)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.43>
ST_32 : Operation 127 [1/1] (2.43ns)   --->   "%empty_329 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_weights2_addr" [systolic_array.cpp:332]   --->   Operation 127 'read' 'empty_329' <Predicate = (!icmp_ln324)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.43>
ST_33 : Operation 128 [1/1] (2.43ns)   --->   "%empty_330 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_weights2_addr" [systolic_array.cpp:332]   --->   Operation 128 'read' 'empty_330' <Predicate = (!icmp_ln324)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.43>
ST_34 : Operation 129 [1/1] (2.43ns)   --->   "%empty_331 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_weights2_addr" [systolic_array.cpp:332]   --->   Operation 129 'read' 'empty_331' <Predicate = (!icmp_ln324)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.43>
ST_35 : Operation 130 [1/1] (2.43ns)   --->   "%empty_332 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_weights2_addr" [systolic_array.cpp:332]   --->   Operation 130 'read' 'empty_332' <Predicate = (!icmp_ln324)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.43>
ST_36 : Operation 131 [1/1] (2.43ns)   --->   "%empty_333 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_weights2_addr" [systolic_array.cpp:332]   --->   Operation 131 'read' 'empty_333' <Predicate = (!icmp_ln324)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.43>
ST_37 : Operation 132 [1/1] (2.43ns)   --->   "%empty_334 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_weights2_addr" [systolic_array.cpp:332]   --->   Operation 132 'read' 'empty_334' <Predicate = (!icmp_ln324)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.43>
ST_38 : Operation 133 [1/1] (2.43ns)   --->   "%empty_335 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_weights2_addr" [systolic_array.cpp:332]   --->   Operation 133 'read' 'empty_335' <Predicate = (!icmp_ln324)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.43>
ST_39 : Operation 134 [1/1] (2.43ns)   --->   "%empty_336 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_weights2_addr" [systolic_array.cpp:332]   --->   Operation 134 'read' 'empty_336' <Predicate = (!icmp_ln324)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.43>
ST_40 : Operation 135 [1/1] (2.43ns)   --->   "%empty_337 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_weights2_addr" [systolic_array.cpp:332]   --->   Operation 135 'read' 'empty_337' <Predicate = (!icmp_ln324)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.43>
ST_41 : Operation 136 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @STORE_WEIGHTS_VITIS_LOOP_326_1_str"   --->   Operation 136 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 137 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 864, i64 864, i64 864"   --->   Operation 137 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 138 [1/1] (0.00ns)   --->   "%specpipeline_ln328 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_57" [systolic_array.cpp:328]   --->   Operation 138 'specpipeline' 'specpipeline_ln328' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 139 [1/1] (2.43ns)   --->   "%empty_338 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_weights2_addr" [systolic_array.cpp:332]   --->   Operation 139 'read' 'empty_338' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln326 = br void %VITIS_LOOP_329_2.i" [systolic_array.cpp:326]   --->   Operation 140 'br' 'br_ln326' <Predicate = true> <Delay = 0.00>

State 42 <SV = 9> <Delay = 2.43>
ST_42 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %bias_read, i32 2, i32 63" [systolic_array.cpp:340]   --->   Operation 141 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln340 = sext i62 %trunc_ln2" [systolic_array.cpp:340]   --->   Operation 142 'sext' 'sext_ln340' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 143 [1/1] (0.00ns)   --->   "%gmem_bias2_addr = getelementptr i32 %gmem_bias2, i64 %sext_ln340" [systolic_array.cpp:340]   --->   Operation 143 'getelementptr' 'gmem_bias2_addr' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 144 [8/8] (2.43ns)   --->   "%empty_339 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_bias2_addr, i64 32" [systolic_array.cpp:340]   --->   Operation 144 'readreq' 'empty_339' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 10> <Delay = 2.43>
ST_43 : Operation 145 [7/8] (2.43ns)   --->   "%empty_339 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_bias2_addr, i64 32" [systolic_array.cpp:340]   --->   Operation 145 'readreq' 'empty_339' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 11> <Delay = 2.43>
ST_44 : Operation 146 [6/8] (2.43ns)   --->   "%empty_339 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_bias2_addr, i64 32" [systolic_array.cpp:340]   --->   Operation 146 'readreq' 'empty_339' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 12> <Delay = 2.43>
ST_45 : Operation 147 [5/8] (2.43ns)   --->   "%empty_339 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_bias2_addr, i64 32" [systolic_array.cpp:340]   --->   Operation 147 'readreq' 'empty_339' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 13> <Delay = 2.43>
ST_46 : Operation 148 [4/8] (2.43ns)   --->   "%empty_339 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_bias2_addr, i64 32" [systolic_array.cpp:340]   --->   Operation 148 'readreq' 'empty_339' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 14> <Delay = 2.43>
ST_47 : Operation 149 [3/8] (2.43ns)   --->   "%empty_339 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_bias2_addr, i64 32" [systolic_array.cpp:340]   --->   Operation 149 'readreq' 'empty_339' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 15> <Delay = 2.43>
ST_48 : Operation 150 [2/8] (2.43ns)   --->   "%empty_339 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_bias2_addr, i64 32" [systolic_array.cpp:340]   --->   Operation 150 'readreq' 'empty_339' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 16> <Delay = 2.43>
ST_49 : Operation 151 [1/8] (2.43ns)   --->   "%empty_339 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_bias2_addr, i64 32" [systolic_array.cpp:340]   --->   Operation 151 'readreq' 'empty_339' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 17> <Delay = 2.43>
ST_50 : Operation 152 [1/1] (2.43ns)   --->   "%empty_340 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_bias2_addr" [systolic_array.cpp:340]   --->   Operation 152 'read' 'empty_340' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 18> <Delay = 2.43>
ST_51 : Operation 153 [1/1] (2.43ns)   --->   "%empty_341 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_bias2_addr" [systolic_array.cpp:340]   --->   Operation 153 'read' 'empty_341' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 19> <Delay = 2.43>
ST_52 : Operation 154 [1/1] (2.43ns)   --->   "%empty_342 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_bias2_addr" [systolic_array.cpp:340]   --->   Operation 154 'read' 'empty_342' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 20> <Delay = 2.43>
ST_53 : Operation 155 [1/1] (2.43ns)   --->   "%empty_343 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_bias2_addr" [systolic_array.cpp:340]   --->   Operation 155 'read' 'empty_343' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 21> <Delay = 2.43>
ST_54 : Operation 156 [1/1] (2.43ns)   --->   "%empty_344 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_bias2_addr" [systolic_array.cpp:340]   --->   Operation 156 'read' 'empty_344' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 22> <Delay = 2.43>
ST_55 : Operation 157 [1/1] (2.43ns)   --->   "%empty_345 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_bias2_addr" [systolic_array.cpp:340]   --->   Operation 157 'read' 'empty_345' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 23> <Delay = 2.43>
ST_56 : Operation 158 [1/1] (2.43ns)   --->   "%empty_346 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_bias2_addr" [systolic_array.cpp:340]   --->   Operation 158 'read' 'empty_346' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 24> <Delay = 2.43>
ST_57 : Operation 159 [1/1] (2.43ns)   --->   "%empty_347 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_bias2_addr" [systolic_array.cpp:340]   --->   Operation 159 'read' 'empty_347' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 25> <Delay = 2.43>
ST_58 : Operation 160 [1/1] (2.43ns)   --->   "%empty_348 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_bias2_addr" [systolic_array.cpp:340]   --->   Operation 160 'read' 'empty_348' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 26> <Delay = 2.43>
ST_59 : Operation 161 [1/1] (2.43ns)   --->   "%empty_349 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_bias2_addr" [systolic_array.cpp:340]   --->   Operation 161 'read' 'empty_349' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 27> <Delay = 2.43>
ST_60 : Operation 162 [1/1] (2.43ns)   --->   "%empty_350 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_bias2_addr" [systolic_array.cpp:340]   --->   Operation 162 'read' 'empty_350' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 28> <Delay = 2.43>
ST_61 : Operation 163 [1/1] (2.43ns)   --->   "%empty_351 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_bias2_addr" [systolic_array.cpp:340]   --->   Operation 163 'read' 'empty_351' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 29> <Delay = 2.43>
ST_62 : Operation 164 [1/1] (2.43ns)   --->   "%empty_352 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_bias2_addr" [systolic_array.cpp:340]   --->   Operation 164 'read' 'empty_352' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 30> <Delay = 2.43>
ST_63 : Operation 165 [1/1] (2.43ns)   --->   "%empty_353 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_bias2_addr" [systolic_array.cpp:340]   --->   Operation 165 'read' 'empty_353' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 31> <Delay = 2.43>
ST_64 : Operation 166 [1/1] (2.43ns)   --->   "%empty_354 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_bias2_addr" [systolic_array.cpp:340]   --->   Operation 166 'read' 'empty_354' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 32> <Delay = 2.43>
ST_65 : Operation 167 [1/1] (2.43ns)   --->   "%empty_355 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_bias2_addr" [systolic_array.cpp:340]   --->   Operation 167 'read' 'empty_355' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 33> <Delay = 2.43>
ST_66 : Operation 168 [1/1] (2.43ns)   --->   "%empty_356 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_bias2_addr" [systolic_array.cpp:340]   --->   Operation 168 'read' 'empty_356' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 34> <Delay = 2.43>
ST_67 : Operation 169 [1/1] (2.43ns)   --->   "%empty_357 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_bias2_addr" [systolic_array.cpp:340]   --->   Operation 169 'read' 'empty_357' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 35> <Delay = 2.43>
ST_68 : Operation 170 [1/1] (2.43ns)   --->   "%empty_358 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_bias2_addr" [systolic_array.cpp:340]   --->   Operation 170 'read' 'empty_358' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 36> <Delay = 2.43>
ST_69 : Operation 171 [1/1] (2.43ns)   --->   "%empty_359 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_bias2_addr" [systolic_array.cpp:340]   --->   Operation 171 'read' 'empty_359' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 37> <Delay = 2.43>
ST_70 : Operation 172 [1/1] (2.43ns)   --->   "%empty_360 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_bias2_addr" [systolic_array.cpp:340]   --->   Operation 172 'read' 'empty_360' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 38> <Delay = 2.43>
ST_71 : Operation 173 [1/1] (2.43ns)   --->   "%empty_361 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_bias2_addr" [systolic_array.cpp:340]   --->   Operation 173 'read' 'empty_361' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 39> <Delay = 2.43>
ST_72 : Operation 174 [1/1] (2.43ns)   --->   "%empty_362 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_bias2_addr" [systolic_array.cpp:340]   --->   Operation 174 'read' 'empty_362' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 40> <Delay = 2.43>
ST_73 : Operation 175 [1/1] (2.43ns)   --->   "%empty_363 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_bias2_addr" [systolic_array.cpp:340]   --->   Operation 175 'read' 'empty_363' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 41> <Delay = 2.43>
ST_74 : Operation 176 [1/1] (2.43ns)   --->   "%empty_364 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_bias2_addr" [systolic_array.cpp:340]   --->   Operation 176 'read' 'empty_364' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 42> <Delay = 2.43>
ST_75 : Operation 177 [1/1] (2.43ns)   --->   "%empty_365 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_bias2_addr" [systolic_array.cpp:340]   --->   Operation 177 'read' 'empty_365' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 43> <Delay = 2.43>
ST_76 : Operation 178 [1/1] (2.43ns)   --->   "%empty_366 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_bias2_addr" [systolic_array.cpp:340]   --->   Operation 178 'read' 'empty_366' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 179 [2/2] (0.00ns)   --->   "%call_ln356 = call void @reset, i2 0, i2 0, i2 0, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92, i2 0, i2 0, i2 0, i2 0, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88, i2 0, i2 0, i2 0, i2 0, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84, i2 0, i2 0, i2 0, i2 0, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80, i2 0, i2 0, i2 0, i2 0, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76, i2 0, i2 0, i2 0, i2 0, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72, i2 0, i2 0, i2 0, i2 0, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68, i2 0, i2 0, i2 0, i2 0, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a, i2 0, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65" [systolic_array.cpp:356]   --->   Operation 179 'call' 'call_ln356' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 77 <SV = 44> <Delay = 2.43>
ST_77 : Operation 180 [1/1] (2.43ns)   --->   "%empty_367 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_bias2_addr" [systolic_array.cpp:340]   --->   Operation 180 'read' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 181 [1/2] (0.00ns)   --->   "%call_ln356 = call void @reset, i2 0, i2 0, i2 0, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92, i2 0, i2 0, i2 0, i2 0, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88, i2 0, i2 0, i2 0, i2 0, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84, i2 0, i2 0, i2 0, i2 0, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80, i2 0, i2 0, i2 0, i2 0, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76, i2 0, i2 0, i2 0, i2 0, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72, i2 0, i2 0, i2 0, i2 0, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68, i2 0, i2 0, i2 0, i2 0, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1, i2 0, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a, i2 0, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65" [systolic_array.cpp:356]   --->   Operation 181 'call' 'call_ln356' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 78 <SV = 45> <Delay = 2.43>
ST_78 : Operation 182 [1/1] (2.43ns)   --->   "%empty_368 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_bias2_addr" [systolic_array.cpp:340]   --->   Operation 182 'read' 'empty_368' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 183 [2/2] (0.00ns)   --->   "%call_ln356 = call void @reset, i2 1, i2 1, i2 1, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92, i2 1, i2 1, i2 1, i2 1, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88, i2 1, i2 1, i2 1, i2 1, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84, i2 1, i2 1, i2 1, i2 1, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80, i2 1, i2 1, i2 1, i2 1, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76, i2 1, i2 1, i2 1, i2 1, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72, i2 1, i2 1, i2 1, i2 1, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68, i2 1, i2 1, i2 1, i2 1, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a, i2 1, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65" [systolic_array.cpp:356]   --->   Operation 183 'call' 'call_ln356' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 79 <SV = 46> <Delay = 2.43>
ST_79 : Operation 184 [1/1] (2.43ns)   --->   "%empty_369 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_bias2_addr" [systolic_array.cpp:340]   --->   Operation 184 'read' 'empty_369' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 185 [1/2] (0.00ns)   --->   "%call_ln356 = call void @reset, i2 1, i2 1, i2 1, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92, i2 1, i2 1, i2 1, i2 1, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88, i2 1, i2 1, i2 1, i2 1, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84, i2 1, i2 1, i2 1, i2 1, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80, i2 1, i2 1, i2 1, i2 1, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76, i2 1, i2 1, i2 1, i2 1, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72, i2 1, i2 1, i2 1, i2 1, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68, i2 1, i2 1, i2 1, i2 1, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1, i2 1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a, i2 1, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65" [systolic_array.cpp:356]   --->   Operation 185 'call' 'call_ln356' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 80 <SV = 47> <Delay = 2.43>
ST_80 : Operation 186 [1/1] (2.43ns)   --->   "%empty_370 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_bias2_addr" [systolic_array.cpp:340]   --->   Operation 186 'read' 'empty_370' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 187 [2/2] (0.00ns)   --->   "%call_ln356 = call void @reset, i2 2, i2 2, i2 2, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92, i2 2, i2 2, i2 2, i2 2, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88, i2 2, i2 2, i2 2, i2 2, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84, i2 2, i2 2, i2 2, i2 2, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80, i2 2, i2 2, i2 2, i2 2, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76, i2 2, i2 2, i2 2, i2 2, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72, i2 2, i2 2, i2 2, i2 2, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68, i2 2, i2 2, i2 2, i2 2, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a, i2 2, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65" [systolic_array.cpp:356]   --->   Operation 187 'call' 'call_ln356' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 81 <SV = 48> <Delay = 2.43>
ST_81 : Operation 188 [1/1] (2.43ns)   --->   "%empty_371 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_bias2_addr" [systolic_array.cpp:340]   --->   Operation 188 'read' 'empty_371' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 189 [1/2] (0.00ns)   --->   "%call_ln356 = call void @reset, i2 2, i2 2, i2 2, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92, i2 2, i2 2, i2 2, i2 2, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88, i2 2, i2 2, i2 2, i2 2, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84, i2 2, i2 2, i2 2, i2 2, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80, i2 2, i2 2, i2 2, i2 2, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76, i2 2, i2 2, i2 2, i2 2, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72, i2 2, i2 2, i2 2, i2 2, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68, i2 2, i2 2, i2 2, i2 2, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1, i2 2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a, i2 2, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65" [systolic_array.cpp:356]   --->   Operation 189 'call' 'call_ln356' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_81 : Operation 190 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 190 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.330ns, clock uncertainty: 0.899ns.

 <State 1>: 2.431ns
The critical path consists of the following:
	wire read operation ('weights_read', systolic_array.cpp:319) on port 'weights' (systolic_array.cpp:319) [105]  (0.000 ns)
	'getelementptr' operation 32 bit ('gmem_weights2_addr', systolic_array.cpp:324) [108]  (0.000 ns)
	bus request operation ('empty', systolic_array.cpp:324) on port 'gmem_weights2' (systolic_array.cpp:324) [109]  (2.431 ns)

 <State 2>: 2.431ns
The critical path consists of the following:
	bus request operation ('empty', systolic_array.cpp:324) on port 'gmem_weights2' (systolic_array.cpp:324) [109]  (2.431 ns)

 <State 3>: 2.431ns
The critical path consists of the following:
	bus request operation ('empty', systolic_array.cpp:324) on port 'gmem_weights2' (systolic_array.cpp:324) [109]  (2.431 ns)

 <State 4>: 2.431ns
The critical path consists of the following:
	bus request operation ('empty', systolic_array.cpp:324) on port 'gmem_weights2' (systolic_array.cpp:324) [109]  (2.431 ns)

 <State 5>: 2.431ns
The critical path consists of the following:
	bus request operation ('empty', systolic_array.cpp:324) on port 'gmem_weights2' (systolic_array.cpp:324) [109]  (2.431 ns)

 <State 6>: 2.431ns
The critical path consists of the following:
	bus request operation ('empty', systolic_array.cpp:324) on port 'gmem_weights2' (systolic_array.cpp:324) [109]  (2.431 ns)

 <State 7>: 2.431ns
The critical path consists of the following:
	bus request operation ('empty', systolic_array.cpp:324) on port 'gmem_weights2' (systolic_array.cpp:324) [109]  (2.431 ns)

 <State 8>: 2.431ns
The critical path consists of the following:
	bus request operation ('empty', systolic_array.cpp:324) on port 'gmem_weights2' (systolic_array.cpp:324) [109]  (2.431 ns)

 <State 9>: 1.112ns
The critical path consists of the following:
	'load' operation 10 bit ('indvar_flatten_load', systolic_array.cpp:324) on local variable 'indvar_flatten' [113]  (0.000 ns)
	'add' operation 10 bit ('add_ln324', systolic_array.cpp:324) [115]  (0.725 ns)
	'store' operation 0 bit ('store_ln324', systolic_array.cpp:324) of variable 'add_ln324', systolic_array.cpp:324 on local variable 'indvar_flatten' [153]  (0.387 ns)

 <State 10>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_307', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332) [121]  (2.431 ns)

 <State 11>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_308', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332) [122]  (2.431 ns)

 <State 12>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_309', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332) [123]  (2.431 ns)

 <State 13>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_310', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332) [124]  (2.431 ns)

 <State 14>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_311', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332) [125]  (2.431 ns)

 <State 15>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_312', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332) [126]  (2.431 ns)

 <State 16>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_313', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332) [127]  (2.431 ns)

 <State 17>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_314', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332) [128]  (2.431 ns)

 <State 18>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_315', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332) [129]  (2.431 ns)

 <State 19>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_316', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332) [130]  (2.431 ns)

 <State 20>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_317', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332) [131]  (2.431 ns)

 <State 21>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_318', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332) [132]  (2.431 ns)

 <State 22>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_319', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332) [133]  (2.431 ns)

 <State 23>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_320', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332) [134]  (2.431 ns)

 <State 24>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_321', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332) [135]  (2.431 ns)

 <State 25>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_322', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332) [136]  (2.431 ns)

 <State 26>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_323', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332) [137]  (2.431 ns)

 <State 27>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_324', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332) [138]  (2.431 ns)

 <State 28>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_325', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332) [139]  (2.431 ns)

 <State 29>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_326', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332) [140]  (2.431 ns)

 <State 30>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_327', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332) [141]  (2.431 ns)

 <State 31>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_328', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332) [142]  (2.431 ns)

 <State 32>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_329', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332) [143]  (2.431 ns)

 <State 33>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_330', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332) [144]  (2.431 ns)

 <State 34>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_331', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332) [145]  (2.431 ns)

 <State 35>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_332', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332) [146]  (2.431 ns)

 <State 36>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_333', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332) [147]  (2.431 ns)

 <State 37>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_334', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332) [148]  (2.431 ns)

 <State 38>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_335', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332) [149]  (2.431 ns)

 <State 39>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_336', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332) [150]  (2.431 ns)

 <State 40>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_337', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332) [151]  (2.431 ns)

 <State 41>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_338', systolic_array.cpp:332) on port 'gmem_weights2' (systolic_array.cpp:332) [152]  (2.431 ns)

 <State 42>: 2.431ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem_bias2_addr', systolic_array.cpp:340) [158]  (0.000 ns)
	bus request operation ('empty_339', systolic_array.cpp:340) on port 'gmem_bias2' (systolic_array.cpp:340) [159]  (2.431 ns)

 <State 43>: 2.431ns
The critical path consists of the following:
	bus request operation ('empty_339', systolic_array.cpp:340) on port 'gmem_bias2' (systolic_array.cpp:340) [159]  (2.431 ns)

 <State 44>: 2.431ns
The critical path consists of the following:
	bus request operation ('empty_339', systolic_array.cpp:340) on port 'gmem_bias2' (systolic_array.cpp:340) [159]  (2.431 ns)

 <State 45>: 2.431ns
The critical path consists of the following:
	bus request operation ('empty_339', systolic_array.cpp:340) on port 'gmem_bias2' (systolic_array.cpp:340) [159]  (2.431 ns)

 <State 46>: 2.431ns
The critical path consists of the following:
	bus request operation ('empty_339', systolic_array.cpp:340) on port 'gmem_bias2' (systolic_array.cpp:340) [159]  (2.431 ns)

 <State 47>: 2.431ns
The critical path consists of the following:
	bus request operation ('empty_339', systolic_array.cpp:340) on port 'gmem_bias2' (systolic_array.cpp:340) [159]  (2.431 ns)

 <State 48>: 2.431ns
The critical path consists of the following:
	bus request operation ('empty_339', systolic_array.cpp:340) on port 'gmem_bias2' (systolic_array.cpp:340) [159]  (2.431 ns)

 <State 49>: 2.431ns
The critical path consists of the following:
	bus request operation ('empty_339', systolic_array.cpp:340) on port 'gmem_bias2' (systolic_array.cpp:340) [159]  (2.431 ns)

 <State 50>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_340', systolic_array.cpp:340) on port 'gmem_bias2' (systolic_array.cpp:340) [160]  (2.431 ns)

 <State 51>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_341', systolic_array.cpp:340) on port 'gmem_bias2' (systolic_array.cpp:340) [161]  (2.431 ns)

 <State 52>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_342', systolic_array.cpp:340) on port 'gmem_bias2' (systolic_array.cpp:340) [162]  (2.431 ns)

 <State 53>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_343', systolic_array.cpp:340) on port 'gmem_bias2' (systolic_array.cpp:340) [163]  (2.431 ns)

 <State 54>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_344', systolic_array.cpp:340) on port 'gmem_bias2' (systolic_array.cpp:340) [164]  (2.431 ns)

 <State 55>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_345', systolic_array.cpp:340) on port 'gmem_bias2' (systolic_array.cpp:340) [165]  (2.431 ns)

 <State 56>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_346', systolic_array.cpp:340) on port 'gmem_bias2' (systolic_array.cpp:340) [166]  (2.431 ns)

 <State 57>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_347', systolic_array.cpp:340) on port 'gmem_bias2' (systolic_array.cpp:340) [167]  (2.431 ns)

 <State 58>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_348', systolic_array.cpp:340) on port 'gmem_bias2' (systolic_array.cpp:340) [168]  (2.431 ns)

 <State 59>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_349', systolic_array.cpp:340) on port 'gmem_bias2' (systolic_array.cpp:340) [169]  (2.431 ns)

 <State 60>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_350', systolic_array.cpp:340) on port 'gmem_bias2' (systolic_array.cpp:340) [170]  (2.431 ns)

 <State 61>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_351', systolic_array.cpp:340) on port 'gmem_bias2' (systolic_array.cpp:340) [171]  (2.431 ns)

 <State 62>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_352', systolic_array.cpp:340) on port 'gmem_bias2' (systolic_array.cpp:340) [172]  (2.431 ns)

 <State 63>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_353', systolic_array.cpp:340) on port 'gmem_bias2' (systolic_array.cpp:340) [173]  (2.431 ns)

 <State 64>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_354', systolic_array.cpp:340) on port 'gmem_bias2' (systolic_array.cpp:340) [174]  (2.431 ns)

 <State 65>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_355', systolic_array.cpp:340) on port 'gmem_bias2' (systolic_array.cpp:340) [175]  (2.431 ns)

 <State 66>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_356', systolic_array.cpp:340) on port 'gmem_bias2' (systolic_array.cpp:340) [176]  (2.431 ns)

 <State 67>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_357', systolic_array.cpp:340) on port 'gmem_bias2' (systolic_array.cpp:340) [177]  (2.431 ns)

 <State 68>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_358', systolic_array.cpp:340) on port 'gmem_bias2' (systolic_array.cpp:340) [178]  (2.431 ns)

 <State 69>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_359', systolic_array.cpp:340) on port 'gmem_bias2' (systolic_array.cpp:340) [179]  (2.431 ns)

 <State 70>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_360', systolic_array.cpp:340) on port 'gmem_bias2' (systolic_array.cpp:340) [180]  (2.431 ns)

 <State 71>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_361', systolic_array.cpp:340) on port 'gmem_bias2' (systolic_array.cpp:340) [181]  (2.431 ns)

 <State 72>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_362', systolic_array.cpp:340) on port 'gmem_bias2' (systolic_array.cpp:340) [182]  (2.431 ns)

 <State 73>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_363', systolic_array.cpp:340) on port 'gmem_bias2' (systolic_array.cpp:340) [183]  (2.431 ns)

 <State 74>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_364', systolic_array.cpp:340) on port 'gmem_bias2' (systolic_array.cpp:340) [184]  (2.431 ns)

 <State 75>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_365', systolic_array.cpp:340) on port 'gmem_bias2' (systolic_array.cpp:340) [185]  (2.431 ns)

 <State 76>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_366', systolic_array.cpp:340) on port 'gmem_bias2' (systolic_array.cpp:340) [186]  (2.431 ns)

 <State 77>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_367', systolic_array.cpp:340) on port 'gmem_bias2' (systolic_array.cpp:340) [187]  (2.431 ns)

 <State 78>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_368', systolic_array.cpp:340) on port 'gmem_bias2' (systolic_array.cpp:340) [188]  (2.431 ns)

 <State 79>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_369', systolic_array.cpp:340) on port 'gmem_bias2' (systolic_array.cpp:340) [189]  (2.431 ns)

 <State 80>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_370', systolic_array.cpp:340) on port 'gmem_bias2' (systolic_array.cpp:340) [190]  (2.431 ns)

 <State 81>: 2.431ns
The critical path consists of the following:
	bus read operation ('empty_371', systolic_array.cpp:340) on port 'gmem_bias2' (systolic_array.cpp:340) [191]  (2.431 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
