=====
SETUP
24.975
12.953
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_9_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s11
2.572
3.127
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s120
4.722
5.239
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s86
7.011
7.528
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s88
7.775
8.146
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s60
8.709
9.264
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s34
9.782
10.153
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s14
11.051
11.606
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s9
11.853
12.402
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s6
12.404
12.953
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_0_s0
12.953
=====
SETUP
25.989
11.939
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_9_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s11
2.572
3.127
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s120
4.722
5.239
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s45
5.774
6.291
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s61
7.465
7.918
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s44
8.526
9.096
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s23
9.268
9.721
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s13
10.118
10.667
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s8
10.840
11.389
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s7
11.390
11.939
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_4_s0
11.939
=====
SETUP
25.998
11.930
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_9_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s11
2.572
3.127
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s120
4.722
5.239
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s85
6.750
7.320
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s72
7.321
7.891
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s51
7.893
8.355
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s24
8.527
9.044
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s12
9.728
10.277
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s8
10.450
10.903
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s7
11.559
11.930
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_3_s0
11.930
=====
SETUP
26.205
11.722
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s5
1.819
2.389
u_uart_sfr/u_sfr00/n10_s3
2.391
2.908
u_uart_sfr/u_sfr00/n10_s1
3.340
3.895
u_uart_sfr/u_sfr1F/io_ad_data_1_s14
4.880
5.333
u_uart_sfr/u_sfr1F/io_ad_data_7_s16
6.562
7.015
u_uart_sfr/u_sfr1F/io_ad_data_7_s5
8.091
8.544
u_uart_sfr/u_sfr1F/io_ad_data_7_s2
8.957
9.328
u_uart_sfr/u_sfr15/o_contain_7_s0
11.722
=====
SETUP
26.433
11.495
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s5
1.819
2.389
u_uart_sfr/u_sfr00/n10_s3
2.391
2.908
u_uart_sfr/u_sfr00/n10_s1
3.340
3.895
u_uart_sfr/u_sfr1F/io_ad_data_1_s14
4.880
5.333
u_uart_sfr/u_sfr1F/io_ad_data_2_s18
6.561
7.116
u_uart_sfr/u_sfr1F/io_ad_data_2_s13
7.529
7.900
u_uart_sfr/u_sfr1F/io_ad_data_2_s5
8.556
9.111
u_uart_sfr/u_sfr1F/io_ad_data_2_s2
9.508
9.961
u_uart_sfr/u_sfr01/o_contain_2_s0
11.495
=====
SETUP
26.433
11.495
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s5
1.819
2.389
u_uart_sfr/u_sfr00/n10_s3
2.391
2.908
u_uart_sfr/u_sfr00/n10_s1
3.340
3.895
u_uart_sfr/u_sfr1F/io_ad_data_1_s14
4.880
5.333
u_uart_sfr/u_sfr1F/io_ad_data_2_s18
6.561
7.116
u_uart_sfr/u_sfr1F/io_ad_data_2_s13
7.529
7.900
u_uart_sfr/u_sfr1F/io_ad_data_2_s5
8.556
9.111
u_uart_sfr/u_sfr1F/io_ad_data_2_s2
9.508
9.961
u_uart_sfr/u_sfr00/o_contain_2_s0
11.495
=====
SETUP
26.448
11.480
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s5
1.819
2.389
u_uart_sfr/u_sfr00/n10_s3
2.391
2.908
u_uart_sfr/u_sfr00/n10_s1
3.340
3.895
u_uart_sfr/u_sfr1F/io_ad_data_1_s14
4.880
5.333
u_uart_sfr/u_sfr1F/io_ad_data_7_s16
6.562
7.015
u_uart_sfr/u_sfr1F/io_ad_data_7_s5
8.091
8.544
u_uart_sfr/u_sfr1F/io_ad_data_7_s2
8.957
9.328
u_uart_sfr/u_sfr12/o_contain_7_s0
11.480
=====
SETUP
26.454
11.474
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s5
1.819
2.389
u_uart_sfr/u_sfr00/n10_s3
2.391
2.908
u_uart_sfr/u_sfr00/n10_s1
3.340
3.895
u_uart_sfr/u_sfr1F/io_ad_data_1_s14
4.880
5.333
u_uart_sfr/u_sfr1F/io_ad_data_7_s16
6.562
7.015
u_uart_sfr/u_sfr1F/io_ad_data_7_s5
8.091
8.544
u_uart_sfr/u_sfr1F/io_ad_data_7_s2
8.957
9.328
u_uart_sfr/u_sfr1E/o_contain_7_s0
11.474
=====
SETUP
26.454
11.474
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s5
1.819
2.389
u_uart_sfr/u_sfr00/n10_s3
2.391
2.908
u_uart_sfr/u_sfr00/n10_s1
3.340
3.895
u_uart_sfr/u_sfr1F/io_ad_data_1_s14
4.880
5.333
u_uart_sfr/u_sfr1F/io_ad_data_7_s16
6.562
7.015
u_uart_sfr/u_sfr1F/io_ad_data_7_s5
8.091
8.544
u_uart_sfr/u_sfr1F/io_ad_data_7_s2
8.957
9.328
u_uart_sfr/u_sfr1D/o_contain_7_s0
11.474
=====
SETUP
26.465
11.462
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s5
1.819
2.389
u_uart_sfr/u_sfr00/n10_s3
2.391
2.908
u_uart_sfr/u_sfr00/n10_s1
3.340
3.895
u_uart_sfr/u_sfr1F/io_ad_data_1_s14
4.880
5.333
u_uart_sfr/u_sfr1F/io_ad_data_7_s16
6.562
7.015
u_uart_sfr/u_sfr1F/io_ad_data_7_s5
8.091
8.544
u_uart_sfr/u_sfr1F/io_ad_data_7_s2
8.957
9.328
u_uart_sfr/u_sfr13/o_contain_7_s0
11.462
=====
SETUP
26.466
11.462
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s5
1.819
2.389
u_uart_sfr/u_sfr00/n10_s3
2.391
2.908
u_uart_sfr/u_sfr00/n10_s1
3.340
3.895
u_uart_sfr/u_sfr1F/io_ad_data_1_s14
4.880
5.333
u_uart_sfr/u_sfr1F/io_ad_data_2_s18
6.561
7.116
u_uart_sfr/u_sfr1F/io_ad_data_2_s13
7.529
7.900
u_uart_sfr/u_sfr1F/io_ad_data_2_s5
8.556
9.111
u_uart_sfr/u_sfr1F/io_ad_data_2_s2
9.508
9.961
u_uart_sfr/u_sfr07/o_contain_2_s0
11.462
=====
SETUP
26.534
11.394
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_9_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s11
2.572
3.127
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s120
4.722
5.239
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s99
7.039
7.609
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s77
7.781
8.234
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s45
9.117
9.579
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s19
9.751
10.300
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s10
10.473
11.022
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s6
11.023
11.394
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_1_s0
11.394
=====
SETUP
26.548
11.380
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_9_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s11
2.572
3.127
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s68
4.276
4.729
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s68
5.454
5.971
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s60
7.294
7.849
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s44
8.267
8.720
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s20
9.797
10.346
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s11
10.347
10.809
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s7
10.810
11.380
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_6_s0
11.380
=====
SETUP
26.552
11.376
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s5
1.819
2.389
u_uart_sfr/u_sfr00/n10_s3
2.391
2.908
u_uart_sfr/u_sfr00/n10_s1
3.340
3.895
u_uart_sfr/u_sfr1F/io_ad_data_1_s14
4.880
5.333
u_uart_sfr/u_sfr1F/io_ad_data_2_s18
6.561
7.116
u_uart_sfr/u_sfr1F/io_ad_data_2_s13
7.529
7.900
u_uart_sfr/u_sfr1F/io_ad_data_2_s5
8.556
9.111
u_uart_sfr/u_sfr1F/io_ad_data_2_s2
9.508
9.961
u_uart_sfr/u_sfr14/o_contain_2_s0
11.376
=====
SETUP
26.608
11.320
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_9_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s11
2.572
3.127
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s120
4.722
5.239
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s133
6.916
7.287
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s110
7.292
7.862
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s71
8.034
8.405
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s34
8.575
9.037
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s15
9.039
9.492
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s8
9.905
10.358
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s6
10.771
11.320
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_2_s0
11.320
=====
SETUP
26.634
11.294
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s5
1.819
2.389
u_uart_sfr/u_sfr00/n10_s3
2.391
2.908
u_uart_sfr/u_sfr00/n10_s1
3.340
3.895
u_uart_sfr/u_sfr1F/io_ad_data_1_s14
4.880
5.333
u_uart_sfr/u_sfr1F/io_ad_data_2_s18
6.561
7.116
u_uart_sfr/u_sfr1F/io_ad_data_2_s13
7.529
7.900
u_uart_sfr/u_sfr1F/io_ad_data_2_s5
8.556
9.111
u_uart_sfr/u_sfr1F/io_ad_data_2_s2
9.508
9.961
u_uart_sfr/u_sfr02/o_contain_2_s0
11.294
=====
SETUP
26.697
11.231
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s5
1.819
2.389
u_uart_sfr/u_sfr00/n10_s3
2.391
2.908
u_uart_sfr/u_sfr00/n10_s1
3.340
3.895
u_uart_sfr/u_sfr1F/io_ad_data_1_s14
4.880
5.333
u_uart_sfr/u_sfr1F/io_ad_data_7_s16
6.562
7.015
u_uart_sfr/u_sfr1F/io_ad_data_7_s5
8.091
8.544
u_uart_sfr/u_sfr1F/io_ad_data_7_s2
8.957
9.328
u_uart_sfr/u_sfr11/o_contain_7_s0
11.231
=====
SETUP
26.697
11.231
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s5
1.819
2.389
u_uart_sfr/u_sfr00/n10_s3
2.391
2.908
u_uart_sfr/u_sfr00/n10_s1
3.340
3.895
u_uart_sfr/u_sfr1F/io_ad_data_1_s14
4.880
5.333
u_uart_sfr/u_sfr1F/io_ad_data_7_s16
6.562
7.015
u_uart_sfr/u_sfr1F/io_ad_data_7_s5
8.091
8.544
u_uart_sfr/u_sfr1F/io_ad_data_7_s2
8.957
9.328
u_uart_sfr/u_sfr0D/o_contain_7_s0
11.231
=====
SETUP
26.697
11.231
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s5
1.819
2.389
u_uart_sfr/u_sfr00/n10_s3
2.391
2.908
u_uart_sfr/u_sfr00/n10_s1
3.340
3.895
u_uart_sfr/u_sfr1F/io_ad_data_1_s14
4.880
5.333
u_uart_sfr/u_sfr1F/io_ad_data_7_s16
6.562
7.015
u_uart_sfr/u_sfr1F/io_ad_data_7_s5
8.091
8.544
u_uart_sfr/u_sfr1F/io_ad_data_7_s2
8.957
9.328
u_uart_sfr/u_sfr01/o_contain_7_s0
11.231
=====
SETUP
26.708
11.220
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s5
1.819
2.389
u_uart_sfr/u_sfr00/n10_s3
2.391
2.908
u_uart_sfr/u_sfr00/n10_s1
3.340
3.895
u_uart_sfr/u_sfr1F/io_ad_data_1_s14
4.880
5.333
u_uart_sfr/u_sfr1F/io_ad_data_7_s16
6.562
7.015
u_uart_sfr/u_sfr1F/io_ad_data_7_s5
8.091
8.544
u_uart_sfr/u_sfr1F/io_ad_data_7_s2
8.957
9.328
u_uart_sfr/u_sfr10/o_contain_7_s0
11.220
=====
SETUP
26.714
11.214
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s5
1.819
2.389
u_uart_sfr/u_sfr00/n10_s3
2.391
2.908
u_uart_sfr/u_sfr00/n10_s1
3.340
3.895
u_uart_sfr/u_sfr1F/io_ad_data_1_s14
4.880
5.333
u_uart_sfr/u_sfr1F/io_ad_data_7_s16
6.562
7.015
u_uart_sfr/u_sfr1F/io_ad_data_7_s5
8.091
8.544
u_uart_sfr/u_sfr1F/io_ad_data_7_s2
8.957
9.328
u_uart_sfr/u_sfr14/o_contain_7_s0
11.214
=====
SETUP
26.731
11.197
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s5
1.819
2.389
u_uart_sfr/u_sfr00/n10_s3
2.391
2.908
u_uart_sfr/u_sfr00/n10_s1
3.340
3.895
u_uart_sfr/u_sfr1F/io_ad_data_1_s14
4.880
5.333
u_uart_sfr/u_sfr1F/io_ad_data_2_s18
6.561
7.116
u_uart_sfr/u_sfr1F/io_ad_data_2_s13
7.529
7.900
u_uart_sfr/u_sfr1F/io_ad_data_2_s5
8.556
9.111
u_uart_sfr/u_sfr1F/io_ad_data_2_s2
9.508
9.961
u_uart_sfr/u_sfr06/o_contain_2_s0
11.197
=====
SETUP
26.732
11.196
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s5
1.819
2.389
u_uart_sfr/u_sfr00/n10_s3
2.391
2.908
u_uart_sfr/u_sfr00/n10_s1
3.340
3.895
u_uart_sfr/u_sfr1F/io_ad_data_1_s14
4.880
5.333
u_uart_sfr/u_sfr1F/io_ad_data_2_s18
6.561
7.116
u_uart_sfr/u_sfr1F/io_ad_data_2_s13
7.529
7.900
u_uart_sfr/u_sfr1F/io_ad_data_2_s5
8.556
9.111
u_uart_sfr/u_sfr1F/io_ad_data_2_s2
9.508
9.961
u_uart_sfr/u_sfr0E/o_contain_2_s0
11.196
=====
SETUP
26.766
11.161
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s5
1.819
2.389
u_uart_sfr/u_sfr00/n10_s3
2.391
2.908
u_uart_sfr/u_sfr00/n10_s1
3.340
3.895
u_uart_sfr/u_sfr1F/io_ad_data_1_s14
4.880
5.333
u_uart_sfr/u_sfr1F/io_ad_data_2_s18
6.561
7.116
u_uart_sfr/u_sfr1F/io_ad_data_2_s13
7.529
7.900
u_uart_sfr/u_sfr1F/io_ad_data_2_s5
8.556
9.111
u_uart_sfr/u_sfr1F/io_ad_data_2_s2
9.508
9.961
u_uart_sfr/u_sfr05/o_contain_2_s0
11.161
=====
SETUP
26.771
11.156
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s5
1.819
2.389
u_uart_sfr/u_sfr00/n10_s3
2.391
2.908
u_uart_sfr/u_sfr00/n10_s1
3.340
3.895
u_uart_sfr/u_sfr1F/io_ad_data_1_s14
4.880
5.333
u_uart_sfr/u_sfr1F/io_ad_data_2_s18
6.561
7.116
u_uart_sfr/u_sfr1F/io_ad_data_2_s13
7.529
7.900
u_uart_sfr/u_sfr1F/io_ad_data_2_s5
8.556
9.111
u_uart_sfr/u_sfr1F/io_ad_data_2_s2
9.508
9.961
u_uart_sfr/u_sfr10/o_contain_2_s0
11.156
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_10_s0
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n96_s1
1.064
1.296
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_10_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_15_s0
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n91_s1
1.064
1.296
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_15_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_14_s0
0.860
1.062
u_uart_sfr/u_debug/uart_tx_inst/n68_s1
1.064
1.296
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_14_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_15_s1
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n737_s0
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_15_s1
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/EA_len_7_s1
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n586_s1
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/EA_len_7_s1
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_2_s1
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n543_s1
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_2_s1
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_8_s0
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n489_s1
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_8_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_19_s0
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n478_s1
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_19_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n324_s0
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n156_s1
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n155_s1
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s1
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s1
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n146_s1
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n42_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n38_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n36_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n32_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n30_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/n68_s3
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/n66_s1
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/write_s5
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n81_s8
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/write_s5
1.296
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_0_s3
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n141_s3
1.065
1.297
u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_0_s3
1.297
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_3_s4
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n138_s6
1.065
1.297
u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_3_s4
1.297
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_0_s0
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n106_s1
1.065
1.297
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_0_s0
1.297
