 1
一、 前言 
應變矽互補式場效應金氧半導體電晶體與非揮發性記憶體元件在目前各項消費性電
子與先進次微米產業應用中擁有相當重要之地位。隨著半導體元件在輕、薄、短、高密度、
高效能以及可攜式與低耗電量的要求下，下世代的應變矽互補式場效應金氧半導體電晶體
與可微縮化記憶體元件的研究與開發，是相當重要的課題。應變矽除了使用選擇性成長矽
鍺源/汲極或製程所造成之應變外[1]；目前以利用矽與鍺有原子尺寸上(4%)的差異所製造的
鬆弛矽鍺薄膜；傳統的鬆弛矽鍺薄膜主要利用鍺成分漸變層來製作虛擬基材外，因為鍺在
矽中所在為置換晶格位置，且鍺原子比矽原子大 4%，所以當矽鍺磊晶薄膜成長於矽基板上
時和其厚度且小於臨界厚度(critical thickness)時，所受應力為平行表面的壓應力，垂直表面
承受張應力。當矽鍺磊晶薄膜成長於矽基板的厚度大於臨界厚度時，為了釋放基材中因鍺
原子所有的應變能，且在矽鍺異質接面會產生錯位差排以降低能量，而使矽鍺晶格常數回
復原來的大小變成鬆弛矽鍺磊晶層。如果其上成長另一層矽磊晶層會使此層矽平行表面方
向承受張應力，垂直表面承受壓應力。此方法雖然可以得到高鬆弛度低穿隧差排的鬆弛矽
鍺薄膜，但是由於鍺的成本較高，鬆弛矽鍺薄膜厚度過厚與元件操作時所產生的自我加熱
效應。因此，一個較薄的高鬆弛度矽鍺薄膜是相當重要的。而開發氧化物電阻式記憶體可
以得降低現行記憶體的複雜結構與其成本[2]。 
 
二、  研究目的 
在本研究計畫中，我們預計利用一個與目前先進半導體原建基板製程相容的方法來製
作較薄薄的鬆弛矽鍺薄膜。在我們預計使用超薄矽鍺層中嵌入的碳矽層，此一結構在碳矽
層上會產生錯位差排的來源(misfit dislocation source)，此錯位差排的來源會釋放錯位差排
來促進其上矽鍺薄膜的鬆弛度。藉此改善表面形貌和在所需的鬆弛度下，降低矽鍺薄膜厚
度。同時藉由成長後熱處理(post growth annealing)，促進其上矽鍺薄膜的鬆弛度，以達到
所需的鬆弛程度，以減少穿隧差排生成機率。傳統上，此穿隧差排密度主要顯露與蝕刻液
裝飾，而裝飾所需元素為鉻酸，與現行環保法令有所牴觸，因此尋找另外一種新的顯露方
法，相形之下變得重要。在本研究中，利用陽極氧化法，開發一個有效穿隧差排密度的顯
露方法以避免含鉻元素蝕刻液的使用。同時接續去年度氧化鉿電阻式非揮發性記憶體的研
究，開發可能在雙極性電阻式記憶體之上電極候選者。 
 
三、 文獻探討 
對於使用鬆弛矽鍺層作為底部應力源主要有下列幾項技術。有研究群使用低溫成長的
矽或矽鍺來當成緩衝層[3]。另外有人成長矽鍺或鍺薄膜在絕緣層上的矽，利用上下兩層膜
的交互擴散與二氧化矽與矽薄膜間介面不匹配的關係[4]。此一做法亦可改善表面形貌和降
低穿遂差排的密度與使用較薄矽鍺薄膜厚度即可達成相當的鬆弛程度。我們的研究團隊也
嘗試使用將矽鍺薄膜成長在漸變成份量子井，矽/矽鍺量子井，矽碳/矽鍺量子井與矽鍺量
子點[5, 6]。近來有些研究群利用氣態離子佈值的方法來製作鬆弛矽鍺薄膜[7]，他們使用
氣態原子例如氫和氦離子佈植到應變矽鍺/矽基材的下方，此一結構經過熱處理之後氫和氦
離子會形成所謂的孔穴，此孔穴會釋放錯位差排來促進矽鍺薄膜的鬆弛度。藉此改善表面
形貌和矽鍺薄膜厚度。在本年度研究中，我們使用基板工程來產生錯位差排，藉此來鬆弛
其上的應變矽鍺。同時，我們研究此多層結構的熱穩定性，藉由後續熱處理，以達到提升
鬆弛度，並研究其表面形貌的變化。而 HfOx 使用 Pt 與 Ru 作為上電極時，可以產生穩定
 3
(Post Metal annealing，PMA)， 再由歐傑電子能譜儀研究其多層薄膜元素的分佈)。高分辨
橫截面穿透式電子顯微鏡做多層薄膜結構觀察。HP4156 與 HP 4284 LCR meter 作其電阻
式記憶體之電流電壓關係與電容電壓關係之量測設備。 
五、 結果與討論 
如圖二所示，為矽鍺/碳矽/矽鍺結構多層膜之 X-ray rocking curve 結果。上圖為試片
1與試片 2，由此圖中，可以得到當矽碳夾層之碳含量為零時，其矽鍺/碳矽/矽鍺結構多層
膜為 psudoomorphic 結構，意即上下矽鍺層維持應變狀態，而碳矽層中置換型碳原子含量
為 1.46%，由於應力的關係，上層矽鍺薄膜產生應力鬆弛，此結果可以由矽鍺薄膜的 X-ray 
rocking curve 結果得知。此外，我們觀察到 SiC 的結晶性亦變差。下圖為為試片 5與試片 6
之 X-ray rocking curve 結果。但上層矽鍺膜厚增為 700nm 時,碳矽層的效應就不明顯，其中
上層 SiGe 層增加厚度至 700 nm，此時 SiGe 殘餘的應變約為 3%.。此結果表示碳矽層在上
層薄矽鍺薄膜中可以提升應變鬆弛性。而當上層薄矽鍺薄膜厚度超過某一厚度，此層的厚
度決定了其應力鬆弛程度。而在厚的矽鍺膜厚，SiC 薄膜的應力亦趨向零。在其中嵌入矽
或是碳矽層來獲得高鬆弛性的矽鍺薄膜，而碳矽層中置換型碳原子含量與上層矽鍺厚度會
決定最終上層矽鍺的鬆弛程度厚度。本研究探討嵌入碳矽層中的碳原子對整體鬆弛矽鍺在
表面形貌及熱穩定的影響。XTEM 可由圖三在上層 SiGe 薄膜與碳矽層界面處發現錯位差排
的產生，其中誘使錯位差排的生成出現在上層矽鍺層與碳矽層界面處。在圖四中，我們研
究試片 2 與 4 的熱穩定。在試片 2 中，在 800 度的退火中，其矽鍺薄膜訊號在相同的角度。
此結果暗示其矽鍺鬆弛程度相差無幾。在 1000 度 30 秒可獲得較高的鬆弛程度。一樣的熱
處理條件下,碳 0.014%比未添加 0%的試片鬆弛程度來的高。在試片 4 中，在 800 度的退火
中，其矽鍺薄膜訊號在相同的角度。此結果暗示其矽鍺鬆弛程度相差無幾。900 度，矽鍺
鬆弛程度。在 1000 度 30 秒可獲得較高的鬆弛程度，如圖四(c) 所示；其上下矽鍺薄膜的
鬆弛程度一致。而退火後矽鍺鬆弛薄膜的 X-ray 訊號半高寬變窄，其經退火後矽鍺鬆弛薄
膜的品質變好。結果顯示超薄矽鍺層中嵌入的碳矽層(試片 4)在高溫 1000 度 30 秒熱處理
下可獲得高鬆弛度約 90% 。在圖五(a) 試片 3與 4 的 X-ray rocking curve 在退火 900 C， 30 
s 的 X-ray rocking curve 結果，碳 0.014%比未添加 0%的試片鬆弛程度來的高。圖五(b)由
AFM 形貌結果顯示試片 4(碳 0.014%)有平整的表面形貌且有清楚交錯的影線(Cross-hatch)
圖案，其表面平坦度為 2nm。藉由快速熱退火處理有助於形成高鬆弛而平坦的薄矽鍺薄膜。 
-2000 -1000 0 1000
 
 
X
-r
ay
 in
te
ns
ity
 
Relative angle (arcsecond)
 2: sample 2
 1: sample 1
1
2
-2500 -2000 -1500 -1000 -500 0 500 1000
SiGe underlayer
SiGe overlayer
sample 5
sample 6
 
 
X
-r
ay
 in
te
ns
ity
 
Relative angle (arc-second)  
圖二.X-ray rocking curve 結果表示碳矽層在上層 210 奈米的矽鍺薄膜中可以提升應變鬆弛
性,但上層矽鍺膜厚增為 700 nm 時,碳矽層的效應就不明顯。 
 5
 
圖五(a) 試片 3與 4 的 X-ray rocking curve 經退火後 900 ˚C 30 sec，(b)由 AFM 形貌結果
顯示試片 4(碳 0.014%)有平整的表面形貌且有交錯的影線(Cross-hatch)圖案，平坦度為 2 nm 
 
 
圖六.由偏光光學顯微鏡所顯露經陽極氧化蝕刻處理後之矽鍺磊晶，其縱橫線斷為
cross-hatch 圖案 
 
在電阻式記憶體研究中，電極對其操作特性有相當重要的影響。如果電極不與氧化物
作用時，氧原子可自由進出電極，而其在形成過程中所產生的 percolation 路徑，可藉由相
同的極性電壓下，所產生的焦耳熱而予以阻隔，因此元件回復到高阻態，如此有同級性雙
穩態的產生，由於產生的 percolation 路徑的能量與氧化物的絕緣特性有關，因此高能隙的
絕緣材料，生成產生的 percolation 後需要較大能量予以復歸，此時復歸電流會增加。此項
特性，不利於低電流記憶體的產生。因此，使用反應金屬來降低氧化物的絕緣特性使其可
 7
0 100 200 300 400 500 600
6.8x10-7
7.2x10-7
7.6x10-7
8.0x10-7
8.4x10-7
 
 
C
ap
ac
ita
nc
e 
( F
 / 
cm
2  )
Annealing temperature ( 0C )
 
圖八. AlCu 在不同的 PMA 熱處理條件下(5 min)下，其電阻式記憶體電容值的比較 
-2 -1 0
10-5
10-4
10-3
 
 
C
ur
re
nt
 (A
)
Voltage (V)
 As grown device
 450 0C annealed device
 500 0C annealed device
 
圖九.  AlCu/HfOx 元件在不同 PMA 處理下 1st reset  I-V 曲線 
 
圖十. 是不同 PMA 下的機制示意圖(a)~(c)，圖(c)中可以知道 500 度下 AlCu 薄膜吸收氧化
鉿中氧原子的能力為最高，(d) HRTEM 圖顯示這個結果 
 9
0 200 400 600 800 1000
-1200
-1000
-800
-600
 
 
ΔG
  (
 k
J/
m
ol
e 
)
Temperature ( K )
Al2O3
TiO
TiO2
Ta2O5
HfO2
 
圖十四. 反應金屬氧化物的自由能大小是 HfOx 記憶體改善電阻轉換重要的因素 
 
   圖十三為TiN/Ti/HfOx/TiN RRAM 與TiN/Ta/HfOx/TiN 0.36 μm 50 個元件高阻態與低組
態電阻的分佈。相較 Ti RRAM，Ta 反應金屬可以改善 HfOx RRAM 在高阻態時電阻廣泛的
分佈，其 Weibull plot 的斜率較高。因為 Ta 形成電壓較高，因此在負偏壓所造成的電阻變
化不大，所以 Ta 元件的高阻態較低，因此其隨後低組態變得比較高；而對 TiN/Ti/HfOx/TiN 
RRAM ，所以 Ti 元件的高阻態較高，因此其隨後低組態變得比較低。因此對
TiN/Ti/HfOx/TiN RRAM 相較 TiN/Ta/HfOx/TiN 有較高的電阻比率 (40X)。圖十四所示為反
應金屬對 HfO2 的自由能變化。 反應金屬氧化物的自由能是 HfOx 電阻式記憶體改善記憶
體電阻轉換特性重要的因素。以 Ti 作為反應金屬可以有效降低 HfO2 薄膜的絕緣特性，並
形成一個良好的氧離子的儲存空間，在不同的偏壓下，其氧離子可以進出 HfO2 薄膜，以協
助 HfO2 高阻態與低組態的變換。 
 
六、 結論: 
在本研究計畫中，利用插入碳矽薄膜層系統來開發出具平坦度佳及厚度薄之超薄磊晶
鬆弛矽鍺。添加的碳原子由於錯位差排的誘使其提升矽鍺的鬆弛程度。如此異質接面結構 
SiGe/Si1-xCx/SiGe 具有高鬆弛性,在成長後熱處理能有效改善上層 SiGe 的鬆弛度。這類的緩
衝層有潛力成為 CMOS 中提升載子遷移率最佳的基材。在本研究計畫中，亦成功開發使用
陽極氧化法蝕刻矽鍺基板以觀察其穿隧差排缺陷密度。選擇適當的陽極電極材料對氧化鉿
的電阻式記憶體有相當重要影響。而電極會與氧化鉿作用的電極，可形成有效的雙極性電
阻變換，而鋁可以有效吸收氧化鉿中的氧原子，在界面上形成氧化鋁，其使氧化鉿的電阻
式記憶體高低電阻態為 4 左右，而 Ta 無法與氧化鉿有效作用，致使其電阻式記憶體初始
電阻與形成電壓過大，無法有效在第一次 reset 動作時，產生負電阻效應，此時高低電阻態
為 4.4 左右。在本研究中，Ti 可以有效吸收氧化鉿中的氧原子而降低電阻式記憶體形成
電壓，使其可以有效操作，其高低電阻態為 40 左右電阻轉換,良率高,長記憶狀態太久性
及高溫下的保持度。HfOX device 陽極金屬經由PMA處理對雙極性是很重要的.HfOX device
在 AlCu，Ti 與 Ta 三者下獲得最適化 PMA 條件,可有效改善。 有高 R值及廣泛的高電阻轉
計畫成果自評部份： 
(1) 研究內容與原計畫相符程度: 100% 
(2) 達成預期目標情況: 100% 
(3) 研究成果之學術或應用價值: 其使用矽鍺/矽碳/矽為基材其成長相同厚度
的應變矽鍺薄膜與退火增加其鬆弛程度(已投稿 ISCSI-VI 2009)，使用不同陽極
金屬於氧化鉿物之電阻式記憶體之特性適合在學術期刊發表(已投稿 Solid State 
Device & Materials 2009)> 
(4) 主要發現或其他有關價值適合應用於區域型應變矽，矽基晶圓接合技術，與
全面形矽鍺基虛擬基材。並建立以陽極氧化化之矽鍺薄膜缺陷蝕刻技術，與雙極
性非揮發性電阻式記憶體。 
 Fig. 3. XTEM images of sample 4 with a Si0.8Ge0.2 
overlayer of a thickness of 210 nm.  
into two peaks, these results suggested that the degree of 
strain relaxation in SiGe overlayer and underlayer is 
different. The peak around 1930 arcsec is attributed to the 
SiGe underlayer,. The relaxation in SiGe overlayer 
increases as the increase of SiGe overlayer thickness. The 
thickness of SiGe overlayer is increased up to 700 nm, a 
residual strain in the top SiGe layer of sample 6 is ~ 3%. 
Fig. 3 shows the results of XTEM observation of the 
sample 4 with a 210 nm–thick Si0.8Ge0.2 overlayer. The 
occurrence of MDs are located at the interface of Si0.8Ge0.2 
overlayer and the inserted SiC layer, a clearly interface 
between the SiC layer and Si0.8Ge0.2 underlayer is found. 
In Fig. 4, the thermal stability of sample 2 and 4 are also 
examined. High degree of relaxation in SiGe overlayer 
with Si0.986C0.014 layer are achieved by an appropriately 
postgrown thermal annealing (up to 900 °C) for 30 s.    
 
 
Fig. 4. X-ray rocking curves of Si and SiGe (a) the sample 
2 and (b) sample 4 annealed at 800, 900, and 1000 °C for 
30 sec; (c) the dependence of peak position of Si0.8Ge0.2 
overlayer and underlayer on the annealing temperature. 
 
Fig. 5. (a) X-ray rocking curves of the sample 3 and sample 
4 annealed at 900 °C for 30 sec, and (b) the AFM image 
(10×10 μm2) of sample 4 annealed at 900 °C for 30 s. 
Under the same annealing condition, the relaxation of 
210-nm-thick SiGe overlayer on Si0.986C0.014 layer is higher 
than that of on Si layer as shown in Fig 5(a). According to 
the scanned image of AFM, a smooth surface of annealed 
sample 4 with a clearly cross-hatch pattern is obserevd 
(Fig. 5(b)). A thin Si0.8Ge0.2 film with high relaxation 
(~90%) and smooth surface (~2 nm) is prepared with an 
intermeidated Si0.986C0.014 layer.   
4. Conclusions 
A simple method using an inserted Si1-xCx layer (x=0 or 
0.014) in SiGe films to fabricate a relaxed SiGe epilayer 
with a smooth surface and thin thickness for required 
relaxation is developed. Addition of C in the intermediate 
Si layer enhance the relaxation of SiGe overlayer by 
introducing an array of MDs at the interface of Si0.8Ge0.2 
overlayer and the SiC layer. Such a SiGe/Si1-xCx/SiGe 
heterostructure with a 210-nm-thick SiGe overlayer has 
a high degree of strain relaxation. Postgrown annealing 
can futher improve the relaxtion of SiGe overlayer, which 
suggests this buffer is a promising candidate for mobility 
enhnaced engineering substrate of advanced CMOS.    
Table1: Summary of the sample in this work, thickness of 
SiGe overlayer, C content in the inserted Si1-xCx layer. 
Sample No. Structure of sample t1SiGe (nm) C content
1 SiGe/Si1-yCy/SiGe 70 0 
2 SiGe/Si1-yCy/SiGe 70 1.46 
3 SiGe/Si1-yCy/SiGe 210 0 
4 SiGe/Si1-yCy/SiGe 210 1.46 
5 SiGe/Si1-yCy/SiGe 700 0 
6 SiGe/Si1-yCy/SiGe 700 1.46 
Acknowledgments 
This work was supported by the National Science Council 
through Grant No. NSC 97-2221-E-159-018-.  
References 
[1] P. M. Mooney, Mater. Sci. Eng., R17 (1996) 105. [2] P. 
S. Chen, S. W. Lee, M. H. Lee, and C. W. Liu, 
Semiconductor Sci. and Technol. 21 (2006) 479-485. [3] P. 
S. Chen, S. W. Lee, and K. F. Liao, Mater. Sci. Eng. B130  
(2006) 194. 
0 200 400 600
10-9
10-7
10-5
10-3
10-1
101
 
C
ur
re
nt
 d
en
si
ty
 (A
/c
m
2 )
Annealing temperature (oC)
2
3
4
5
 B
re
ak
do
w
n 
vo
lta
ge
 (V
)
Fig. 1. Dependence of J@1V and BV 
voltage of AlCu/HfOx devices on PMA. 
 
Fig. 4 Schematic to explain proposed 
mechanism for stack layer: (a) as grown, 
(b) 450 °C, and (c) 500 °C. In (d), HRTEM 
of AlCu/HfOx after 500 °C is presented. 
 
 
 
 
 
 
 
 
 
Fig. 7 The I-V curves for the annealed 
HfOx devices with (a) Ti and (b) Ta layer. 
100 101 102 103 104
103
104
105
 RHigh     RLow
     85 0C  
     200 0C
 
 
R
es
ist
an
ce
 (O
hm
)
Retention time (sec)
read @ 0.2V
Fig. 10 Data retention for Rlow and Rhigh for 
Ta/HfO device at 85 and 200 °C.  
0 100 200 300 400 500 600
6.8x10-7
7.2x10-7
7.6x10-7
8.0x10-7
8.4x10-7
 
 
C
ap
ac
ita
nc
e 
( F
 / 
cm
2  )
Annealing temperature ( 0C )
Fig. 2. Dependence of capacitance of 
TiN/AlCu/HfO/TiN devices on PMA. 
 
 
 
 
 
 
 
Fig. 5 The typical I-V of stable RW for the 
AlCu/HfOx devices with PMA of 500 °C. 
 
 
 
 
 
 
 
 
 
 
 
Fig. 8. Dependence of BV of as grown or 
annealed Ti/HfO devices on the cell size. 
 
 
 
 
Fig. 11. Resistance distribution for HfOx 
devices with Ti and Ta layer. 
-2 -1 0
10-5
10-4
10-3
 
 
C
ur
re
nt
 (A
)
Voltage (V)
 As grown device
 450 0C annealed device
 500 0C annealed device
Fig. 3. The 1st reset I-V curves for the 
AlCu/HfOx devices with different PMA. 
 
Fig. 6. HRTEM images of Ti/HfOx stack 
(a) without and (b) with PMA of 500 °C 
 
 
 
 
 
 
 
 
 
 
Fig. 9 RHIGH and RLOW of Ti/HfOx devices 
under different measurement temperature. 
 
 
 
 
 
 
 
 
Fig. 12 Ellingham diagram plotting the standard 
free energies of the formation of oxides (ΔGo) of 
the metals mentioned in this work. 
Acknowledgement  
This work is supported by the National 
Science Council through Grant No. NSC 
97-2221-E-159-018-. 
AlCu 
HfOx 
0 200 400 600 800 1000
-1200
-1000
-800
-600
 
 
ΔG
  (
 k
J/
m
ol
e 
)
Temperature ( K )
Al2O3
TiO
TiO2
Ta2O5
HfO2
-1.5 -1.0 -0.5 0.0 0.5 1.0 1.5
2.0x10-4
4.0x10-4
6.0x10-4
8.0x10-4
1.0x10-3
1.2x10-3
3: RESET
4
2
 
 
C
ur
re
nt
 (A
)
Applied voltage ( V )
1:SET
0.1 1 10 100 1000
4
5
6
7  As grown device
 Annealed device
 
 
B
re
ak
do
w
n 
vo
lta
ge
 (V
)
cell size (mm2)
300 360 4201x10
3
1x103
1.6x104
 
 
R
es
is
ta
nc
e 
(o
hm
)
Measurement temperature (oC)
 LRS at positive bias
 HRS at positive bias
10-6 10-5 10-4
1
10
100
Device area: 0.13 mm2
 
 
C
um
ul
at
iv
e 
pr
ob
ab
ili
ty
 (%
)
Current (A)
LRS   HRS
    Ti layer
    Ta layer
4.4X
40X
1. Advanced Gate Stack/Si Processing & Material Science 
2. Characterization and Materials Engineering for Interconnect Integration 
3. CMOS Device / Device Physics 
4. Advanced Memory Technology 
5. Advanced Circuits and Systems 
6. Compound Semiconductor Circuits, Electron Devices and Device Physics 
7. Photonic Devices and Device Physics 
8. Advanced Material Synthesis and Crystal Growth Technology 
9. Physics and Applications of Novel Functional Materials and Devices 
10. Organic Materials Science, Device Physics, and Application 
11. Micro/Nano Electromechanical and Bio-Systems (Devices) 
12. Spintronic Materials and Devices 
13. Application of Nanotubes and Nanowires 
14. Power Electronics 
 
第一天(十月七日) 先參加 Intel Dr. Kuhn 的邀請演說“Moore’s Law Past 32nm: 
The Challenges in Physics and Technology Scaling”，她分別就下世代中，奈米元
件在微縮上所面臨的幾個問題分別如何降低元件寄生電容，在小尺寸下保持應變
以增加載子之遷移率，如何降低 Vth 的變異與閘極工程以有效增加 drive 
current。以及 Takashi Tomita 教授發表 “The Third Generation of Solar 
Photovoltaic Electricity”討論相關太陽能在未來能源市場的應用，同時比較其他
新興能源的可行性。下午 口頭報告正式開始，首先參加 SiGe Related 
Technologies and III-V Nano Structures 在本 section 中，新加坡大學使用
laser 退火技術來製造高濃度鍺膜，不過似乎常未看到新的結果。對於國家奈米
實驗室開發的的 50 nm 的 Ge FIN 結構印象深刻 如此對於 Ge MOSFET 的研製應
有相當助益。此外，中央大學李教授佩雯的鍺奈米點製程也相當新穎。接下來參
加 Thin films transistor 與 memory，Hokkaido University 研究員 Takashi Fujii “I-V 
measurement of Pr0.7Ca0.3MnO3 during TEM observation”，此篇論文主要有
趣的地方在於使用臨場穿透式電子顯微鏡利用探針將 PCMO 材料 switching on 
或 switching off 觀察其微觀結構的變化，不過可惜的是結論是沒有看到任何變
化，對電阻式記憶體的研究中，依然無法用先進電鏡觀察其高低阻態的微結構變
化，此特點與相變化記憶體不同。 
 
第二天(十月八日)，早上開始參加由POST session， 首先進行三分鐘口頭報告。
在此間學習如何使用這麼短的時間來精簡報告自己研究的內容。與松下電子魏博
士討論相關論文問題，張貼海報之後與多位學者互動。例如長庚大學 prof. 
Sidhu，他使用Ge0.3Te0.7 作為conductive bridge 記憶體，得到不錯的非揮發性
記憶體特性。之後有幾位日本學者利用第一原理解釋電極與NiO 與TiO2 的金屬/
 
1. 攜回一本中攜回 2009 年 SSDM 會議論文行程集乙本以及大會論文資料
USB 乙枚。 
2. 攜回一本 short course 上課用 textbook 中 2009 International conference on 
Solid State Devices and Materials， from “ Basic Theory to Newest Application 
in MOS Devices”。 
Improved resistive switching of HfOX/TiN stack with a reactive metal layer and annealing 
 
Pang-Shiu Chen, Heng-Yuan Lee1,2, Yu-Sheng Chen1, Frederick Chen1, and Ming-Jinn Tsai1 
Department of Chemical and Materials and Engineering, MingShin University of Science & Technology Hsinfong, Hsinchu 304, 
Taiwan, 1Industrial Technology Research Institute, Hsinchu 310, Taiwan, 2Institute of Electronics Engineering, National Tsing 
Hua University, Hsinchu 300, Taiwan, Phone : 886-3-5593142 ext 3377, Fax : 886-3-5593142, E-mail :pschen@must.edu.tw 
 
1. Introduction 
Recently, transition metal oxide-based resistive memory (RM) 
attracts much attention due to its potential application in the next 
generation nonvolatile memory (NVM) [1]. Several binary metal 
oxides with resistance switching (RS) were demonstrated. Low 
operation voltage and large high/low resistance ratio (R ratio) 
were the characteristics of these devices [2]. HfO2 based RM with 
high resistance suffered non-uniformity of operation parameters, 
poor endurance, and low device yield [3]. In the previous work, 
we modified the bipolar resistance switching (BRS) characteristic 
of HfOX based RM by using an inserted Ti layer into the anode [4], 
but the memory cells also showed an issue of wide distribution of 
high resistance state (HRS). In this study, three reactive metal 
layers (AlCu, Ti, and Ta) are explored and compared. The results 
show that a sufficient annealing temperature and a suitable oxygen 
gettering ability of the reactive metal overlayer can improve the 
BRS characteristic of the HfOX films based memory cells.  
2. Device Fabrication and measurement 
The HfOX based RM devices in this work were fabricated as 
followed: A nominal 10 or 20-nm-thick HfOX film was deposited 
on TiN bottom electrode (BE)/Ti/SiO2 above 8 inch Si wafer by 
ALD system (ASM polygon 8200) at the temperature of 300 °C. 
Hafnium tetrachloride (HfCl4) and water (H2O) were used as 
reactants. The detail of material properties for the HfOX film can 
be found elsewhere [4]. The anodic metal, including AlCu, Ti and 
Ta, were deposited by sputtering methods. A TiN layer was then 
covered on the prior devices with the reactive metals to avoid 
further oxidation of these electrodes. A post metal-deposition 
annealing (PMA) process was also adopted for some of the 
devices. The distribution of O atoms in the Ti cap layer before and 
after PMA were revealed by μ-AES. High resolution 
cross-sectional transmission electron microscopy (HRTEM) was 
adopted to reveal the microstructure of stack structure with or 
without PMA. The electrical properties of the memory devices are 
characterized by HP4156 and HP 4284 LCR meter. 
3. Results and Discussion 
The dependence of initial current density (J) at 1 V, 
breakdown voltage (BV), and capacitance for the HfOx devices 
with a AlCu overlayer on the PMA temperature are shown in Fig. 
1 and Fig. 2. With the PMA temperature at 450 °C, the AlCu layer 
can absorb the oxygen atoms in the buried HfOx layer, which 
show poor insulator property. The BV of the stack layers show the 
similar tendency, and the AlCu layer serves as a series resistor. 
The J and BV in the annealed devices of 500 or 550 °C reduce and 
increase, respectively. The AlCu layer with high oxygen atoms 
subjected to enough PMA may be helpful to block the initial 
leakage current and enhance the BV of the memory. In Fig. 3, the 
1st reset I-V curves for the AlCu/HfOx devices with different 
PMA after the forming step are presented. The devices with a 
PMA of 500 °C exhibit stable BRS. The as-gown devices or those 
with PMA of 450 °C do not show RS, which may be due to the 
permanent damage induced by the forming process. The 
schematical diagram for the AlCu/HfOx devices subjected to 
different PMA are shown in Fig 4(a)-(c). The thickness of AlCu 
overlayer increase after the PMA of 500 °C as shown in Fig 4(d). 
In Fig. 5, the typical I-V curve of the AlCu RM with stable BRS is 
observed. The R ratio for this stack RM is ~ 4, and repetitive BRS 
device with AlCu with 104 times of DC switching cycles are 
observed (not shown here). In Fig. 6, the XTEM of Ti/HfOx stack 
without or with PMA of 450 °C are shown, the Ti thickness 
remains the same. The μ-AES analysis indicates that the O atoms 
in the Ti cap layer increase after PMA. The typical I-V curves for 
the annealed 10-nm-thick HfOx devices with a Ti or Ta cap layer 
are depicted in Fig. 7. The Ti/HfOx device with a high R ratio and 
stable RS is observed. But the set voltage and reset voltage seem 
to be insensitive on the metal capping layer. Fig. 8 plots the 
dependence of BV of the Ti memory devices with or without 
PMA of 450 °C. For the cell size of 0.13 μm2, the BV of as-grown 
and annealed device seems the same, which suggests that the Ti 
layer also serve as a resistor even after PMA of 450 °C. Using a Ti 
layer, the HfOx memory devices with high R ratio (mostly > 40), 
robust RW, and high temperature data retention up to 250 °C are 
observed. The temperature dependence of set and reset voltage in 
the Ti device are presented in Fig. 9. The voltages of RM with Ti 
within the measurement temperature range show metal-like and 
semiconductor-like behavior. The Ti RM devices under high 
temperature PMA ( > 500 °C) do not exhibit any stable RS, which 
is obviously different with that with a AlCu cap layer. The stable 
RM devices with a Ta layer also show excellent retention at 85 ad 
200 °C as shown in Fig. 10. Compared with the Ti device, the 
wide distribution of HRS can be improved for the device with a 
Ta layer (Fig. 11). The standard free energies of the formation 
metal oxide are plotting in Fig. 12. The formation energy of oxide 
for these reactive metals play an important role for the 
improvement of RS of the HfOx RM. Enough reaction between 
metal (e.g. Ti) and HfOx after PMA may be responsible for high R 
ratio, and wide HRS distribution of robust HfOx based RM. 
4. Conclusions 
The modified anode with a reactive metal plays an important 
role in BRS of the HfOX based RM followed by a PMA. With 
AlCu, Ti and Ta as anodic electrode, the HfOx RM cell after an 
optimal PMA shows improved reliable RS operation, high yield, 
long endurance, and high temperature retention. The Ti/HfOx RM 
devices achieve a high R ratio (> 40). With Ta as the cap layer, a 
tight HRS distribution of RM is observed. 
5. References 
[1] Z. Wei et al., IEDM Tech. Dig., p. 293, 2008. [2] K. M. Kim et 
al. Appl. Phy. Letts 90, 242906, 2007. [3] Seunghyup Lee et al. J. 
ElectroChem Soc. 155, p. H92, 2008. [4] H. Y. Lee et al. IEDM 
Tech. Dig., p. 297, 2008. 
