/*
 * Copyright (c) 2009-2013, ETH Zurich. All rights reserved.
 *
 * This file is distributed under the terms in the attached LICENSE file.
 * If you do not find this file, copies can be found by writing to:
 * ETH Zurich D-INFK, CAB F.78, Universitaetstr. 6, CH-8092 Zurich,
 * Attn: Systems Group.
 */

/**
 * \file
 * \brief CPU driver init code for the OMAP44xx series SoCs.
 * interface found in /kernel/include/serial.h
 */

#include <kernel.h>
#include <string.h>
#include <init.h>
#include <exceptions.h>
#include <exec.h>
#include <offsets.h>
#include <paging_kernel_arch.h>
#include <serial.h>
#include <spinlock.h>
#include <stdio.h>
#include <arm_hal.h>
#include <getopt/getopt.h>
#include <cp15.h>
#include <elf/elf.h>
#include <barrelfish_kpi/arm_core_data.h>
#include <startup_arch.h>
#include <kernel_multiboot.h>
#include <global.h>
#include <arch/armv7/start_aps.h> // AP_WAIT_*, AUX_CORE_BOOT_*  and friends
#include <coreboot.h>
#include <kcb.h>

#include <omap44xx_map.h>
#include <dev/omap/omap44xx_id_dev.h>
#include <dev/omap/omap44xx_emif_dev.h>
#include <dev/omap/omap44xx_gpio_dev.h>
#include <dev/omap/omap44xx_hsusbhost_dev.h>
#include <dev/omap/omap44xx_usbtllhs_config_dev.h>
#include <dev/omap/omap44xx_scrm_dev.h>
#include <dev/omap/omap44xx_sysctrl_padconf_wkup_dev.h>
#include <dev/omap/omap44xx_sysctrl_padconf_core_dev.h>
#include <dev/omap/omap44xx_ehci_dev.h>
#include <dev/omap/omap44xx_ckgen_prm_dev.h>
#include <dev/omap/omap44xx_l4per_cm2_dev.h>
#include <dev/omap/omap44xx_l3init_cm2_dev.h>

/// Round up n to the next multiple of size
#define ROUND_UP(n, size)           ((((n) + (size) - 1)) & (~((size) - 1)))

/**
 * Used to store the address of global struct passed during boot across kernel
 * relocations.
 */
//static uint32_t addr_global;
/**
 * \brief Kernel stack.
 *
 * This is the one and only kernel stack for a kernel instance.
 */
uintptr_t kernel_stack[KERNEL_STACK_SIZE / sizeof(uintptr_t)] __attribute__ ((aligned(8)));

#define MIN(a,b) ((a) < (b) ? (a) : (b))
#define MAX(a,b) ((a) > (b) ? (a) : (b))
#define CONSTRAIN(x, a, b) MIN(MAX(x, a), b)

//
// Kernel command line variables and binding options
//

static int timeslice = 5;  //interval in ms in which the scheduler gets called

static struct cmdarg cmdargs[] = {
    {
        "consolePort",
        ArgType_UInt,
        {
            .uinteger = &serial_console_port
        }
    },
    {
        "debugPort",
        ArgType_UInt,
        {
            .uinteger = &serial_debug_port
        }
    },
    {
        "loglevel",
        ArgType_Int,
        {
            .integer = &kernel_loglevel
        }
    },
    {
        "logmask",
        ArgType_Int,
        {
            .integer = &kernel_log_subsystem_mask
        }
    },
    {
        "timeslice",
        ArgType_Int,
        {
            .integer = &timeslice
        }
    },
    {
        NULL,
        0,
        {
            NULL
        }
    }
};

static inline void __attribute__ ((always_inline))
relocate_stack(lvaddr_t offset)
{
    __asm volatile (
            "add	sp, sp, %[offset]\n\t" ::[offset] "r" (offset)
    );
}

static inline void __attribute__ ((always_inline))
relocate_got_base(lvaddr_t offset)
{
    __asm volatile (
            "add	r10, r10, %[offset]\n\t" ::[offset] "r" (offset)
    );
}

#ifndef __gem5__
static void enable_cycle_counter_user_access(void)
{
    /* enable user-mode access to the performance counter*/
    __asm volatile ("mcr p15, 0, %0, C9, C14, 0\n\t" :: "r"(1));

    /* disable counter overflow interrupts (just in case)*/
    __asm volatile ("mcr p15, 0, %0, C9, C14, 2\n\t" :: "r"(0x8000000f));
}
#endif

extern void paging_map_device_section(uintptr_t ttbase, lvaddr_t va,
        lpaddr_t pa);

/**
 * Create initial (temporary) page tables.
 *
 * We use 1MB (ARM_L1_SECTION_BYTES) pages (sections) with a single-level table.
 * This allows 1MB*4k (ARM_L1_MAX_ENTRIES) = 4G per pagetable.
 *
 * Hardware details can be found in:
 * ARM Architecture Reference Manual, ARMv7-A and ARMv7-R edition
 *   B3: Virtual Memory System Architecture (VMSA)
 */
static void paging_init(void)
{
    /*
     * page tables:
     *  l1_low  for addresses  < 2GB  (translated by TTBR0)
     *  l1_high for addresses  >= 2GB (translated by TTBR1)
     *
     * XXX: We reserve double the space needed to be able to align the
     * pagetable to 16K after relocation.
     */
     static union arm_l1_entry l1_low[2*ARM_L1_MAX_ENTRIES];
     static union arm_l1_entry l1_high[2*ARM_L1_MAX_ENTRIES];

    /**
     * TTBCR: Translation Table Base Control register.
     *  TTBCR.N is bits[2:0]
     * In a TLB miss TTBCR.N determines whether TTBR0 or TTBR1 is used as the
     * base address for the translation table walk in memory:
     *  N == 0 -> always use TTBR0
     *  N >  0 -> if VA[31:32-N] > 0 use TTBR1 else use TTBR0
     *
     * TTBR0 is typically used for processes-specific addresses
     * TTBR1 is typically used for OS addresses that do not change on context
     *       switch
     *
     * set TTBCR.N = 1 to use TTBR1 for VAs >= MEMORY_OFFSET (=2GB)
     */
    #define TTBCR_N 1
    uint32_t ttbcr = cp15_read_ttbcr();
    ttbcr =  (ttbcr & ~7) | TTBCR_N;
    cp15_write_ttbcr(ttbcr);
    STATIC_ASSERT(1UL<<(32-TTBCR_N) == MEMORY_OFFSET, "");
    #undef TTBCR_N

    /**
     * in omap44xx, physical memory (PHYS_MEMORY_START) is the same with the the
     * offset of mapped physical memory within virtual address space
     * (PHYS_MEMORY_START), so we just create identity mappings.
     */
    STATIC_ASSERT(MEMORY_OFFSET == PHYS_MEMORY_START, "");
    uintptr_t l1_low_aligned = ROUND_UP((uintptr_t)l1_low, ARM_L1_ALIGN);
    uintptr_t l1_high_aligned = ROUND_UP((uintptr_t)l1_high, ARM_L1_ALIGN);
    lvaddr_t vbase = MEMORY_OFFSET, base =  0;
    for (size_t i=0; i < ARM_L1_MAX_ENTRIES/2; i++) {
	    paging_map_device_section(l1_low_aligned, base, base);
	    paging_map_device_section(l1_high_aligned, vbase, vbase);
        base += ARM_L1_SECTION_BYTES;
        vbase += ARM_L1_SECTION_BYTES;
    }

    // Activate new page tables
    cp15_write_ttbr1(l1_high_aligned);
    cp15_write_ttbr0(l1_low_aligned);
}

void kernel_startup_early(void)
{
    const char *cmdline;
    assert(glbl_core_data != NULL);
    cmdline = MBADDR_ASSTRING(glbl_core_data->cmdline);
    parse_commandline(cmdline, cmdargs);
    timeslice = CONSTRAIN(timeslice, 1, 20);
}

#define KERNEL_DEBUG_USB 0

/* mackerel base addresses for USB initialization */
#define OMAP44XX_USBTLLHS_CONFIG 0x4A062000
#define OMAP44XX_HSUSBHOST  0x4A064000
#define OMAP44XX_SCRM 0x4A30A000
#define OMAP44XX_SYSCTRL_PADCONF_WKUP 0x4A31E000
#define OMAP44XX_SYSCTRL_PADCONF_CORE 0x4A100000
#define OMAP44XX_EHCI 0x4A064C00
#define OMAP44XX_CKGEN_PRM 0x4A306100
#define OMAP44XX_L4PER_CM2 0x4A009400
#define OMAP44XX_L3INIT_CM2 0x4A009300

/* mackerel bases for USB initialization */
static omap44xx_hsusbhost_t hsusbhost_base;
static omap44xx_usbtllhs_config_t usbtllhs_config_base;
static omap44xx_scrm_t srcm_base;
static omap44xx_sysctrl_padconf_wkup_t sysctrl_padconf_wkup_base;
static omap44xx_sysctrl_padconf_core_t sysctrl_padconf_core_base;
static omap44xx_gpio_t gpio_1_base;
static omap44xx_gpio_t gpio_2_base;
static omap44xx_ehci_t ehci_base;
static omap44xx_ckgen_prm_t ckgen_base;
static omap44xx_l4per_cm2_t l4per_base;
static omap44xx_l3init_cm2_t l3init_base;

/*
 * initialize the USB functionality of the pandaboard
 */
static void hsusb_init(void)
{

    printf("  > hsusb_init()...\n");

    /*
     * Global Initialization of the OMAPP44xx USB Sub System
     */
    printf("  >  > USB TTL reset...");

    /*
     * Reset USBTTL
     * USBTLL_SYSCONFIG = 0x2
     */
    omap44xx_usbtllhs_config_usbtll_sysconfig_softreset_wrf(
            &usbtllhs_config_base, 0x1);

    /*
     * wait till reset is done
     */
    while (!omap44xx_usbtllhs_config_usbtll_sysstatus_resetdone_rdf(
            &usbtllhs_config_base))
        ;

    /*
     * USBTLL_SYSCONFIG
     *  - Setting ENAWAKEUP
     *  - Setting SIDLEMODE
     *  - Setting CLOCKACTIVITY
     */
    omap44xx_usbtllhs_config_usbtll_sysconfig_t sysconf = 0x0;
    sysconf = omap44xx_usbtllhs_config_usbtll_sysconfig_clockactivity_insert(
            sysconf, 0x1);
    sysconf = omap44xx_usbtllhs_config_usbtll_sysconfig_enawakeup_insert(
            sysconf, 0x1);
    sysconf = omap44xx_usbtllhs_config_usbtll_sysconfig_sidlemode_insert(
            sysconf, 0x1);
    omap44xx_usbtllhs_config_usbtll_sysconfig_wr(&usbtllhs_config_base,
            sysconf);

    printf("OK\n");

    /*
     * USBTLL_IRQENABLE:
     *  - all interrupts
     */
    omap44xx_usbtllhs_config_usbtll_irqenable_t irqena = omap44xx_usbtllhs_config_usbtll_irqenable_default;
    irqena = omap44xx_usbtllhs_config_usbtll_irqenable_fclk_start_en_insert(
            irqena, 0x1);
    irqena = omap44xx_usbtllhs_config_usbtll_irqenable_fclk_end_en_insert(
            irqena, 0x1);
    irqena = omap44xx_usbtllhs_config_usbtll_irqenable_access_error_en_insert(
            irqena, 0x1);
    omap44xx_usbtllhs_config_usbtll_irqenable_wr(&usbtllhs_config_base, irqena);

    printf("  >  > USB host controller reset...");

    /*
     * per form a reset on the USB host controller module
     * this resets both EHCI and OCHI controllers
     *
     * UHH_SYSCONFIG = 0x1
     */
    omap44xx_hsusbhost_uhh_sysconfig_softreset_wrf(&hsusbhost_base, 0x1);

    /*
     * wait till reset is done
     * UHH_SYSSTATUS = 0x6
     */
    omap44xx_hsusbhost_uhh_sysstatus_t uhh_sysstat;
    uint8_t ehci_done;
    uint8_t ohci_done;
    do {
        uhh_sysstat = omap44xx_hsusbhost_uhh_sysstatus_rd(&hsusbhost_base);
        ehci_done = omap44xx_hsusbhost_uhh_sysstatus_ehci_resetdone_extract(
                uhh_sysstat);
        ohci_done = omap44xx_hsusbhost_uhh_sysstatus_ohci_resetdone_extract(
                uhh_sysstat);
    } while (!(ehci_done & ohci_done));

    /* enable some USB host features
     * UHH_SYSCONFIG
     *  - STANDBYMODE
     *  - IDLEMODE
     */
    omap44xx_hsusbhost_uhh_sysconfig_standbymode_wrf(&hsusbhost_base, 0x1);
    omap44xx_hsusbhost_uhh_sysconfig_idlemode_wrf(&hsusbhost_base, 0x1);

    printf("OK\n");

    printf("  >  > Setting USB host configuration values...");

    /*
     * setting the host configuration to external PHY and enable
     * the burst types, app start clk
     *
     * UHH_HOSTCONFIG
     *  - APP_START_CLK
     *  - ENAINCR_x
     */
    // *((volatile uint32_t*) (0x4A064040)) =
    //       (uint32_t) ((0x7 << 2) | (0x1 << 31));
    omap44xx_hsusbhost_uhh_hostconfig_t hcfg = omap44xx_hsusbhost_uhh_hostconfig_default;
    hcfg = omap44xx_hsusbhost_uhh_hostconfig_app_start_clk_insert(hcfg, 0x1);
    hcfg = omap44xx_hsusbhost_uhh_hostconfig_ena_incr4_insert(hcfg, 0x1);
    hcfg = omap44xx_hsusbhost_uhh_hostconfig_ena_incr8_insert(hcfg, 0x1);
    hcfg = omap44xx_hsusbhost_uhh_hostconfig_ena_incr16_insert(hcfg, 0x1);
    omap44xx_hsusbhost_uhh_hostconfig_wr(&hsusbhost_base, hcfg);

    printf("OK\n");

    printf("  > done.\n");
}

// GPIO numbers for enabling the USB hub on the pandaboard
#define HSUSB_HUB_POWER 1
#define HSUSB_HUB_RESET 30


/*
 * Initialize the high speed usb hub on the pandaboard
 */
static void usb_power_on(void)
{
    printf("usb_power_on()... \n");

    printf("  > forward the AUXCLK3 to GPIO_WK31\n");
    /*
     * the USB hub needs the FREF_CLK3_OUT to be 19.2 MHz and that this
     * clock goes to the GPIO_WK31 out.
     * Assume that the sys clock is 38.4 MHz so we use a divider of 2
     *
     * Bit  8: is the enable bit
     * Bit 16: is the divider bit (here for two)
     */

    omap44xx_scrm_auxclk3_t auxclk3 = omap44xx_scrm_auxclk3_default;
    auxclk3 = omap44xx_scrm_auxclk3_enable_insert(auxclk3,
            omap44xx_scrm_ENABLE_EXT_1);
    auxclk3 = omap44xx_scrm_auxclk3_clkdiv_insert(auxclk3,
            omap44xx_scrm_MODE_1);
    omap44xx_scrm_auxclk3_wr(&srcm_base, auxclk3);

    /*
     * Forward the clock to the GPIO_WK31 pin
     *  - muxmode = fref_clk3_out (0x0)
     *  - no pullup/down (0x0)
     *  - no input buffer (0x0)
     *  - no wake up (0x0)
     */
    omap44xx_sysctrl_padconf_wkup_control_wkup_pad0_fref_clk3_out_pad1_fref_clk4_req_t clk3_out;
    clk3_out = omap44xx_sysctrl_padconf_wkup_control_wkup_pad0_fref_clk3_out_pad1_fref_clk4_req_rd(
            &sysctrl_padconf_wkup_base);
    clk3_out = omap44xx_sysctrl_padconf_wkup_control_wkup_pad0_fref_clk3_out_pad1_fref_clk4_req_fref_clk3_out_muxmode_insert(
            clk3_out, 0x0);
    clk3_out = omap44xx_sysctrl_padconf_wkup_control_wkup_pad0_fref_clk3_out_pad1_fref_clk4_req_fref_clk3_out_pulludenable_insert(
            clk3_out, 0x0);
    clk3_out = omap44xx_sysctrl_padconf_wkup_control_wkup_pad0_fref_clk3_out_pad1_fref_clk4_req_fref_clk3_out_pulltypeselect_insert(
            clk3_out, 0x0);
    clk3_out = omap44xx_sysctrl_padconf_wkup_control_wkup_pad0_fref_clk3_out_pad1_fref_clk4_req_fref_clk3_out_inputenable_insert(
            clk3_out, 0x0);
    clk3_out = omap44xx_sysctrl_padconf_wkup_control_wkup_pad0_fref_clk3_out_pad1_fref_clk4_req_fref_clk3_out_wakeupenable_insert(
            clk3_out, 0x0);
    clk3_out = omap44xx_sysctrl_padconf_wkup_control_wkup_pad0_fref_clk3_out_pad1_fref_clk4_req_fref_clk3_out_wakeupevent_insert(
            clk3_out, 0x0);
    omap44xx_sysctrl_padconf_wkup_control_wkup_pad0_fref_clk3_out_pad1_fref_clk4_req_wr(
            &sysctrl_padconf_wkup_base, clk3_out);

    printf("  > reset external USB hub and PHY\n");

    /*
     * Perform a reset on the USB hub i.e. drive the GPIO_1 pin to low
     * and enable the dataout for the this pin in GPIO
     */

    uint32_t gpoi_1_oe = omap44xx_gpio_oe_rd(&gpio_1_base)
            & (~(1UL << HSUSB_HUB_POWER));
    omap44xx_gpio_oe_wr(&gpio_1_base, gpoi_1_oe);

    omap44xx_gpio_cleardataout_wr(&gpio_1_base, (1UL << HSUSB_HUB_POWER));

    /*
     * forward the data outline to the USB hub by muxing the
     * CONTROL_CORE_PAD0_KPD_COL1_PAD1_KPD_COL2 into mode 3 (gpio_1)
     */

    omap44xx_sysctrl_padconf_core_control_core_pad0_kpd_col1_pad1_kpd_col2_t gpio1_mux;
    gpio1_mux = omap44xx_sysctrl_padconf_core_control_core_pad0_kpd_col1_pad1_kpd_col2_rd(
            &sysctrl_padconf_core_base) & 0x0000FFFF;
    gpio1_mux = omap44xx_sysctrl_padconf_core_control_core_pad0_kpd_col1_pad1_kpd_col2_kpd_col2_muxmode_insert(
            gpio1_mux, 0x3);
    omap44xx_sysctrl_padconf_core_control_core_pad0_kpd_col1_pad1_kpd_col2_wr(
            &sysctrl_padconf_core_base, gpio1_mux);

    /*
     * Perform a reset on the USB phy i.e. drive GPIO_62 to low
     *
     * HSUSB_HUB_RESET: 0 = Hub & Phy held in reset     1 = Normal operation.
     */

    uint32_t gpoi_2_oe = omap44xx_gpio_oe_rd(&gpio_2_base)
            & (~(1UL << HSUSB_HUB_RESET));
    omap44xx_gpio_oe_wr(&gpio_2_base, gpoi_2_oe);

    omap44xx_gpio_cleardataout_wr(&gpio_2_base, (1UL << HSUSB_HUB_RESET));

    /*
     * forward the data on gpio_62 pin to the output by muxing
     *  CONTROL_CORE_PAD0_GPMC_WAIT1_PAD1_GPMC_WAIT2 to mode 0x3
     */

    omap44xx_sysctrl_padconf_core_control_core_pad0_gpmc_wait1_pad1_gpmc_wait2_t gpio62_mux;
    gpio62_mux = (omap44xx_sysctrl_padconf_core_control_core_pad0_gpmc_wait1_pad1_gpmc_wait2_rd(
            &sysctrl_padconf_core_base) & 0xFFFF0000);
    gpio62_mux = omap44xx_sysctrl_padconf_core_control_core_pad0_gpmc_wait1_pad1_gpmc_wait2_gpmc_wait1_muxmode_insert(
            gpio62_mux, 0x3);
    omap44xx_sysctrl_padconf_core_control_core_pad0_gpmc_wait1_pad1_gpmc_wait2_wr(
            &sysctrl_padconf_core_base, gpio62_mux);
    omap44xx_sysctrl_padconf_core_control_core_pad0_gpmc_wait1_pad1_gpmc_wait2_wr(
            &sysctrl_padconf_core_base, gpio62_mux);

    /* delay to give the hardware time to reset TODO: propper delay*/
    for (int j = 0; j < 2000; j++) {
        printf("%c", 0x20);
        printf("%c", 0x08);
    }

    hsusb_init();

    printf("  > enable the external USB hub and PHY\n");

    /* power on the USB subsystem */
    omap44xx_gpio_setdataout_wr(&gpio_1_base, (1UL << HSUSB_HUB_POWER));

    /* enable the USB HUB */
    omap44xx_gpio_setdataout_wr(&gpio_2_base, (1UL << HSUSB_HUB_RESET));

    for (int j = 0; j < 2000; j++) {
        printf("%c", 0x20);
        printf("%c", 0x08);
    }

    printf("  > performing softreset on the USB PHY\n");

    omap44xx_ehci_insnreg05_ulpi_t ulpi = omap44xx_ehci_insnreg05_ulpi_default;
    ulpi = omap44xx_ehci_insnreg05_ulpi_control_insert(ulpi,
            omap44xx_ehci_CONTROL_1);
    ulpi = omap44xx_ehci_insnreg05_ulpi_portsel_insert(ulpi,
            omap44xx_ehci_PORTSEL_1);
    ulpi = omap44xx_ehci_insnreg05_ulpi_opsel_insert(ulpi,
            omap44xx_ehci_OPSEL_2);
    ulpi = omap44xx_ehci_insnreg05_ulpi_regadd_insert(ulpi, 0x5);  //ctrl reg
    ulpi = omap44xx_ehci_insnreg05_ulpi_rdwrdata_insert(ulpi, (0x1 << 5));

    omap44xx_ehci_insnreg05_ulpi_wr(&ehci_base, ulpi);

    while (omap44xx_ehci_insnreg05_ulpi_control_rdf(&ehci_base)) {
        printf("%c", 0xE);
    }

    try_again:
    /* wait till reset is done */
    ulpi = omap44xx_ehci_insnreg05_ulpi_opsel_insert(ulpi,
            omap44xx_ehci_OPSEL_3);
    ulpi = omap44xx_ehci_insnreg05_ulpi_rdwrdata_insert(ulpi, 0x0);
    omap44xx_ehci_insnreg05_ulpi_wr(&ehci_base, ulpi);

    while (omap44xx_ehci_insnreg05_ulpi_control_rdf(&ehci_base)) {
        printf("%c", 0xE);
    }
    if (omap44xx_ehci_insnreg05_ulpi_rdwrdata_rdf(&ehci_base) & (0x1 << 5)) {
        goto try_again;
    }

    /* read the debug register */
    ulpi = omap44xx_ehci_insnreg05_ulpi_regadd_insert(ulpi, 0x15);
    omap44xx_ehci_insnreg05_ulpi_wr(&ehci_base, ulpi);

    while (omap44xx_ehci_insnreg05_ulpi_control_rdf(&ehci_base)) {
        printf("%c", 0xE);
    }

    uint8_t line_state = omap44xx_ehci_insnreg05_ulpi_rdwrdata_rdf(&ehci_base) & 0x1;
    printf("  > ULPI line state = %s\n",
            line_state ? "Connected" : "Disconnected");
    assert(line_state);

    printf("done.\n");
}

static void prcm_init(void)
{
    printf("prcm_init()...\n");

    printf("  > CM_SYS_CLKSEL=38.4MHz \n");
    /*
     * Set the system clock to 38.4 MHz
     * CM_SYS_CLKSEL = 0x7
     */

    omap44xx_ckgen_prm_cm_sys_clksel_wr(&ckgen_base,
            omap44xx_ckgen_prm_SYS_CLKSEL_7);

    if (!omap44xx_ckgen_prm_cm_sys_clksel_rd(&ckgen_base)) {
        printf("WARNING: Could not set SYS_CLK\n");
        return;
    }

    /* ALTCLKSRC in SRCM*/
    omap44xx_scrm_altclksrc_t altclk = omap44xx_scrm_altclksrc_default;
    altclk = omap44xx_scrm_altclksrc_mode_insert(altclk, omap44xx_scrm_MODE_1);
    altclk = omap44xx_scrm_altclksrc_enable_int_insert(altclk, 0x1);
    altclk = omap44xx_scrm_altclksrc_enable_ext_insert(altclk, 0x1);
    omap44xx_scrm_altclksrc_wr(&srcm_base, altclk);

    printf("  > Enabling L4PER interconnect clock\n");
    /* CM_L4PER_CLKSTCTRL */
    omap44xx_l4per_cm2_cm_l4per_clkstctrl_clktrctrl_wrf(&l4per_base, 0x2);

    printf("  > Enabling GPIOi clocks\n");
    /* CM_L4PER_GPIO2_CLKCTRL */
    omap44xx_l4per_cm2_cm_l4per_gpio2_clkctrl_modulemode_wrf(&l4per_base, 0x1);
    /* CM_L4PER_GPIO3_CLKCTRL */
    omap44xx_l4per_cm2_cm_l4per_gpio3_clkctrl_modulemode_wrf(&l4per_base, 0x1);
    /* CM_L4PER_GPIO4_CLKCTRL */
    omap44xx_l4per_cm2_cm_l4per_gpio4_clkctrl_modulemode_wrf(&l4per_base, 0x1);
    /* CM_L4PER_GPIO5_CLKCTRL */
    omap44xx_l4per_cm2_cm_l4per_gpio5_clkctrl_modulemode_wrf(&l4per_base, 0x1);
    /* CM_L4PER_GPIO6_CLKCTRL */
    omap44xx_l4per_cm2_cm_l4per_gpio6_clkctrl_modulemode_wrf(&l4per_base, 0x1);
    /* CM_L4PER_HDQ1W_CLKCTRL */
    omap44xx_l4per_cm2_cm_l4per_hdq1w_clkctrl_modulemode_wrf(&l4per_base, 0x2);

    printf("  > Enabling L3INIT USB clocks\n");
    /* CM_L3INIT_HSI_CLKCTRL */
    omap44xx_l3init_cm2_cm_l3init_hsi_clkctrl_modulemode_wrf(&l3init_base, 0x1);

    /* CM_L3INIT_HSUSBHOST_CLKCTRL */
    omap44xx_l3init_cm2_cm_l3init_hsusbhost_clkctrl_t hsusb_cm = 0x0;
    hsusb_cm = omap44xx_l3init_cm2_cm_l3init_hsusbhost_clkctrl_clksel_utmi_p1_insert(
            hsusb_cm, 0x3);
    hsusb_cm = omap44xx_l3init_cm2_cm_l3init_hsusbhost_clkctrl_modulemode_insert(
            hsusb_cm, 0x2);
    hsusb_cm |= 0xFF00;  // all clocks
    omap44xx_l3init_cm2_cm_l3init_hsusbhost_clkctrl_wr(&l3init_base, hsusb_cm);

    /* CM_L3INIT_HSUSBOTG_CLKCTRL */
    omap44xx_l3init_cm2_cm_l3init_hsusbotg_clkctrl_modulemode_wrf(&l3init_base,
            0x1);

    /* CM_L3INIT_HSUSBTLL_CLKCTRL */
    omap44xx_l3init_cm2_cm_l3init_hsusbtll_clkctrl_t usbtll_cm = 0x0;
    usbtll_cm = omap44xx_l3init_cm2_cm_l3init_hsusbtll_clkctrl_modulemode_insert(
            usbtll_cm, 0x1);
    usbtll_cm = omap44xx_l3init_cm2_cm_l3init_hsusbtll_clkctrl_optfclken_usb_ch0_clk_insert(
            usbtll_cm, 0x1);
    usbtll_cm = omap44xx_l3init_cm2_cm_l3init_hsusbtll_clkctrl_optfclken_usb_ch1_clk_insert(
            usbtll_cm, 0x1);
    omap44xx_l3init_cm2_cm_l3init_hsusbtll_clkctrl_wr(&l3init_base, usbtll_cm);

    /* CM_L3INIT_FSUSB_CLKCTRL */
    omap44xx_l3init_cm2_cm_l3init_fsusb_clkctrl_modulemode_wrf(&l3init_base,
            0x2);
    /* CM_L3INIT_USBPHY_CLKCTRL */
    omap44xx_l3init_cm2_cm_l3init_usbphy_clkctrl_wr(&l3init_base, 0x301);

    printf("done.\n");
}

static void set_muxconf_regs(void)
{
    printf("set_muxconf_regs()...");

    /* CONTROL_PADCONF_CORE_SYSCONFIG */
    omap44xx_sysctrl_padconf_core_control_padconf_core_sysconfig_ip_sysconfig_idlemode_wrf(
            &sysctrl_padconf_core_base, 0x1);

    /* CONTROL_PADCONF_WKUP_SYSCONFIG */
    omap44xx_sysctrl_padconf_wkup_control_padconf_wkup_sysconfig_ip_sysconfig_idlemode_wrf(
            &sysctrl_padconf_wkup_base, 0x1);

    /* USBB1_CLK */
    omap44xx_sysctrl_padconf_core_control_core_pad0_cam_globalreset_pad1_usbb1_ulpitll_clk_t ulpitll;
    ulpitll = omap44xx_sysctrl_padconf_core_control_core_pad0_cam_globalreset_pad1_usbb1_ulpitll_clk_rd(
            &sysctrl_padconf_core_base) & 0x0000FFFF;
    ulpitll = omap44xx_sysctrl_padconf_core_control_core_pad0_cam_globalreset_pad1_usbb1_ulpitll_clk_usbb1_ulpitll_clk_inputenable_insert(
            ulpitll, 0x1);
    ulpitll = omap44xx_sysctrl_padconf_core_control_core_pad0_cam_globalreset_pad1_usbb1_ulpitll_clk_usbb1_ulpitll_clk_pulludenable_insert(
            ulpitll, 0x1);
    ulpitll = omap44xx_sysctrl_padconf_core_control_core_pad0_cam_globalreset_pad1_usbb1_ulpitll_clk_usbb1_ulpitll_clk_muxmode_insert(
            ulpitll, 0x4);
    omap44xx_sysctrl_padconf_core_control_core_pad0_cam_globalreset_pad1_usbb1_ulpitll_clk_wr(
            &sysctrl_padconf_core_base, ulpitll);

    /* USBB1_STP / USBB1_DIR */
    omap44xx_sysctrl_padconf_core_control_core_pad0_usbb1_ulpitll_stp_pad1_usbb1_ulpitll_dir_t usb_dir = 0x0;
    usb_dir = omap44xx_sysctrl_padconf_core_control_core_pad0_usbb1_ulpitll_stp_pad1_usbb1_ulpitll_dir_usbb1_ulpitll_stp_muxmode_insert(
            usb_dir, 0x4);
    usb_dir = omap44xx_sysctrl_padconf_core_control_core_pad0_usbb1_ulpitll_stp_pad1_usbb1_ulpitll_dir_usbb1_ulpitll_dir_muxmode_insert(
            usb_dir, 0x4);
    usb_dir = omap44xx_sysctrl_padconf_core_control_core_pad0_usbb1_ulpitll_stp_pad1_usbb1_ulpitll_dir_usbb1_ulpitll_dir_inputenable_insert(
            usb_dir, 0x1);
    usb_dir = omap44xx_sysctrl_padconf_core_control_core_pad0_usbb1_ulpitll_stp_pad1_usbb1_ulpitll_dir_usbb1_ulpitll_dir_pulludenable_insert(
            usb_dir, 0x1);
    omap44xx_sysctrl_padconf_core_control_core_pad0_usbb1_ulpitll_stp_pad1_usbb1_ulpitll_dir_wr(
            &sysctrl_padconf_core_base, usb_dir);

    /* this values are used for all the 8 data lines */
    uint32_t usb_dat = 0x0;
    usb_dat = omap44xx_sysctrl_padconf_core_control_core_pad0_usbb1_ulpitll_nxt_pad1_usbb1_ulpitll_dat0_usbb1_ulpitll_dat0_muxmode_insert(
            usb_dat, 0x4);
    usb_dat = omap44xx_sysctrl_padconf_core_control_core_pad0_usbb1_ulpitll_nxt_pad1_usbb1_ulpitll_dat0_usbb1_ulpitll_nxt_muxmode_insert(
            usb_dat, 0x4);
    usb_dat = omap44xx_sysctrl_padconf_core_control_core_pad0_usbb1_ulpitll_nxt_pad1_usbb1_ulpitll_dat0_usbb1_ulpitll_dat0_inputenable_insert(
            usb_dat, 0x1);
    usb_dat = omap44xx_sysctrl_padconf_core_control_core_pad0_usbb1_ulpitll_nxt_pad1_usbb1_ulpitll_dat0_usbb1_ulpitll_nxt_inputenable_insert(
            usb_dat, 0x1);
    usb_dat = omap44xx_sysctrl_padconf_core_control_core_pad0_usbb1_ulpitll_nxt_pad1_usbb1_ulpitll_dat0_usbb1_ulpitll_dat0_pulludenable_insert(
            usb_dat, 0x1);
    usb_dat = omap44xx_sysctrl_padconf_core_control_core_pad0_usbb1_ulpitll_nxt_pad1_usbb1_ulpitll_dat0_usbb1_ulpitll_nxt_pulludenable_insert(
            usb_dat, 0x1);

    /* USBB1_DAT0 / USBB1_NXT */
    omap44xx_sysctrl_padconf_core_control_core_pad0_usbb1_ulpitll_nxt_pad1_usbb1_ulpitll_dat0_wr(
            &sysctrl_padconf_core_base, usb_dat);

    /* USBB1_DAT1 / USBB1_DAT2 */
    omap44xx_sysctrl_padconf_core_control_core_pad0_usbb1_ulpitll_dat1_pad1_usbb1_ulpitll_dat2_wr(
            &sysctrl_padconf_core_base, usb_dat);

    /* USBB1_DAT3 / USBB1_DAT4 */
    omap44xx_sysctrl_padconf_core_control_core_pad0_usbb1_ulpitll_dat3_pad1_usbb1_ulpitll_dat4_wr(
            &sysctrl_padconf_core_base, usb_dat);

    /* USBB1_DAT5 / USBB1_DAT6 */
    omap44xx_sysctrl_padconf_core_control_core_pad0_usbb1_ulpitll_dat5_pad1_usbb1_ulpitll_dat6_wr(
            &sysctrl_padconf_core_base, usb_dat);

    /* USBB1_DAT7 */
    omap44xx_sysctrl_padconf_core_control_core_pad0_usbb1_ulpitll_dat7_pad1_usbb1_hsic_data_t usb_dat7;
    usb_dat7 = omap44xx_sysctrl_padconf_core_control_core_pad0_usbb1_ulpitll_dat7_pad1_usbb1_hsic_data_rd(
            &sysctrl_padconf_core_base) & 0xFFFF0000;
    usb_dat7 = omap44xx_sysctrl_padconf_core_control_core_pad0_usbb1_ulpitll_dat7_pad1_usbb1_hsic_data_usbb1_ulpitll_dat7_muxmode_insert(
            usb_dat7, 0x4);
    usb_dat7 = omap44xx_sysctrl_padconf_core_control_core_pad0_usbb1_ulpitll_dat7_pad1_usbb1_hsic_data_usbb1_ulpitll_dat7_pulludenable_insert(
            usb_dat7, 0x1);
    usb_dat7 = omap44xx_sysctrl_padconf_core_control_core_pad0_usbb1_ulpitll_dat7_pad1_usbb1_hsic_data_usbb1_ulpitll_dat7_inputenable_insert(
            usb_dat7, 0x1);
    omap44xx_sysctrl_padconf_core_control_core_pad0_usbb1_ulpitll_dat7_pad1_usbb1_hsic_data_wr(
            &sysctrl_padconf_core_base, usb_dat7);

    printf("done\n");
}

/**
 * \brief Continue kernel initialization in kernel address space.
 *
 * This function resets paging to map out low memory and map in physical
 * address space, relocating all remaining data structures. It sets up exception handling,
 * initializes devices and enables interrupts. After that it
 * calls arm_kernel_startup(), which should not return (if it does, this function
 * halts the kernel).
 */
static void __attribute__ ((noinline,noreturn)) text_init(void)
{
    errval_t errval;

    if ((glbl_core_data->multiboot_flags & MULTIBOOT_INFO_FLAG_HAS_MMAP)) {
        // BSP core: set final page tables
        struct arm_coredata_mmap *mmap = (struct arm_coredata_mmap *)
            local_phys_to_mem(glbl_core_data->mmap_addr);
        paging_arm_reset(mmap->base_addr, mmap->length);
        //printf("paging_arm_reset: base: 0x%"PRIx64", length: 0x%"PRIx64".\n", mmap->base_addr, mmap->length);
    } else {
        // AP core
        //  FIXME: Not sure what to do, so map the whole memory for now
        paging_arm_reset(PHYS_MEMORY_START, 0x40000000);
    }

    exceptions_init();

    //printf("invalidate cache\n");
    cp15_invalidate_i_and_d_caches_fast();
    //printf("invalidate TLB\n");
    cp15_invalidate_tlb();

    kcb_current = (struct kcb *)
        local_phys_to_mem((lpaddr_t) kcb_current);

    //printf("startup_early\n");
    kernel_startup_early();
    //printf("kernel_startup_early done!\n");

    //initialize console
    serial_init(serial_console_port, true);
    spinlock_init();

    printf("Barrelfish CPU driver starting on ARMv7 OMAP44xx"
            " Board id 0x%08"PRIx32"\n", hal_get_board_id());
    printf("The address of paging_map_kernel_section is %p\n",
            paging_map_kernel_section);

    errval = serial_debug_init();
    if (err_is_fail(errval)) {
        printf("Failed to initialize debug port: %d", serial_debug_port);
    }

    if (my_core_id != hal_get_cpu_id()) {
        printf("** setting my_core_id (="PRIuCOREID") to match hal_get_cpu_id() (=%u)\n");
        my_core_id = hal_get_cpu_id();
    }

    // Test MMU by remapping the device identifier and reading it using a
    // virtual address
    lpaddr_t id_code_section = OMAP44XX_MAP_L4_CFG_SYSCTRL_GENERAL_CORE
            & ~ARM_L1_SECTION_MASK;
    lvaddr_t id_code_remapped = paging_map_device(id_code_section,
            ARM_L1_SECTION_BYTES);
    omap44xx_id_t id;
    omap44xx_id_initialize(&id,
            (mackerel_addr_t) (id_code_remapped
                    + (OMAP44XX_MAP_L4_CFG_SYSCTRL_GENERAL_CORE
                            & ARM_L1_SECTION_MASK)));

    char buf[200];
    omap44xx_id_code_pr(buf, 200, &id);
    printf("Using MMU, %s", buf);

    gic_init();
    printf("gic_init done\n");

    if (hal_cpu_is_bsp()) {

        scu_initialize();
        uint32_t omap_num_cores = scu_get_core_count();
        printf("Number of cores in system: %"PRIu32"\n", omap_num_cores);

        // ARM Cortex A9 TRM section 2.1
        if (omap_num_cores > 4)
            panic("ARM SCU doesn't support more than 4 cores!");

        // init SCU if more than one core present
        if (omap_num_cores > 1) {
            scu_enable();
        }
    }

    gt_init();
    tsc_init();
    printf("tsc_init done --\n");
#ifndef __gem5__
    enable_cycle_counter_user_access();
    reset_cycle_counter();
#endif

    coreboot_set_spawn_handler(CPU_ARM7, start_aps_arm_start);

    arm_kernel_startup();
}

/**
 * Use Mackerel to print the identification from the system
 * configuration block.
 */
static void print_system_identification(void)
{
    char buf[800];
    omap44xx_id_t id;
    omap44xx_id_initialize(&id,
            (mackerel_addr_t) OMAP44XX_MAP_L4_CFG_SYSCTRL_GENERAL_CORE);
    omap44xx_id_pr(buf, 799, &id);
    printf("%s", buf);
    omap44xx_id_codevals_prtval(buf, 799, omap44xx_id_code_rawrd(&id));
    printf("Device is a %s\n", buf);
}

static size_t bank_size(int bank, lpaddr_t base)
{
    int rowbits;
    int colbits;
    int rowsize;
    omap44xx_emif_t emif;
    omap44xx_emif_initialize(&emif, (mackerel_addr_t)base);

    if (!omap44xx_emif_status_phy_dll_ready_rdf(&emif)) {
        printf("EMIF%d doesn't seem to have any DDRAM attached.\n", bank);
        return 0;
    }

    rowbits = omap44xx_emif_sdram_config_rowsize_rdf(&emif) + 9;
    colbits = omap44xx_emif_sdram_config_pagesize_rdf(&emif) + 9;
    rowsize = omap44xx_emif_sdram_config2_rdbsize_rdf(&emif) + 5;

    printf("EMIF%d: ready, %d-bit rows, %d-bit cols, %d-byte row buffer\n",
            bank, rowbits, colbits, 1<<rowsize);

    return (1 << (rowbits + colbits + rowsize));
}

static void size_ram(void)
{
    size_t sz = 0;
    sz = bank_size(1, OMAP44XX_MAP_EMIF1) + bank_size(2, OMAP44XX_MAP_EMIF2);
    printf("We seem to have 0x%08lx bytes of DDRAM: that's %s.\n",
            sz, sz == 0x40000000 ? "about right" : "unexpected" );
}

/*
 * Does work for both LEDs now.
 */
static void set_leds(void)
{
    uint32_t r, nr;
    omap44xx_gpio_t g;
    //char buf[8001];

    printf("Flashing LEDs\n");

    omap44xx_gpio_initialize(&g, (mackerel_addr_t) OMAP44XX_MAP_L4_WKUP_GPIO1);
    // Output enable
    r = omap44xx_gpio_oe_rd(&g) & (~(1 << 8));
    omap44xx_gpio_oe_wr(&g, r);
    // Write data out
    r = omap44xx_gpio_dataout_rd(&g) & (~(1 << 8));
    nr = r | (1 << 8);
    for (int i = 0; i < 5; i++) {
        omap44xx_gpio_dataout_wr(&g, r);
        for (int j = 0; j < 2000; j++) {
            printf("%c", 0xE);
        }
        omap44xx_gpio_dataout_wr(&g, nr);
        for (int j = 0; j < 2000; j++) {
            printf("%c", 0xE);
        }
    }

    omap44xx_gpio_initialize(&g, (mackerel_addr_t) OMAP44XX_MAP_L4_PER_GPIO4);

    /*
     * TODO: write as mackerel
     */
    volatile uint32_t *pad_mux = (uint32_t *) 0x4A1000F4;
    *pad_mux = ((*pad_mux) & ~(0x7 << 16)) | (0x3 << 16);

    // Output enable
    r = omap44xx_gpio_oe_rd(&g) & (~(1 << 14));
    omap44xx_gpio_oe_wr(&g, r);
    // Write data out
    r = omap44xx_gpio_dataout_rd(&g);
    nr = r | (1 << 14);
    for (int i = 0; i < 5; i++) {
        omap44xx_gpio_dataout_wr(&g, r);
        for (int j = 0; j < 2000; j++) {
            printf("%c", 0xE);
        }
        omap44xx_gpio_dataout_wr(&g, nr);
        for (int j = 0; j < 2000; j++) {
            printf("%c", 0xE);
        }
    }
}

/**
 * Entry point called from boot.S for bootstrap processor.
 * if is_bsp == true, then pointer points to multiboot_info
 * else pointer points to a global struct
 */
void arch_init(void *pointer)
{

    serial_early_init(serial_console_port);
    spinlock_early_init();//from here on we can safely use printf

    if (hal_cpu_is_bsp()) {
        struct multiboot_info *mb = pointer;

        memset(glbl_core_data, 0, sizeof(struct arm_core_data));

        size_t max_addr = max(multiboot_end_addr(mb), (uintptr_t)&kernel_final_byte);
        glbl_core_data->start_free_ram = ROUND_UP(max_addr, BASE_PAGE_SIZE);
        glbl_core_data->mods_addr = mb->mods_addr;
        glbl_core_data->mods_count = mb->mods_count;
        glbl_core_data->cmdline = mb->cmdline;
        glbl_core_data->mmap_length = mb->mmap_length;
        glbl_core_data->mmap_addr = mb->mmap_addr;
        glbl_core_data->multiboot_flags = mb->flags;

        memset(&global->locks, 0, sizeof(global->locks));

    } else {
        global = (struct global *)GLOBAL_VBASE;
        // zeroing locks for the app core seems bogus to me --AKK
        //memset(&global->locks, 0, sizeof(global->locks));

        // our core data (struct arm_core_data) is placed one page before the
        // first byte of the kernel image
        glbl_core_data = (struct arm_core_data *)
                            ((lpaddr_t)&kernel_first_byte - BASE_PAGE_SIZE);
        glbl_core_data->cmdline = (lpaddr_t)&glbl_core_data->kernel_cmdline;
        kcb_current = (struct kcb*) (lpaddr_t)glbl_core_data->kcb;
        my_core_id = glbl_core_data->dst_core_id;

        // tell BSP that we are started up
        // See Section 27.4.4 in the OMAP44xx manual for how this should work.
        // we do this early, to avoid having to map the registers
        lpaddr_t aux_core_boot_0 = AUX_CORE_BOOT_0;
        lpaddr_t ap_wait = AP_WAIT_PHYS;

        *((volatile lvaddr_t *)aux_core_boot_0) = 2<<2;
        //__sync_synchronize();
        *((volatile lvaddr_t *)ap_wait) = AP_STARTED;
    }

    // XXX: print kernel address for debugging with gdb
    printf("Barrelfish OMAP44xx CPU driver starting at addr 0x%"PRIxLVADDR" on core %"PRIuCOREID"\n",
            local_phys_to_mem((lpaddr_t)&kernel_first_byte), my_core_id);

    if (hal_cpu_is_bsp()) {
        print_system_identification();
        size_ram();
    }


    /*
     * Pandaboard-related USB setup
     * XXX - this really shouldn't be in the kernel
     */
    if (hal_cpu_is_bsp()) {
        printf("-------------------------\nUSB Host initialization\n");
        omap44xx_hsusbhost_initialize(&hsusbhost_base,
                (mackerel_addr_t) OMAP44XX_HSUSBHOST);
        omap44xx_usbtllhs_config_initialize(&usbtllhs_config_base,
                (mackerel_addr_t) OMAP44XX_USBTLLHS_CONFIG);
        omap44xx_scrm_initialize(&srcm_base, (mackerel_addr_t) OMAP44XX_SCRM);
        omap44xx_sysctrl_padconf_wkup_initialize(&sysctrl_padconf_wkup_base,
                (mackerel_addr_t) OMAP44XX_SYSCTRL_PADCONF_WKUP);
        omap44xx_sysctrl_padconf_core_initialize(&sysctrl_padconf_core_base,
                (mackerel_addr_t) OMAP44XX_SYSCTRL_PADCONF_CORE);
        omap44xx_gpio_initialize(&gpio_1_base,
                (mackerel_addr_t) OMAP44XX_MAP_L4_WKUP_GPIO1);
        omap44xx_gpio_initialize(&gpio_2_base,
                (mackerel_addr_t) OMAP44XX_MAP_L4_PER_GPIO2);
        omap44xx_ehci_initialize(&ehci_base, (mackerel_addr_t) OMAP44XX_EHCI);

        omap44xx_ckgen_prm_initialize(&ckgen_base,
                (mackerel_addr_t) OMAP44XX_CKGEN_PRM);
        omap44xx_l4per_cm2_initialize(&l4per_base,
                (mackerel_addr_t) OMAP44XX_L4PER_CM2);
        omap44xx_l3init_cm2_initialize(&l3init_base,
                (mackerel_addr_t) OMAP44XX_L3INIT_CM2);
        prcm_init();
        set_muxconf_regs();
        usb_power_on();
        printf("-------------------------\n");
    }

    if (0) {
        set_leds();
    }

    paging_init();
    cp15_enable_mmu();
    cp15_enable_alignment();
    printf("MMU enabled\n");

    text_init();
}
