# ğŸ” AES-128 Encryption & Decryption Implementation

<div align="center">

[![License: MIT](https://img.shields.io/badge/License-MIT-brightgreen.svg?style=for-the-badge&logo=opensourceinitiative&logoColor=white)](https://opensource.org/licenses/MIT)
[![GitHub stars](https://img.shields.io/github/stars/Ardhish2210/AES128-EncryptionDecryption-Verilog.svg?style=for-the-badge&logo=github&logoColor=white&color=gold)](https://github.com/Ardhish2210/AES128-EncryptionDecryption-Verilog/stargazers)
[![GitHub forks](https://img.shields.io/github/forks/Ardhish2210/AES128-EncryptionDecryption-Verilog.svg?style=for-the-badge&logo=github&logoColor=white&color=ff69b4)](https://github.com/Ardhish2210/AES128-EncryptionDecryption-Verilog/network)
[![Verilog](https://img.shields.io/badge/Verilog-HDL-blue.svg?style=for-the-badge&logo=v&logoColor=white)](https://www.verilog.com/)
[![AES](https://img.shields.io/badge/AES-128-red.svg?style=for-the-badge&logo=lock&logoColor=white)](https://en.wikipedia.org/wiki/Advanced_Encryption_Standard)

</div>

## ğŸ¯ Table of Contents

<div align="center">

| ğŸ” **Section** | ğŸ“ **Description** |
|:-------------:|:-------------------|
| [ğŸ” Overview](#-overview) | Understanding AES-128 Implementation |
| [âœ¨ Features](#-features) | What's Included in This Repo |
| [ğŸ”„ Algorithm Flow](#-algorithm-flow) | Visual Encryption/Decryption Process |
| [ğŸ“ File Structure](#-file-structure) | Project Organization |
| [ğŸš€ Getting Started](#-getting-started) | Quick Setup Guide |
| [ğŸ’¡ Usage](#-usage) | Code Examples & Implementation |
| [ğŸ“Š Simulation Results](#-simulation-results) | Waveform Analysis |
| [ğŸ§ª Testing](#-testing) | Test Bench Information |
| [ğŸ“– Technical Documentation](#-technical-documentation) | Deep Dive into AES |
| [ğŸ¤ Contributing](#-contributing) | Join the Development |
| [ğŸ“ License](#-license) | Legal Information |

</div>

## ğŸ” Overview

This repository contains a complete implementation of the Advanced Encryption Standard (AES) with 128-bit key length in Verilog HDL. AES-128 is a symmetric block cipher that encrypts data in 128-bit blocks using a 128-bit key through 10 rounds of cryptographic operations.

**Key Specifications:**
- ğŸ”¢ **Block Size:** 128 bits (16 bytes)
- ğŸ”‘ **Key Size:** 128 bits (16 bytes)
- ğŸ”„ **Rounds:** 10 rounds
- âš™ï¸ **Algorithm Type:** Symmetric Block Cipher
- ğŸ› ï¸ **Implementation:** Verilog HDL

## âœ¨ Features

- âœ… **Complete AES-128 Encryption**: Full encryption pipeline with all 10 rounds
- âœ… **Complete AES-128 Decryption**: Full decryption pipeline with inverse operations
- âœ… **Modular Design**: Separate modules for each AES operation
- âœ… **Key Expansion**: Dedicated key schedule implementation
- âœ… **Core AES Operations**: SubBytes, ShiftRows, MixColumns, AddRoundKey
- âœ… **Inverse Operations**: All inverse transformations for decryption
- âœ… **Comprehensive Test Benches**: Separate test benches for encryption and decryption
- âœ… **Waveform Analysis**: Visual simulation results
- âœ… **NIST Compliant**: Follows official AES specification
- âœ… **Well Documented**: Clear code structure and comments

## ğŸ”„ Algorithm Flow

### ğŸ” Encryption Process
```mermaid
flowchart LR
    A["ğŸ”¤ 128-bit<br/>Plaintext"] --> B["ğŸ”‘ Key<br/>Expansion"]
    B --> C["âš¡ Initial Round<br/>AddRoundKey"]
    C --> D["ğŸ”„ Rounds 1-9"]
    D --> E["ğŸ”„ SubBytes"]
    E --> F["â†©ï¸ ShiftRows"]
    F --> G["ğŸ§® MixColumns"]
    G --> H["ğŸ”‘ AddRoundKey"]
    H --> I{"ğŸ”„ More<br/>Rounds?"}
    I -->|"âœ… Yes"| D
    I -->|"âŒ No"| J["ğŸ Final Round 10"]
    J --> K["ğŸ”„ SubBytes"]
    K --> L["â†©ï¸ ShiftRows"]
    L --> M["ğŸ”‘ AddRoundKey"]
    M --> N["ğŸ”’ 128-bit<br/>Ciphertext"]
    
    style A fill:#e1f5fe,stroke:#01579b,stroke-width:3px
    style N fill:#f3e5f5,stroke:#4a148c,stroke-width:3px
    style B fill:#fff3e0,stroke:#e65100,stroke-width:2px
    style D fill:#e8f5e8,stroke:#2e7d32,stroke-width:2px
    style J fill:#fff8e1,stroke:#f57f17,stroke-width:2px
    style I fill:#fce4ec,stroke:#c2185b,stroke-width:2px
```

### ğŸ”“ Decryption Process
```mermaid
flowchart LR
    A["ğŸ”’ 128-bit<br/>Ciphertext"] --> B["ğŸ”‘ Key<br/>Expansion"]
    B --> C["âš¡ Initial Round<br/>AddRoundKey"]
    C --> D["ğŸ”„ Rounds 9-1"]
    D --> E["â†ªï¸ InvShiftRows"]
    E --> F["ğŸ”„ InvSubBytes"]
    F --> G["ğŸ”‘ AddRoundKey"]
    G --> H["ğŸ§® InvMixColumns"]
    H --> I{"ğŸ”„ More<br/>Rounds?"}
    I -->|"âœ… Yes"| D
    I -->|"âŒ No"| J["ğŸ Final Round 0"]
    J --> K["â†ªï¸ InvShiftRows"]
    K --> L["ğŸ”„ InvSubBytes"]
    L --> M["ğŸ”‘ AddRoundKey"]
    M --> N["ğŸ”¤ 128-bit<br/>Plaintext"]
    
    style A fill:#f3e5f5,stroke:#4a148c,stroke-width:3px
    style N fill:#e1f5fe,stroke:#01579b,stroke-width:3px
    style B fill:#fff3e0,stroke:#e65100,stroke-width:2px
    style D fill:#ffebee,stroke:#c62828,stroke-width:2px
    style J fill:#fff8e1,stroke:#f57f17,stroke-width:2px
    style I fill:#fce4ec,stroke:#c2185b,stroke-width:2px
```

## ğŸ“ File Structure

### ğŸ“‚ Project Organization
```
AES128-EncryptionDecryption-Verilog/
â”œâ”€â”€ ğŸ“ AES128_Encryption/           # ğŸ” Encryption Implementation
â”‚   â”œâ”€â”€ ğŸ”§ AES128_encryption.v      # Main encryption module
â”‚   â”œâ”€â”€ ğŸ”§ AES128_encryption_tb.v   # Encryption test bench
â”‚   â”œâ”€â”€ ğŸ”§ add_round_key.v          # AddRoundKey operation
â”‚   â”œâ”€â”€ ğŸ”§ aes_sbox.v               # AES S-Box implementation
â”‚   â”œâ”€â”€ ğŸ”§ encrypt_round.v          # Single encryption round
â”‚   â”œâ”€â”€ ğŸ”§ key_expansion.v          # Key schedule generation
â”‚   â”œâ”€â”€ ğŸ”§ mix_columns.v            # MixColumns transformation
â”‚   â”œâ”€â”€ ğŸ”§ shift_rows.v             # ShiftRows transformation
â”‚   â”œâ”€â”€ ğŸ”§ sub_bytes.v              # SubBytes transformation
â”‚   â”œâ”€â”€ ğŸ”§ sub_words.v              # SubWord operation for key expansion
â”‚   â””â”€â”€ ğŸ“ˆ AES_encryption_waveform.png # Encryption simulation results
â”œâ”€â”€ ğŸ“ AES128_Decryption/           # ğŸ”“ Decryption Implementation
â”‚   â”œâ”€â”€ ğŸ”§ AES128_decryption.v      # Main decryption module
â”‚   â”œâ”€â”€ ğŸ”§ AES128_decryption_tb.v   # Decryption test bench
â”‚   â”œâ”€â”€ ğŸ”§ add_round_key.v          # AddRoundKey operation
â”‚   â”œâ”€â”€ ğŸ”§ decrypt_round.v          # Single decryption round
â”‚   â”œâ”€â”€ ğŸ”§ inverse_MixColumns.v     # Inverse MixColumns transformation
â”‚   â”œâ”€â”€ ğŸ”§ inverse_ShiftRows.v      # Inverse ShiftRows transformation
â”‚   â”œâ”€â”€ ğŸ”§ inverse_SubBytes.v       # Inverse SubBytes transformation
â”‚   â”œâ”€â”€ ğŸ”§ inverse_sbox.v           # Inverse S-Box implementation
â”‚   â”œâ”€â”€ ğŸ”§ key_expansion.v          # Key schedule generation
â”‚   â””â”€â”€ ğŸ“ˆ AES_decryption_waveform.png # Decryption simulation results
â”œâ”€â”€ ğŸ“– nist.fips.197.pdf            # Official AES specification
â”œâ”€â”€ ğŸ“ README.md                    # This comprehensive guide
â””â”€â”€ ğŸ“„ LICENSE                      # MIT License
```

### ğŸ¯ Module Breakdown

#### ğŸ” Encryption Modules
| Module | Purpose | Location |
|--------|---------|----------|
| `AES128_encryption.v` | ğŸ¯ Top-level encryption controller | `AES128_Encryption/` |
| `encrypt_round.v` | ğŸ”„ Single round encryption logic | `AES128_Encryption/` |
| `key_expansion.v` | ğŸ”‘ 128-bit key expansion to 11 round keys | `AES128_Encryption/` |
| `sub_bytes.v` | ğŸ”„ SubBytes transformation using S-Box | `AES128_Encryption/` |
| `shift_rows.v` | â†©ï¸ ShiftRows transformation | `AES128_Encryption/` |
| `mix_columns.v` | ğŸ§® MixColumns transformation | `AES128_Encryption/` |
| `add_round_key.v` | ğŸ”‘ AddRoundKey XOR operation | `AES128_Encryption/` |
| `aes_sbox.v` | ğŸ“Š AES S-Box lookup table | `AES128_Encryption/` |
| `sub_words.v` | ğŸ”„ SubWord operation for key schedule | `AES128_Encryption/` |

#### ğŸ”“ Decryption Modules
| Module | Purpose | Location |
|--------|---------|----------|
| `AES128_decryption.v` | ğŸ¯ Top-level decryption controller | `AES128_Decryption/` |
| `decrypt_round.v` | ğŸ”„ Single round decryption logic | `AES128_Decryption/` |
| `inverse_SubBytes.v` | ğŸ”„ Inverse SubBytes transformation | `AES128_Decryption/` |
| `inverse_ShiftRows.v` | â†ªï¸ Inverse ShiftRows transformation | `AES128_Decryption/` |
| `inverse_MixColumns.v` | ğŸ§® Inverse MixColumns transformation | `AES128_Decryption/` |
| `inverse_sbox.v` | ğŸ“Š Inverse S-Box lookup table | `AES128_Decryption/` |
| `key_expansion.v` | ğŸ”‘ Key schedule (shared with encryption) | `AES128_Decryption/` |
| `add_round_key.v` | ğŸ”‘ AddRoundKey (same as encryption) | `AES128_Decryption/` |

## ğŸš€ Getting Started

### ğŸ“‹ Prerequisites
- ğŸ”§ **Verilog HDL Simulator**: ModelSim, Vivado, Quartus, or similar
- ğŸ§  **Knowledge**: Basic understanding of cryptography and digital design
- ğŸ’» **Hardware**: Computer capable of running HDL simulation tools

### âš¡ Quick Start
1. **ğŸ“¥ Clone the Repository**
   ```bash
   git clone https://github.com/Ardhish2210/AES128-EncryptionDecryption-Verilog.git
   cd AES128-EncryptionDecryption-Verilog
   ```

2. **ğŸ” For Encryption Testing**
   ```bash
   cd AES128_Encryption
   # Compile all .v files in your simulator
   # Run AES128_encryption_tb.v testbench
   ```

3. **ğŸ”“ For Decryption Testing**
   ```bash
   cd AES128_Decryption
   # Compile all .v files in your simulator
   # Run AES128_decryption_tb.v testbench
   ```

4. **ğŸ“ˆ View Results**
   - Check waveform outputs
   - Verify against expected test vectors
   - Analyze timing and performance

## ğŸ’¡ Usage

### ğŸ” Encryption Example
```verilog
module encryption_example;
    // Test vectors
    reg [127:0] plaintext = 128'h3243f6a8885a308d313198a2e0370734;
    reg [127:0] key = 128'h2b7e151628aed2a6abf7158809cf4f3c;
    wire [127:0] ciphertext;
    
    // Instantiate encryption module
    AES128_encryption encrypt_inst (
        .plaintext(plaintext),
        .key(key),
        .ciphertext(ciphertext)
    );
    
    // Display results
    initial begin
        #100; // Wait for computation
        $display("Plaintext:  %h", plaintext);
        $display("Key:        %h", key);
        $display("Ciphertext: %h", ciphertext);
    end
endmodule
```

### ğŸ”“ Decryption Example
```verilog
module decryption_example;
    // Use ciphertext from encryption
    reg [127:0] ciphertext = 128'h3925841d02dc09fbdc118597196a0b32;
    reg [127:0] key = 128'h2b7e151628aed2a6abf7158809cf4f3c;
    wire [127:0] recovered_plaintext;
    
    // Instantiate decryption module
    AES128_decryption decrypt_inst (
        .ciphertext(ciphertext),
        .key(key),
        .plaintext(recovered_plaintext)
    );
    
    // Verify decryption
    initial begin
        #100; // Wait for computation
        $display("Ciphertext: %h", ciphertext);
        $display("Key:        %h", key);
        $display("Plaintext:  %h", recovered_plaintext);
    end
endmodule
```

## ğŸ“Š Simulation Results

### ğŸ” Encryption Waveform Analysis
![Encryption Simulation](AES128_Encryption/AES_encryption_waveform.png)

**Key Observations:**
- â±ï¸ **Latency**: 10 clock cycles (one per round)
- ğŸ“ˆ **Throughput**: One 128-bit block per 10 cycles
- ğŸ”„ **Round Progress**: Clear visualization of each transformation
- âœ… **Correctness**: Output matches NIST test vectors

### ğŸ”“ Decryption Waveform Analysis
![Decryption Simulation](AES128_Decryption/AES_decryption_waveform.png)

**Key Observations:**
- â±ï¸ **Latency**: 10 clock cycles (inverse rounds)
- ğŸ“ˆ **Throughput**: One 128-bit block per 10 cycles
- ğŸ”„ **Inverse Operations**: Clear visualization of reverse transformations
- âœ… **Correctness**: Recovered plaintext matches original

## ğŸ§ª Testing

### ğŸ“ Test Bench Features
- **ğŸ¯ Comprehensive Coverage**: Tests all AES operations
- **ğŸ“Š NIST Test Vectors**: Validates against official test cases
- **â±ï¸ Timing Analysis**: Measures performance characteristics
- **ğŸ” Debug Support**: Detailed signal monitoring
- **âœ… Automated Verification**: Self-checking test benches

### ğŸ”¬ Test Scenarios
1. **Basic Functionality**: Standard encryption/decryption
2. **Edge Cases**: All-zero, all-one, and random inputs
3. **Key Variations**: Different key patterns and structures
4. **Round-by-Round**: Step-by-step verification
5. **Performance**: Timing and resource utilization

## ğŸ“– Technical Documentation

### ğŸ“š Algorithm Reference
For comprehensive AES-128 algorithm details, refer to the included **`nist.fips.197.pdf`** specification document.

### ğŸ”§ Core Components Deep Dive

#### ğŸ”„ SubBytes Transformation
- **Purpose**: Non-linear byte substitution using S-Box
- **Implementation**: 256-byte lookup table (aes_sbox.v)
- **Input**: 128-bit state
- **Output**: 128-bit transformed state

#### â†©ï¸ ShiftRows Transformation
- **Purpose**: Cyclically shift rows of state matrix
- **Pattern**: Row 0: no shift, Row 1: left 1, Row 2: left 2, Row 3: left 3
- **Implementation**: Bit manipulation and concatenation

#### ğŸ§® MixColumns Transformation
- **Purpose**: Matrix multiplication in Galois Field GF(2â¸)
- **Matrix**: Fixed 4x4 matrix with polynomial coefficients
- **Implementation**: Optimized using XOR operations

#### ğŸ”‘ AddRoundKey Operation
- **Purpose**: XOR state with round key
- **Implementation**: Simple 128-bit XOR operation
- **Usage**: Applied in every round

#### ğŸ—ï¸ Key Expansion
- **Input**: 128-bit original key
- **Output**: 11 round keys (128 bits each)
- **Process**: Rotation, substitution, and XOR with round constants

### âš¡ Performance Metrics
- **ğŸ”„ Encryption Cycles**: 10 cycles
- **ğŸ”„ Decryption Cycles**: 10 cycles
- **ğŸ¯ Throughput**: 12.8 Gbps @ 100MHz
- **ğŸ“Š Resource Usage**: Optimized for FPGA implementation

## ğŸ¤ Contributing

We welcome contributions to improve this AES-128 implementation! ğŸ‰

### ğŸŒŸ How to Contribute
1. **ğŸ´ Fork** the repository
2. **ğŸŒ¿ Create** a feature branch
   ```bash
   git checkout -b feature/amazing-improvement
   ```
3. **ğŸ’» Make** your changes
4. **ğŸ§ª Test** thoroughly
5. **ğŸ“ Commit** with clear messages
   ```bash
   git commit -m "Add: Enhanced key expansion optimization"
   ```
6. **ğŸš€ Push** to your branch
   ```bash
   git push origin feature/amazing-improvement
   ```
7. **ğŸ“‹ Create** a Pull Request

### ğŸ¯ Contribution Areas
- **ğŸ”§ Code Optimization**: Performance improvements
- **ğŸ§ª Testing**: Additional test cases and scenarios
- **ğŸ“– Documentation**: Better explanations and examples
- **ğŸ› Bug Fixes**: Issue resolution and improvements
- **âœ¨ New Features**: Additional AES modes or variants

### ğŸ“‹ Guidelines
- Follow existing code style and structure
- Add comprehensive comments for new code
- Include test cases for new features
- Update documentation as needed
- Ensure all tests pass before submitting

## ğŸ“ License

This project is licensed under the **MIT License** - see the [LICENSE](LICENSE) file for details.

### ğŸ¯ License Summary
- âœ… **Commercial Use**: Permitted
- âœ… **Modification**: Permitted
- âœ… **Distribution**: Permitted
- âœ… **Private Use**: Permitted
- âŒ **Liability**: Not provided
- âŒ **Warranty**: Not provided

---

<div align="center">

### ğŸŒŸ Project Statistics

![GitHub repo size](https://img.shields.io/github/repo-size/Ardhish2210/AES128-EncryptionDecryption-Verilog?style=flat-square)
![GitHub code size](https://img.shields.io/github/languages/code-size/Ardhish2210/AES128-EncryptionDecryption-Verilog?style=flat-square)
![GitHub top language](https://img.shields.io/github/languages/top/Ardhish2210/AES128-EncryptionDecryption-Verilog?style=flat-square)

**ğŸ‘¨â€ğŸ’» Author:** [@Ardhish2210](https://github.com/Ardhish2210)  
**ğŸ“… Last Updated:** July 2025  
**ğŸ”— Repository:** [AES128-EncryptionDecryption-Verilog](https://github.com/Ardhish2210/AES128-EncryptionDecryption-Verilog)

---

â­ **If you found this project helpful, please consider giving it a star!** â­

**ğŸ¤ Questions? Issues? Suggestions?**  
Feel free to open an issue or start a discussion!

</div>
