// Seed: 4037874832
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    output reg id_3
);
  initial begin
    id_3 <= 1;
    id_3 = id_0;
  end
endmodule
