# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../sabiraci.srcs/sources_1/new/add4.vhd" \
"../../../../sabiraci.srcs/sources_1/new/add8.vhd" \
"../../../../sabiraci.srcs/sim_1/new/add8tb.vhd" \

# Do not sort compile order
nosort
