// Seed: 1550605501
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign #id_4 id_1 = id_3;
  assign id_2 = id_4;
  module_0(
      id_3, id_3
  );
  wire id_5;
  id_6(
      .id_0(id_1),
      .id_1(1),
      .id_2(1),
      .id_3(id_1),
      .id_4(1),
      .id_5(id_3),
      .id_6(1'h0 + 1'h0),
      .id_7(1 == id_1 - id_1)
  );
endmodule
