corr_accel_flow_control_loop_pipe_sequential_init
corr_accel_hmul_16ns_16ns_16_2_max_dsp_1
corr_accel_flow_control_loop_pipe_sequential_init
corr_accel_mux_21_16_1_1
corr_accel_mux_83_16_1_1
corr_accel_flow_control_loop_pipe_sequential_init
corr_accel_reg_file_RAM_T2P_BRAM_1R1W
corr_accel_data_m_axi
corr_accel_control_s_axi
recv_data_burst_Pipeline_VITIS_LOOP_40_1
recv_data_burst
compute_Pipeline_VITIS_LOOP_132_1
compute
send_data_burst_Pipeline_VITIS_LOOP_85_1
send_data_burst
corr_accel
