/// Auto-generated register definitions for UART0
/// Device: ATSAME70J19B
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::atmel::same70::atsame70j19b::uart0 {

// ============================================================================
// UART0 - Universal Asynchronous Receiver Transmitter
// Base Address: 0x400E0800
// ============================================================================

/// UART0 Register Structure
struct UART0_Registers {

    /// Control Register
    /// Offset: 0x0000
    /// Access: write-only
    volatile uint32_t CR;

    /// Mode Register
    /// Offset: 0x0004
    volatile uint32_t MR;

    /// Interrupt Enable Register
    /// Offset: 0x0008
    /// Access: write-only
    volatile uint32_t IER;

    /// Interrupt Disable Register
    /// Offset: 0x000C
    /// Access: write-only
    volatile uint32_t IDR;

    /// Interrupt Mask Register
    /// Offset: 0x0010
    /// Access: read-only
    volatile uint32_t IMR;

    /// Status Register
    /// Offset: 0x0014
    /// Access: read-only
    volatile uint32_t SR;

    /// Receive Holding Register
    /// Offset: 0x0018
    /// Access: read-only
    volatile uint32_t RHR;

    /// Transmit Holding Register
    /// Offset: 0x001C
    /// Access: write-only
    volatile uint32_t THR;

    /// Baud Rate Generator Register
    /// Offset: 0x0020
    volatile uint32_t BRGR;

    /// Comparison Register
    /// Offset: 0x0024
    volatile uint32_t CMPR;
    uint8_t RESERVED_0028[188]; ///< Reserved

    /// Write Protection Mode Register
    /// Offset: 0x00E4
    volatile uint32_t WPMR;
};

static_assert(sizeof(UART0_Registers) >= 232, "UART0_Registers size mismatch");

/// UART0 peripheral instance
inline UART0_Registers* UART0() {
    return reinterpret_cast<UART0_Registers*>(0x400E0800);
}

}  // namespace alloy::hal::atmel::same70::atsame70j19b::uart0
