Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May 27 11:50:25 2024
| Host         : DESKTOP-1QQLLU2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cpu_top_control_sets_placed.rpt
| Design       : cpu_top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   260 |
| Unused register locations in slices containing registers |   862 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             114 |           43 |
| No           | No                    | Yes                    |             176 |           53 |
| No           | Yes                   | No                     |             389 |          119 |
| Yes          | No                    | No                     |              48 |           22 |
| Yes          | No                    | Yes                    |            1602 |          802 |
| Yes          | Yes                   | No                     |              41 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal               |                                                   Enable Signal                                                   |                                                      Set/Reset Signal                                                      | Slice Load Count | Bel Load Count |
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_BUFG                                 | wback_inst/x_reg[12][0][0]                                                                                        | idecode_inst/uregister/x[10][24]_i_2_n_0                                                                                   |                1 |              1 |
|  clk_BUFG                                 | wback_inst/x_reg[10][0][0]                                                                                        | idecode_inst/uregister/x[10][24]_i_2_n_0                                                                                   |                1 |              1 |
|  clk_BUFG                                 | wback_inst/x_reg[9][0][0]                                                                                         | idecode_inst/uregister/x[10][24]_i_2_n_0                                                                                   |                1 |              1 |
|  clk_BUFG                                 | wback_inst/x_reg[8][0][0]                                                                                         | idecode_inst/uregister/x[10][24]_i_2_n_0                                                                                   |                1 |              1 |
|  clk_BUFG                                 | wback_inst/x_reg[13][0][0]                                                                                        | idecode_inst/uregister/x[10][24]_i_2_n_0                                                                                   |                1 |              1 |
|  clk_BUFG                                 | wback_inst/x_reg[11][0][0]                                                                                        | idecode_inst/uregister/x[10][24]_i_2_n_0                                                                                   |                1 |              1 |
| ~clk_BUFG                                 | exe_inst/out_ALUResult[31]_i_1_n_0                                                                                | exe_inst/out_ReadData2_reg[0]_0                                                                                            |                1 |              1 |
|  lut/inst/upg_inst/rdStat_BUFG            | lut/inst/upg_inst/upg_wen_o2_out                                                                                  | uart_rst_but/but_posedge                                                                                                   |                1 |              1 |
|  clk_BUFG                                 | wback_inst/x_reg[23][0][0]                                                                                        | idecode_inst/uregister/readData2_reg[7]_0                                                                                  |                2 |              2 |
|  u_but/slow_clk_reg_n_0                   |                                                                                                                   | dmem_inst/out_ecall_a7_reg[0]_0                                                                                            |                1 |              2 |
|  uart_rst_but/slow_clk_reg_n_0            |                                                                                                                   | exe_inst/out_ReadData2_reg[0]_0                                                                                            |                1 |              2 |
|  clk_BUFG                                 | wback_inst/x_reg[30][0][0]                                                                                        | idecode_inst/uregister/readData2_reg[7]_0                                                                                  |                2 |              2 |
|  clk_BUFG                                 | wback_inst/x_reg[25][0][0]                                                                                        | idecode_inst/uregister/readData2_reg[7]_0                                                                                  |                2 |              2 |
|  clk_BUFG                                 | wback_inst/x_reg[24][0][0]                                                                                        | idecode_inst/uregister/readData2_reg[7]_0                                                                                  |                2 |              2 |
|  clk_BUFG                                 |                                                                                                                   | exe_inst/out_ReadData2_reg[0]_0                                                                                            |                1 |              2 |
|  clk_BUFG                                 | wback_inst/x_reg[29][0][0]                                                                                        | idecode_inst/uregister/readData2_reg[7]_0                                                                                  |                2 |              2 |
|  clk_BUFG                                 |                                                                                                                   | dmem_inst/out_ecall_a7_reg[0]_0                                                                                            |                1 |              2 |
|  clk_BUFG                                 | wback_inst/x_reg[20][0][0]                                                                                        | idecode_inst/uregister/readData2_reg[7]_0                                                                                  |                2 |              2 |
|  clk_BUFG                                 | wback_inst/x_reg[27][0][0]                                                                                        | idecode_inst/uregister/readData2_reg[7]_0                                                                                  |                2 |              2 |
|  clk_BUFG                                 | wback_inst/x_reg[15][0][0]                                                                                        | idecode_inst/uregister/x[10][24]_i_2_n_0                                                                                   |                2 |              2 |
|  clk_BUFG                                 | wback_inst/x_reg[28][0][0]                                                                                        | idecode_inst/uregister/readData2_reg[7]_0                                                                                  |                2 |              2 |
|  clk_BUFG                                 | wback_inst/x_reg[21][0][0]                                                                                        | idecode_inst/uregister/readData2_reg[7]_0                                                                                  |                2 |              2 |
|  clk_BUFG                                 | wback_inst/x_reg[19][0][0]                                                                                        | idecode_inst/uregister/readData2_reg[7]_0                                                                                  |                2 |              2 |
|  clk_BUFG                                 | wback_inst/x_reg[14][0][0]                                                                                        | idecode_inst/uregister/x[10][24]_i_2_n_0                                                                                   |                1 |              2 |
|  clk_BUFG                                 | wback_inst/x_reg[26][0][0]                                                                                        | idecode_inst/uregister/readData2_reg[7]_0                                                                                  |                1 |              2 |
|  clk_BUFG                                 | wback_inst/x_reg[18][0][0]                                                                                        | idecode_inst/uregister/readData2_reg[7]_0                                                                                  |                2 |              2 |
|  clk_BUFG                                 | wback_inst/x_reg[22][0][0]                                                                                        | idecode_inst/uregister/readData2_reg[7]_0                                                                                  |                2 |              2 |
|  lut/inst/upg_inst/rdStat_BUFG            |                                                                                                                   | uart_rst_but/but_posedge                                                                                                   |                2 |              2 |
|  clk_BUFG                                 | wback_inst/x_reg[5][0][0]                                                                                         | idecode_inst/uregister/readData2_reg[7]_0                                                                                  |                2 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[15][0][0]                                                                                        | idecode_inst/uregister/readData2_reg[7]_0                                                                                  |                2 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[16][0][0]                                                                                        | idecode_inst/uregister/readData2_reg[7]_0                                                                                  |                3 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[3][0][0]                                                                                         | idecode_inst/uregister/readData2_reg[7]_0                                                                                  |                2 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[16][0][0]                                                                                        | idecode_inst/uregister/x[10][28]_i_2_n_0                                                                                   |                2 |              3 |
|  exe_inst/ALUControl_reg[2]_i_2_n_0       |                                                                                                                   |                                                                                                                            |                1 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[13][0][0]                                                                                        | idecode_inst/uregister/readData2_reg[7]_0                                                                                  |                2 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[8][0][0]                                                                                         | idecode_inst/uregister/readData2_reg[7]_0                                                                                  |                2 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[7][0][0]                                                                                         | idecode_inst/uregister/readData2_reg[7]_0                                                                                  |                2 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[17][0][0]                                                                                        | idecode_inst/uregister/readData2_reg[7]_0                                                                                  |                2 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[17][0][0]                                                                                        | idecode_inst/uregister/x[10][28]_i_2_n_0                                                                                   |                3 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[0][0]_0[0]                                                                                       | idecode_inst/uregister/readData2_reg[7]_0                                                                                  |                1 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[11][0][0]                                                                                        | idecode_inst/uregister/readData2_reg[7]_0                                                                                  |                2 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[10][0][0]                                                                                        | idecode_inst/uregister/readData2_reg[7]_0                                                                                  |                2 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[15][0][0]                                                                                        | idecode_inst/uregister/x[10][28]_i_2_n_0                                                                                   |                2 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[1][0][0]                                                                                         | idecode_inst/uregister/readData2_reg[7]_0                                                                                  |                2 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[4][0][0]                                                                                         | idecode_inst/uregister/readData2_reg[7]_0                                                                                  |                2 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[14][0][0]                                                                                        | idecode_inst/uregister/readData2_reg[7]_0                                                                                  |                2 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[14][0][0]                                                                                        | idecode_inst/uregister/x[10][28]_i_2_n_0                                                                                   |                2 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[2][0][0]                                                                                         | idecode_inst/uregister/readData2_reg[7]_0                                                                                  |                2 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[9][0][0]                                                                                         | idecode_inst/uregister/readData2_reg[7]_0                                                                                  |                2 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[12][0][0]                                                                                        | idecode_inst/uregister/readData2_reg[7]_0                                                                                  |                2 |              3 |
|  clk_BUFG                                 | wback_inst/x_reg[6][0][0]                                                                                         | idecode_inst/uregister/readData2_reg[7]_0                                                                                  |                3 |              3 |
|  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG    | lut/inst/upg_inst/s_axi_wdata                                                                                     |                                                                                                                            |                2 |              3 |
|  clk_BUFG                                 |                                                                                                                   | ifetch_inst/curr_time_a7_reg[3]                                                                                            |                3 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[11][0][0]                                                                                        | idecode_inst/uregister/x[10][28]_i_2_n_0                                                                                   |                3 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[3][0][0]                                                                                         | idecode_inst/uregister/x[10][24]_i_2_n_0                                                                                   |                1 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[21][0][0]                                                                                        | idecode_inst/uregister/x[10][28]_i_2_n_0                                                                                   |                2 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[3][0][0]                                                                                         | idecode_inst/uregister/x[10][28]_i_2_n_0                                                                                   |                2 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[29][0][0]                                                                                        | idecode_inst/uregister/x[10][28]_i_2_n_0                                                                                   |                1 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[9][0][0]                                                                                         | idecode_inst/uregister/x[10][28]_i_2_n_0                                                                                   |                3 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[18][0][0]                                                                                        | idecode_inst/uregister/x[10][28]_i_2_n_0                                                                                   |                2 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[19][0][0]                                                                                        | idecode_inst/uregister/x[10][28]_i_2_n_0                                                                                   |                2 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[2][0][0]                                                                                         | idecode_inst/uregister/x[10][28]_i_2_n_0                                                                                   |                2 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[8][0][0]                                                                                         | idecode_inst/uregister/x[10][28]_i_2_n_0                                                                                   |                3 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[0][0]_0[0]                                                                                       | idecode_inst/uregister/x[10][28]_i_2_n_0                                                                                   |                2 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[20][0][0]                                                                                        | idecode_inst/uregister/x[10][28]_i_2_n_0                                                                                   |                1 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[4][0][0]                                                                                         | idecode_inst/uregister/x[10][28]_i_2_n_0                                                                                   |                3 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[5][0][0]                                                                                         | idecode_inst/uregister/x[10][28]_i_2_n_0                                                                                   |                3 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[12][0][0]                                                                                        | idecode_inst/uregister/x[10][28]_i_2_n_0                                                                                   |                3 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[5][0][0]                                                                                         | idecode_inst/uregister/x[10][24]_i_2_n_0                                                                                   |                2 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[25][0][0]                                                                                        | idecode_inst/uregister/x[10][28]_i_2_n_0                                                                                   |                1 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[4][0][0]                                                                                         | idecode_inst/uregister/x[10][24]_i_2_n_0                                                                                   |                3 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[7][0][0]                                                                                         | idecode_inst/uregister/x[10][24]_i_2_n_0                                                                                   |                3 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[7][0][0]                                                                                         | idecode_inst/uregister/x[10][28]_i_2_n_0                                                                                   |                3 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[26][0][0]                                                                                        | idecode_inst/uregister/x[10][28]_i_2_n_0                                                                                   |                1 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[28][0][0]                                                                                        | idecode_inst/uregister/x[10][28]_i_2_n_0                                                                                   |                2 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[1][0][0]                                                                                         | idecode_inst/uregister/x[10][28]_i_2_n_0                                                                                   |                2 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[10][0][0]                                                                                        | idecode_inst/uregister/x[10][28]_i_2_n_0                                                                                   |                3 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[30][0][0]                                                                                        | idecode_inst/uregister/x[10][28]_i_2_n_0                                                                                   |                2 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[13][0][0]                                                                                        | idecode_inst/uregister/x[10][28]_i_2_n_0                                                                                   |                3 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[6][0][0]                                                                                         | idecode_inst/uregister/x[10][24]_i_2_n_0                                                                                   |                1 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[24][0][0]                                                                                        | idecode_inst/uregister/x[10][28]_i_2_n_0                                                                                   |                2 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[6][0][0]                                                                                         | idecode_inst/uregister/x[10][28]_i_2_n_0                                                                                   |                3 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[22][0][0]                                                                                        | idecode_inst/uregister/x[10][28]_i_2_n_0                                                                                   |                2 |              4 |
| ~clk_BUFG                                 | fpga_rst_n_IBUF                                                                                                   | idecode_inst/out_ecall_a7[3]_i_1_n_0                                                                                       |                1 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[27][0][0]                                                                                        | idecode_inst/uregister/x[10][28]_i_2_n_0                                                                                   |                1 |              4 |
|  dmem_inst/clka_BUFG                      |                                                                                                                   |                                                                                                                            |                2 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[23][0][0]                                                                                        | idecode_inst/uregister/x[10][28]_i_2_n_0                                                                                   |                3 |              4 |
|  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG    | lut/inst/upg_inst/s_axi_wdata                                                                                     | lut/inst/upg_inst/s_axi_wdata[6]_i_1_n_0                                                                                   |                2 |              4 |
|  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG    | lut/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                      | lut/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                  |                1 |              4 |
|  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG    | lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        |                                                                                                                            |                2 |              4 |
|  clk_BUFG                                 | wback_inst/x_reg[1][0][0]                                                                                         | idecode_inst/uregister/x[30][10]_i_1_n_0                                                                                   |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[1][0][0]                                                                                         | idecode_inst/uregister/x[30][5]_i_1_n_0                                                                                    |                2 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[1][0][0]                                                                                         | idecode_inst/uregister/x[10][24]_i_2_n_0                                                                                   |                1 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[1][0][0]                                                                                         | idecode_inst/uregister/x[30][20]_i_1_n_0                                                                                   |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[1][0][0]                                                                                         | idecode_inst/uregister/x[30][15]_i_1_n_0                                                                                   |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[27][0][0]                                                                                        | idecode_inst/uregister/x[30][10]_i_1_n_0                                                                                   |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[27][0][0]                                                                                        | idecode_inst/uregister/x[10][24]_i_2_n_0                                                                                   |                2 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[27][0][0]                                                                                        | idecode_inst/uregister/x[30][20]_i_1_n_0                                                                                   |                2 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[27][0][0]                                                                                        | idecode_inst/uregister/x[30][15]_i_1_n_0                                                                                   |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[3][0][0]                                                                                         | idecode_inst/uregister/x[30][10]_i_1_n_0                                                                                   |                2 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[3][0][0]                                                                                         | idecode_inst/uregister/x[30][5]_i_1_n_0                                                                                    |                2 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[3][0][0]                                                                                         | idecode_inst/uregister/x[30][15]_i_1_n_0                                                                                   |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[25][0][0]                                                                                        | idecode_inst/uregister/x[30][5]_i_1_n_0                                                                                    |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[26][0][0]                                                                                        | idecode_inst/uregister/x[30][10]_i_1_n_0                                                                                   |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[26][0][0]                                                                                        | idecode_inst/uregister/x[10][24]_i_2_n_0                                                                                   |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[26][0][0]                                                                                        | idecode_inst/uregister/x[30][20]_i_1_n_0                                                                                   |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[26][0][0]                                                                                        | idecode_inst/uregister/x[30][15]_i_1_n_0                                                                                   |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[2][0][0]                                                                                         | idecode_inst/uregister/x[30][10]_i_1_n_0                                                                                   |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[2][0][0]                                                                                         | idecode_inst/uregister/x[30][5]_i_1_n_0                                                                                    |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[2][0][0]                                                                                         | idecode_inst/uregister/x[10][24]_i_2_n_0                                                                                   |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[2][0][0]                                                                                         | idecode_inst/uregister/x[30][20]_i_1_n_0                                                                                   |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[2][0][0]                                                                                         | idecode_inst/uregister/x[30][15]_i_1_n_0                                                                                   |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[7][0][0]                                                                                         | idecode_inst/uregister/x[30][10]_i_1_n_0                                                                                   |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[7][0][0]                                                                                         | idecode_inst/uregister/x[30][5]_i_1_n_0                                                                                    |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[7][0][0]                                                                                         | idecode_inst/uregister/x[30][15]_i_1_n_0                                                                                   |                5 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[16][0][0]                                                                                        | idecode_inst/uregister/x[30][10]_i_1_n_0                                                                                   |                1 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[16][0][0]                                                                                        | idecode_inst/uregister/x[30][5]_i_1_n_0                                                                                    |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[16][0][0]                                                                                        | idecode_inst/uregister/x[10][24]_i_2_n_0                                                                                   |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[28][0][0]                                                                                        | idecode_inst/uregister/x[30][10]_i_1_n_0                                                                                   |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[28][0][0]                                                                                        | idecode_inst/uregister/x[10][24]_i_2_n_0                                                                                   |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[28][0][0]                                                                                        | idecode_inst/uregister/x[30][20]_i_1_n_0                                                                                   |                2 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[28][0][0]                                                                                        | idecode_inst/uregister/x[30][15]_i_1_n_0                                                                                   |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[20][0][0]                                                                                        | idecode_inst/uregister/x[30][10]_i_1_n_0                                                                                   |                2 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[20][0][0]                                                                                        | idecode_inst/uregister/x[30][5]_i_1_n_0                                                                                    |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[20][0][0]                                                                                        | idecode_inst/uregister/x[10][24]_i_2_n_0                                                                                   |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[20][0][0]                                                                                        | idecode_inst/uregister/x[30][20]_i_1_n_0                                                                                   |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[22][0][0]                                                                                        | idecode_inst/uregister/x[30][5]_i_1_n_0                                                                                    |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[22][0][0]                                                                                        | idecode_inst/uregister/x[10][24]_i_2_n_0                                                                                   |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[22][0][0]                                                                                        | idecode_inst/uregister/x[30][20]_i_1_n_0                                                                                   |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[22][0][0]                                                                                        | idecode_inst/uregister/x[30][15]_i_1_n_0                                                                                   |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[16][0][0]                                                                                        | idecode_inst/uregister/x[30][20]_i_1_n_0                                                                                   |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[17][0][0]                                                                                        | idecode_inst/uregister/x[30][10]_i_1_n_0                                                                                   |                1 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[17][0][0]                                                                                        | idecode_inst/uregister/x[30][5]_i_1_n_0                                                                                    |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[17][0][0]                                                                                        | idecode_inst/uregister/x[10][24]_i_2_n_0                                                                                   |                5 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[17][0][0]                                                                                        | idecode_inst/uregister/x[30][20]_i_1_n_0                                                                                   |                1 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[18][0][0]                                                                                        | idecode_inst/uregister/x[30][10]_i_1_n_0                                                                                   |                1 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[18][0][0]                                                                                        | idecode_inst/uregister/x[30][5]_i_1_n_0                                                                                    |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[18][0][0]                                                                                        | idecode_inst/uregister/x[10][24]_i_2_n_0                                                                                   |                5 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[18][0][0]                                                                                        | idecode_inst/uregister/x[30][20]_i_1_n_0                                                                                   |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[30][0][0]                                                                                        | idecode_inst/uregister/x[30][10]_i_1_n_0                                                                                   |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[30][0][0]                                                                                        | idecode_inst/uregister/x[10][24]_i_2_n_0                                                                                   |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[30][0][0]                                                                                        | idecode_inst/uregister/x[30][20]_i_1_n_0                                                                                   |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[30][0][0]                                                                                        | idecode_inst/uregister/x[30][15]_i_1_n_0                                                                                   |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[4][0][0]                                                                                         | idecode_inst/uregister/x[30][10]_i_1_n_0                                                                                   |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[4][0][0]                                                                                         | idecode_inst/uregister/x[30][5]_i_1_n_0                                                                                    |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[4][0][0]                                                                                         | idecode_inst/uregister/x[30][15]_i_1_n_0                                                                                   |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[19][0][0]                                                                                        | idecode_inst/uregister/x[30][10]_i_1_n_0                                                                                   |                2 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[19][0][0]                                                                                        | idecode_inst/uregister/x[30][5]_i_1_n_0                                                                                    |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[19][0][0]                                                                                        | idecode_inst/uregister/x[10][24]_i_2_n_0                                                                                   |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[19][0][0]                                                                                        | idecode_inst/uregister/x[30][20]_i_1_n_0                                                                                   |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[21][0][0]                                                                                        | idecode_inst/uregister/x[30][5]_i_1_n_0                                                                                    |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[21][0][0]                                                                                        | idecode_inst/uregister/x[10][24]_i_2_n_0                                                                                   |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[21][0][0]                                                                                        | idecode_inst/uregister/x[30][20]_i_1_n_0                                                                                   |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[21][0][0]                                                                                        | idecode_inst/uregister/x[30][15]_i_1_n_0                                                                                   |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[5][0][0]                                                                                         | idecode_inst/uregister/x[30][10]_i_1_n_0                                                                                   |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[5][0][0]                                                                                         | idecode_inst/uregister/x[30][5]_i_1_n_0                                                                                    |                2 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[5][0][0]                                                                                         | idecode_inst/uregister/x[30][15]_i_1_n_0                                                                                   |                5 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[29][0][0]                                                                                        | idecode_inst/uregister/x[30][10]_i_1_n_0                                                                                   |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[29][0][0]                                                                                        | idecode_inst/uregister/x[10][24]_i_2_n_0                                                                                   |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[29][0][0]                                                                                        | idecode_inst/uregister/x[30][20]_i_1_n_0                                                                                   |                2 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[29][0][0]                                                                                        | idecode_inst/uregister/x[30][15]_i_1_n_0                                                                                   |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[23][0][0]                                                                                        | idecode_inst/uregister/x[30][5]_i_1_n_0                                                                                    |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[23][0][0]                                                                                        | idecode_inst/uregister/x[10][24]_i_2_n_0                                                                                   |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[23][0][0]                                                                                        | idecode_inst/uregister/x[30][20]_i_1_n_0                                                                                   |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[23][0][0]                                                                                        | idecode_inst/uregister/x[30][15]_i_1_n_0                                                                                   |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[24][0][0]                                                                                        | idecode_inst/uregister/x[30][5]_i_1_n_0                                                                                    |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[24][0][0]                                                                                        | idecode_inst/uregister/x[10][24]_i_2_n_0                                                                                   |                2 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[24][0][0]                                                                                        | idecode_inst/uregister/x[30][20]_i_1_n_0                                                                                   |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[24][0][0]                                                                                        | idecode_inst/uregister/x[30][15]_i_1_n_0                                                                                   |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[6][0][0]                                                                                         | idecode_inst/uregister/x[30][10]_i_1_n_0                                                                                   |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[6][0][0]                                                                                         | idecode_inst/uregister/x[30][5]_i_1_n_0                                                                                    |                2 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[31][18]                                                                                          | wback_inst/x_reg[31][23]_0                                                                                                 |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[6][0][0]                                                                                         | idecode_inst/uregister/x[30][15]_i_1_n_0                                                                                   |                5 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[0][0]_0[0]                                                                                       | idecode_inst/uregister/x[30][10]_i_1_n_0                                                                                   |                5 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[0][0]_0[0]                                                                                       | idecode_inst/uregister/x[30][5]_i_1_n_0                                                                                    |                4 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[0][0]_0[0]                                                                                       | idecode_inst/uregister/x[10][24]_i_2_n_0                                                                                   |                2 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[0][0]_0[0]                                                                                       | idecode_inst/uregister/x[30][20]_i_1_n_0                                                                                   |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[0][0]_0[0]                                                                                       | idecode_inst/uregister/x[30][15]_i_1_n_0                                                                                   |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[25][0][0]                                                                                        | idecode_inst/uregister/x[10][24]_i_2_n_0                                                                                   |                2 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[25][0][0]                                                                                        | idecode_inst/uregister/x[30][20]_i_1_n_0                                                                                   |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[25][0][0]                                                                                        | idecode_inst/uregister/x[30][15]_i_1_n_0                                                                                   |                3 |              5 |
|  clk_BUFG                                 | wback_inst/x_reg[23][0][0]                                                                                        | idecode_inst/uregister/x[30][10]_i_1_n_0                                                                                   |                4 |              6 |
|  clk_BUFG                                 | wback_inst/x_reg[25][0][0]                                                                                        | idecode_inst/uregister/x[30][10]_i_1_n_0                                                                                   |                4 |              6 |
|  clk_BUFG                                 | wback_inst/x_reg[5][0][0]                                                                                         | idecode_inst/uregister/x[30][20]_i_1_n_0                                                                                   |                3 |              6 |
|  clk_BUFG                                 | wback_inst/x_reg[28][0][0]                                                                                        | idecode_inst/uregister/x[30][5]_i_1_n_0                                                                                    |                5 |              6 |
|  clk_BUFG                                 | wback_inst/x_reg[30][0][0]                                                                                        | idecode_inst/uregister/x[30][5]_i_1_n_0                                                                                    |                4 |              6 |
|  clk_BUFG                                 | wback_inst/x_reg[3][0][0]                                                                                         | idecode_inst/uregister/x[30][20]_i_1_n_0                                                                                   |                3 |              6 |
|  clk_BUFG                                 | wback_inst/x_reg[19][0][0]                                                                                        | idecode_inst/uregister/x[30][15]_i_1_n_0                                                                                   |                4 |              6 |
|  clk_BUFG                                 | wback_inst/x_reg[16][0][0]                                                                                        | idecode_inst/uregister/x[30][15]_i_1_n_0                                                                                   |                3 |              6 |
|  clk_BUFG                                 | wback_inst/x_reg[31][18]                                                                                          | wback_inst/x_reg[31][31]_0                                                                                                 |                3 |              6 |
|  clk_BUFG                                 | wback_inst/x_reg[7][0][0]                                                                                         | idecode_inst/uregister/x[30][20]_i_1_n_0                                                                                   |                5 |              6 |
|  clk_BUFG                                 | wback_inst/x_reg[24][0][0]                                                                                        | idecode_inst/uregister/x[30][10]_i_1_n_0                                                                                   |                3 |              6 |
|  clk_BUFG                                 | wback_inst/x_reg[22][0][0]                                                                                        | idecode_inst/uregister/x[30][10]_i_1_n_0                                                                                   |                2 |              6 |
|  clk_BUFG                                 | wback_inst/x_reg[29][0][0]                                                                                        | idecode_inst/uregister/x[30][5]_i_1_n_0                                                                                    |                4 |              6 |
|  clk_BUFG                                 | wback_inst/x_reg[18][0][0]                                                                                        | idecode_inst/uregister/x[30][15]_i_1_n_0                                                                                   |                6 |              6 |
|  clk_BUFG                                 | wback_inst/x_reg[17][0][0]                                                                                        | idecode_inst/uregister/x[30][15]_i_1_n_0                                                                                   |                5 |              6 |
|  clk_BUFG                                 | wback_inst/x_reg[20][0][0]                                                                                        | idecode_inst/uregister/x[30][15]_i_1_n_0                                                                                   |                3 |              6 |
|  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG    |                                                                                                                   | lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              6 |
|  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG    |                                                                                                                   | lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              6 |
|  clk_BUFG                                 | wback_inst/x_reg[4][0][0]                                                                                         | idecode_inst/uregister/x[30][20]_i_1_n_0                                                                                   |                2 |              6 |
|  clk_BUFG                                 | wback_inst/x_reg[26][0][0]                                                                                        | idecode_inst/uregister/x[30][5]_i_1_n_0                                                                                    |                3 |              6 |
|  clk_BUFG                                 | wback_inst/x_reg[6][0][0]                                                                                         | idecode_inst/uregister/x[30][20]_i_1_n_0                                                                                   |                4 |              6 |
|  clk_BUFG                                 | wback_inst/x_reg[21][0][0]                                                                                        | idecode_inst/uregister/x[30][10]_i_1_n_0                                                                                   |                3 |              6 |
|  clk_BUFG                                 | wback_inst/x_reg[27][0][0]                                                                                        | idecode_inst/uregister/x[30][5]_i_1_n_0                                                                                    |                4 |              6 |
|  clk_wiz_inst/inst/clk_out1               |                                                                                                                   |                                                                                                                            |                3 |              7 |
|  TubDisplay_inst/tub_data2_reg[7]_i_2_n_0 |                                                                                                                   | exe_inst/out_ReadData2_reg[0]_0                                                                                            |                2 |              7 |
|  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG    | lut/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                           |                                                                                                                            |                1 |              7 |
|  TubDisplay_inst/tub_data1_reg[7]_i_2_n_0 |                                                                                                                   | exe_inst/out_ReadData2_reg[0]_0                                                                                            |                3 |              7 |
|  clk_BUFG                                 | wback_inst/x_reg[11][0][0]                                                                                        | TubDisplay_inst/tub_in0_reg[1]_0                                                                                           |                3 |              8 |
|  clk_BUFG                                 | wback_inst/x_reg[10][0][0]                                                                                        | TubDisplay_inst/tub_in0_reg[1]_0                                                                                           |                3 |              8 |
|  clk_BUFG                                 | wback_inst/x_reg[15][0][0]                                                                                        | TubDisplay_inst/tub_in0_reg[1]_0                                                                                           |                5 |              8 |
|  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG    | lut/inst/upg_inst/msg_indx[7]_i_1_n_0                                                                             | uart_rst_but/but_posedge                                                                                                   |                3 |              8 |
|  clk_BUFG                                 | wback_inst/x_reg[12][0][0]                                                                                        | TubDisplay_inst/tub_in0_reg[1]_0                                                                                           |                5 |              8 |
|  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG    | lut/inst/upg_inst/uart_rdat                                                                                       |                                                                                                                            |                1 |              8 |
| ~clk_BUFG                                 | exe_inst/out_ALUResult[31]_i_1_n_0                                                                                | idecode_inst/uregister/readData2_reg[7]_0                                                                                  |                8 |              8 |
|  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG    |                                                                                                                   | lut/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                3 |              8 |
|  clk_BUFG                                 | wback_inst/x_reg[14][0][0]                                                                                        | TubDisplay_inst/tub_in0_reg[1]_0                                                                                           |                3 |              8 |
|  clk_BUFG                                 | wback_inst/x_reg[9][0][0]                                                                                         | TubDisplay_inst/tub_in0_reg[1]_0                                                                                           |                4 |              8 |
|  clk_BUFG                                 | wback_inst/x_reg[8][0][0]                                                                                         | TubDisplay_inst/tub_in0_reg[1]_0                                                                                           |                3 |              8 |
|  lut/inst/upg_inst/rdStat_BUFG            | lut/inst/upg_inst/s_axi_aresetn0                                                                                  | uart_rst_but/but_posedge                                                                                                   |                4 |              8 |
|  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG    | lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr |                                                                                                                            |                1 |              8 |
|  clk_BUFG                                 | wback_inst/x_reg[13][0][0]                                                                                        | TubDisplay_inst/tub_in0_reg[1]_0                                                                                           |                4 |              8 |
|  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG    | lut/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                               | lut/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                2 |              8 |
|  lut/inst/upg_inst/rdStat_BUFG            | lut/inst/upg_inst/byte_len[7]_i_1_n_0                                                                             | uart_rst_but/but_posedge                                                                                                   |                2 |              9 |
| ~clk_BUFG                                 |                                                                                                                   | ifetch_inst/PC_reg[0]_0                                                                                                    |                6 |              9 |
|  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG    | lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        | uart_rst_but/but_posedge                                                                                                   |                4 |             10 |
|  clk_BUFG                                 | idecode_inst/uregister/E[0]                                                                                       |                                                                                                                            |                5 |             14 |
|  clk_BUFG                                 | wback_inst/x_reg[12][0][0]                                                                                        | idecode_inst/uregister/x[10][15]_i_2_n_0                                                                                   |                7 |             16 |
|  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG    | lut/inst/upg_inst/rwait_cnt[15]_i_1_n_0                                                                           | uart_rst_but/but_posedge                                                                                                   |                4 |             16 |
|  clk_BUFG                                 | wback_inst/x_reg[11][0][0]                                                                                        | idecode_inst/uregister/x[10][15]_i_2_n_0                                                                                   |                5 |             16 |
|  TubDisplay_inst/slow_clk                 |                                                                                                                   | TubDisplay_inst/tub_in0_reg[1]_0                                                                                           |                2 |             16 |
|  clk_BUFG                                 | wback_inst/x_reg[14][0][0]                                                                                        | idecode_inst/uregister/x[10][15]_i_2_n_0                                                                                   |                6 |             16 |
|  clk_BUFG                                 | wback_inst/x_reg[13][0][0]                                                                                        | idecode_inst/uregister/x[10][15]_i_2_n_0                                                                                   |                6 |             16 |
|  clk_BUFG                                 | wback_inst/x_reg[9][0][0]                                                                                         | idecode_inst/uregister/x[10][15]_i_2_n_0                                                                                   |               11 |             16 |
|  clk_BUFG                                 | wback_inst/x_reg[10][0][0]                                                                                        | idecode_inst/uregister/x[10][15]_i_2_n_0                                                                                   |                6 |             16 |
|  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG    | lut/inst/upg_inst/wwait_cnt[15]_i_1_n_0                                                                           | uart_rst_but/but_posedge                                                                                                   |                4 |             16 |
|  clk_BUFG                                 | wback_inst/x_reg[8][0][0]                                                                                         | idecode_inst/uregister/x[10][15]_i_2_n_0                                                                                   |               10 |             16 |
|  clk_BUFG                                 | wback_inst/x_reg[15][0][0]                                                                                        | idecode_inst/uregister/x[10][15]_i_2_n_0                                                                                   |               10 |             16 |
|  clk_wiz_inst/inst/clk_out2               |                                                                                                                   |                                                                                                                            |                5 |             17 |
|  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG    |                                                                                                                   |                                                                                                                            |                9 |             20 |
| ~clk_BUFG                                 | idecode_inst/uregister/E[0]                                                                                       | exe_inst/out_ReadData2_reg[0]_0                                                                                            |                9 |             20 |
|  clk_BUFG                                 | wback_inst/x_reg[31][18]                                                                                          |                                                                                                                            |               13 |             21 |
|  clk_wiz_inst/inst/clk_out2               |                                                                                                                   | dmem_inst/out_ecall_a7_reg[0]_0                                                                                            |                5 |             21 |
|  clk_wiz_inst/inst/clk_out2               |                                                                                                                   | exe_inst/out_ReadData2_reg[0]_0                                                                                            |                5 |             21 |
| ~clk_BUFG                                 | exe_inst/out_ALUResult[31]_i_1_n_0                                                                                | idecode_inst/uregister/readData2_reg[30]_0                                                                                 |               20 |             23 |
|  clk_BUFG                                 |                                                                                                                   | dmem_inst/WriteData_reg[31]_0                                                                                              |                7 |             25 |
|  clk_BUFG                                 | idecode_inst/uregister/E[0]                                                                                       | ifetch_inst/PC_reg[0]_0                                                                                                    |                8 |             32 |
| ~clk_BUFG                                 |                                                                                                                   | dmem_inst/out_ecall_a7_reg[0]_0                                                                                            |               12 |             32 |
| ~clk_BUFG                                 | idecode_inst/uregister/E[0]                                                                                       | idecode_inst/uregister/readData2_reg[7]_0                                                                                  |               10 |             32 |
|  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG    |                                                                                                                   | uart_rst_but/but_posedge                                                                                                   |               14 |             33 |
|  lut/inst/upg_inst/rdStat_BUFG            | lut/inst/upg_inst/byte_num                                                                                        | uart_rst_but/but_posedge                                                                                                   |                8 |             36 |
|  lut/inst/upg_inst/rdStat_BUFG            | lut/inst/upg_inst/upg_adr_o[14]_i_1_n_0                                                                           | uart_rst_but/but_posedge                                                                                                   |               18 |             47 |
|  lut/inst/upg_inst/rdStat_BUFG            | lut/inst/upg_inst/wr_byte_num_done                                                                                | uart_rst_but/but_posedge                                                                                                   |               12 |             49 |
|  lut/inst/upg_inst/rdStat_BUFG            | lut/inst/upg_inst/byte_cnt                                                                                        | uart_rst_but/but_posedge                                                                                                   |               17 |             56 |
|  clk_wiz_inst/inst/clk_out2               |                                                                                                                   | TubDisplay_inst/tub_in0_reg[1]_0                                                                                           |               12 |             56 |
|  clk_BUFG                                 |                                                                                                                   |                                                                                                                            |               23 |             63 |
| ~clk_BUFG                                 | idecode_inst/uregister/E[0]                                                                                       | dmem_inst/out_ecall_a7_reg[0]_0                                                                                            |               24 |             66 |
| ~clk_BUFG                                 | idecode_inst/uregister/E[0]                                                                                       | ifetch_inst/PC_reg[0]_0                                                                                                    |               18 |             84 |
| ~clk_BUFG                                 | idecode_inst/uregister/E[0]                                                                                       | idecode_inst/uregister/readData2_reg[30]_0                                                                                 |               30 |             98 |
|  clk_BUFG                                 |                                                                                                                   | exe_inst/flush_ex                                                                                                          |               88 |            304 |
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     8 |
| 2      |                    20 |
| 3      |                    24 |
| 4      |                    38 |
| 5      |                    91 |
| 6      |                    23 |
| 7      |                     4 |
| 8      |                    15 |
| 9      |                     2 |
| 10     |                     1 |
| 14     |                     1 |
| 16+    |                    33 |
+--------+-----------------------+


