<!DOCTYPE html><html lang="en" class="bg-gray-900 text-gray-100 min-h-screen"><head><meta charSet="utf-8"/><meta name="viewport" content="width=device-width, initial-scale=1"/><link rel="stylesheet" href="/_next/static/css/bf6770bf3f8b8388.css" data-precedence="next"/><link rel="preload" as="script" fetchPriority="low" href="/_next/static/chunks/webpack-8b79aa8a2ae9fd32.js"/><script src="/_next/static/chunks/4bd1b696-67f5e86c974fa14a.js" async=""></script><script src="/_next/static/chunks/684-57fc912010db6cff.js" async=""></script><script src="/_next/static/chunks/main-app-aaeb2364e94ab102.js" async=""></script><script src="/_next/static/chunks/874-9ed5e59966327713.js" async=""></script><script src="/_next/static/chunks/app/layout-2df0d4d5960075a0.js" async=""></script><script src="/_next/static/chunks/63-912c522cff121694.js" async=""></script><script src="/_next/static/chunks/app/projects/%5Bslug%5D/page-5da797fcf4534871.js" async=""></script><link rel="preconnect" href="https://fonts.googleapis.com"/><link rel="preconnect" href="https://fonts.gstatic.com" crossorigin="anonymous"/><link href="https://fonts.googleapis.com/css2?family=Inter:wght@100..900&amp;family=Orbitron:wght@400..900&amp;display=swap" rel="stylesheet"/><title>ND-120 in FPGA | RetroCore Labs</title><meta name="description" content="FPGA hardware implementation of the ND-120 CPU using original 1988 design documents"/><meta name="author" content="HackerCorp Labs"/><meta name="keywords" content="fpga,verilog,norsk-data,hardware,nd-120,Verilog,Logisim Evolution,Verilator,GTKWave,fpga"/><meta name="creator" content="HackerCorp Labs"/><meta name="publisher" content="HackerCorp Labs"/><meta name="robots" content="index, follow"/><meta name="googlebot" content="index, follow, max-video-preview:-1, max-image-preview:large, max-snippet:-1"/><link rel="canonical" href="https://labs.hackercorp.no/"/><meta property="og:title" content="ND-120 in FPGA"/><meta property="og:description" content="Recreating the ND-120 CPU at hardware level using the original design documents from 1988. Implemented in Verilog with Logisim Evolution for design and Verilator for testing. CPU/Decoder Gate Arrays and CPU Board are completed, with OPCOM communication functional."/><meta property="og:url" content="https://labs.hackercorp.no/projects/nd-120-in-fpga/"/><meta property="og:image" content="https://labs.hackercorp.no/images/projects/nd-120-fpga.svg"/><meta property="og:image:width" content="1200"/><meta property="og:image:height" content="630"/><meta property="og:image:alt" content="ND-120 in FPGA"/><meta property="og:type" content="article"/><meta name="twitter:card" content="summary_large_image"/><meta name="twitter:title" content="ND-120 in FPGA"/><meta name="twitter:description" content="FPGA hardware implementation of the ND-120 CPU using original 1988 design documents"/><meta name="twitter:image" content="https://labs.hackercorp.no/images/projects/nd-120-fpga.svg"/><link rel="icon" href="/favicon.ico" type="image/x-icon" sizes="16x16"/><script>document.querySelectorAll('body link[rel="icon"], body link[rel="apple-touch-icon"]').forEach(el => document.head.appendChild(el))</script><script src="/_next/static/chunks/polyfills-42372ed130431b0a.js" noModule=""></script></head><body><script type="application/ld+json">{"@context":"https://schema.org","@type":"Organization","name":"RetroCore Labs","alternateName":"HackerCorp Labs","url":"https://labs.hackercorp.no","logo":"https://labs.hackercorp.no/images/logo.png","description":"Preserving and reimagining retro computing technology through modern implementations. Open-source emulators, FPGA implementations, and hardware projects.","sameAs":["https://github.com/RetroCoreLabs","https://twitter.com/RetroCoreLabs","https://linkedin.com/company/retrocorelabs","https://youtube.com/@RetroCoreLabs"],"contactPoint":{"@type":"ContactPoint","contactType":"Customer Support","url":"https://labs.hackercorp.no/contact"}}</script><script type="application/ld+json">{"@context":"https://schema.org","@type":"WebSite","name":"RetroCore Labs","url":"https://labs.hackercorp.no","description":"Preserving and reimagining retro computing technology through modern implementations","publisher":{"@type":"Organization","name":"RetroCore Labs"},"potentialAction":{"@type":"SearchAction","target":"https://labs.hackercorp.no/projects?search={search_term_string}","query-input":"required name=search_term_string"}}</script><nav aria-label="Main navigation" class="sticky top-0 z-50 h-16 md:h-20 w-full backdrop-blur-md bg-white/10 border-b border-white/20"><div class="container mx-auto px-4 h-full flex items-center justify-between"><a aria-label="RetroCore Labs home" class="h-8 md:h-10 flex items-center font-orbitron text-2xl md:text-3xl font-bold tracking-widest text-retro-green hover:text-electric-blue transition-colors" href="/">RetroCore Labs</a><div class="hidden md:flex items-center gap-8 text-lg font-inter"><a class="px-4 py-2 rounded-lg transition-colors focus:outline-none focus:ring-2 focus:ring-retro-green focus:ring-offset-2 focus:ring-offset-gray-900 text-gray-300 hover:text-retro-green hover:bg-white/5" href="/">Projects</a><a class="px-4 py-2 rounded-lg transition-colors focus:outline-none focus:ring-2 focus:ring-retro-green focus:ring-offset-2 focus:ring-offset-gray-900 text-gray-300 hover:text-retro-green hover:bg-white/5" href="/blog/">Blog</a><a class="px-4 py-2 rounded-lg transition-colors focus:outline-none focus:ring-2 focus:ring-retro-green focus:ring-offset-2 focus:ring-offset-gray-900 text-gray-300 hover:text-retro-green hover:bg-white/5" href="/about/">About</a><a class="px-4 py-2 rounded-lg transition-colors focus:outline-none focus:ring-2 focus:ring-retro-green focus:ring-offset-2 focus:ring-offset-gray-900 text-gray-300 hover:text-retro-green hover:bg-white/5" href="/contact/">Contact</a></div><button aria-label="Open navigation menu" aria-expanded="false" class="md:hidden p-2 rounded-lg hover:bg-white/10 transition focus:outline-none focus:ring-2 focus:ring-retro-green focus:ring-offset-2 focus:ring-offset-gray-900"><span class="sr-only">Open menu</span><svg class="w-6 h-6 text-retro-green" fill="none" stroke="currentColor" viewBox="0 0 24 24" aria-hidden="true"><path stroke-linecap="round" stroke-linejoin="round" stroke-width="2" d="M4 6h16M4 12h16M4 18h16"></path></svg></button></div></nav><main class="min-h-[calc(100vh-5rem)]"><script type="application/ld+json">{"@context":"https://schema.org","@type":"SoftwareApplication","name":"ND-120 in FPGA","description":"Recreating the ND-120 CPU at hardware level using the original design documents from 1988. Implemented in Verilog with Logisim Evolution for design and Verilator for testing. CPU/Decoder Gate Arrays and CPU Board are completed, with OPCOM communication functional.","applicationCategory":"DeveloperApplication","operatingSystem":"Cross-platform","offers":{"@type":"Offer","price":"0","priceCurrency":"USD"},"author":{"@type":"Organization","name":"RetroCore Labs"},"image":"/images/projects/nd-120-fpga.svg","url":"https://labs.hackercorp.no/projects/nd-120-in-fpga","softwareVersion":"2024-03-10","aggregateRating":{"@type":"AggregateRating","ratingValue":"5","ratingCount":"32"},"downloadUrl":"https://github.com/RonnyA/nd-120","codeRepository":"https://github.com/RonnyA/nd-120","programmingLanguage":["Verilog","Logisim Evolution","Verilator","GTKWave"],"keywords":"fpga, verilog, norsk-data, hardware, nd-120"}</script><main class="max-w-4xl mx-auto px-4 md:px-8 lg:px-12 py-16 md:py-24 lg:py-32"><div class="mb-10"><span class="px-4 py-1 rounded-full text-xs font-bold bg-retro-green text-black w-max shadow">in-progress</span><h1 class="font-orbitron text-4xl md:text-5xl text-retro-green font-bold mt-4 mb-2 drop-shadow-lg">ND-120 in FPGA</h1><div class="flex gap-3 mt-2"><span class="inline-block w-7 h-7 flex items-center justify-center bg-gray-800 rounded-lg shadow hover:bg-retro-green transition" title="Verilog"><svg stroke="currentColor" fill="currentColor" stroke-width="0" viewBox="0 0 512 512" height="1em" width="1em" xmlns="http://www.w3.org/2000/svg"><path d="M416 48v416c0 26.51-21.49 48-48 48H144c-26.51 0-48-21.49-48-48V48c0-26.51 21.49-48 48-48h224c26.51 0 48 21.49 48 48zm96 58v12a6 6 0 0 1-6 6h-18v6a6 6 0 0 1-6 6h-42V88h42a6 6 0 0 1 6 6v6h18a6 6 0 0 1 6 6zm0 96v12a6 6 0 0 1-6 6h-18v6a6 6 0 0 1-6 6h-42v-48h42a6 6 0 0 1 6 6v6h18a6 6 0 0 1 6 6zm0 96v12a6 6 0 0 1-6 6h-18v6a6 6 0 0 1-6 6h-42v-48h42a6 6 0 0 1 6 6v6h18a6 6 0 0 1 6 6zm0 96v12a6 6 0 0 1-6 6h-18v6a6 6 0 0 1-6 6h-42v-48h42a6 6 0 0 1 6 6v6h18a6 6 0 0 1 6 6zM30 376h42v48H30a6 6 0 0 1-6-6v-6H6a6 6 0 0 1-6-6v-12a6 6 0 0 1 6-6h18v-6a6 6 0 0 1 6-6zm0-96h42v48H30a6 6 0 0 1-6-6v-6H6a6 6 0 0 1-6-6v-12a6 6 0 0 1 6-6h18v-6a6 6 0 0 1 6-6zm0-96h42v48H30a6 6 0 0 1-6-6v-6H6a6 6 0 0 1-6-6v-12a6 6 0 0 1 6-6h18v-6a6 6 0 0 1 6-6zm0-96h42v48H30a6 6 0 0 1-6-6v-6H6a6 6 0 0 1-6-6v-12a6 6 0 0 1 6-6h18v-6a6 6 0 0 1 6-6z"></path></svg></span><span class="inline-block w-7 h-7 flex items-center justify-center bg-gray-800 rounded-lg shadow hover:bg-retro-green transition" title="Logisim Evolution"><svg stroke="currentColor" fill="currentColor" stroke-width="0" viewBox="0 0 640 512" height="1em" width="1em" xmlns="http://www.w3.org/2000/svg"><path d="M278.9 511.5l-61-17.7c-6.4-1.8-10-8.5-8.2-14.9L346.2 8.7c1.8-6.4 8.5-10 14.9-8.2l61 17.7c6.4 1.8 10 8.5 8.2 14.9L293.8 503.3c-1.9 6.4-8.5 10.1-14.9 8.2zm-114-112.2l43.5-46.4c4.6-4.9 4.3-12.7-.8-17.2L117 256l90.6-79.7c5.1-4.5 5.5-12.3.8-17.2l-43.5-46.4c-4.5-4.8-12.1-5.1-17-.5L3.8 247.2c-5.1 4.7-5.1 12.8 0 17.5l144.1 135.1c4.9 4.6 12.5 4.4 17-.5zm327.2.6l144.1-135.1c5.1-4.7 5.1-12.8 0-17.5L492.1 112.1c-4.8-4.5-12.4-4.3-17 .5L431.6 159c-4.6 4.9-4.3 12.7.8 17.2L523 256l-90.6 79.7c-5.1 4.5-5.5 12.3-.8 17.2l43.5 46.4c4.5 4.9 12.1 5.1 17 .6z"></path></svg></span><span class="inline-block w-7 h-7 flex items-center justify-center bg-gray-800 rounded-lg shadow hover:bg-retro-green transition" title="Verilator"><svg stroke="currentColor" fill="currentColor" stroke-width="0" viewBox="0 0 640 512" height="1em" width="1em" xmlns="http://www.w3.org/2000/svg"><path d="M278.9 511.5l-61-17.7c-6.4-1.8-10-8.5-8.2-14.9L346.2 8.7c1.8-6.4 8.5-10 14.9-8.2l61 17.7c6.4 1.8 10 8.5 8.2 14.9L293.8 503.3c-1.9 6.4-8.5 10.1-14.9 8.2zm-114-112.2l43.5-46.4c4.6-4.9 4.3-12.7-.8-17.2L117 256l90.6-79.7c5.1-4.5 5.5-12.3.8-17.2l-43.5-46.4c-4.5-4.8-12.1-5.1-17-.5L3.8 247.2c-5.1 4.7-5.1 12.8 0 17.5l144.1 135.1c4.9 4.6 12.5 4.4 17-.5zm327.2.6l144.1-135.1c5.1-4.7 5.1-12.8 0-17.5L492.1 112.1c-4.8-4.5-12.4-4.3-17 .5L431.6 159c-4.6 4.9-4.3 12.7.8 17.2L523 256l-90.6 79.7c-5.1 4.5-5.5 12.3-.8 17.2l43.5 46.4c4.5 4.9 12.1 5.1 17 .6z"></path></svg></span><span class="inline-block w-7 h-7 flex items-center justify-center bg-gray-800 rounded-lg shadow hover:bg-retro-green transition" title="GTKWave"><svg stroke="currentColor" fill="currentColor" stroke-width="0" viewBox="0 0 640 512" height="1em" width="1em" xmlns="http://www.w3.org/2000/svg"><path d="M278.9 511.5l-61-17.7c-6.4-1.8-10-8.5-8.2-14.9L346.2 8.7c1.8-6.4 8.5-10 14.9-8.2l61 17.7c6.4 1.8 10 8.5 8.2 14.9L293.8 503.3c-1.9 6.4-8.5 10.1-14.9 8.2zm-114-112.2l43.5-46.4c4.6-4.9 4.3-12.7-.8-17.2L117 256l90.6-79.7c5.1-4.5 5.5-12.3.8-17.2l-43.5-46.4c-4.5-4.8-12.1-5.1-17-.5L3.8 247.2c-5.1 4.7-5.1 12.8 0 17.5l144.1 135.1c4.9 4.6 12.5 4.4 17-.5zm327.2.6l144.1-135.1c5.1-4.7 5.1-12.8 0-17.5L492.1 112.1c-4.8-4.5-12.4-4.3-17 .5L431.6 159c-4.6 4.9-4.3 12.7.8 17.2L523 256l-90.6 79.7c-5.1 4.5-5.5 12.3-.8 17.2l43.5 46.4c4.5 4.9 12.1 5.1 17 .6z"></path></svg></span></div></div><div class="relative aspect-video rounded-lg overflow-hidden mb-8"><img alt="ND-120 in FPGA project screenshot" loading="lazy" decoding="async" data-nimg="fill" class="object-cover" style="position:absolute;height:100%;width:100%;left:0;top:0;right:0;bottom:0;color:transparent" src="/images/projects/nd-120-fpga.svg"/></div><p class="font-inter text-lg text-gray-200 mb-8">Recreating the ND-120 CPU at hardware level using the original design documents from 1988. Implemented in Verilog with Logisim Evolution for design and Verilator for testing. CPU/Decoder Gate Arrays and CPU Board are completed, with OPCOM communication functional.</p><div class="flex gap-8 mb-8"><div class="flex flex-col items-center"><span class="text-2xl font-bold text-electric-blue">32</span><span class="text-xs text-gray-400">Stars</span></div><div class="flex flex-col items-center"><span class="text-2xl font-bold text-retro-green">Mar 10, 2024</span><span class="text-xs text-gray-400">Last Updated</span></div></div><div class="flex gap-4 mb-12"><a class="px-8 py-4 rounded-lg border-2 border-retro-green text-retro-green  font-bold text-lg hover:bg-retro-green hover:text-black transition" href="https://github.com/RonnyA/nd-120">View on GitHub</a></div><div class="flex flex-col gap-8"><div class="bg-gray-800 dark:bg-gray-900 rounded-xl p-6 shadow-lg"><h2 class="font-orbitron text-2xl text-retro-green mb-4">Screenshots</h2><div class="w-full h-48 bg-gray-700 dark:bg-gray-800 rounded-lg flex items-center justify-center text-gray-400 text-lg">[Screenshot Carousel Placeholder]</div></div><div class="bg-gray-800 dark:bg-gray-900 rounded-xl p-6 shadow-lg"><h2 class="font-orbitron text-2xl text-retro-green mb-4">Technical Deep-Dive</h2><details class="bg-gray-700 dark:bg-gray-800 rounded-lg p-4"><summary class="cursor-pointer font-bold text-electric-blue">Expand for technical details</summary><div class="mt-2 text-gray-300">[Technical deep-dive content placeholder]</div></details></div><div class="bg-gray-800 dark:bg-gray-900 rounded-xl p-6 shadow-lg"><h2 class="font-orbitron text-2xl text-retro-green mb-4">Features</h2><ul class="list-disc pl-6 text-gray-300"><li class="capitalize">fpga</li><li class="capitalize">verilog</li><li class="capitalize">norsk data</li><li class="capitalize">hardware</li><li class="capitalize">nd 120</li></ul></div><div class="bg-gray-800 dark:bg-gray-900 rounded-xl p-6 shadow-lg"><h2 class="font-orbitron text-2xl text-retro-green mb-4">Documentation</h2><div class="space-y-4"><a href="https://www.ndwiki.org/wiki/User:RHansen" class="block text-electric-blue hover:underline" target="_blank" rel="noopener noreferrer">View Documentation</a><a href="https://github.com/RonnyA/nd-120/releases" class="block text-electric-blue hover:underline" target="_blank" rel="noopener noreferrer">Version History</a></div></div></div></main><!--$--><!--/$--><!--$--><!--/$--></main><script src="/_next/static/chunks/webpack-8b79aa8a2ae9fd32.js" async=""></script><script>(self.__next_f=self.__next_f||[]).push([0])</script><script>self.__next_f.push([1,"1:\"$Sreact.fragment\"\n2:I[993,[\"874\",\"static/chunks/874-9ed5e59966327713.js\",\"177\",\"static/chunks/app/layout-2df0d4d5960075a0.js\"],\"default\"]\n3:I[7555,[],\"\"]\n4:I[1295,[],\"\"]\n6:I[9665,[],\"MetadataBoundary\"]\n8:I[9665,[],\"OutletBoundary\"]\nb:I[4911,[],\"AsyncMetadataOutlet\"]\nd:I[9665,[],\"ViewportBoundary\"]\nf:I[6614,[],\"\"]\n:HL[\"/_next/static/css/bf6770bf3f8b8388.css\",\"style\"]\n"])</script><script>self.__next_f.push([1,"0:{\"P\":null,\"b\":\"4O2GnvelUDTZkNhHmBDLW\",\"p\":\"\",\"c\":[\"\",\"projects\",\"nd-120-in-fpga\",\"\"],\"i\":false,\"f\":[[[\"\",{\"children\":[\"projects\",{\"children\":[[\"slug\",\"nd-120-in-fpga\",\"d\"],{\"children\":[\"__PAGE__\",{}]}]}]},\"$undefined\",\"$undefined\",true],[\"\",[\"$\",\"$1\",\"c\",{\"children\":[[[\"$\",\"link\",\"0\",{\"rel\":\"stylesheet\",\"href\":\"/_next/static/css/bf6770bf3f8b8388.css\",\"precedence\":\"next\",\"crossOrigin\":\"$undefined\",\"nonce\":\"$undefined\"}]],[\"$\",\"html\",null,{\"lang\":\"en\",\"className\":\"bg-gray-900 text-gray-100 min-h-screen\",\"children\":[[\"$\",\"head\",null,{\"children\":[[\"$\",\"link\",null,{\"rel\":\"preconnect\",\"href\":\"https://fonts.googleapis.com\"}],[\"$\",\"link\",null,{\"rel\":\"preconnect\",\"href\":\"https://fonts.gstatic.com\",\"crossOrigin\":\"anonymous\"}],[\"$\",\"link\",null,{\"href\":\"https://fonts.googleapis.com/css2?family=Inter:wght@100..900\u0026family=Orbitron:wght@400..900\u0026display=swap\",\"rel\":\"stylesheet\"}]]}],[\"$\",\"body\",null,{\"children\":[[\"$\",\"script\",null,{\"type\":\"application/ld+json\",\"dangerouslySetInnerHTML\":{\"__html\":\"{\\\"@context\\\":\\\"https://schema.org\\\",\\\"@type\\\":\\\"Organization\\\",\\\"name\\\":\\\"RetroCore Labs\\\",\\\"alternateName\\\":\\\"HackerCorp Labs\\\",\\\"url\\\":\\\"https://labs.hackercorp.no\\\",\\\"logo\\\":\\\"https://labs.hackercorp.no/images/logo.png\\\",\\\"description\\\":\\\"Preserving and reimagining retro computing technology through modern implementations. Open-source emulators, FPGA implementations, and hardware projects.\\\",\\\"sameAs\\\":[\\\"https://github.com/RetroCoreLabs\\\",\\\"https://twitter.com/RetroCoreLabs\\\",\\\"https://linkedin.com/company/retrocorelabs\\\",\\\"https://youtube.com/@RetroCoreLabs\\\"],\\\"contactPoint\\\":{\\\"@type\\\":\\\"ContactPoint\\\",\\\"contactType\\\":\\\"Customer Support\\\",\\\"url\\\":\\\"https://labs.hackercorp.no/contact\\\"}}\"}}],[\"$\",\"script\",null,{\"type\":\"application/ld+json\",\"dangerouslySetInnerHTML\":{\"__html\":\"{\\\"@context\\\":\\\"https://schema.org\\\",\\\"@type\\\":\\\"WebSite\\\",\\\"name\\\":\\\"RetroCore Labs\\\",\\\"url\\\":\\\"https://labs.hackercorp.no\\\",\\\"description\\\":\\\"Preserving and reimagining retro computing technology through modern implementations\\\",\\\"publisher\\\":{\\\"@type\\\":\\\"Organization\\\",\\\"name\\\":\\\"RetroCore Labs\\\"},\\\"potentialAction\\\":{\\\"@type\\\":\\\"SearchAction\\\",\\\"target\\\":\\\"https://labs.hackercorp.no/projects?search={search_term_string}\\\",\\\"query-input\\\":\\\"required name=search_term_string\\\"}}\"}}],[\"$\",\"$L2\",null,{}],[\"$\",\"main\",null,{\"className\":\"min-h-[calc(100vh-5rem)]\",\"children\":[\"$\",\"$L3\",null,{\"parallelRouterKey\":\"children\",\"error\":\"$undefined\",\"errorStyles\":\"$undefined\",\"errorScripts\":\"$undefined\",\"template\":[\"$\",\"$L4\",null,{}],\"templateStyles\":\"$undefined\",\"templateScripts\":\"$undefined\",\"notFound\":[[[\"$\",\"title\",null,{\"children\":\"404: This page could not be found.\"}],[\"$\",\"div\",null,{\"style\":{\"fontFamily\":\"system-ui,\\\"Segoe UI\\\",Roboto,Helvetica,Arial,sans-serif,\\\"Apple Color Emoji\\\",\\\"Segoe UI Emoji\\\"\",\"height\":\"100vh\",\"textAlign\":\"center\",\"display\":\"flex\",\"flexDirection\":\"column\",\"alignItems\":\"center\",\"justifyContent\":\"center\"},\"children\":[\"$\",\"div\",null,{\"children\":[[\"$\",\"style\",null,{\"dangerouslySetInnerHTML\":{\"__html\":\"body{color:#000;background:#fff;margin:0}.next-error-h1{border-right:1px solid rgba(0,0,0,.3)}@media (prefers-color-scheme:dark){body{color:#fff;background:#000}.next-error-h1{border-right:1px solid rgba(255,255,255,.3)}}\"}}],[\"$\",\"h1\",null,{\"className\":\"next-error-h1\",\"style\":{\"display\":\"inline-block\",\"margin\":\"0 20px 0 0\",\"padding\":\"0 23px 0 0\",\"fontSize\":24,\"fontWeight\":500,\"verticalAlign\":\"top\",\"lineHeight\":\"49px\"},\"children\":404}],[\"$\",\"div\",null,{\"style\":{\"display\":\"inline-block\"},\"children\":[\"$\",\"h2\",null,{\"style\":{\"fontSize\":14,\"fontWeight\":400,\"lineHeight\":\"49px\",\"margin\":0},\"children\":\"This page could not be found.\"}]}]]}]}]],[]],\"forbidden\":\"$undefined\",\"unauthorized\":\"$undefined\"}]}]]}]]}]]}],{\"children\":[\"projects\",[\"$\",\"$1\",\"c\",{\"children\":[null,[\"$\",\"$L3\",null,{\"parallelRouterKey\":\"children\",\"error\":\"$undefined\",\"errorStyles\":\"$undefined\",\"errorScripts\":\"$undefined\",\"template\":[\"$\",\"$L4\",null,{}],\"templateStyles\":\"$undefined\",\"templateScripts\":\"$undefined\",\"notFound\":\"$undefined\",\"forbidden\":\"$undefined\",\"unauthorized\":\"$undefined\"}]]}],{\"children\":[[\"slug\",\"nd-120-in-fpga\",\"d\"],[\"$\",\"$1\",\"c\",{\"children\":[null,[\"$\",\"$L3\",null,{\"parallelRouterKey\":\"children\",\"error\":\"$undefined\",\"errorStyles\":\"$undefined\",\"errorScripts\":\"$undefined\",\"template\":[\"$\",\"$L4\",null,{}],\"templateStyles\":\"$undefined\",\"templateScripts\":\"$undefined\",\"notFound\":\"$undefined\",\"forbidden\":\"$undefined\",\"unauthorized\":\"$undefined\"}]]}],{\"children\":[\"__PAGE__\",[\"$\",\"$1\",\"c\",{\"children\":[\"$L5\",[\"$\",\"$L6\",null,{\"children\":\"$L7\"}],null,[\"$\",\"$L8\",null,{\"children\":[\"$L9\",\"$La\",[\"$\",\"$Lb\",null,{\"promise\":\"$@c\"}]]}]]}],{},null,false]},null,false]},null,false]},null,false],[\"$\",\"$1\",\"h\",{\"children\":[null,[\"$\",\"$1\",\"c2Gd52qO04cTFSuWsP0W8\",{\"children\":[[\"$\",\"$Ld\",null,{\"children\":\"$Le\"}],null]}],null]}],false]],\"m\":\"$undefined\",\"G\":[\"$f\",\"$undefined\"],\"s\":false,\"S\":true}\n"])</script><script>self.__next_f.push([1,"10:\"$Sreact.suspense\"\n11:I[4911,[],\"AsyncMetadata\"]\n13:I[3063,[\"874\",\"static/chunks/874-9ed5e59966327713.js\",\"63\",\"static/chunks/63-912c522cff121694.js\",\"419\",\"static/chunks/app/projects/%5Bslug%5D/page-5da797fcf4534871.js\"],\"Image\"]\n14:I[6874,[\"874\",\"static/chunks/874-9ed5e59966327713.js\",\"63\",\"static/chunks/63-912c522cff121694.js\",\"419\",\"static/chunks/app/projects/%5Bslug%5D/page-5da797fcf4534871.js\"],\"\"]\n7:[\"$\",\"$10\",null,{\"fallback\":null,\"children\":[\"$\",\"$L11\",null,{\"promise\":\"$@12\"}]}]\n"])</script><script>self.__next_f.push([1,"5:[[\"$\",\"script\",null,{\"type\":\"application/ld+json\",\"dangerouslySetInnerHTML\":{\"__html\":\"{\\\"@context\\\":\\\"https://schema.org\\\",\\\"@type\\\":\\\"SoftwareApplication\\\",\\\"name\\\":\\\"ND-120 in FPGA\\\",\\\"description\\\":\\\"Recreating the ND-120 CPU at hardware level using the original design documents from 1988. Implemented in Verilog with Logisim Evolution for design and Verilator for testing. CPU/Decoder Gate Arrays and CPU Board are completed, with OPCOM communication functional.\\\",\\\"applicationCategory\\\":\\\"DeveloperApplication\\\",\\\"operatingSystem\\\":\\\"Cross-platform\\\",\\\"offers\\\":{\\\"@type\\\":\\\"Offer\\\",\\\"price\\\":\\\"0\\\",\\\"priceCurrency\\\":\\\"USD\\\"},\\\"author\\\":{\\\"@type\\\":\\\"Organization\\\",\\\"name\\\":\\\"RetroCore Labs\\\"},\\\"image\\\":\\\"/images/projects/nd-120-fpga.svg\\\",\\\"url\\\":\\\"https://labs.hackercorp.no/projects/nd-120-in-fpga\\\",\\\"softwareVersion\\\":\\\"2024-03-10\\\",\\\"aggregateRating\\\":{\\\"@type\\\":\\\"AggregateRating\\\",\\\"ratingValue\\\":\\\"5\\\",\\\"ratingCount\\\":\\\"32\\\"},\\\"downloadUrl\\\":\\\"https://github.com/RonnyA/nd-120\\\",\\\"codeRepository\\\":\\\"https://github.com/RonnyA/nd-120\\\",\\\"programmingLanguage\\\":[\\\"Verilog\\\",\\\"Logisim Evolution\\\",\\\"Verilator\\\",\\\"GTKWave\\\"],\\\"keywords\\\":\\\"fpga, verilog, norsk-data, hardware, nd-120\\\"}\"}}],[\"$\",\"main\",null,{\"className\":\"max-w-4xl mx-auto px-4 md:px-8 lg:px-12 py-16 md:py-24 lg:py-32\",\"children\":[[\"$\",\"div\",null,{\"className\":\"mb-10\",\"children\":[[\"$\",\"span\",null,{\"className\":\"px-4 py-1 rounded-full text-xs font-bold bg-retro-green text-black w-max shadow\",\"children\":\"in-progress\"}],[\"$\",\"h1\",null,{\"className\":\"font-orbitron text-4xl md:text-5xl text-retro-green font-bold mt-4 mb-2 drop-shadow-lg\",\"children\":\"ND-120 in FPGA\"}],[\"$\",\"div\",null,{\"className\":\"flex gap-3 mt-2\",\"children\":[[\"$\",\"span\",\"Verilog\",{\"className\":\"inline-block w-7 h-7 flex items-center justify-center bg-gray-800 rounded-lg shadow hover:bg-retro-green transition\",\"title\":\"Verilog\",\"children\":[\"$\",\"svg\",null,{\"stroke\":\"currentColor\",\"fill\":\"currentColor\",\"strokeWidth\":\"0\",\"viewBox\":\"0 0 512 512\",\"children\":[\"$undefined\",[[\"$\",\"path\",\"0\",{\"d\":\"M416 48v416c0 26.51-21.49 48-48 48H144c-26.51 0-48-21.49-48-48V48c0-26.51 21.49-48 48-48h224c26.51 0 48 21.49 48 48zm96 58v12a6 6 0 0 1-6 6h-18v6a6 6 0 0 1-6 6h-42V88h42a6 6 0 0 1 6 6v6h18a6 6 0 0 1 6 6zm0 96v12a6 6 0 0 1-6 6h-18v6a6 6 0 0 1-6 6h-42v-48h42a6 6 0 0 1 6 6v6h18a6 6 0 0 1 6 6zm0 96v12a6 6 0 0 1-6 6h-18v6a6 6 0 0 1-6 6h-42v-48h42a6 6 0 0 1 6 6v6h18a6 6 0 0 1 6 6zm0 96v12a6 6 0 0 1-6 6h-18v6a6 6 0 0 1-6 6h-42v-48h42a6 6 0 0 1 6 6v6h18a6 6 0 0 1 6 6zM30 376h42v48H30a6 6 0 0 1-6-6v-6H6a6 6 0 0 1-6-6v-12a6 6 0 0 1 6-6h18v-6a6 6 0 0 1 6-6zm0-96h42v48H30a6 6 0 0 1-6-6v-6H6a6 6 0 0 1-6-6v-12a6 6 0 0 1 6-6h18v-6a6 6 0 0 1 6-6zm0-96h42v48H30a6 6 0 0 1-6-6v-6H6a6 6 0 0 1-6-6v-12a6 6 0 0 1 6-6h18v-6a6 6 0 0 1 6-6zm0-96h42v48H30a6 6 0 0 1-6-6v-6H6a6 6 0 0 1-6-6v-12a6 6 0 0 1 6-6h18v-6a6 6 0 0 1 6-6z\",\"children\":[]}]]],\"className\":\"$undefined\",\"style\":{\"color\":\"$undefined\"},\"height\":\"1em\",\"width\":\"1em\",\"xmlns\":\"http://www.w3.org/2000/svg\"}]}],[\"$\",\"span\",\"Logisim Evolution\",{\"className\":\"inline-block w-7 h-7 flex items-center justify-center bg-gray-800 rounded-lg shadow hover:bg-retro-green transition\",\"title\":\"Logisim Evolution\",\"children\":[\"$\",\"svg\",null,{\"stroke\":\"currentColor\",\"fill\":\"currentColor\",\"strokeWidth\":\"0\",\"viewBox\":\"0 0 640 512\",\"children\":[\"$undefined\",[[\"$\",\"path\",\"0\",{\"d\":\"M278.9 511.5l-61-17.7c-6.4-1.8-10-8.5-8.2-14.9L346.2 8.7c1.8-6.4 8.5-10 14.9-8.2l61 17.7c6.4 1.8 10 8.5 8.2 14.9L293.8 503.3c-1.9 6.4-8.5 10.1-14.9 8.2zm-114-112.2l43.5-46.4c4.6-4.9 4.3-12.7-.8-17.2L117 256l90.6-79.7c5.1-4.5 5.5-12.3.8-17.2l-43.5-46.4c-4.5-4.8-12.1-5.1-17-.5L3.8 247.2c-5.1 4.7-5.1 12.8 0 17.5l144.1 135.1c4.9 4.6 12.5 4.4 17-.5zm327.2.6l144.1-135.1c5.1-4.7 5.1-12.8 0-17.5L492.1 112.1c-4.8-4.5-12.4-4.3-17 .5L431.6 159c-4.6 4.9-4.3 12.7.8 17.2L523 256l-90.6 79.7c-5.1 4.5-5.5 12.3-.8 17.2l43.5 46.4c4.5 4.9 12.1 5.1 17 .6z\",\"children\":[]}]]],\"className\":\"$undefined\",\"style\":{\"color\":\"$undefined\"},\"height\":\"1em\",\"width\":\"1em\",\"xmlns\":\"http://www.w3.org/2000/svg\"}]}],[\"$\",\"span\",\"Verilator\",{\"className\":\"inline-block w-7 h-7 flex items-center justify-center bg-gray-800 rounded-lg shadow hover:bg-retro-green transition\",\"title\":\"Verilator\",\"children\":[\"$\",\"svg\",null,{\"stroke\":\"currentColor\",\"fill\":\"currentColor\",\"strokeWidth\":\"0\",\"viewBox\":\"0 0 640 512\",\"children\":[\"$undefined\",[[\"$\",\"path\",\"0\",{\"d\":\"M278.9 511.5l-61-17.7c-6.4-1.8-10-8.5-8.2-14.9L346.2 8.7c1.8-6.4 8.5-10 14.9-8.2l61 17.7c6.4 1.8 10 8.5 8.2 14.9L293.8 503.3c-1.9 6.4-8.5 10.1-14.9 8.2zm-114-112.2l43.5-46.4c4.6-4.9 4.3-12.7-.8-17.2L117 256l90.6-79.7c5.1-4.5 5.5-12.3.8-17.2l-43.5-46.4c-4.5-4.8-12.1-5.1-17-.5L3.8 247.2c-5.1 4.7-5.1 12.8 0 17.5l144.1 135.1c4.9 4.6 12.5 4.4 17-.5zm327.2.6l144.1-135.1c5.1-4.7 5.1-12.8 0-17.5L492.1 112.1c-4.8-4.5-12.4-4.3-17 .5L431.6 159c-4.6 4.9-4.3 12.7.8 17.2L523 256l-90.6 79.7c-5.1 4.5-5.5 12.3-.8 17.2l43.5 46.4c4.5 4.9 12.1 5.1 17 .6z\",\"children\":[]}]]],\"className\":\"$undefined\",\"style\":{\"color\":\"$undefined\"},\"height\":\"1em\",\"width\":\"1em\",\"xmlns\":\"http://www.w3.org/2000/svg\"}]}],[\"$\",\"span\",\"GTKWave\",{\"className\":\"inline-block w-7 h-7 flex items-center justify-center bg-gray-800 rounded-lg shadow hover:bg-retro-green transition\",\"title\":\"GTKWave\",\"children\":[\"$\",\"svg\",null,{\"stroke\":\"currentColor\",\"fill\":\"currentColor\",\"strokeWidth\":\"0\",\"viewBox\":\"0 0 640 512\",\"children\":[\"$undefined\",[[\"$\",\"path\",\"0\",{\"d\":\"M278.9 511.5l-61-17.7c-6.4-1.8-10-8.5-8.2-14.9L346.2 8.7c1.8-6.4 8.5-10 14.9-8.2l61 17.7c6.4 1.8 10 8.5 8.2 14.9L293.8 503.3c-1.9 6.4-8.5 10.1-14.9 8.2zm-114-112.2l43.5-46.4c4.6-4.9 4.3-12.7-.8-17.2L117 256l90.6-79.7c5.1-4.5 5.5-12.3.8-17.2l-43.5-46.4c-4.5-4.8-12.1-5.1-17-.5L3.8 247.2c-5.1 4.7-5.1 12.8 0 17.5l144.1 135.1c4.9 4.6 12.5 4.4 17-.5zm327.2.6l144.1-135.1c5.1-4.7 5.1-12.8 0-17.5L492.1 112.1c-4.8-4.5-12.4-4.3-17 .5L431.6 159c-4.6 4.9-4.3 12.7.8 17.2L523 256l-90.6 79.7c-5.1 4.5-5.5 12.3-.8 17.2l43.5 46.4c4.5 4.9 12.1 5.1 17 .6z\",\"children\":[]}]]],\"className\":\"$undefined\",\"style\":{\"color\":\"$undefined\"},\"height\":\"1em\",\"width\":\"1em\",\"xmlns\":\"http://www.w3.org/2000/svg\"}]}]]}]]}],[\"$\",\"div\",null,{\"className\":\"relative aspect-video rounded-lg overflow-hidden mb-8\",\"children\":[\"$\",\"$L13\",null,{\"src\":\"/images/projects/nd-120-fpga.svg\",\"alt\":\"ND-120 in FPGA project screenshot\",\"fill\":true,\"className\":\"object-cover\"}]}],[\"$\",\"p\",null,{\"className\":\"font-inter text-lg text-gray-200 mb-8\",\"children\":\"Recreating the ND-120 CPU at hardware level using the original design documents from 1988. Implemented in Verilog with Logisim Evolution for design and Verilator for testing. CPU/Decoder Gate Arrays and CPU Board are completed, with OPCOM communication functional.\"}],[\"$\",\"div\",null,{\"className\":\"flex gap-8 mb-8\",\"children\":[[\"$\",\"div\",null,{\"className\":\"flex flex-col items-center\",\"children\":[[\"$\",\"span\",null,{\"className\":\"text-2xl font-bold text-electric-blue\",\"children\":32}],[\"$\",\"span\",null,{\"className\":\"text-xs text-gray-400\",\"children\":\"Stars\"}]]}],false,[\"$\",\"div\",null,{\"className\":\"flex flex-col items-center\",\"children\":[[\"$\",\"span\",null,{\"className\":\"text-2xl font-bold text-retro-green\",\"children\":\"Mar 10, 2024\"}],[\"$\",\"span\",null,{\"className\":\"text-xs text-gray-400\",\"children\":\"Last Updated\"}]]}]]}],[\"$\",\"div\",null,{\"className\":\"flex gap-4 mb-12\",\"children\":[\"$undefined\",[\"$\",\"$L14\",null,{\"href\":\"https://github.com/RonnyA/nd-120\",\"className\":\"px-8 py-4 rounded-lg border-2 border-retro-green text-retro-green  font-bold text-lg hover:bg-retro-green hover:text-black transition\",\"children\":\"View on GitHub\"}]]}],[\"$\",\"div\",null,{\"className\":\"flex flex-col gap-8\",\"children\":[[\"$\",\"div\",null,{\"className\":\"bg-gray-800 dark:bg-gray-900 rounded-xl p-6 shadow-lg\",\"children\":[[\"$\",\"h2\",null,{\"className\":\"font-orbitron text-2xl text-retro-green mb-4\",\"children\":\"Screenshots\"}],[\"$\",\"div\",null,{\"className\":\"w-full h-48 bg-gray-700 dark:bg-gray-800 rounded-lg flex items-center justify-center text-gray-400 text-lg\",\"children\":\"[Screenshot Carousel Placeholder]\"}]]}],[\"$\",\"div\",null,{\"className\":\"bg-gray-800 dark:bg-gray-900 rounded-xl p-6 shadow-lg\",\"children\":[[\"$\",\"h2\",null,{\"className\":\"font-orbitron text-2xl text-retro-green mb-4\",\"children\":\"Technical Deep-Dive\"}],[\"$\",\"details\",null,{\"className\":\"bg-gray-700 dark:bg-gray-800 rounded-lg p-4\",\"children\":[[\"$\",\"summary\",null,{\"className\":\"cursor-pointer font-bold text-electric-blue\",\"children\":\"Expand for technical details\"}],[\"$\",\"div\",null,{\"className\":\"mt-2 text-gray-300\",\"children\":\"[Technical deep-dive content placeholder]\"}]]}]]}],[\"$\",\"div\",null,{\"className\":\"bg-gray-800 dark:bg-gray-900 rounded-xl p-6 shadow-lg\",\"children\":[[\"$\",\"h2\",null,{\"className\":\"font-orbitron text-2xl text-retro-green mb-4\",\"children\":\"Features\"}],[\"$\",\"ul\",null,{\"className\":\"list-disc pl-6 text-gray-300\",\"children\":[[\"$\",\"li\",\"fpga\",{\"className\":\"capitalize\",\"children\":\"fpga\"}],[\"$\",\"li\",\"verilog\",{\"className\":\"capitalize\",\"children\":\"verilog\"}],[\"$\",\"li\",\"norsk-data\",{\"className\":\"capitalize\",\"children\":\"norsk data\"}],[\"$\",\"li\",\"hardware\",{\"className\":\"capitalize\",\"children\":\"hardware\"}],[\"$\",\"li\",\"nd-120\",{\"className\":\"capitalize\",\"children\":\"nd 120\"}]]}]]}],[\"$\",\"div\",null,{\"className\":\"bg-gray-800 dark:bg-gray-900 rounded-xl p-6 shadow-lg\",\"children\":[[\"$\",\"h2\",null,{\"className\":\"font-orbitron text-2xl text-retro-green mb-4\",\"children\":\"Documentation\"}],[\"$\",\"div\",null,{\"className\":\"space-y-4\",\"children\":[[\"$\",\"a\",null,{\"href\":\"https://www.ndwiki.org/wiki/User:RHansen\",\"className\":\"block text-electric-blue hover:underline\",\"target\":\"_blank\",\"rel\":\"noopener noreferrer\",\"children\":\"View Documentation\"}],[\"$\",\"a\",null,{\"href\":\"https://github.com/RonnyA/nd-120/releases\",\"className\":\"block text-electric-blue hover:underline\",\"target\":\"_blank\",\"rel\":\"noopener noreferrer\",\"children\":\"Version History\"}]]}]]}]]}]]}]]\n"])</script><script>self.__next_f.push([1,"a:null\n"])</script><script>self.__next_f.push([1,"e:[[\"$\",\"meta\",\"0\",{\"charSet\":\"utf-8\"}],[\"$\",\"meta\",\"1\",{\"name\":\"viewport\",\"content\":\"width=device-width, initial-scale=1\"}]]\n9:null\n"])</script><script>self.__next_f.push([1,"12:{\"metadata\":[[\"$\",\"title\",\"0\",{\"children\":\"ND-120 in FPGA | RetroCore Labs\"}],[\"$\",\"meta\",\"1\",{\"name\":\"description\",\"content\":\"FPGA hardware implementation of the ND-120 CPU using original 1988 design documents\"}],[\"$\",\"meta\",\"2\",{\"name\":\"author\",\"content\":\"HackerCorp Labs\"}],[\"$\",\"meta\",\"3\",{\"name\":\"keywords\",\"content\":\"fpga,verilog,norsk-data,hardware,nd-120,Verilog,Logisim Evolution,Verilator,GTKWave,fpga\"}],[\"$\",\"meta\",\"4\",{\"name\":\"creator\",\"content\":\"HackerCorp Labs\"}],[\"$\",\"meta\",\"5\",{\"name\":\"publisher\",\"content\":\"HackerCorp Labs\"}],[\"$\",\"meta\",\"6\",{\"name\":\"robots\",\"content\":\"index, follow\"}],[\"$\",\"meta\",\"7\",{\"name\":\"googlebot\",\"content\":\"index, follow, max-video-preview:-1, max-image-preview:large, max-snippet:-1\"}],[\"$\",\"link\",\"8\",{\"rel\":\"canonical\",\"href\":\"https://labs.hackercorp.no/\"}],[\"$\",\"meta\",\"9\",{\"property\":\"og:title\",\"content\":\"ND-120 in FPGA\"}],[\"$\",\"meta\",\"10\",{\"property\":\"og:description\",\"content\":\"Recreating the ND-120 CPU at hardware level using the original design documents from 1988. Implemented in Verilog with Logisim Evolution for design and Verilator for testing. CPU/Decoder Gate Arrays and CPU Board are completed, with OPCOM communication functional.\"}],[\"$\",\"meta\",\"11\",{\"property\":\"og:url\",\"content\":\"https://labs.hackercorp.no/projects/nd-120-in-fpga/\"}],[\"$\",\"meta\",\"12\",{\"property\":\"og:image\",\"content\":\"https://labs.hackercorp.no/images/projects/nd-120-fpga.svg\"}],[\"$\",\"meta\",\"13\",{\"property\":\"og:image:width\",\"content\":\"1200\"}],[\"$\",\"meta\",\"14\",{\"property\":\"og:image:height\",\"content\":\"630\"}],[\"$\",\"meta\",\"15\",{\"property\":\"og:image:alt\",\"content\":\"ND-120 in FPGA\"}],[\"$\",\"meta\",\"16\",{\"property\":\"og:type\",\"content\":\"article\"}],[\"$\",\"meta\",\"17\",{\"name\":\"twitter:card\",\"content\":\"summary_large_image\"}],[\"$\",\"meta\",\"18\",{\"name\":\"twitter:title\",\"content\":\"ND-120 in FPGA\"}],[\"$\",\"meta\",\"19\",{\"name\":\"twitter:description\",\"content\":\"FPGA hardware implementation of the ND-120 CPU using original 1988 design documents\"}],[\"$\",\"meta\",\"20\",{\"name\":\"twitter:image\",\"content\":\"https://labs.hackercorp.no/images/projects/nd-120-fpga.svg\"}],[\"$\",\"link\",\"21\",{\"rel\":\"icon\",\"href\":\"/favicon.ico\",\"type\":\"image/x-icon\",\"sizes\":\"16x16\"}]],\"error\":null,\"digest\":\"$undefined\"}\n"])</script><script>self.__next_f.push([1,"c:{\"metadata\":\"$12:metadata\",\"error\":null,\"digest\":\"$undefined\"}\n"])</script></body></html>