Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Thu May 23 21:21:36 2024
| Host         : Kaltakar running 64-bit major release  (build 9200)
| Command      : report_drc -file global_drc_routed.rpt -pb global_drc_routed.pb -rpx global_drc_routed.rpx
| Design       : global
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 7
+----------+----------+--------------------+------------+
| Rule     | Severity | Description        | Violations |
+----------+----------+--------------------+------------+
| PDRC-153 | Warning  | Gated clock check  | 6          |
| ZPS7-1   | Warning  | PS7 block required | 1          |
+----------+----------+--------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net system_i/interlocking_i/network_i/route_R10/commandState_reg[0]_0 is a gated clock net sourced by a combinational pin system_i/interlocking_i/network_i/route_R10/commandAux_reg_i_2/O, cell system_i/interlocking_i/network_i/route_R10/commandAux_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net system_i/interlocking_i/network_i/singleSwitch_Sw06/commandAux_reg_i_2__0_n_0 is a gated clock net sourced by a combinational pin system_i/interlocking_i/network_i/singleSwitch_Sw06/commandAux_reg_i_2__0/O, cell system_i/interlocking_i/network_i/singleSwitch_Sw06/commandAux_reg_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net system_i/interlocking_i/network_i/singleSwitch_Sw07/commandAux_reg_i_2__2_n_0 is a gated clock net sourced by a combinational pin system_i/interlocking_i/network_i/singleSwitch_Sw07/commandAux_reg_i_2__2/O, cell system_i/interlocking_i/network_i/singleSwitch_Sw07/commandAux_reg_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net system_i/interlocking_i/network_i/singleSwitch_Sw12/commandAux_reg_i_2__1_n_0 is a gated clock net sourced by a combinational pin system_i/interlocking_i/network_i/singleSwitch_Sw12/commandAux_reg_i_2__1/O, cell system_i/interlocking_i/network_i/singleSwitch_Sw12/commandAux_reg_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net system_i/interlocking_i/network_i/singleSwitch_Sw13/commandAux_reg_i_2__3_n_0 is a gated clock net sourced by a combinational pin system_i/interlocking_i/network_i/singleSwitch_Sw13/commandAux_reg_i_2__3/O, cell system_i/interlocking_i/network_i/singleSwitch_Sw13/commandAux_reg_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net system_i/printer_i/wr_uart_reg_i_1_n_0 is a gated clock net sourced by a combinational pin system_i/printer_i/wr_uart_reg_i_1/O, cell system_i/printer_i/wr_uart_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


