{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687710489090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687710489090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 25 11:28:09 2023 " "Processing started: Sun Jun 25 11:28:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687710489090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710489090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HCRS04 -c sensor " "Command: quartus_map --read_settings_files=on --write_settings_files=off HCRS04 -c sensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710489090 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687710489451 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687710489451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hcrs04.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hcrs04.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HCRS04-Behavioral " "Found design unit 1: HCRS04-Behavioral" {  } { { "HCRS04.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/HCRS04.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710497619 ""} { "Info" "ISGN_ENTITY_NAME" "1 HCRS04 " "Found entity 1: HCRS04" {  } { { "HCRS04.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/HCRS04.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710497619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710497619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triggergen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file triggergen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TriggerGen-Behavioral " "Found design unit 1: TriggerGen-Behavioral" {  } { { "TriggerGen.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/TriggerGen.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710497621 ""} { "Info" "ISGN_ENTITY_NAME" "1 TriggerGen " "Found entity 1: TriggerGen" {  } { { "TriggerGen.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/TriggerGen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710497621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710497621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behavioral " "Found design unit 1: counter-Behavioral" {  } { { "counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710497623 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710497623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710497623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "distance_calculation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file distance_calculation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 distance_calculation-Behavioral " "Found design unit 1: distance_calculation-Behavioral" {  } { { "distance_calculation.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/distance_calculation.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710497624 ""} { "Info" "ISGN_ENTITY_NAME" "1 distance_calculation " "Found entity 1: distance_calculation" {  } { { "distance_calculation.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/distance_calculation.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710497624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710497624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensorpresencia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensorpresencia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SensorPresencia-Behavioral " "Found design unit 1: SensorPresencia-Behavioral" {  } { { "SensorPresencia.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/SensorPresencia.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710497626 ""} { "Info" "ISGN_ENTITY_NAME" "1 SensorPresencia " "Found entity 1: SensorPresencia" {  } { { "SensorPresencia.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/SensorPresencia.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710497626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710497626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_frec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_frec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_frec-divisor " "Found design unit 1: div_frec-divisor" {  } { { "div_frec.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/div_frec.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710497627 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_frec " "Found entity 1: div_frec" {  } { { "div_frec.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/div_frec.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710497627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710497627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor_quieto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensor_quieto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sensor_quieto-pruebad " "Found design unit 1: sensor_quieto-pruebad" {  } { { "sensor_quieto.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sensor_quieto.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710497629 ""} { "Info" "ISGN_ENTITY_NAME" "1 sensor_quieto " "Found entity 1: sensor_quieto" {  } { { "sensor_quieto.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sensor_quieto.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710497629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710497629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anti_rebote.vhd 2 1 " "Found 2 design units, including 1 entities, in source file anti_rebote.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 anti_rebote-registro " "Found design unit 1: anti_rebote-registro" {  } { { "anti_rebote.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/anti_rebote.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710497630 ""} { "Info" "ISGN_ENTITY_NAME" "1 anti_rebote " "Found entity 1: anti_rebote" {  } { { "anti_rebote.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/anti_rebote.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710497630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710497630 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/bcd_to_7seg.vhd " "Can't analyze file -- file output_files/bcd_to_7seg.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1687710497633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binario_a_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binario_a_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binario_a_bcd-Behavioral " "Found design unit 1: binario_a_bcd-Behavioral" {  } { { "binario_a_bcd.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/binario_a_bcd.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710497634 ""} { "Info" "ISGN_ENTITY_NAME" "1 binario_a_bcd " "Found entity 1: binario_a_bcd" {  } { { "binario_a_bcd.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/binario_a_bcd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710497634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710497634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_jk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff_jk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ff_jk-Behavioral " "Found design unit 1: ff_jk-Behavioral" {  } { { "ff_jk.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/ff_jk.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710497636 ""} { "Info" "ISGN_ENTITY_NAME" "1 ff_jk " "Found entity 1: ff_jk" {  } { { "ff_jk.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/ff_jk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710497636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710497636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sem_rojo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sem_rojo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sem_rojo-cuenta " "Found design unit 1: sem_rojo-cuenta" {  } { { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710497638 ""} { "Info" "ISGN_ENTITY_NAME" "1 sem_rojo " "Found entity 1: sem_rojo" {  } { { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710497638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710497638 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sem_verde_30s.vhd " "Can't analyze file -- file sem_verde_30s.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1687710497641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sem_verde_45s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sem_verde_45s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sem_verde_45s-condiciones " "Found design unit 1: sem_verde_45s-condiciones" {  } { { "sem_verde_45s.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_verde_45s.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710497644 ""} { "Info" "ISGN_ENTITY_NAME" "1 sem_verde_45s " "Found entity 1: sem_verde_45s" {  } { { "sem_verde_45s.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_verde_45s.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710497644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710497644 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "semaforo.vhd " "Can't analyze file -- file semaforo.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1687710497646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulsador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulsador-pulpo " "Found design unit 1: pulsador-pulpo" {  } { { "pulsador.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/pulsador.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710497648 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulsador " "Found entity 1: pulsador" {  } { { "pulsador.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/pulsador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710497648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710497648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incrementador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Incrementador-count " "Found design unit 1: Incrementador-count" {  } { { "Incrementador.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/Incrementador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710497649 ""} { "Info" "ISGN_ENTITY_NAME" "1 Incrementador " "Found entity 1: Incrementador" {  } { { "Incrementador.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/Incrementador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710497649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710497649 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/sem_verde_45s.vhd " "Can't analyze file -- file output_files/sem_verde_45s.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1687710497651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notraffic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file notraffic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 notraffic-prueba " "Found design unit 1: notraffic-prueba" {  } { { "notraffic.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/notraffic.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710497653 ""} { "Info" "ISGN_ENTITY_NAME" "1 notraffic " "Found entity 1: notraffic" {  } { { "notraffic.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/notraffic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710497653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710497653 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sem_rojo " "Elaborating entity \"sem_rojo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687710497683 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q sem_rojo.vhd(254) " "VHDL Process Statement warning at sem_rojo.vhd(254): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687710497686 "|sem_rojo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q sem_rojo.vhd(274) " "VHDL Process Statement warning at sem_rojo.vhd(274): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687710497686 "|sem_rojo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q sem_rojo.vhd(298) " "VHDL Process Statement warning at sem_rojo.vhd(298): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 298 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687710497687 "|sem_rojo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "yello sem_rojo.vhd(240) " "VHDL Process Statement warning at sem_rojo.vhd(240): inferring latch(es) for signal or variable \"yello\", which holds its previous value in one or more paths through the process" {  } { { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 240 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687710497687 "|sem_rojo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "gree sem_rojo.vhd(240) " "VHDL Process Statement warning at sem_rojo.vhd(240): inferring latch(es) for signal or variable \"gree\", which holds its previous value in one or more paths through the process" {  } { { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 240 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687710497687 "|sem_rojo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "redd sem_rojo.vhd(240) " "VHDL Process Statement warning at sem_rojo.vhd(240): inferring latch(es) for signal or variable \"redd\", which holds its previous value in one or more paths through the process" {  } { { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 240 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687710497687 "|sem_rojo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "yelloww sem_rojo.vhd(240) " "VHDL Process Statement warning at sem_rojo.vhd(240): inferring latch(es) for signal or variable \"yelloww\", which holds its previous value in one or more paths through the process" {  } { { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 240 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687710497687 "|sem_rojo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "greenn sem_rojo.vhd(240) " "VHDL Process Statement warning at sem_rojo.vhd(240): inferring latch(es) for signal or variable \"greenn\", which holds its previous value in one or more paths through the process" {  } { { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 240 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687710497687 "|sem_rojo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "re sem_rojo.vhd(240) " "VHDL Process Statement warning at sem_rojo.vhd(240): inferring latch(es) for signal or variable \"re\", which holds its previous value in one or more paths through the process" {  } { { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 240 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687710497687 "|sem_rojo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S sem_rojo.vhd(427) " "VHDL Process Statement warning at sem_rojo.vhd(427): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 427 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687710497688 "|sem_rojo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "re sem_rojo.vhd(240) " "Inferred latch for \"re\" at sem_rojo.vhd(240)" {  } { { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710497689 "|sem_rojo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "greenn sem_rojo.vhd(240) " "Inferred latch for \"greenn\" at sem_rojo.vhd(240)" {  } { { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710497689 "|sem_rojo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yelloww sem_rojo.vhd(240) " "Inferred latch for \"yelloww\" at sem_rojo.vhd(240)" {  } { { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710497689 "|sem_rojo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redd sem_rojo.vhd(240) " "Inferred latch for \"redd\" at sem_rojo.vhd(240)" {  } { { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710497689 "|sem_rojo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gree sem_rojo.vhd(240) " "Inferred latch for \"gree\" at sem_rojo.vhd(240)" {  } { { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710497689 "|sem_rojo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yello sem_rojo.vhd(240) " "Inferred latch for \"yello\" at sem_rojo.vhd(240)" {  } { { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710497689 "|sem_rojo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_frec div_frec:clk_1Hz " "Elaborating entity \"div_frec\" for hierarchy \"div_frec:clk_1Hz\"" {  } { { "sem_rojo.vhd" "clk_1Hz" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687710497698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "anti_rebote anti_rebote:anti_rebote_pulsador " "Elaborating entity \"anti_rebote\" for hierarchy \"anti_rebote:anti_rebote_pulsador\"" {  } { { "sem_rojo.vhd" "anti_rebote_pulsador" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687710497700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulsador pulsador:pulsador1 " "Elaborating entity \"pulsador\" for hierarchy \"pulsador:pulsador1\"" {  } { { "sem_rojo.vhd" "pulsador1" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687710497701 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q pulsador.vhd(40) " "VHDL Process Statement warning at pulsador.vhd(40): signal \"q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pulsador.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/pulsador.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687710497701 "|sem_rojo|pulsador:pulsador1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "l pulsador.vhd(26) " "VHDL Process Statement warning at pulsador.vhd(26): inferring latch(es) for signal or variable \"l\", which holds its previous value in one or more paths through the process" {  } { { "pulsador.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/pulsador.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687710497701 "|sem_rojo|pulsador:pulsador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l pulsador.vhd(26) " "Inferred latch for \"l\" at pulsador.vhd(26)" {  } { { "pulsador.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/pulsador.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710497702 "|sem_rojo|pulsador:pulsador1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_jk ff_jk:JK0 " "Elaborating entity \"ff_jk\" for hierarchy \"ff_jk:JK0\"" {  } { { "sem_rojo.vhd" "JK0" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687710497702 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst ff_jk.vhd(34) " "VHDL Process Statement warning at ff_jk.vhd(34): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ff_jk.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/ff_jk.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687710497702 "|sem_rojo|ff_jk:JK0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preset ff_jk.vhd(40) " "VHDL Process Statement warning at ff_jk.vhd(40): signal \"preset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ff_jk.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/ff_jk.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687710497702 "|sem_rojo|ff_jk:JK0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Incrementador Incrementador:Incrementador_i " "Elaborating entity \"Incrementador\" for hierarchy \"Incrementador:Incrementador_i\"" {  } { { "sem_rojo.vhd" "Incrementador_i" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687710497704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensor_quieto sensor_quieto:HCRS04_sens " "Elaborating entity \"sensor_quieto\" for hierarchy \"sensor_quieto:HCRS04_sens\"" {  } { { "sem_rojo.vhd" "HCRS04_sens" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687710497705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HCRS04 sensor_quieto:HCRS04_sens\|HCRS04:Sens " "Elaborating entity \"HCRS04\" for hierarchy \"sensor_quieto:HCRS04_sens\|HCRS04:Sens\"" {  } { { "sensor_quieto.vhd" "Sens" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sensor_quieto.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687710497711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TriggerGen sensor_quieto:HCRS04_sens\|HCRS04:Sens\|TriggerGen:Inst_TriggerGen " "Elaborating entity \"TriggerGen\" for hierarchy \"sensor_quieto:HCRS04_sens\|HCRS04:Sens\|TriggerGen:Inst_TriggerGen\"" {  } { { "HCRS04.vhd" "Inst_TriggerGen" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/HCRS04.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687710497712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter sensor_quieto:HCRS04_sens\|HCRS04:Sens\|counter:Inst_counter " "Elaborating entity \"counter\" for hierarchy \"sensor_quieto:HCRS04_sens\|HCRS04:Sens\|counter:Inst_counter\"" {  } { { "HCRS04.vhd" "Inst_counter" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/HCRS04.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687710497713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "distance_calculation sensor_quieto:HCRS04_sens\|HCRS04:Sens\|distance_calculation:Inst_distance_calculation " "Elaborating entity \"distance_calculation\" for hierarchy \"sensor_quieto:HCRS04_sens\|HCRS04:Sens\|distance_calculation:Inst_distance_calculation\"" {  } { { "HCRS04.vhd" "Inst_distance_calculation" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/HCRS04.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687710497714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sem_verde_45s sem_verde_45s:senal_verde_45s " "Elaborating entity \"sem_verde_45s\" for hierarchy \"sem_verde_45s:senal_verde_45s\"" {  } { { "sem_rojo.vhd" "senal_verde_45s" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687710497715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binario_a_bcd binario_a_bcd:BCD " "Elaborating entity \"binario_a_bcd\" for hierarchy \"binario_a_bcd:BCD\"" {  } { { "sem_rojo.vhd" "BCD" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687710497716 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcd_to_7seg.vhd 2 1 " "Using design file bcd_to_7seg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_7seg-behavior " "Found design unit 1: bcd_to_7seg-behavior" {  } { { "bcd_to_7seg.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/bcd_to_7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710497728 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_7seg " "Found entity 1: bcd_to_7seg" {  } { { "bcd_to_7seg.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/bcd_to_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710497728 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1687710497728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_7seg bcd_to_7seg:seg7_1 " "Elaborating entity \"bcd_to_7seg\" for hierarchy \"bcd_to_7seg:seg7_1\"" {  } { { "sem_rojo.vhd" "seg7_1" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687710497729 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "re " "LATCH primitive \"re\" is permanently enabled" {  } { { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1687710499627 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ff_jk:JK3\|Q_int ff_jk:JK3\|Q_int~_emulated ff_jk:JK3\|Q_int~1 " "Register \"ff_jk:JK3\|Q_int\" is converted into an equivalent circuit using register \"ff_jk:JK3\|Q_int~_emulated\" and latch \"ff_jk:JK3\|Q_int~1\"" {  } { { "ff_jk.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/ff_jk.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1687710500572 "|sem_rojo|ff_jk:JK3|Q_int"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ff_jk:JK4\|Q_int ff_jk:JK4\|Q_int~_emulated ff_jk:JK4\|Q_int~1 " "Register \"ff_jk:JK4\|Q_int\" is converted into an equivalent circuit using register \"ff_jk:JK4\|Q_int~_emulated\" and latch \"ff_jk:JK4\|Q_int~1\"" {  } { { "ff_jk.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/ff_jk.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1687710500572 "|sem_rojo|ff_jk:JK4|Q_int"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ff_jk:JK5\|Q_int ff_jk:JK5\|Q_int~_emulated ff_jk:JK5\|Q_int~1 " "Register \"ff_jk:JK5\|Q_int\" is converted into an equivalent circuit using register \"ff_jk:JK5\|Q_int~_emulated\" and latch \"ff_jk:JK5\|Q_int~1\"" {  } { { "ff_jk.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/ff_jk.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1687710500572 "|sem_rojo|ff_jk:JK5|Q_int"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ff_jk:JK2\|Q_int ff_jk:JK2\|Q_int~_emulated ff_jk:JK3\|Q_int~1 " "Register \"ff_jk:JK2\|Q_int\" is converted into an equivalent circuit using register \"ff_jk:JK2\|Q_int~_emulated\" and latch \"ff_jk:JK3\|Q_int~1\"" {  } { { "ff_jk.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/ff_jk.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1687710500572 "|sem_rojo|ff_jk:JK2|Q_int"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ff_jk:JK1\|Q_int ff_jk:JK1\|Q_int~_emulated ff_jk:JK1\|Q_int~1 " "Register \"ff_jk:JK1\|Q_int\" is converted into an equivalent circuit using register \"ff_jk:JK1\|Q_int~_emulated\" and latch \"ff_jk:JK1\|Q_int~1\"" {  } { { "ff_jk.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/ff_jk.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1687710500572 "|sem_rojo|ff_jk:JK1|Q_int"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ff_jk:JK0\|Q_int ff_jk:JK0\|Q_int~_emulated ff_jk:JK5\|Q_int~1 " "Register \"ff_jk:JK0\|Q_int\" is converted into an equivalent circuit using register \"ff_jk:JK0\|Q_int~_emulated\" and latch \"ff_jk:JK5\|Q_int~1\"" {  } { { "ff_jk.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/ff_jk.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1687710500572 "|sem_rojo|ff_jk:JK0|Q_int"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1687710500572 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1687710501180 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1687710502101 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1687710503624 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687710503624 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "349 " "Implemented 349 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1687710505345 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1687710505345 ""} { "Info" "ICUT_CUT_TM_LCELLS" "329 " "Implemented 329 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1687710505345 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1687710505345 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687710505401 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 25 11:28:25 2023 " "Processing ended: Sun Jun 25 11:28:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687710505401 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687710505401 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687710505401 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710505401 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1687710510029 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687710510030 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 25 11:28:29 2023 " "Processing started: Sun Jun 25 11:28:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687710510030 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1687710510030 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HCRS04 -c sensor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off HCRS04 -c sensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1687710510030 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1687710513612 ""}
{ "Info" "0" "" "Project  = HCRS04" {  } {  } 0 0 "Project  = HCRS04" 0 0 "Fitter" 0 0 1687710513612 ""}
{ "Info" "0" "" "Revision = sensor" {  } {  } 0 0 "Revision = sensor" 0 0 "Fitter" 0 0 1687710513613 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1687710513778 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1687710513779 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sensor EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"sensor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1687710513794 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687710513844 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687710513844 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1687710514542 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1687710514686 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1687710517732 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1687710517732 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1687710517732 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1687710517732 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/projects/HCSR04/" { { 0 { 0 ""} 0 738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1687710518074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/projects/HCSR04/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1687710518074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/projects/HCSR04/" { { 0 { 0 ""} 0 742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1687710518074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/projects/HCSR04/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1687710518074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/projects/HCSR04/" { { 0 { 0 ""} 0 746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1687710518074 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1687710518074 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1687710518178 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 20 " "No exact pin location assignment(s) for 3 pins of 20 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1687710519646 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1687710521419 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sensor.sdc " "Synopsys Design Constraints File file not found: 'sensor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1687710521421 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1687710521423 ""}
{ "Warning" "WSTA_SCC_LOOP" "53 " "Found combinational loop of 53 nodes" { { "Warning" "WSTA_SCC_NODE" "JK0\|Q_int~0\|combout " "Node \"JK0\|Q_int~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "Equal4~1\|datad " "Node \"Equal4~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "Equal4~1\|combout " "Node \"Equal4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "gree\|dataa " "Node \"gree\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "gree\|combout " "Node \"gree\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "comb~7\|dataa " "Node \"comb~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "comb~7\|combout " "Node \"comb~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "JK1\|Q_int~2\|datad " "Node \"JK1\|Q_int~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "JK1\|Q_int~2\|combout " "Node \"JK1\|Q_int~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "Equal4~1\|datac " "Node \"Equal4~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "JK5\|Q_int~7\|dataa " "Node \"JK5\|Q_int~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "JK5\|Q_int~7\|combout " "Node \"JK5\|Q_int~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "JK5\|Q_int~2\|datac " "Node \"JK5\|Q_int~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "JK5\|Q_int~2\|combout " "Node \"JK5\|Q_int~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "Equal4~0\|datad " "Node \"Equal4~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "Equal4~0\|combout " "Node \"Equal4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "Equal4~1\|dataa " "Node \"Equal4~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "JK0\|Q_int~0\|datac " "Node \"JK0\|Q_int~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "comb~3\|dataa " "Node \"comb~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "comb~3\|combout " "Node \"comb~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "JK3\|Q_int~7\|datac " "Node \"JK3\|Q_int~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "JK3\|Q_int~7\|combout " "Node \"JK3\|Q_int~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "JK2\|Q_int~0\|datac " "Node \"JK2\|Q_int~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "JK2\|Q_int~0\|combout " "Node \"JK2\|Q_int~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "Equal4~0\|datac " "Node \"Equal4~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "JK3\|Q_int~2\|datac " "Node \"JK3\|Q_int~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "JK3\|Q_int~2\|combout " "Node \"JK3\|Q_int~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "Equal4~0\|dataa " "Node \"Equal4~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "JK2\|Q_int~0\|datad " "Node \"JK2\|Q_int~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "JK3\|Q_int~2\|datad " "Node \"JK3\|Q_int~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "JK4\|Q_int~2\|datad " "Node \"JK4\|Q_int~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "JK4\|Q_int~2\|combout " "Node \"JK4\|Q_int~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "Equal4~0\|datab " "Node \"Equal4~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "re~0\|dataa " "Node \"re~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "re~0\|combout " "Node \"re~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "comb~4\|dataa " "Node \"comb~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "comb~4\|combout " "Node \"comb~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "JK4\|Q_int~2\|datac " "Node \"JK4\|Q_int~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "comb~6\|dataa " "Node \"comb~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "comb~6\|combout " "Node \"comb~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "JK1\|Q_int~2\|datac " "Node \"JK1\|Q_int~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "JK5\|Q_int~7\|datad " "Node \"JK5\|Q_int~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "JK0\|Q_int~0\|datad " "Node \"JK0\|Q_int~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "comb~3\|datab " "Node \"comb~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "JK5\|Q_int~2\|datad " "Node \"JK5\|Q_int~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "comb~7\|datac " "Node \"comb~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "comb~1\|datac " "Node \"comb~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "comb~1\|combout " "Node \"comb~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "comb~2\|datad " "Node \"comb~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "comb~2\|combout " "Node \"comb~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "comb~4\|datad " "Node \"comb~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "JK5\|Q_int~7\|datac " "Node \"JK5\|Q_int~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""} { "Warning" "WSTA_SCC_NODE" "JK3\|Q_int~7\|datad " "Node \"JK3\|Q_int~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710521433 ""}  } { { "ff_jk.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/ff_jk.vhd" 34 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1687710521433 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1687710521483 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1687710521485 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1687710521498 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687710521608 ""}  } { { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/projects/HCSR04/" { { 0 { 0 ""} 0 731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687710521608 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "echo~input (placed in PIN 30 (DIFFIO_L8p, DQS1L/CQ1L#,DPCLK1)) " "Automatically promoted node echo~input (placed in PIN 30 (DIFFIO_L8p, DQS1L/CQ1L#,DPCLK1))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687710521609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sensor_quieto:HCRS04_sens\|HCRS04:Sens\|counter:Inst_counter\|tick\[15\] " "Destination node sensor_quieto:HCRS04_sens\|HCRS04:Sens\|counter:Inst_counter\|tick\[15\]" {  } { { "counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/counter.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/projects/HCSR04/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687710521609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sensor_quieto:HCRS04_sens\|HCRS04:Sens\|counter:Inst_counter\|tick\[16\] " "Destination node sensor_quieto:HCRS04_sens\|HCRS04:Sens\|counter:Inst_counter\|tick\[16\]" {  } { { "counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/counter.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/projects/HCSR04/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687710521609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sensor_quieto:HCRS04_sens\|HCRS04:Sens\|counter:Inst_counter\|tick\[17\] " "Destination node sensor_quieto:HCRS04_sens\|HCRS04:Sens\|counter:Inst_counter\|tick\[17\]" {  } { { "counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/counter.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/projects/HCSR04/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687710521609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sensor_quieto:HCRS04_sens\|HCRS04:Sens\|counter:Inst_counter\|tick\[18\] " "Destination node sensor_quieto:HCRS04_sens\|HCRS04:Sens\|counter:Inst_counter\|tick\[18\]" {  } { { "counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/counter.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/projects/HCSR04/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687710521609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sensor_quieto:HCRS04_sens\|HCRS04:Sens\|counter:Inst_counter\|tick\[19\] " "Destination node sensor_quieto:HCRS04_sens\|HCRS04:Sens\|counter:Inst_counter\|tick\[19\]" {  } { { "counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/counter.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/projects/HCSR04/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687710521609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sensor_quieto:HCRS04_sens\|HCRS04:Sens\|counter:Inst_counter\|tick\[14\] " "Destination node sensor_quieto:HCRS04_sens\|HCRS04:Sens\|counter:Inst_counter\|tick\[14\]" {  } { { "counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/counter.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/projects/HCSR04/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687710521609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sensor_quieto:HCRS04_sens\|HCRS04:Sens\|counter:Inst_counter\|tick\[13\] " "Destination node sensor_quieto:HCRS04_sens\|HCRS04:Sens\|counter:Inst_counter\|tick\[13\]" {  } { { "counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/counter.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/projects/HCSR04/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687710521609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sensor_quieto:HCRS04_sens\|HCRS04:Sens\|counter:Inst_counter\|tick\[12\] " "Destination node sensor_quieto:HCRS04_sens\|HCRS04:Sens\|counter:Inst_counter\|tick\[12\]" {  } { { "counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/counter.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/projects/HCSR04/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687710521609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sensor_quieto:HCRS04_sens\|HCRS04:Sens\|counter:Inst_counter\|tick\[11\] " "Destination node sensor_quieto:HCRS04_sens\|HCRS04:Sens\|counter:Inst_counter\|tick\[11\]" {  } { { "counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/counter.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/projects/HCSR04/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687710521609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sensor_quieto:HCRS04_sens\|HCRS04:Sens\|counter:Inst_counter\|tick\[10\] " "Destination node sensor_quieto:HCRS04_sens\|HCRS04:Sens\|counter:Inst_counter\|tick\[10\]" {  } { { "counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/counter.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/projects/HCSR04/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687710521609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1687710521609 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1687710521609 ""}  } { { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/projects/HCSR04/" { { 0 { 0 ""} 0 732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687710521609 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "div_frec:clk_10kHz\|salida  " "Automatically promoted node div_frec:clk_10kHz\|salida " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687710521610 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div_frec:clk_10kHz\|salida~0 " "Destination node div_frec:clk_10kHz\|salida~0" {  } { { "div_frec.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/div_frec.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/projects/HCSR04/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687710521610 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1687710521610 ""}  } { { "div_frec.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/div_frec.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/projects/HCSR04/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687710521610 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "div_frec:clk_1Hz\|salida  " "Automatically promoted node div_frec:clk_1Hz\|salida " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687710521610 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Incrementador:Incrementador_i\|i\[1\] " "Destination node Incrementador:Incrementador_i\|i\[1\]" {  } { { "Incrementador.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/Incrementador.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/projects/HCSR04/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687710521610 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div_frec:clk_1Hz\|salida~0 " "Destination node div_frec:clk_1Hz\|salida~0" {  } { { "div_frec.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/div_frec.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/projects/HCSR04/" { { 0 { 0 ""} 0 699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687710521610 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1687710521610 ""}  } { { "div_frec.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/div_frec.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/projects/HCSR04/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687710521610 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sensor_quieto:HCRS04_sens\|div_frec:CLOCK_1kHz\|salida  " "Automatically promoted node sensor_quieto:HCRS04_sens\|div_frec:CLOCK_1kHz\|salida " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687710521610 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sensor_quieto:HCRS04_sens\|div_frec:CLOCK_1kHz\|salida~0 " "Destination node sensor_quieto:HCRS04_sens\|div_frec:CLOCK_1kHz\|salida~0" {  } { { "div_frec.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/div_frec.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/projects/HCSR04/" { { 0 { 0 ""} 0 700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687710521610 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1687710521610 ""}  } { { "div_frec.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/div_frec.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/projects/HCSR04/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687710521610 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1687710522512 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1687710522512 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1687710522512 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1687710522514 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1687710522515 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1687710522516 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1687710522516 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1687710522517 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1687710522624 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1687710522625 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1687710522625 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 1 2 0 " "Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 1 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1687710522678 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1687710522678 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1687710522678 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1687710522678 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 2 6 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1687710522678 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1687710522678 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1687710522678 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 5 8 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1687710522678 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1687710522678 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 7 6 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1687710522678 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 2 10 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1687710522678 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1687710522678 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1687710522678 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687710522739 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1687710523089 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1687710524036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687710524616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1687710524724 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1687710525822 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687710525822 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1687710526078 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/20.1/projects/HCSR04/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1687710528763 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1687710528763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1687710530509 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1687710530509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687710530514 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.82 " "Total time spent on timing analysis during the Fitter is 2.82 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1687710530724 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1687710530770 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1687710531399 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1687710531399 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1687710531642 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687710532221 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/20.1/projects/HCSR04/output_files/sensor.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/20.1/projects/HCSR04/output_files/sensor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1687710532875 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 60 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5501 " "Peak virtual memory: 5501 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687710533668 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 25 11:28:53 2023 " "Processing ended: Sun Jun 25 11:28:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687710533668 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687710533668 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687710533668 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1687710533668 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1687710537205 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687710537205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 25 11:28:57 2023 " "Processing started: Sun Jun 25 11:28:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687710537205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1687710537205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off HCRS04 -c sensor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off HCRS04 -c sensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1687710537205 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1687710537445 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1687710537770 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1687710537785 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687710537916 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 25 11:28:57 2023 " "Processing ended: Sun Jun 25 11:28:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687710537916 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687710537916 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687710537916 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1687710537916 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1687710538575 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1687710540383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687710540383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 25 11:28:59 2023 " "Processing started: Sun Jun 25 11:28:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687710540383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1687710540383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta HCRS04 -c sensor " "Command: quartus_sta HCRS04 -c sensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1687710540383 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1687710540503 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1687710540654 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1687710540654 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687710540696 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687710540696 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1687710540824 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sensor.sdc " "Synopsys Design Constraints File file not found: 'sensor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1687710540846 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1687710540846 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_frec:clk_10kHz\|salida div_frec:clk_10kHz\|salida " "create_clock -period 1.000 -name div_frec:clk_10kHz\|salida div_frec:clk_10kHz\|salida" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687710540848 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687710540848 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_frec:clk_1Hz\|salida div_frec:clk_1Hz\|salida " "create_clock -period 1.000 -name div_frec:clk_1Hz\|salida div_frec:clk_1Hz\|salida" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687710540848 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Incrementador:Incrementador_i\|i\[0\] Incrementador:Incrementador_i\|i\[0\] " "create_clock -period 1.000 -name Incrementador:Incrementador_i\|i\[0\] Incrementador:Incrementador_i\|i\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687710540848 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sensor_quieto:HCRS04_sens\|div_frec:CLOCK_1kHz\|salida sensor_quieto:HCRS04_sens\|div_frec:CLOCK_1kHz\|salida " "create_clock -period 1.000 -name sensor_quieto:HCRS04_sens\|div_frec:CLOCK_1kHz\|salida sensor_quieto:HCRS04_sens\|div_frec:CLOCK_1kHz\|salida" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687710540848 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name echo echo " "create_clock -period 1.000 -name echo echo" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687710540848 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name anti_rebote:anti_rebote_pulsador\|reg\[0\] anti_rebote:anti_rebote_pulsador\|reg\[0\] " "create_clock -period 1.000 -name anti_rebote:anti_rebote_pulsador\|reg\[0\] anti_rebote:anti_rebote_pulsador\|reg\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687710540848 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_frec:clk_500Hz\|salida div_frec:clk_500Hz\|salida " "create_clock -period 1.000 -name div_frec:clk_500Hz\|salida div_frec:clk_500Hz\|salida" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687710540848 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687710540848 ""}
{ "Warning" "WSTA_SCC_LOOP" "53 " "Found combinational loop of 53 nodes" { { "Warning" "WSTA_SCC_NODE" "JK1\|Q_int~2\|combout " "Node \"JK1\|Q_int~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "Equal4~1\|datab " "Node \"Equal4~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "Equal4~1\|combout " "Node \"Equal4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "re~0\|datac " "Node \"re~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "re~0\|combout " "Node \"re~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "JK0\|Q_int~0\|datab " "Node \"JK0\|Q_int~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "JK0\|Q_int~0\|combout " "Node \"JK0\|Q_int~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "Equal4~1\|datac " "Node \"Equal4~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "JK5\|Q_int~2\|datab " "Node \"JK5\|Q_int~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "JK5\|Q_int~2\|combout " "Node \"JK5\|Q_int~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "Equal4~0\|datad " "Node \"Equal4~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "Equal4~0\|combout " "Node \"Equal4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "Equal4~1\|datad " "Node \"Equal4~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "comb~6\|datac " "Node \"comb~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "comb~6\|combout " "Node \"comb~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "JK1\|Q_int~2\|datab " "Node \"JK1\|Q_int~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "comb~3\|datad " "Node \"comb~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "comb~3\|combout " "Node \"comb~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "JK2\|Q_int~0\|datac " "Node \"JK2\|Q_int~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "JK2\|Q_int~0\|combout " "Node \"JK2\|Q_int~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "Equal4~0\|dataa " "Node \"Equal4~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "JK3\|Q_int~2\|datac " "Node \"JK3\|Q_int~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "JK3\|Q_int~2\|combout " "Node \"JK3\|Q_int~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "Equal4~0\|datac " "Node \"Equal4~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "JK3\|Q_int~7\|datad " "Node \"JK3\|Q_int~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "JK3\|Q_int~7\|combout " "Node \"JK3\|Q_int~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "JK2\|Q_int~0\|dataa " "Node \"JK2\|Q_int~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "JK3\|Q_int~2\|dataa " "Node \"JK3\|Q_int~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "comb~4\|datad " "Node \"comb~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "comb~4\|combout " "Node \"comb~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "JK4\|Q_int~2\|datac " "Node \"JK4\|Q_int~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "JK4\|Q_int~2\|combout " "Node \"JK4\|Q_int~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "Equal4~0\|datab " "Node \"Equal4~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "JK5\|Q_int~7\|datad " "Node \"JK5\|Q_int~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "JK5\|Q_int~7\|combout " "Node \"JK5\|Q_int~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "JK5\|Q_int~2\|datad " "Node \"JK5\|Q_int~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "JK0\|Q_int~0\|datad " "Node \"JK0\|Q_int~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "comb~1\|datab " "Node \"comb~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "comb~1\|combout " "Node \"comb~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "comb~2\|datab " "Node \"comb~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "comb~2\|combout " "Node \"comb~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "JK5\|Q_int~7\|datab " "Node \"JK5\|Q_int~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "JK3\|Q_int~7\|datab " "Node \"JK3\|Q_int~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "comb~4\|datab " "Node \"comb~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "comb~7\|datac " "Node \"comb~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "comb~7\|combout " "Node \"comb~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "JK1\|Q_int~2\|datac " "Node \"JK1\|Q_int~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "gree\|datac " "Node \"gree\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "gree\|combout " "Node \"gree\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "JK5\|Q_int~7\|datac " "Node \"JK5\|Q_int~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "JK4\|Q_int~2\|dataa " "Node \"JK4\|Q_int~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "comb~7\|datad " "Node \"comb~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""} { "Warning" "WSTA_SCC_NODE" "comb~3\|datac " "Node \"comb~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687710540849 ""}  } { { "ff_jk.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/ff_jk.vhd" 34 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1687710540849 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1687710540893 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687710540895 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1687710540895 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1687710540925 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1687710541009 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1687710541009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.360 " "Worst-case setup slack is -16.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710541014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710541014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.360            -113.394 div_frec:clk_10kHz\|salida  " "  -16.360            -113.394 div_frec:clk_10kHz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710541014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.705            -137.738 div_frec:clk_1Hz\|salida  " "  -15.705            -137.738 div_frec:clk_1Hz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710541014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.615            -306.393 clk  " "   -4.615            -306.393 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710541014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.583             -13.607 sensor_quieto:HCRS04_sens\|div_frec:CLOCK_1kHz\|salida  " "   -2.583             -13.607 sensor_quieto:HCRS04_sens\|div_frec:CLOCK_1kHz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710541014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.545              -1.545 Incrementador:Incrementador_i\|i\[0\]  " "   -1.545              -1.545 Incrementador:Incrementador_i\|i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710541014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.438             -12.355 echo  " "   -1.438             -12.355 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710541014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.498              -0.639 div_frec:clk_500Hz\|salida  " "   -0.498              -0.639 div_frec:clk_500Hz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710541014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 anti_rebote:anti_rebote_pulsador\|reg\[0\]  " "    0.114               0.000 anti_rebote:anti_rebote_pulsador\|reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710541014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687710541014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710541019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710541019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 sensor_quieto:HCRS04_sens\|div_frec:CLOCK_1kHz\|salida  " "    0.453               0.000 sensor_quieto:HCRS04_sens\|div_frec:CLOCK_1kHz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710541019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 clk  " "    0.465               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710541019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 div_frec:clk_10kHz\|salida  " "    0.465               0.000 div_frec:clk_10kHz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710541019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 div_frec:clk_1Hz\|salida  " "    0.485               0.000 div_frec:clk_1Hz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710541019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 anti_rebote:anti_rebote_pulsador\|reg\[0\]  " "    0.497               0.000 anti_rebote:anti_rebote_pulsador\|reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710541019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.533               0.000 div_frec:clk_500Hz\|salida  " "    0.533               0.000 div_frec:clk_500Hz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710541019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 echo  " "    0.883               0.000 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710541019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.138               0.000 Incrementador:Incrementador_i\|i\[0\]  " "    1.138               0.000 Incrementador:Incrementador_i\|i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710541019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687710541019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -14.038 " "Worst-case recovery slack is -14.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710541028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710541028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.038             -83.247 div_frec:clk_1Hz\|salida  " "  -14.038             -83.247 div_frec:clk_1Hz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710541028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.007             -57.133 clk  " "   -3.007             -57.133 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710541028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.650              -2.650 anti_rebote:anti_rebote_pulsador\|reg\[0\]  " "   -2.650              -2.650 anti_rebote:anti_rebote_pulsador\|reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710541028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687710541028 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.026 " "Worst-case removal slack is 1.026" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710541031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710541031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.026               0.000 anti_rebote:anti_rebote_pulsador\|reg\[0\]  " "    1.026               0.000 anti_rebote:anti_rebote_pulsador\|reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710541031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.856               0.000 div_frec:clk_1Hz\|salida  " "    1.856               0.000 div_frec:clk_1Hz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710541031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.310               0.000 clk  " "    2.310               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710541031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687710541031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710541041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710541041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -193.336 clk  " "   -3.000            -193.336 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710541041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -31.253 echo  " "   -3.000             -31.253 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710541041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -14.870 div_frec:clk_10kHz\|salida  " "   -1.487             -14.870 div_frec:clk_10kHz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710541041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -13.383 div_frec:clk_1Hz\|salida  " "   -1.487             -13.383 div_frec:clk_1Hz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710541041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -8.922 sensor_quieto:HCRS04_sens\|div_frec:CLOCK_1kHz\|salida  " "   -1.487              -8.922 sensor_quieto:HCRS04_sens\|div_frec:CLOCK_1kHz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710541041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 div_frec:clk_500Hz\|salida  " "   -1.487              -5.948 div_frec:clk_500Hz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710541041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 anti_rebote:anti_rebote_pulsador\|reg\[0\]  " "   -1.487              -1.487 anti_rebote:anti_rebote_pulsador\|reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710541041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 Incrementador:Incrementador_i\|i\[0\]  " "    0.417               0.000 Incrementador:Incrementador_i\|i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710541041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687710541041 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1687710541583 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1687710541611 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1687710541837 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687710541964 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1687710541996 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1687710541996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.310 " "Worst-case setup slack is -15.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.310            -106.143 div_frec:clk_10kHz\|salida  " "  -15.310            -106.143 div_frec:clk_10kHz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.661            -128.680 div_frec:clk_1Hz\|salida  " "  -14.661            -128.680 div_frec:clk_1Hz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.264            -269.391 clk  " "   -4.264            -269.391 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.273             -11.921 sensor_quieto:HCRS04_sens\|div_frec:CLOCK_1kHz\|salida  " "   -2.273             -11.921 sensor_quieto:HCRS04_sens\|div_frec:CLOCK_1kHz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.386              -1.386 Incrementador:Incrementador_i\|i\[0\]  " "   -1.386              -1.386 Incrementador:Incrementador_i\|i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.376             -11.043 echo  " "   -1.376             -11.043 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.359              -0.403 div_frec:clk_500Hz\|salida  " "   -0.359              -0.403 div_frec:clk_500Hz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 anti_rebote:anti_rebote_pulsador\|reg\[0\]  " "    0.208               0.000 anti_rebote:anti_rebote_pulsador\|reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542001 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687710542001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 sensor_quieto:HCRS04_sens\|div_frec:CLOCK_1kHz\|salida  " "    0.401               0.000 sensor_quieto:HCRS04_sens\|div_frec:CLOCK_1kHz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 clk  " "    0.416               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 div_frec:clk_10kHz\|salida  " "    0.417               0.000 div_frec:clk_10kHz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 div_frec:clk_1Hz\|salida  " "    0.430               0.000 div_frec:clk_1Hz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 anti_rebote:anti_rebote_pulsador\|reg\[0\]  " "    0.445               0.000 anti_rebote:anti_rebote_pulsador\|reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 div_frec:clk_500Hz\|salida  " "    0.497               0.000 div_frec:clk_500Hz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.885               0.000 echo  " "    0.885               0.000 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.034               0.000 Incrementador:Incrementador_i\|i\[0\]  " "    1.034               0.000 Incrementador:Incrementador_i\|i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687710542009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -13.081 " "Worst-case recovery slack is -13.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.081             -77.399 div_frec:clk_1Hz\|salida  " "  -13.081             -77.399 div_frec:clk_1Hz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.768             -52.476 clk  " "   -2.768             -52.476 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.362              -2.362 anti_rebote:anti_rebote_pulsador\|reg\[0\]  " "   -2.362              -2.362 anti_rebote:anti_rebote_pulsador\|reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687710542016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.936 " "Worst-case removal slack is 0.936" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.936               0.000 anti_rebote:anti_rebote_pulsador\|reg\[0\]  " "    0.936               0.000 anti_rebote:anti_rebote_pulsador\|reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.622               0.000 div_frec:clk_1Hz\|salida  " "    1.622               0.000 div_frec:clk_1Hz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.124               0.000 clk  " "    2.124               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687710542023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -193.336 clk  " "   -3.000            -193.336 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -31.253 echo  " "   -3.000             -31.253 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -14.870 div_frec:clk_10kHz\|salida  " "   -1.487             -14.870 div_frec:clk_10kHz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -13.383 div_frec:clk_1Hz\|salida  " "   -1.487             -13.383 div_frec:clk_1Hz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -8.922 sensor_quieto:HCRS04_sens\|div_frec:CLOCK_1kHz\|salida  " "   -1.487              -8.922 sensor_quieto:HCRS04_sens\|div_frec:CLOCK_1kHz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 div_frec:clk_500Hz\|salida  " "   -1.487              -5.948 div_frec:clk_500Hz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 anti_rebote:anti_rebote_pulsador\|reg\[0\]  " "   -1.487              -1.487 anti_rebote:anti_rebote_pulsador\|reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 Incrementador:Incrementador_i\|i\[0\]  " "    0.286               0.000 Incrementador:Incrementador_i\|i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687710542030 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1687710542279 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687710542424 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1687710542427 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1687710542427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.600 " "Worst-case setup slack is -6.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.600             -45.452 div_frec:clk_10kHz\|salida  " "   -6.600             -45.452 div_frec:clk_10kHz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.494             -56.633 div_frec:clk_1Hz\|salida  " "   -6.494             -56.633 div_frec:clk_1Hz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.407             -73.637 clk  " "   -1.407             -73.637 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.254              -6.694 sensor_quieto:HCRS04_sens\|div_frec:CLOCK_1kHz\|salida  " "   -1.254              -6.694 sensor_quieto:HCRS04_sens\|div_frec:CLOCK_1kHz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091              -0.091 Incrementador:Incrementador_i\|i\[0\]  " "   -0.091              -0.091 Incrementador:Incrementador_i\|i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.007              -0.007 div_frec:clk_500Hz\|salida  " "   -0.007              -0.007 div_frec:clk_500Hz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.041               0.000 echo  " "    0.041               0.000 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 anti_rebote:anti_rebote_pulsador\|reg\[0\]  " "    0.626               0.000 anti_rebote:anti_rebote_pulsador\|reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687710542434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 sensor_quieto:HCRS04_sens\|div_frec:CLOCK_1kHz\|salida  " "    0.186               0.000 sensor_quieto:HCRS04_sens\|div_frec:CLOCK_1kHz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 clk  " "    0.193               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 div_frec:clk_10kHz\|salida  " "    0.194               0.000 div_frec:clk_10kHz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 div_frec:clk_1Hz\|salida  " "    0.201               0.000 div_frec:clk_1Hz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 anti_rebote:anti_rebote_pulsador\|reg\[0\]  " "    0.208               0.000 anti_rebote:anti_rebote_pulsador\|reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 div_frec:clk_500Hz\|salida  " "    0.208               0.000 div_frec:clk_500Hz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.226               0.000 echo  " "    0.226               0.000 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 Incrementador:Incrementador_i\|i\[0\]  " "    0.469               0.000 Incrementador:Incrementador_i\|i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687710542443 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.664 " "Worst-case recovery slack is -5.664" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.664             -33.440 div_frec:clk_1Hz\|salida  " "   -5.664             -33.440 div_frec:clk_1Hz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.821             -14.979 clk  " "   -0.821             -14.979 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.807              -0.807 anti_rebote:anti_rebote_pulsador\|reg\[0\]  " "   -0.807              -0.807 anti_rebote:anti_rebote_pulsador\|reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687710542451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.529 " "Worst-case removal slack is 0.529" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.529               0.000 anti_rebote:anti_rebote_pulsador\|reg\[0\]  " "    0.529               0.000 anti_rebote:anti_rebote_pulsador\|reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.913               0.000 div_frec:clk_1Hz\|salida  " "    0.913               0.000 div_frec:clk_1Hz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.948               0.000 clk  " "    0.948               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687710542460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -139.252 clk  " "   -3.000            -139.252 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -24.188 echo  " "   -3.000             -24.188 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 div_frec:clk_10kHz\|salida  " "   -1.000             -10.000 div_frec:clk_10kHz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 div_frec:clk_1Hz\|salida  " "   -1.000              -9.000 div_frec:clk_1Hz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 sensor_quieto:HCRS04_sens\|div_frec:CLOCK_1kHz\|salida  " "   -1.000              -6.000 sensor_quieto:HCRS04_sens\|div_frec:CLOCK_1kHz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 div_frec:clk_500Hz\|salida  " "   -1.000              -4.000 div_frec:clk_500Hz\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 anti_rebote:anti_rebote_pulsador\|reg\[0\]  " "   -1.000              -1.000 anti_rebote:anti_rebote_pulsador\|reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 Incrementador:Incrementador_i\|i\[0\]  " "    0.366               0.000 Incrementador:Incrementador_i\|i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687710542468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687710542468 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1687710543163 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1687710543163 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 60 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687710543335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 25 11:29:03 2023 " "Processing ended: Sun Jun 25 11:29:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687710543335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687710543335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687710543335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1687710543335 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1687710545552 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687710545552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 25 11:29:05 2023 " "Processing started: Sun Jun 25 11:29:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687710545552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1687710545552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off HCRS04 -c sensor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off HCRS04 -c sensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1687710545552 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1687710545955 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sensor.vho C:/intelFPGA_lite/20.1/projects/HCSR04/simulation/modelsim/ simulation " "Generated file sensor.vho in folder \"C:/intelFPGA_lite/20.1/projects/HCSR04/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1687710546043 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4640 " "Peak virtual memory: 4640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687710546064 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 25 11:29:06 2023 " "Processing ended: Sun Jun 25 11:29:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687710546064 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687710546064 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687710546064 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1687710546064 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 150 s " "Quartus Prime Full Compilation was successful. 0 errors, 150 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1687710546726 ""}
