# Test 2023-06-15 at 04:17:27

name: Test

on:
  push

jobs:
  test:
    runs-on: ubuntu-latest

    steps:
    - uses: actions/checkout@v2
      with:
        ref: 'main'

    - name: Cpan
      run:  sudo cpan install -T Data::Dump Data::Table::Text

    - name: Ubuntu update
      run:  sudo apt update

    - name: Verilog
      run:  sudo apt -y install iverilog

    - name: Verilog Version
      run:  iverilog -V

    - name: fpga
      run:  cd verilog/fpga/;           iverilog -g2012 -o fpga fpga.sv && timeout 1m ./fpga

    - name: ClockDivider
      run:  cd verilog/clockDivider/;   iverilog -g2012 -o clockDivider     clockDivider.tb   clockDivider.sv && timeout 1m ./clockDivider

    - name: ClockAndQuery
      run:  cd verilog/clockAndQuery/;  iverilog -g2012 -o clockAndQuery   clockAndQuery.tb  clockAndQuery.sv && timeout 1m ./clockAndQuery

    - name: CircularBuffer
      run:  cd verilog/circularBuffer/; iverilog -g2012 -o circularBuffer circularBuffer.tb circularBuffer.sv && timeout 1m ./circularBuffer

    - name: CountUp
      run:  cd verilog/countUp/; iverilog -g2012 -o countUp countUp.tb countUp.sv && timeout 1m ./countUp

    - name: Emulator
      run:  perl lib/Zero/Emulator.pm

    - name: BubbleSort
      run:  perl examples/bubbleSort.pl

    - name: InsertionSort
      run:  perl examples/insertionSort.pl

    - name: QuickSort
      run:  perl examples/quickSort.pl

    - name: QuickSort Parallel
      run:  perl examples/quickSortParallel.pl

    - name: SelectionSort
      run:  perl examples/selectionSort.pl

    - name: TestEmulator
      run:  perl examples/testEmulator.pl

    - name: BTree
      run:  perl lib/Zero/BTree.pm

    - name: TestBTree
      run:  perl examples/testBTree.pl


  fpga:
    runs-on: ubuntu-latest

    steps:
    - uses: actions/checkout@v2
      with:
        ref: 'main'

    - name: Get
      run:  wget https://github.com/YosysHQ/oss-cad-suite-build/releases/download/2023-06-14/oss-cad-suite-linux-x64-20230614.tgz

    - name: gunzip
      run: gunzip  oss-cad-suite-linux-x64-20230614.tgz

    - name: tar
      run: tar -xf oss-cad-suite-linux-x64-20230614.tar

    - name: yosys
      run:  oss-cad-suite/bin/yosys -p "read_verilog verilog/countUp/countUp.sv; synth_gowin -top countUp -json verilog/countUp/countUp.json"

    - name: countUp
      run:  cd verilog/countUp; perl pushToGitHub.pl

    - name: fpga1
      run:  cd verilog/fpga1;   perl pushToGitHub.pl

