multiline_comment|/*&n; * linux/drivers/ide/hpt366.c&t;&t;Version 0.22&t;20 Sep 2001&n; *&n; * Copyright (C) 1999-2000&t;&t;Andre Hedrick &lt;andre@linux-ide.org&gt;&n; * Portions Copyright (C) 2001&t;        Sun Microsystems, Inc.&n; * May be copied or modified under the terms of the GNU General Public License&n; *&n; * Thanks to HighPoint Technologies for their assistance, and hardware.&n; * Special Thanks to Jon Burchmore in SanDiego for the deep pockets, his&n; * donation of an ABit BP6 mainboard, processor, and memory acellerated&n; * development and support.&n; *&n; * Note that final HPT370 support was done by force extraction of GPL.&n; *&n; * - add function for getting/setting power status of drive&n; * - the HPT370&squot;s state machine can get confused. reset it before each dma &n; *   xfer to prevent that from happening.&n; * - reset state engine whenever we get an error.&n; * - check for busmaster state at end of dma. &n; * - use new highpoint timings.&n; * - detect bus speed using highpoint register.&n; * - use pll if we don&squot;t have a clock table. added a 66MHz table that&squot;s&n; *   just 2x the 33MHz table.&n; * - removed turnaround. NOTE: we never want to switch between pll and&n; *   pci clocks as the chip can glitch in those cases. the highpoint&n; *   approved workaround slows everything down too much to be useful. in&n; *   addition, we would have to serialize access to each chip.&n; * &t;Adrian Sun &lt;a.sun@sun.com&gt;&n; *&n; * add drive timings for 66MHz PCI bus,&n; * fix ATA Cable signal detection, fix incorrect /proc info&n; * add /proc display for per-drive PIO/DMA/UDMA mode and&n; * per-channel ATA-33/66 Cable detect.&n; * &t;Duncan Laurie &lt;void@sun.com&gt;&n; *&n; * fixup /proc output for multiple controllers&n; *&t;Tim Hockin &lt;thockin@sun.com&gt;&n; *&n; * On hpt366: &n; * Reset the hpt366 on error, reset on dma&n; * Fix disabling Fast Interrupt hpt366.&n; * &t;Mike Waychison &lt;crlf@sun.com&gt;&n; */
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/delay.h&gt;
macro_line|#include &lt;linux/timer.h&gt;
macro_line|#include &lt;linux/mm.h&gt;
macro_line|#include &lt;linux/ioport.h&gt;
macro_line|#include &lt;linux/blkdev.h&gt;
macro_line|#include &lt;linux/hdreg.h&gt;
macro_line|#include &lt;linux/interrupt.h&gt;
macro_line|#include &lt;linux/pci.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/ide.h&gt;
macro_line|#include &lt;asm/uaccess.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/irq.h&gt;
macro_line|#include &quot;ide_modes.h&quot;
DECL|macro|DISPLAY_HPT366_TIMINGS
mdefine_line|#define DISPLAY_HPT366_TIMINGS
multiline_comment|/* various tuning parameters */
DECL|macro|HPT_RESET_STATE_ENGINE
mdefine_line|#define HPT_RESET_STATE_ENGINE
multiline_comment|/*#define HPT_DELAY_INTERRUPT*/
multiline_comment|/*#define HPT_SERIALIZE_IO*/
macro_line|#if defined(DISPLAY_HPT366_TIMINGS) &amp;&amp; defined(CONFIG_PROC_FS)
macro_line|#include &lt;linux/stat.h&gt;
macro_line|#include &lt;linux/proc_fs.h&gt;
macro_line|#endif  /* defined(DISPLAY_HPT366_TIMINGS) &amp;&amp; defined(CONFIG_PROC_FS) */
r_extern
r_char
op_star
id|ide_dmafunc_verbose
c_func
(paren
id|ide_dma_action_t
id|dmafunc
)paren
suffix:semicolon
DECL|variable|quirk_drives
r_const
r_char
op_star
id|quirk_drives
(braket
)braket
op_assign
(brace
l_string|&quot;QUANTUM FIREBALLlct08 08&quot;
comma
l_string|&quot;QUANTUM FIREBALLP KA6.4&quot;
comma
l_string|&quot;QUANTUM FIREBALLP LM20.4&quot;
comma
l_string|&quot;QUANTUM FIREBALLP LM20.5&quot;
comma
l_int|NULL
)brace
suffix:semicolon
DECL|variable|bad_ata100_5
r_const
r_char
op_star
id|bad_ata100_5
(braket
)braket
op_assign
(brace
l_string|&quot;IBM-DTLA-307075&quot;
comma
l_string|&quot;IBM-DTLA-307060&quot;
comma
l_string|&quot;IBM-DTLA-307045&quot;
comma
l_string|&quot;IBM-DTLA-307030&quot;
comma
l_string|&quot;IBM-DTLA-307020&quot;
comma
l_string|&quot;IBM-DTLA-307015&quot;
comma
l_string|&quot;IBM-DTLA-305040&quot;
comma
l_string|&quot;IBM-DTLA-305030&quot;
comma
l_string|&quot;IBM-DTLA-305020&quot;
comma
l_string|&quot;IC35L010AVER07-0&quot;
comma
l_string|&quot;IC35L020AVER07-0&quot;
comma
l_string|&quot;IC35L030AVER07-0&quot;
comma
l_string|&quot;IC35L040AVER07-0&quot;
comma
l_string|&quot;IC35L060AVER07-0&quot;
comma
l_string|&quot;WDC AC310200R&quot;
comma
l_int|NULL
)brace
suffix:semicolon
DECL|variable|bad_ata66_4
r_const
r_char
op_star
id|bad_ata66_4
(braket
)braket
op_assign
(brace
l_string|&quot;IBM-DTLA-307075&quot;
comma
l_string|&quot;IBM-DTLA-307060&quot;
comma
l_string|&quot;IBM-DTLA-307045&quot;
comma
l_string|&quot;IBM-DTLA-307030&quot;
comma
l_string|&quot;IBM-DTLA-307020&quot;
comma
l_string|&quot;IBM-DTLA-307015&quot;
comma
l_string|&quot;IBM-DTLA-305040&quot;
comma
l_string|&quot;IBM-DTLA-305030&quot;
comma
l_string|&quot;IBM-DTLA-305020&quot;
comma
l_string|&quot;IC35L010AVER07-0&quot;
comma
l_string|&quot;IC35L020AVER07-0&quot;
comma
l_string|&quot;IC35L030AVER07-0&quot;
comma
l_string|&quot;IC35L040AVER07-0&quot;
comma
l_string|&quot;IC35L060AVER07-0&quot;
comma
l_string|&quot;WDC AC310200R&quot;
comma
l_int|NULL
)brace
suffix:semicolon
DECL|variable|bad_ata66_3
r_const
r_char
op_star
id|bad_ata66_3
(braket
)braket
op_assign
(brace
l_string|&quot;WDC AC310200R&quot;
comma
l_int|NULL
)brace
suffix:semicolon
DECL|variable|bad_ata33
r_const
r_char
op_star
id|bad_ata33
(braket
)braket
op_assign
(brace
l_string|&quot;Maxtor 92720U8&quot;
comma
l_string|&quot;Maxtor 92040U6&quot;
comma
l_string|&quot;Maxtor 91360U4&quot;
comma
l_string|&quot;Maxtor 91020U3&quot;
comma
l_string|&quot;Maxtor 90845U3&quot;
comma
l_string|&quot;Maxtor 90650U2&quot;
comma
l_string|&quot;Maxtor 91360D8&quot;
comma
l_string|&quot;Maxtor 91190D7&quot;
comma
l_string|&quot;Maxtor 91020D6&quot;
comma
l_string|&quot;Maxtor 90845D5&quot;
comma
l_string|&quot;Maxtor 90680D4&quot;
comma
l_string|&quot;Maxtor 90510D3&quot;
comma
l_string|&quot;Maxtor 90340D2&quot;
comma
l_string|&quot;Maxtor 91152D8&quot;
comma
l_string|&quot;Maxtor 91008D7&quot;
comma
l_string|&quot;Maxtor 90845D6&quot;
comma
l_string|&quot;Maxtor 90840D6&quot;
comma
l_string|&quot;Maxtor 90720D5&quot;
comma
l_string|&quot;Maxtor 90648D5&quot;
comma
l_string|&quot;Maxtor 90576D4&quot;
comma
l_string|&quot;Maxtor 90510D4&quot;
comma
l_string|&quot;Maxtor 90432D3&quot;
comma
l_string|&quot;Maxtor 90288D2&quot;
comma
l_string|&quot;Maxtor 90256D2&quot;
comma
l_string|&quot;Maxtor 91000D8&quot;
comma
l_string|&quot;Maxtor 90910D8&quot;
comma
l_string|&quot;Maxtor 90875D7&quot;
comma
l_string|&quot;Maxtor 90840D7&quot;
comma
l_string|&quot;Maxtor 90750D6&quot;
comma
l_string|&quot;Maxtor 90625D5&quot;
comma
l_string|&quot;Maxtor 90500D4&quot;
comma
l_string|&quot;Maxtor 91728D8&quot;
comma
l_string|&quot;Maxtor 91512D7&quot;
comma
l_string|&quot;Maxtor 91303D6&quot;
comma
l_string|&quot;Maxtor 91080D5&quot;
comma
l_string|&quot;Maxtor 90845D4&quot;
comma
l_string|&quot;Maxtor 90680D4&quot;
comma
l_string|&quot;Maxtor 90648D3&quot;
comma
l_string|&quot;Maxtor 90432D2&quot;
comma
l_int|NULL
)brace
suffix:semicolon
DECL|struct|chipset_bus_clock_list_entry
r_struct
id|chipset_bus_clock_list_entry
(brace
DECL|member|xfer_speed
id|byte
id|xfer_speed
suffix:semicolon
DECL|member|chipset_settings
r_int
r_int
id|chipset_settings
suffix:semicolon
)brace
suffix:semicolon
multiline_comment|/* key for bus clock timings&n; * bit&n; * 0:3    data_high_time. inactive time of DIOW_/DIOR_ for PIO and MW&n; *        DMA. cycles = value + 1&n; * 4:8    data_low_time. active time of DIOW_/DIOR_ for PIO and MW&n; *        DMA. cycles = value + 1&n; * 9:12   cmd_high_time. inactive time of DIOW_/DIOR_ during task file&n; *        register access.&n; * 13:17  cmd_low_time. active time of DIOW_/DIOR_ during task file&n; *        register access.&n; * 18:21  udma_cycle_time. clock freq and clock cycles for UDMA xfer.&n; *        during task file register access.&n; * 22:24  pre_high_time. time to initialize 1st cycle for PIO and MW DMA&n; *        xfer.&n; * 25:27  cmd_pre_high_time. time to initialize 1st PIO cycle for task&n; *        register access.&n; * 28     UDMA enable&n; * 29     DMA enable&n; * 30     PIO_MST enable. if set, the chip is in bus master mode during&n; *        PIO.&n; * 31     FIFO enable.&n; */
DECL|variable|forty_base
r_struct
id|chipset_bus_clock_list_entry
id|forty_base
(braket
)braket
op_assign
(brace
(brace
id|XFER_UDMA_4
comma
l_int|0x900fd943
)brace
comma
(brace
id|XFER_UDMA_3
comma
l_int|0x900ad943
)brace
comma
(brace
id|XFER_UDMA_2
comma
l_int|0x900bd943
)brace
comma
(brace
id|XFER_UDMA_1
comma
l_int|0x9008d943
)brace
comma
(brace
id|XFER_UDMA_0
comma
l_int|0x9008d943
)brace
comma
(brace
id|XFER_MW_DMA_2
comma
l_int|0xa008d943
)brace
comma
(brace
id|XFER_MW_DMA_1
comma
l_int|0xa010d955
)brace
comma
(brace
id|XFER_MW_DMA_0
comma
l_int|0xa010d9fc
)brace
comma
(brace
id|XFER_PIO_4
comma
l_int|0xc008d963
)brace
comma
(brace
id|XFER_PIO_3
comma
l_int|0xc010d974
)brace
comma
(brace
id|XFER_PIO_2
comma
l_int|0xc010d997
)brace
comma
(brace
id|XFER_PIO_1
comma
l_int|0xc010d9c7
)brace
comma
(brace
id|XFER_PIO_0
comma
l_int|0xc018d9d9
)brace
comma
(brace
l_int|0
comma
l_int|0x0120d9d9
)brace
)brace
suffix:semicolon
DECL|variable|thirty_three_base
r_struct
id|chipset_bus_clock_list_entry
id|thirty_three_base
(braket
)braket
op_assign
(brace
(brace
id|XFER_UDMA_4
comma
l_int|0x90c9a731
)brace
comma
(brace
id|XFER_UDMA_3
comma
l_int|0x90cfa731
)brace
comma
(brace
id|XFER_UDMA_2
comma
l_int|0x90caa731
)brace
comma
(brace
id|XFER_UDMA_1
comma
l_int|0x90cba731
)brace
comma
(brace
id|XFER_UDMA_0
comma
l_int|0x90c8a731
)brace
comma
(brace
id|XFER_MW_DMA_2
comma
l_int|0xa0c8a731
)brace
comma
(brace
id|XFER_MW_DMA_1
comma
l_int|0xa0c8a732
)brace
comma
multiline_comment|/* 0xa0c8a733 */
(brace
id|XFER_MW_DMA_0
comma
l_int|0xa0c8a797
)brace
comma
(brace
id|XFER_PIO_4
comma
l_int|0xc0c8a731
)brace
comma
(brace
id|XFER_PIO_3
comma
l_int|0xc0c8a742
)brace
comma
(brace
id|XFER_PIO_2
comma
l_int|0xc0d0a753
)brace
comma
(brace
id|XFER_PIO_1
comma
l_int|0xc0d0a7a3
)brace
comma
multiline_comment|/* 0xc0d0a793 */
(brace
id|XFER_PIO_0
comma
l_int|0xc0d0a7aa
)brace
comma
multiline_comment|/* 0xc0d0a7a7 */
(brace
l_int|0
comma
l_int|0x0120a7a7
)brace
)brace
suffix:semicolon
DECL|variable|twenty_five_base
r_struct
id|chipset_bus_clock_list_entry
id|twenty_five_base
(braket
)braket
op_assign
(brace
(brace
id|XFER_UDMA_4
comma
l_int|0x90c98521
)brace
comma
(brace
id|XFER_UDMA_3
comma
l_int|0x90cf8521
)brace
comma
(brace
id|XFER_UDMA_2
comma
l_int|0x90cf8521
)brace
comma
(brace
id|XFER_UDMA_1
comma
l_int|0x90cb8521
)brace
comma
(brace
id|XFER_UDMA_0
comma
l_int|0x90cb8521
)brace
comma
(brace
id|XFER_MW_DMA_2
comma
l_int|0xa0ca8521
)brace
comma
(brace
id|XFER_MW_DMA_1
comma
l_int|0xa0ca8532
)brace
comma
(brace
id|XFER_MW_DMA_0
comma
l_int|0xa0ca8575
)brace
comma
(brace
id|XFER_PIO_4
comma
l_int|0xc0ca8521
)brace
comma
(brace
id|XFER_PIO_3
comma
l_int|0xc0ca8532
)brace
comma
(brace
id|XFER_PIO_2
comma
l_int|0xc0ca8542
)brace
comma
(brace
id|XFER_PIO_1
comma
l_int|0xc0d08572
)brace
comma
(brace
id|XFER_PIO_0
comma
l_int|0xc0d08585
)brace
comma
(brace
l_int|0
comma
l_int|0x01208585
)brace
)brace
suffix:semicolon
macro_line|#if 1
multiline_comment|/* these are the current (4 sep 2001) timings from highpoint */
DECL|variable|thirty_three_base_hpt370
r_struct
id|chipset_bus_clock_list_entry
id|thirty_three_base_hpt370
(braket
)braket
op_assign
(brace
(brace
id|XFER_UDMA_5
comma
l_int|0x12446231
)brace
comma
(brace
id|XFER_UDMA_4
comma
l_int|0x12446231
)brace
comma
(brace
id|XFER_UDMA_3
comma
l_int|0x126c6231
)brace
comma
(brace
id|XFER_UDMA_2
comma
l_int|0x12486231
)brace
comma
(brace
id|XFER_UDMA_1
comma
l_int|0x124c6233
)brace
comma
(brace
id|XFER_UDMA_0
comma
l_int|0x12506297
)brace
comma
(brace
id|XFER_MW_DMA_2
comma
l_int|0x22406c31
)brace
comma
(brace
id|XFER_MW_DMA_1
comma
l_int|0x22406c33
)brace
comma
(brace
id|XFER_MW_DMA_0
comma
l_int|0x22406c97
)brace
comma
(brace
id|XFER_PIO_4
comma
l_int|0x06414e31
)brace
comma
(brace
id|XFER_PIO_3
comma
l_int|0x06414e42
)brace
comma
(brace
id|XFER_PIO_2
comma
l_int|0x06414e53
)brace
comma
(brace
id|XFER_PIO_1
comma
l_int|0x06814e93
)brace
comma
(brace
id|XFER_PIO_0
comma
l_int|0x06814ea7
)brace
comma
(brace
l_int|0
comma
l_int|0x06814ea7
)brace
)brace
suffix:semicolon
multiline_comment|/* 2x 33MHz timings */
DECL|variable|sixty_six_base_hpt370
r_struct
id|chipset_bus_clock_list_entry
id|sixty_six_base_hpt370
(braket
)braket
op_assign
(brace
(brace
id|XFER_UDMA_5
comma
l_int|0x1488e673
)brace
comma
(brace
id|XFER_UDMA_4
comma
l_int|0x1488e673
)brace
comma
(brace
id|XFER_UDMA_3
comma
l_int|0x1498e673
)brace
comma
(brace
id|XFER_UDMA_2
comma
l_int|0x1490e673
)brace
comma
(brace
id|XFER_UDMA_1
comma
l_int|0x1498e677
)brace
comma
(brace
id|XFER_UDMA_0
comma
l_int|0x14a0e73f
)brace
comma
(brace
id|XFER_MW_DMA_2
comma
l_int|0x2480fa73
)brace
comma
(brace
id|XFER_MW_DMA_1
comma
l_int|0x2480fa77
)brace
comma
(brace
id|XFER_MW_DMA_0
comma
l_int|0x2480fb3f
)brace
comma
(brace
id|XFER_PIO_4
comma
l_int|0x0c82be73
)brace
comma
(brace
id|XFER_PIO_3
comma
l_int|0x0c82be95
)brace
comma
(brace
id|XFER_PIO_2
comma
l_int|0x0c82beb7
)brace
comma
(brace
id|XFER_PIO_1
comma
l_int|0x0d02bf37
)brace
comma
(brace
id|XFER_PIO_0
comma
l_int|0x0d02bf5f
)brace
comma
(brace
l_int|0
comma
l_int|0x0d02bf5f
)brace
)brace
suffix:semicolon
macro_line|#else
multiline_comment|/* from highpoint documentation. these are old values */
DECL|variable|thirty_three_base_hpt370
r_struct
id|chipset_bus_clock_list_entry
id|thirty_three_base_hpt370
(braket
)braket
op_assign
(brace
(brace
id|XFER_UDMA_5
comma
l_int|0x16454e31
)brace
comma
(brace
id|XFER_UDMA_4
comma
l_int|0x16454e31
)brace
comma
(brace
id|XFER_UDMA_3
comma
l_int|0x166d4e31
)brace
comma
(brace
id|XFER_UDMA_2
comma
l_int|0x16494e31
)brace
comma
(brace
id|XFER_UDMA_1
comma
l_int|0x164d4e31
)brace
comma
(brace
id|XFER_UDMA_0
comma
l_int|0x16514e31
)brace
comma
(brace
id|XFER_MW_DMA_2
comma
l_int|0x26514e21
)brace
comma
(brace
id|XFER_MW_DMA_1
comma
l_int|0x26514e33
)brace
comma
(brace
id|XFER_MW_DMA_0
comma
l_int|0x26514e97
)brace
comma
(brace
id|XFER_PIO_4
comma
l_int|0x06514e21
)brace
comma
(brace
id|XFER_PIO_3
comma
l_int|0x06514e22
)brace
comma
(brace
id|XFER_PIO_2
comma
l_int|0x06514e33
)brace
comma
(brace
id|XFER_PIO_1
comma
l_int|0x06914e43
)brace
comma
(brace
id|XFER_PIO_0
comma
l_int|0x06914e57
)brace
comma
(brace
l_int|0
comma
l_int|0x06514e57
)brace
)brace
suffix:semicolon
DECL|variable|sixty_six_base_hpt370
r_struct
id|chipset_bus_clock_list_entry
id|sixty_six_base_hpt370
(braket
)braket
op_assign
(brace
(brace
id|XFER_UDMA_5
comma
l_int|0x14846231
)brace
comma
(brace
id|XFER_UDMA_4
comma
l_int|0x14886231
)brace
comma
(brace
id|XFER_UDMA_3
comma
l_int|0x148c6231
)brace
comma
(brace
id|XFER_UDMA_2
comma
l_int|0x148c6231
)brace
comma
(brace
id|XFER_UDMA_1
comma
l_int|0x14906231
)brace
comma
(brace
id|XFER_UDMA_0
comma
l_int|0x14986231
)brace
comma
(brace
id|XFER_MW_DMA_2
comma
l_int|0x26514e21
)brace
comma
(brace
id|XFER_MW_DMA_1
comma
l_int|0x26514e33
)brace
comma
(brace
id|XFER_MW_DMA_0
comma
l_int|0x26514e97
)brace
comma
(brace
id|XFER_PIO_4
comma
l_int|0x06514e21
)brace
comma
(brace
id|XFER_PIO_3
comma
l_int|0x06514e22
)brace
comma
(brace
id|XFER_PIO_2
comma
l_int|0x06514e33
)brace
comma
(brace
id|XFER_PIO_1
comma
l_int|0x06914e43
)brace
comma
(brace
id|XFER_PIO_0
comma
l_int|0x06914e57
)brace
comma
(brace
l_int|0
comma
l_int|0x06514e57
)brace
)brace
suffix:semicolon
macro_line|#endif
DECL|variable|fifty_base_hpt370
r_struct
id|chipset_bus_clock_list_entry
id|fifty_base_hpt370
(braket
)braket
op_assign
(brace
(brace
id|XFER_UDMA_5
comma
l_int|0x12848242
)brace
comma
(brace
id|XFER_UDMA_4
comma
l_int|0x12ac8242
)brace
comma
(brace
id|XFER_UDMA_3
comma
l_int|0x128c8242
)brace
comma
(brace
id|XFER_UDMA_2
comma
l_int|0x120c8242
)brace
comma
(brace
id|XFER_UDMA_1
comma
l_int|0x12148254
)brace
comma
(brace
id|XFER_UDMA_0
comma
l_int|0x121882ea
)brace
comma
(brace
id|XFER_MW_DMA_2
comma
l_int|0x22808242
)brace
comma
(brace
id|XFER_MW_DMA_1
comma
l_int|0x22808254
)brace
comma
(brace
id|XFER_MW_DMA_0
comma
l_int|0x228082ea
)brace
comma
(brace
id|XFER_PIO_4
comma
l_int|0x0a81f442
)brace
comma
(brace
id|XFER_PIO_3
comma
l_int|0x0a81f443
)brace
comma
(brace
id|XFER_PIO_2
comma
l_int|0x0a81f454
)brace
comma
(brace
id|XFER_PIO_1
comma
l_int|0x0ac1f465
)brace
comma
(brace
id|XFER_PIO_0
comma
l_int|0x0ac1f48a
)brace
comma
(brace
l_int|0
comma
l_int|0x0ac1f48a
)brace
)brace
suffix:semicolon
DECL|macro|HPT366_DEBUG_DRIVE_INFO
mdefine_line|#define HPT366_DEBUG_DRIVE_INFO&t;&t;0
DECL|macro|HPT370_ALLOW_ATA100_5
mdefine_line|#define HPT370_ALLOW_ATA100_5&t;&t;1
DECL|macro|HPT366_ALLOW_ATA66_4
mdefine_line|#define HPT366_ALLOW_ATA66_4&t;&t;1
DECL|macro|HPT366_ALLOW_ATA66_3
mdefine_line|#define HPT366_ALLOW_ATA66_3&t;&t;1
DECL|macro|HPT366_MAX_DEVS
mdefine_line|#define HPT366_MAX_DEVS&t;&t;&t;8
DECL|macro|F_LOW_PCI_33
mdefine_line|#define F_LOW_PCI_33      0x23
DECL|macro|F_LOW_PCI_40
mdefine_line|#define F_LOW_PCI_40      0x29
DECL|macro|F_LOW_PCI_50
mdefine_line|#define F_LOW_PCI_50      0x2d
DECL|macro|F_LOW_PCI_66
mdefine_line|#define F_LOW_PCI_66      0x42
DECL|variable|hpt_devs
r_static
r_struct
id|pci_dev
op_star
id|hpt_devs
(braket
id|HPT366_MAX_DEVS
)braket
suffix:semicolon
DECL|variable|n_hpt_devs
r_static
r_int
id|n_hpt_devs
suffix:semicolon
r_static
r_int
r_int
id|pci_rev_check_hpt3xx
c_func
(paren
r_struct
id|pci_dev
op_star
id|dev
)paren
suffix:semicolon
r_static
r_int
r_int
id|pci_rev2_check_hpt3xx
c_func
(paren
r_struct
id|pci_dev
op_star
id|dev
)paren
suffix:semicolon
DECL|variable|hpt366_proc
id|byte
id|hpt366_proc
op_assign
l_int|0
suffix:semicolon
DECL|variable|hpt363_shared_irq
id|byte
id|hpt363_shared_irq
suffix:semicolon
DECL|variable|hpt363_shared_pin
id|byte
id|hpt363_shared_pin
suffix:semicolon
r_extern
r_char
op_star
id|ide_xfer_verbose
(paren
id|byte
id|xfer_rate
)paren
suffix:semicolon
macro_line|#if defined(DISPLAY_HPT366_TIMINGS) &amp;&amp; defined(CONFIG_PROC_FS)
r_static
r_int
id|hpt366_get_info
c_func
(paren
r_char
op_star
comma
r_char
op_star
op_star
comma
id|off_t
comma
r_int
)paren
suffix:semicolon
r_extern
r_int
(paren
op_star
id|hpt366_display_info
)paren
(paren
r_char
op_star
comma
r_char
op_star
op_star
comma
id|off_t
comma
r_int
)paren
suffix:semicolon
multiline_comment|/* ide-proc.c */
r_extern
r_char
op_star
id|ide_media_verbose
c_func
(paren
id|ide_drive_t
op_star
)paren
suffix:semicolon
DECL|function|hpt366_get_info
r_static
r_int
id|hpt366_get_info
(paren
r_char
op_star
id|buffer
comma
r_char
op_star
op_star
id|addr
comma
id|off_t
id|offset
comma
r_int
id|count
)paren
(brace
r_char
op_star
id|p
op_assign
id|buffer
suffix:semicolon
r_char
op_star
id|chipset_nums
(braket
)braket
op_assign
(brace
l_string|&quot;366&quot;
comma
l_string|&quot;366&quot;
comma
l_string|&quot;368&quot;
comma
l_string|&quot;370&quot;
comma
l_string|&quot;370A&quot;
)brace
suffix:semicolon
r_int
id|i
suffix:semicolon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;&bslash;n                             &quot;
l_string|&quot;HighPoint HPT366/368/370&bslash;n&quot;
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|n_hpt_devs
suffix:semicolon
id|i
op_increment
)paren
(brace
r_struct
id|pci_dev
op_star
id|dev
op_assign
id|hpt_devs
(braket
id|i
)braket
suffix:semicolon
r_int
r_int
id|iobase
op_assign
id|dev-&gt;resource
(braket
l_int|4
)braket
dot
id|start
suffix:semicolon
id|u32
id|class_rev
suffix:semicolon
id|u8
id|c0
comma
id|c1
suffix:semicolon
id|pci_read_config_dword
c_func
(paren
id|dev
comma
id|PCI_CLASS_REVISION
comma
op_amp
id|class_rev
)paren
suffix:semicolon
id|class_rev
op_and_assign
l_int|0xff
suffix:semicolon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;&bslash;nController: %d&bslash;n&quot;
comma
id|i
)paren
suffix:semicolon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;Chipset: HPT%s&bslash;n&quot;
comma
id|chipset_nums
(braket
id|class_rev
)braket
)paren
suffix:semicolon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;--------------- Primary Channel &quot;
l_string|&quot;--------------- Secondary Channel &quot;
l_string|&quot;--------------&bslash;n&quot;
)paren
suffix:semicolon
multiline_comment|/* get the bus master status registers */
id|c0
op_assign
id|inb_p
c_func
(paren
id|iobase
op_plus
l_int|0x2
)paren
suffix:semicolon
id|c1
op_assign
id|inb_p
c_func
(paren
id|iobase
op_plus
l_int|0xa
)paren
suffix:semicolon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;Enabled:        %s&quot;
l_string|&quot;                             %s&bslash;n&quot;
comma
(paren
id|c0
op_amp
l_int|0x80
)paren
ques
c_cond
l_string|&quot;no&quot;
suffix:colon
l_string|&quot;yes&quot;
comma
(paren
id|c1
op_amp
l_int|0x80
)paren
ques
c_cond
l_string|&quot;no&quot;
suffix:colon
l_string|&quot;yes&quot;
)paren
suffix:semicolon
r_if
c_cond
(paren
id|pci_rev_check_hpt3xx
c_func
(paren
id|dev
)paren
)paren
(brace
id|u8
id|cbl
suffix:semicolon
id|cbl
op_assign
id|inb_p
c_func
(paren
id|iobase
op_plus
l_int|0x7b
)paren
suffix:semicolon
id|outb_p
c_func
(paren
id|cbl
op_or
l_int|1
comma
id|iobase
op_plus
l_int|0x7b
)paren
suffix:semicolon
id|outb_p
c_func
(paren
id|cbl
op_amp
op_complement
l_int|1
comma
id|iobase
op_plus
l_int|0x7b
)paren
suffix:semicolon
id|cbl
op_assign
id|inb_p
c_func
(paren
id|iobase
op_plus
l_int|0x7a
)paren
suffix:semicolon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;Cable:          ATA-%d&quot;
l_string|&quot;                          ATA-%d&bslash;n&quot;
comma
(paren
id|cbl
op_amp
l_int|0x02
)paren
ques
c_cond
l_int|33
suffix:colon
l_int|66
comma
(paren
id|cbl
op_amp
l_int|0x01
)paren
ques
c_cond
l_int|33
suffix:colon
l_int|66
)paren
suffix:semicolon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;&bslash;n&quot;
)paren
suffix:semicolon
)brace
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;--------------- drive0 --------- drive1 &quot;
l_string|&quot;------- drive0 ---------- drive1 -------&bslash;n&quot;
)paren
suffix:semicolon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;DMA capable:    %s              %s&quot;
l_string|&quot;            %s               %s&bslash;n&quot;
comma
(paren
id|c0
op_amp
l_int|0x20
)paren
ques
c_cond
l_string|&quot;yes&quot;
suffix:colon
l_string|&quot;no &quot;
comma
(paren
id|c0
op_amp
l_int|0x40
)paren
ques
c_cond
l_string|&quot;yes&quot;
suffix:colon
l_string|&quot;no &quot;
comma
(paren
id|c1
op_amp
l_int|0x20
)paren
ques
c_cond
l_string|&quot;yes&quot;
suffix:colon
l_string|&quot;no &quot;
comma
(paren
id|c1
op_amp
l_int|0x40
)paren
ques
c_cond
l_string|&quot;yes&quot;
suffix:colon
l_string|&quot;no &quot;
)paren
suffix:semicolon
(brace
id|u8
id|c2
comma
id|c3
suffix:semicolon
multiline_comment|/* older revs don&squot;t have these registers mapped &n;&t;&t;&t; * into io space */
id|pci_read_config_byte
c_func
(paren
id|dev
comma
l_int|0x43
comma
op_amp
id|c0
)paren
suffix:semicolon
id|pci_read_config_byte
c_func
(paren
id|dev
comma
l_int|0x47
comma
op_amp
id|c1
)paren
suffix:semicolon
id|pci_read_config_byte
c_func
(paren
id|dev
comma
l_int|0x4b
comma
op_amp
id|c2
)paren
suffix:semicolon
id|pci_read_config_byte
c_func
(paren
id|dev
comma
l_int|0x4f
comma
op_amp
id|c3
)paren
suffix:semicolon
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;Mode:           %s             %s&quot;
l_string|&quot;           %s              %s&bslash;n&quot;
comma
(paren
id|c0
op_amp
l_int|0x10
)paren
ques
c_cond
l_string|&quot;UDMA&quot;
suffix:colon
(paren
id|c0
op_amp
l_int|0x20
)paren
ques
c_cond
l_string|&quot;DMA &quot;
suffix:colon
(paren
id|c0
op_amp
l_int|0x80
)paren
ques
c_cond
l_string|&quot;PIO &quot;
suffix:colon
l_string|&quot;off &quot;
comma
(paren
id|c1
op_amp
l_int|0x10
)paren
ques
c_cond
l_string|&quot;UDMA&quot;
suffix:colon
(paren
id|c1
op_amp
l_int|0x20
)paren
ques
c_cond
l_string|&quot;DMA &quot;
suffix:colon
(paren
id|c1
op_amp
l_int|0x80
)paren
ques
c_cond
l_string|&quot;PIO &quot;
suffix:colon
l_string|&quot;off &quot;
comma
(paren
id|c2
op_amp
l_int|0x10
)paren
ques
c_cond
l_string|&quot;UDMA&quot;
suffix:colon
(paren
id|c2
op_amp
l_int|0x20
)paren
ques
c_cond
l_string|&quot;DMA &quot;
suffix:colon
(paren
id|c2
op_amp
l_int|0x80
)paren
ques
c_cond
l_string|&quot;PIO &quot;
suffix:colon
l_string|&quot;off &quot;
comma
(paren
id|c3
op_amp
l_int|0x10
)paren
ques
c_cond
l_string|&quot;UDMA&quot;
suffix:colon
(paren
id|c3
op_amp
l_int|0x20
)paren
ques
c_cond
l_string|&quot;DMA &quot;
suffix:colon
(paren
id|c3
op_amp
l_int|0x80
)paren
ques
c_cond
l_string|&quot;PIO &quot;
suffix:colon
l_string|&quot;off &quot;
)paren
suffix:semicolon
)brace
)brace
id|p
op_add_assign
id|sprintf
c_func
(paren
id|p
comma
l_string|&quot;&bslash;n&quot;
)paren
suffix:semicolon
r_return
id|p
op_minus
id|buffer
suffix:semicolon
multiline_comment|/* =&gt; must be less than 4k! */
)brace
macro_line|#endif  /* defined(DISPLAY_HPT366_TIMINGS) &amp;&amp; defined(CONFIG_PROC_FS) */
DECL|function|pci_rev_check_hpt3xx
r_static
r_int
r_int
id|pci_rev_check_hpt3xx
(paren
r_struct
id|pci_dev
op_star
id|dev
)paren
(brace
r_int
r_int
id|class_rev
suffix:semicolon
id|pci_read_config_dword
c_func
(paren
id|dev
comma
id|PCI_CLASS_REVISION
comma
op_amp
id|class_rev
)paren
suffix:semicolon
id|class_rev
op_and_assign
l_int|0xff
suffix:semicolon
r_return
(paren
(paren
r_int
)paren
(paren
id|class_rev
OG
l_int|0x02
)paren
ques
c_cond
l_int|1
suffix:colon
l_int|0
)paren
suffix:semicolon
)brace
DECL|function|pci_rev2_check_hpt3xx
r_static
r_int
r_int
id|pci_rev2_check_hpt3xx
(paren
r_struct
id|pci_dev
op_star
id|dev
)paren
(brace
r_int
r_int
id|class_rev
suffix:semicolon
id|pci_read_config_dword
c_func
(paren
id|dev
comma
id|PCI_CLASS_REVISION
comma
op_amp
id|class_rev
)paren
suffix:semicolon
id|class_rev
op_and_assign
l_int|0xff
suffix:semicolon
r_return
(paren
(paren
r_int
)paren
(paren
id|class_rev
OG
l_int|0x01
)paren
ques
c_cond
l_int|1
suffix:colon
l_int|0
)paren
suffix:semicolon
)brace
DECL|function|check_in_drive_lists
r_static
r_int
id|check_in_drive_lists
(paren
id|ide_drive_t
op_star
id|drive
comma
r_const
r_char
op_star
op_star
id|list
)paren
(brace
r_struct
id|hd_driveid
op_star
id|id
op_assign
id|drive-&gt;id
suffix:semicolon
r_if
c_cond
(paren
id|quirk_drives
op_eq
id|list
)paren
(brace
r_while
c_loop
(paren
op_star
id|list
)paren
(brace
r_if
c_cond
(paren
id|strstr
c_func
(paren
id|id-&gt;model
comma
op_star
id|list
op_increment
)paren
)paren
(brace
r_return
l_int|1
suffix:semicolon
)brace
)brace
)brace
r_else
(brace
r_while
c_loop
(paren
op_star
id|list
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
id|strcmp
c_func
(paren
op_star
id|list
op_increment
comma
id|id-&gt;model
)paren
)paren
(brace
r_return
l_int|1
suffix:semicolon
)brace
)brace
)brace
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|pci_bus_clock_list
r_static
r_int
r_int
id|pci_bus_clock_list
(paren
id|byte
id|speed
comma
r_struct
id|chipset_bus_clock_list_entry
op_star
id|chipset_table
)paren
(brace
r_for
c_loop
(paren
suffix:semicolon
id|chipset_table-&gt;xfer_speed
suffix:semicolon
id|chipset_table
op_increment
)paren
r_if
c_cond
(paren
id|chipset_table-&gt;xfer_speed
op_eq
id|speed
)paren
(brace
r_return
id|chipset_table-&gt;chipset_settings
suffix:semicolon
)brace
r_return
id|chipset_table-&gt;chipset_settings
suffix:semicolon
)brace
DECL|function|hpt366_tune_chipset
r_static
r_void
id|hpt366_tune_chipset
(paren
id|ide_drive_t
op_star
id|drive
comma
id|byte
id|speed
)paren
(brace
id|byte
id|regtime
op_assign
(paren
id|drive-&gt;select.b.unit
op_amp
l_int|0x01
)paren
ques
c_cond
l_int|0x44
suffix:colon
l_int|0x40
suffix:semicolon
id|byte
id|regfast
op_assign
(paren
id|HWIF
c_func
(paren
id|drive
)paren
op_member_access_from_pointer
id|channel
)paren
ques
c_cond
l_int|0x55
suffix:colon
l_int|0x51
suffix:semicolon
multiline_comment|/*&n;&t;&t;&t; * since the channel is always 0 it does not matter.&n;&t;&t;&t; */
r_int
r_int
id|reg1
op_assign
l_int|0
suffix:semicolon
r_int
r_int
id|reg2
op_assign
l_int|0
suffix:semicolon
id|byte
id|drive_fast
op_assign
l_int|0
suffix:semicolon
multiline_comment|/*&n;&t; * Disable the &quot;fast interrupt&quot; prediction. &n;&t; */
id|pci_read_config_byte
c_func
(paren
id|HWIF
c_func
(paren
id|drive
)paren
op_member_access_from_pointer
id|pci_dev
comma
id|regfast
comma
op_amp
id|drive_fast
)paren
suffix:semicolon
r_if
c_cond
(paren
id|drive_fast
op_amp
l_int|0x02
)paren
id|pci_write_config_byte
c_func
(paren
id|HWIF
c_func
(paren
id|drive
)paren
op_member_access_from_pointer
id|pci_dev
comma
id|regfast
comma
id|drive_fast
op_amp
op_complement
l_int|0x20
)paren
suffix:semicolon
id|pci_read_config_dword
c_func
(paren
id|HWIF
c_func
(paren
id|drive
)paren
op_member_access_from_pointer
id|pci_dev
comma
id|regtime
comma
op_amp
id|reg1
)paren
suffix:semicolon
multiline_comment|/* detect bus speed by looking at control reg timing: */
r_switch
c_cond
(paren
(paren
id|reg1
op_rshift
l_int|8
)paren
op_amp
l_int|7
)paren
(brace
r_case
l_int|5
suffix:colon
id|reg2
op_assign
id|pci_bus_clock_list
c_func
(paren
id|speed
comma
id|forty_base
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|9
suffix:colon
id|reg2
op_assign
id|pci_bus_clock_list
c_func
(paren
id|speed
comma
id|twenty_five_base
)paren
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
r_case
l_int|7
suffix:colon
id|reg2
op_assign
id|pci_bus_clock_list
c_func
(paren
id|speed
comma
id|thirty_three_base
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
macro_line|#if 0
multiline_comment|/* this is a nice idea ... */
id|list_conf
op_assign
id|pci_bus_clock_list
c_func
(paren
id|speed
comma
(paren
r_struct
id|chipset_bus_clock_list_entry
op_star
)paren
id|dev-&gt;sysdata
)paren
suffix:semicolon
macro_line|#endif
multiline_comment|/*&n;&t; * Disable on-chip PIO FIFO/buffer (to avoid problems handling I/O errors later)&n;&t; */
r_if
c_cond
(paren
id|speed
op_ge
id|XFER_MW_DMA_0
)paren
(brace
id|reg2
op_assign
(paren
id|reg2
op_amp
op_complement
l_int|0xc0000000
)paren
op_or
(paren
id|reg1
op_amp
l_int|0xc0000000
)paren
suffix:semicolon
)brace
r_else
(brace
id|reg2
op_assign
(paren
id|reg2
op_amp
op_complement
l_int|0x30070000
)paren
op_or
(paren
id|reg1
op_amp
l_int|0x30070000
)paren
suffix:semicolon
)brace
id|reg2
op_and_assign
op_complement
l_int|0x80000000
suffix:semicolon
id|pci_write_config_dword
c_func
(paren
id|HWIF
c_func
(paren
id|drive
)paren
op_member_access_from_pointer
id|pci_dev
comma
id|regtime
comma
id|reg2
)paren
suffix:semicolon
)brace
DECL|function|hpt370_tune_chipset
r_static
r_void
id|hpt370_tune_chipset
(paren
id|ide_drive_t
op_star
id|drive
comma
id|byte
id|speed
)paren
(brace
id|byte
id|regfast
op_assign
(paren
id|HWIF
c_func
(paren
id|drive
)paren
op_member_access_from_pointer
id|channel
)paren
ques
c_cond
l_int|0x55
suffix:colon
l_int|0x51
suffix:semicolon
r_int
r_int
id|list_conf
op_assign
l_int|0
suffix:semicolon
r_int
r_int
id|drive_conf
op_assign
l_int|0
suffix:semicolon
r_int
r_int
id|conf_mask
op_assign
(paren
id|speed
op_ge
id|XFER_MW_DMA_0
)paren
ques
c_cond
l_int|0xc0000000
suffix:colon
l_int|0x30070000
suffix:semicolon
id|byte
id|drive_pci
op_assign
l_int|0x40
op_plus
(paren
id|drive-&gt;dn
op_star
l_int|4
)paren
suffix:semicolon
id|byte
id|new_fast
comma
id|drive_fast
op_assign
l_int|0
suffix:semicolon
r_struct
id|pci_dev
op_star
id|dev
op_assign
id|HWIF
c_func
(paren
id|drive
)paren
op_member_access_from_pointer
id|pci_dev
suffix:semicolon
multiline_comment|/*&n;&t; * Disable the &quot;fast interrupt&quot; prediction.&n;&t; * don&squot;t holdoff on interrupts. (== 0x01 despite what the docs say) &n;&t; */
id|pci_read_config_byte
c_func
(paren
id|dev
comma
id|regfast
comma
op_amp
id|drive_fast
)paren
suffix:semicolon
id|new_fast
op_assign
id|drive_fast
suffix:semicolon
r_if
c_cond
(paren
id|new_fast
op_amp
l_int|0x02
)paren
id|new_fast
op_and_assign
op_complement
l_int|0x02
suffix:semicolon
macro_line|#ifdef HPT_DELAY_INTERRUPT
r_if
c_cond
(paren
id|new_fast
op_amp
l_int|0x01
)paren
id|new_fast
op_and_assign
op_complement
l_int|0x01
suffix:semicolon
macro_line|#else
r_if
c_cond
(paren
(paren
id|new_fast
op_amp
l_int|0x01
)paren
op_eq
l_int|0
)paren
id|new_fast
op_or_assign
l_int|0x01
suffix:semicolon
macro_line|#endif
r_if
c_cond
(paren
id|new_fast
op_ne
id|drive_fast
)paren
id|pci_write_config_byte
c_func
(paren
id|HWIF
c_func
(paren
id|drive
)paren
op_member_access_from_pointer
id|pci_dev
comma
id|regfast
comma
id|new_fast
)paren
suffix:semicolon
id|list_conf
op_assign
id|pci_bus_clock_list
c_func
(paren
id|speed
comma
(paren
r_struct
id|chipset_bus_clock_list_entry
op_star
)paren
id|dev-&gt;sysdata
)paren
suffix:semicolon
id|pci_read_config_dword
c_func
(paren
id|dev
comma
id|drive_pci
comma
op_amp
id|drive_conf
)paren
suffix:semicolon
id|list_conf
op_assign
(paren
id|list_conf
op_amp
op_complement
id|conf_mask
)paren
op_or
(paren
id|drive_conf
op_amp
id|conf_mask
)paren
suffix:semicolon
r_if
c_cond
(paren
id|speed
OL
id|XFER_MW_DMA_0
)paren
(brace
id|list_conf
op_and_assign
op_complement
l_int|0x80000000
suffix:semicolon
multiline_comment|/* Disable on-chip PIO FIFO/buffer */
)brace
id|pci_write_config_dword
c_func
(paren
id|dev
comma
id|drive_pci
comma
id|list_conf
)paren
suffix:semicolon
)brace
DECL|function|hpt3xx_tune_chipset
r_static
r_int
id|hpt3xx_tune_chipset
(paren
id|ide_drive_t
op_star
id|drive
comma
id|byte
id|speed
)paren
(brace
r_if
c_cond
(paren
(paren
id|drive-&gt;media
op_ne
id|ide_disk
)paren
op_logical_and
(paren
id|speed
OL
id|XFER_SW_DMA_0
)paren
)paren
r_return
op_minus
l_int|1
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|drive-&gt;init_speed
)paren
id|drive-&gt;init_speed
op_assign
id|speed
suffix:semicolon
r_if
c_cond
(paren
id|pci_rev_check_hpt3xx
c_func
(paren
id|HWIF
c_func
(paren
id|drive
)paren
op_member_access_from_pointer
id|pci_dev
)paren
)paren
(brace
id|hpt370_tune_chipset
c_func
(paren
id|drive
comma
id|speed
)paren
suffix:semicolon
)brace
r_else
(brace
id|hpt366_tune_chipset
c_func
(paren
id|drive
comma
id|speed
)paren
suffix:semicolon
)brace
id|drive-&gt;current_speed
op_assign
id|speed
suffix:semicolon
r_return
(paren
(paren
r_int
)paren
id|ide_config_drive_speed
c_func
(paren
id|drive
comma
id|speed
)paren
)paren
suffix:semicolon
)brace
DECL|function|config_chipset_for_pio
r_static
r_void
id|config_chipset_for_pio
(paren
id|ide_drive_t
op_star
id|drive
)paren
(brace
r_int
r_int
id|eide_pio_timing
(braket
l_int|6
)braket
op_assign
(brace
l_int|960
comma
l_int|480
comma
l_int|240
comma
l_int|180
comma
l_int|120
comma
l_int|90
)brace
suffix:semicolon
r_int
r_int
id|xfer_pio
op_assign
id|drive-&gt;id-&gt;eide_pio_modes
suffix:semicolon
id|byte
id|timing
comma
id|speed
comma
id|pio
suffix:semicolon
id|pio
op_assign
id|ide_get_best_pio_mode
c_func
(paren
id|drive
comma
l_int|255
comma
l_int|5
comma
l_int|NULL
)paren
suffix:semicolon
r_if
c_cond
(paren
id|xfer_pio
OG
l_int|4
)paren
id|xfer_pio
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|drive-&gt;id-&gt;eide_pio_iordy
OG
l_int|0
)paren
(brace
r_for
c_loop
(paren
id|xfer_pio
op_assign
l_int|5
suffix:semicolon
id|xfer_pio
OG
l_int|0
op_logical_and
id|drive-&gt;id-&gt;eide_pio_iordy
OG
id|eide_pio_timing
(braket
id|xfer_pio
)braket
suffix:semicolon
id|xfer_pio
op_decrement
)paren
suffix:semicolon
)brace
r_else
(brace
id|xfer_pio
op_assign
(paren
id|drive-&gt;id-&gt;eide_pio_modes
op_amp
l_int|4
)paren
ques
c_cond
l_int|0x05
suffix:colon
(paren
id|drive-&gt;id-&gt;eide_pio_modes
op_amp
l_int|2
)paren
ques
c_cond
l_int|0x04
suffix:colon
(paren
id|drive-&gt;id-&gt;eide_pio_modes
op_amp
l_int|1
)paren
ques
c_cond
l_int|0x03
suffix:colon
(paren
id|drive-&gt;id-&gt;tPIO
op_amp
l_int|2
)paren
ques
c_cond
l_int|0x02
suffix:colon
(paren
id|drive-&gt;id-&gt;tPIO
op_amp
l_int|1
)paren
ques
c_cond
l_int|0x01
suffix:colon
id|xfer_pio
suffix:semicolon
)brace
id|timing
op_assign
(paren
id|xfer_pio
op_ge
id|pio
)paren
ques
c_cond
id|xfer_pio
suffix:colon
id|pio
suffix:semicolon
r_switch
c_cond
(paren
id|timing
)paren
(brace
r_case
l_int|4
suffix:colon
id|speed
op_assign
id|XFER_PIO_4
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|3
suffix:colon
id|speed
op_assign
id|XFER_PIO_3
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|2
suffix:colon
id|speed
op_assign
id|XFER_PIO_2
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|1
suffix:colon
id|speed
op_assign
id|XFER_PIO_1
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
id|speed
op_assign
(paren
op_logical_neg
id|drive-&gt;id-&gt;tPIO
)paren
ques
c_cond
id|XFER_PIO_0
suffix:colon
id|XFER_PIO_SLOW
suffix:semicolon
r_break
suffix:semicolon
)brace
(paren
r_void
)paren
id|hpt3xx_tune_chipset
c_func
(paren
id|drive
comma
id|speed
)paren
suffix:semicolon
)brace
DECL|function|hpt3xx_tune_drive
r_static
r_void
id|hpt3xx_tune_drive
(paren
id|ide_drive_t
op_star
id|drive
comma
id|byte
id|pio
)paren
(brace
id|byte
id|speed
suffix:semicolon
r_switch
c_cond
(paren
id|pio
)paren
(brace
r_case
l_int|4
suffix:colon
id|speed
op_assign
id|XFER_PIO_4
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|3
suffix:colon
id|speed
op_assign
id|XFER_PIO_3
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|2
suffix:colon
id|speed
op_assign
id|XFER_PIO_2
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|1
suffix:colon
id|speed
op_assign
id|XFER_PIO_1
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
id|speed
op_assign
id|XFER_PIO_0
suffix:semicolon
r_break
suffix:semicolon
)brace
(paren
r_void
)paren
id|hpt3xx_tune_chipset
c_func
(paren
id|drive
comma
id|speed
)paren
suffix:semicolon
)brace
macro_line|#ifdef CONFIG_BLK_DEV_IDEDMA
multiline_comment|/*&n; * This allows the configuration of ide_pci chipset registers&n; * for cards that learn about the drive&squot;s UDMA, DMA, PIO capabilities&n; * after the drive is reported by the OS.  Initally for designed for&n; * HPT366 UDMA chipset by HighPoint|Triones Technologies, Inc.&n; *&n; * check_in_drive_lists(drive, bad_ata66_4)&n; * check_in_drive_lists(drive, bad_ata66_3)&n; * check_in_drive_lists(drive, bad_ata33)&n; *&n; */
DECL|function|config_chipset_for_dma
r_static
r_int
id|config_chipset_for_dma
(paren
id|ide_drive_t
op_star
id|drive
)paren
(brace
r_struct
id|hd_driveid
op_star
id|id
op_assign
id|drive-&gt;id
suffix:semicolon
id|byte
id|speed
op_assign
l_int|0x00
suffix:semicolon
id|byte
id|ultra66
op_assign
id|eighty_ninty_three
c_func
(paren
id|drive
)paren
suffix:semicolon
r_int
id|rval
suffix:semicolon
r_if
c_cond
(paren
(paren
id|drive-&gt;media
op_ne
id|ide_disk
)paren
op_logical_and
(paren
id|speed
OL
id|XFER_SW_DMA_0
)paren
)paren
r_return
(paren
(paren
r_int
)paren
id|ide_dma_off_quietly
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|id-&gt;dma_ultra
op_amp
l_int|0x0020
)paren
op_logical_and
(paren
op_logical_neg
id|check_in_drive_lists
c_func
(paren
id|drive
comma
id|bad_ata100_5
)paren
)paren
op_logical_and
(paren
id|HPT370_ALLOW_ATA100_5
)paren
op_logical_and
(paren
id|pci_rev_check_hpt3xx
c_func
(paren
id|HWIF
c_func
(paren
id|drive
)paren
op_member_access_from_pointer
id|pci_dev
)paren
)paren
op_logical_and
(paren
id|ultra66
)paren
)paren
(brace
id|speed
op_assign
id|XFER_UDMA_5
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
(paren
id|id-&gt;dma_ultra
op_amp
l_int|0x0010
)paren
op_logical_and
(paren
op_logical_neg
id|check_in_drive_lists
c_func
(paren
id|drive
comma
id|bad_ata66_4
)paren
)paren
op_logical_and
(paren
id|HPT366_ALLOW_ATA66_4
)paren
op_logical_and
(paren
id|ultra66
)paren
)paren
(brace
id|speed
op_assign
id|XFER_UDMA_4
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
(paren
id|id-&gt;dma_ultra
op_amp
l_int|0x0008
)paren
op_logical_and
(paren
op_logical_neg
id|check_in_drive_lists
c_func
(paren
id|drive
comma
id|bad_ata66_3
)paren
)paren
op_logical_and
(paren
id|HPT366_ALLOW_ATA66_3
)paren
op_logical_and
(paren
id|ultra66
)paren
)paren
(brace
id|speed
op_assign
id|XFER_UDMA_3
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|id-&gt;dma_ultra
op_logical_and
(paren
op_logical_neg
id|check_in_drive_lists
c_func
(paren
id|drive
comma
id|bad_ata33
)paren
)paren
)paren
(brace
r_if
c_cond
(paren
id|id-&gt;dma_ultra
op_amp
l_int|0x0004
)paren
(brace
id|speed
op_assign
id|XFER_UDMA_2
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|id-&gt;dma_ultra
op_amp
l_int|0x0002
)paren
(brace
id|speed
op_assign
id|XFER_UDMA_1
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|id-&gt;dma_ultra
op_amp
l_int|0x0001
)paren
(brace
id|speed
op_assign
id|XFER_UDMA_0
suffix:semicolon
)brace
)brace
r_else
r_if
c_cond
(paren
id|id-&gt;dma_mword
op_amp
l_int|0x0004
)paren
(brace
id|speed
op_assign
id|XFER_MW_DMA_2
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|id-&gt;dma_mword
op_amp
l_int|0x0002
)paren
(brace
id|speed
op_assign
id|XFER_MW_DMA_1
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|id-&gt;dma_mword
op_amp
l_int|0x0001
)paren
(brace
id|speed
op_assign
id|XFER_MW_DMA_0
suffix:semicolon
)brace
r_else
(brace
r_return
(paren
(paren
r_int
)paren
id|ide_dma_off_quietly
)paren
suffix:semicolon
)brace
(paren
r_void
)paren
id|hpt3xx_tune_chipset
c_func
(paren
id|drive
comma
id|speed
)paren
suffix:semicolon
id|rval
op_assign
(paren
r_int
)paren
(paren
(paren
(paren
id|id-&gt;dma_ultra
op_rshift
l_int|11
)paren
op_amp
l_int|7
)paren
ques
c_cond
id|ide_dma_on
suffix:colon
(paren
(paren
id|id-&gt;dma_ultra
op_rshift
l_int|8
)paren
op_amp
l_int|7
)paren
ques
c_cond
id|ide_dma_on
suffix:colon
(paren
(paren
id|id-&gt;dma_mword
op_rshift
l_int|8
)paren
op_amp
l_int|7
)paren
ques
c_cond
id|ide_dma_on
suffix:colon
id|ide_dma_off_quietly
)paren
suffix:semicolon
r_return
id|rval
suffix:semicolon
)brace
DECL|function|hpt3xx_quirkproc
r_int
id|hpt3xx_quirkproc
(paren
id|ide_drive_t
op_star
id|drive
)paren
(brace
r_return
(paren
(paren
r_int
)paren
id|check_in_drive_lists
c_func
(paren
id|drive
comma
id|quirk_drives
)paren
)paren
suffix:semicolon
)brace
DECL|function|hpt3xx_intrproc
r_void
id|hpt3xx_intrproc
(paren
id|ide_drive_t
op_star
id|drive
)paren
(brace
r_if
c_cond
(paren
id|drive-&gt;quirk_list
)paren
(brace
multiline_comment|/* drives in the quirk_list may not like intr setups/cleanups */
)brace
r_else
(brace
id|OUT_BYTE
c_func
(paren
(paren
id|drive
)paren
op_member_access_from_pointer
id|ctl
op_or
l_int|2
comma
id|HWIF
c_func
(paren
id|drive
)paren
op_member_access_from_pointer
id|io_ports
(braket
id|IDE_CONTROL_OFFSET
)braket
)paren
suffix:semicolon
)brace
)brace
DECL|function|hpt3xx_maskproc
r_void
id|hpt3xx_maskproc
(paren
id|ide_drive_t
op_star
id|drive
comma
r_int
id|mask
)paren
(brace
r_if
c_cond
(paren
id|drive-&gt;quirk_list
)paren
(brace
r_if
c_cond
(paren
id|pci_rev_check_hpt3xx
c_func
(paren
id|HWIF
c_func
(paren
id|drive
)paren
op_member_access_from_pointer
id|pci_dev
)paren
)paren
(brace
id|byte
id|reg5a
op_assign
l_int|0
suffix:semicolon
id|pci_read_config_byte
c_func
(paren
id|HWIF
c_func
(paren
id|drive
)paren
op_member_access_from_pointer
id|pci_dev
comma
l_int|0x5a
comma
op_amp
id|reg5a
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
(paren
id|reg5a
op_amp
l_int|0x10
)paren
op_rshift
l_int|4
)paren
op_ne
id|mask
)paren
id|pci_write_config_byte
c_func
(paren
id|HWIF
c_func
(paren
id|drive
)paren
op_member_access_from_pointer
id|pci_dev
comma
l_int|0x5a
comma
id|mask
ques
c_cond
(paren
id|reg5a
op_or
l_int|0x10
)paren
suffix:colon
(paren
id|reg5a
op_amp
op_complement
l_int|0x10
)paren
)paren
suffix:semicolon
)brace
r_else
(brace
r_if
c_cond
(paren
id|mask
)paren
(brace
id|disable_irq
c_func
(paren
id|HWIF
c_func
(paren
id|drive
)paren
op_member_access_from_pointer
id|irq
)paren
suffix:semicolon
)brace
r_else
(brace
id|enable_irq
c_func
(paren
id|HWIF
c_func
(paren
id|drive
)paren
op_member_access_from_pointer
id|irq
)paren
suffix:semicolon
)brace
)brace
)brace
r_else
(brace
r_if
c_cond
(paren
id|IDE_CONTROL_REG
)paren
id|OUT_BYTE
c_func
(paren
id|mask
ques
c_cond
(paren
id|drive-&gt;ctl
op_or
l_int|2
)paren
suffix:colon
(paren
id|drive-&gt;ctl
op_amp
op_complement
l_int|2
)paren
comma
id|IDE_CONTROL_REG
)paren
suffix:semicolon
)brace
)brace
DECL|function|config_drive_xfer_rate
r_static
r_int
id|config_drive_xfer_rate
(paren
id|ide_drive_t
op_star
id|drive
)paren
(brace
r_struct
id|hd_driveid
op_star
id|id
op_assign
id|drive-&gt;id
suffix:semicolon
id|ide_dma_action_t
id|dma_func
op_assign
id|ide_dma_on
suffix:semicolon
r_if
c_cond
(paren
id|id
op_logical_and
(paren
id|id-&gt;capability
op_amp
l_int|1
)paren
op_logical_and
id|HWIF
c_func
(paren
id|drive
)paren
op_member_access_from_pointer
id|autodma
)paren
(brace
multiline_comment|/* Consult the list of known &quot;bad&quot; drives */
r_if
c_cond
(paren
id|ide_dmaproc
c_func
(paren
id|ide_dma_bad_drive
comma
id|drive
)paren
)paren
(brace
id|dma_func
op_assign
id|ide_dma_off
suffix:semicolon
r_goto
id|fast_ata_pio
suffix:semicolon
)brace
id|dma_func
op_assign
id|ide_dma_off_quietly
suffix:semicolon
r_if
c_cond
(paren
id|id-&gt;field_valid
op_amp
l_int|4
)paren
(brace
r_if
c_cond
(paren
id|id-&gt;dma_ultra
op_amp
l_int|0x002F
)paren
(brace
multiline_comment|/* Force if Capable UltraDMA */
id|dma_func
op_assign
id|config_chipset_for_dma
c_func
(paren
id|drive
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|id-&gt;field_valid
op_amp
l_int|2
)paren
op_logical_and
(paren
id|dma_func
op_ne
id|ide_dma_on
)paren
)paren
r_goto
id|try_dma_modes
suffix:semicolon
)brace
)brace
r_else
r_if
c_cond
(paren
id|id-&gt;field_valid
op_amp
l_int|2
)paren
(brace
id|try_dma_modes
suffix:colon
r_if
c_cond
(paren
id|id-&gt;dma_mword
op_amp
l_int|0x0007
)paren
(brace
multiline_comment|/* Force if Capable regular DMA modes */
id|dma_func
op_assign
id|config_chipset_for_dma
c_func
(paren
id|drive
)paren
suffix:semicolon
r_if
c_cond
(paren
id|dma_func
op_ne
id|ide_dma_on
)paren
r_goto
id|no_dma_set
suffix:semicolon
)brace
)brace
r_else
r_if
c_cond
(paren
id|ide_dmaproc
c_func
(paren
id|ide_dma_good_drive
comma
id|drive
)paren
)paren
(brace
r_if
c_cond
(paren
id|id-&gt;eide_dma_time
OG
l_int|150
)paren
(brace
r_goto
id|no_dma_set
suffix:semicolon
)brace
multiline_comment|/* Consult the list of known &quot;good&quot; drives */
id|dma_func
op_assign
id|config_chipset_for_dma
c_func
(paren
id|drive
)paren
suffix:semicolon
r_if
c_cond
(paren
id|dma_func
op_ne
id|ide_dma_on
)paren
r_goto
id|no_dma_set
suffix:semicolon
)brace
r_else
(brace
r_goto
id|fast_ata_pio
suffix:semicolon
)brace
)brace
r_else
r_if
c_cond
(paren
(paren
id|id-&gt;capability
op_amp
l_int|8
)paren
op_logical_or
(paren
id|id-&gt;field_valid
op_amp
l_int|2
)paren
)paren
(brace
id|fast_ata_pio
suffix:colon
id|dma_func
op_assign
id|ide_dma_off_quietly
suffix:semicolon
id|no_dma_set
suffix:colon
id|config_chipset_for_pio
c_func
(paren
id|drive
)paren
suffix:semicolon
)brace
r_return
id|HWIF
c_func
(paren
id|drive
)paren
op_member_access_from_pointer
id|dmaproc
c_func
(paren
id|dma_func
comma
id|drive
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * hpt366_dmaproc() initiates/aborts (U)DMA read/write operations on a drive.&n; *&n; * This is specific to the HPT366 UDMA bios chipset&n; * by HighPoint|Triones Technologies, Inc.&n; */
DECL|function|hpt366_dmaproc
r_int
id|hpt366_dmaproc
(paren
id|ide_dma_action_t
id|func
comma
id|ide_drive_t
op_star
id|drive
)paren
(brace
id|byte
id|reg50h
op_assign
l_int|0
comma
id|reg52h
op_assign
l_int|0
comma
id|reg5ah
op_assign
l_int|0
comma
id|dma_stat
op_assign
l_int|0
suffix:semicolon
r_int
r_int
id|dma_base
op_assign
id|HWIF
c_func
(paren
id|drive
)paren
op_member_access_from_pointer
id|dma_base
suffix:semicolon
r_switch
c_cond
(paren
id|func
)paren
(brace
r_case
id|ide_dma_check
suffix:colon
r_return
id|config_drive_xfer_rate
c_func
(paren
id|drive
)paren
suffix:semicolon
r_case
id|ide_dma_test_irq
suffix:colon
multiline_comment|/* returns 1 if dma irq issued, 0 otherwise */
id|dma_stat
op_assign
id|inb
c_func
(paren
id|dma_base
op_plus
l_int|2
)paren
suffix:semicolon
r_return
(paren
id|dma_stat
op_amp
l_int|4
)paren
op_eq
l_int|4
suffix:semicolon
multiline_comment|/* return 1 if INTR asserted */
r_case
id|ide_dma_lostirq
suffix:colon
id|pci_read_config_byte
c_func
(paren
id|HWIF
c_func
(paren
id|drive
)paren
op_member_access_from_pointer
id|pci_dev
comma
l_int|0x50
comma
op_amp
id|reg50h
)paren
suffix:semicolon
id|pci_read_config_byte
c_func
(paren
id|HWIF
c_func
(paren
id|drive
)paren
op_member_access_from_pointer
id|pci_dev
comma
l_int|0x52
comma
op_amp
id|reg52h
)paren
suffix:semicolon
id|pci_read_config_byte
c_func
(paren
id|HWIF
c_func
(paren
id|drive
)paren
op_member_access_from_pointer
id|pci_dev
comma
l_int|0x5a
comma
op_amp
id|reg5ah
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;%s: (%s)  reg50h=0x%02x, reg52h=0x%02x, reg5ah=0x%02x&bslash;n&quot;
comma
id|drive-&gt;name
comma
id|ide_dmafunc_verbose
c_func
(paren
id|func
)paren
comma
id|reg50h
comma
id|reg52h
comma
id|reg5ah
)paren
suffix:semicolon
r_if
c_cond
(paren
id|reg5ah
op_amp
l_int|0x10
)paren
id|pci_write_config_byte
c_func
(paren
id|HWIF
c_func
(paren
id|drive
)paren
op_member_access_from_pointer
id|pci_dev
comma
l_int|0x5a
comma
id|reg5ah
op_amp
op_complement
l_int|0x10
)paren
suffix:semicolon
multiline_comment|/* fall through to a reset */
macro_line|#if 0
r_case
id|ide_dma_begin
suffix:colon
r_case
id|ide_dma_end
suffix:colon
multiline_comment|/* reset the chips state over and over.. */
id|pci_write_config_byte
c_func
(paren
id|HWIF
c_func
(paren
id|drive
)paren
op_member_access_from_pointer
id|pci_dev
comma
l_int|0x51
comma
l_int|0x13
)paren
suffix:semicolon
macro_line|#endif
r_break
suffix:semicolon
r_case
id|ide_dma_timeout
suffix:colon
r_default
suffix:colon
r_break
suffix:semicolon
)brace
r_return
id|ide_dmaproc
c_func
(paren
id|func
comma
id|drive
)paren
suffix:semicolon
multiline_comment|/* use standard DMA stuff */
)brace
DECL|function|hpt370_dmaproc
r_int
id|hpt370_dmaproc
(paren
id|ide_dma_action_t
id|func
comma
id|ide_drive_t
op_star
id|drive
)paren
(brace
id|ide_hwif_t
op_star
id|hwif
op_assign
id|HWIF
c_func
(paren
id|drive
)paren
suffix:semicolon
r_int
r_int
id|dma_base
op_assign
id|hwif-&gt;dma_base
suffix:semicolon
id|byte
id|regstate
op_assign
id|hwif-&gt;channel
ques
c_cond
l_int|0x54
suffix:colon
l_int|0x50
suffix:semicolon
id|byte
id|reginfo
op_assign
id|hwif-&gt;channel
ques
c_cond
l_int|0x56
suffix:colon
l_int|0x52
suffix:semicolon
id|byte
id|dma_stat
suffix:semicolon
r_switch
c_cond
(paren
id|func
)paren
(brace
r_case
id|ide_dma_check
suffix:colon
r_return
id|config_drive_xfer_rate
c_func
(paren
id|drive
)paren
suffix:semicolon
r_case
id|ide_dma_test_irq
suffix:colon
multiline_comment|/* returns 1 if dma irq issued, 0 otherwise */
id|dma_stat
op_assign
id|inb
c_func
(paren
id|dma_base
op_plus
l_int|2
)paren
suffix:semicolon
r_return
(paren
id|dma_stat
op_amp
l_int|4
)paren
op_eq
l_int|4
suffix:semicolon
multiline_comment|/* return 1 if INTR asserted */
r_case
id|ide_dma_end
suffix:colon
id|dma_stat
op_assign
id|inb
c_func
(paren
id|dma_base
op_plus
l_int|2
)paren
suffix:semicolon
r_if
c_cond
(paren
id|dma_stat
op_amp
l_int|0x01
)paren
(brace
id|udelay
c_func
(paren
l_int|20
)paren
suffix:semicolon
multiline_comment|/* wait a little */
id|dma_stat
op_assign
id|inb
c_func
(paren
id|dma_base
op_plus
l_int|2
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
(paren
id|dma_stat
op_amp
l_int|0x01
)paren
op_eq
l_int|0
)paren
r_break
suffix:semicolon
id|func
op_assign
id|ide_dma_timeout
suffix:semicolon
multiline_comment|/* fallthrough */
r_case
id|ide_dma_timeout
suffix:colon
r_case
id|ide_dma_lostirq
suffix:colon
id|pci_read_config_byte
c_func
(paren
id|hwif-&gt;pci_dev
comma
id|reginfo
comma
op_amp
id|dma_stat
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;%s: %d bytes in FIFO&bslash;n&quot;
comma
id|drive-&gt;name
comma
id|dma_stat
)paren
suffix:semicolon
id|pci_write_config_byte
c_func
(paren
id|hwif-&gt;pci_dev
comma
id|regstate
comma
l_int|0x37
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|10
)paren
suffix:semicolon
id|dma_stat
op_assign
id|inb
c_func
(paren
id|dma_base
)paren
suffix:semicolon
id|outb
c_func
(paren
id|dma_stat
op_amp
op_complement
l_int|0x1
comma
id|dma_base
)paren
suffix:semicolon
multiline_comment|/* stop dma */
id|dma_stat
op_assign
id|inb
c_func
(paren
id|dma_base
op_plus
l_int|2
)paren
suffix:semicolon
id|outb
c_func
(paren
id|dma_stat
op_or
l_int|0x6
comma
id|dma_base
op_plus
l_int|2
)paren
suffix:semicolon
multiline_comment|/* clear errors */
multiline_comment|/* fallthrough */
macro_line|#ifdef HPT_RESET_STATE_ENGINE
r_case
id|ide_dma_begin
suffix:colon
macro_line|#endif
id|pci_write_config_byte
c_func
(paren
id|hwif-&gt;pci_dev
comma
id|regstate
comma
l_int|0x37
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|10
)paren
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
r_break
suffix:semicolon
)brace
r_return
id|ide_dmaproc
c_func
(paren
id|func
comma
id|drive
)paren
suffix:semicolon
multiline_comment|/* use standard DMA stuff */
)brace
macro_line|#endif /* CONFIG_BLK_DEV_IDEDMA */
multiline_comment|/*&n; * Since SUN Cobalt is attempting to do this operation, I should disclose&n; * this has been a long time ago Thu Jul 27 16:40:57 2000 was the patch date&n; * HOTSWAP ATA Infrastructure.&n; */
DECL|function|hpt3xx_reset
r_void
id|hpt3xx_reset
(paren
id|ide_drive_t
op_star
id|drive
)paren
(brace
macro_line|#if 0
r_int
r_int
id|high_16
op_assign
id|pci_resource_start
c_func
(paren
id|HWIF
c_func
(paren
id|drive
)paren
op_member_access_from_pointer
id|pci_dev
comma
l_int|4
)paren
suffix:semicolon
id|byte
id|reset
op_assign
(paren
id|HWIF
c_func
(paren
id|drive
)paren
op_member_access_from_pointer
id|channel
)paren
ques
c_cond
l_int|0x80
suffix:colon
l_int|0x40
suffix:semicolon
id|byte
id|reg59h
op_assign
l_int|0
suffix:semicolon
id|pci_read_config_byte
c_func
(paren
id|HWIF
c_func
(paren
id|drive
)paren
op_member_access_from_pointer
id|pci_dev
comma
l_int|0x59
comma
op_amp
id|reg59h
)paren
suffix:semicolon
id|pci_write_config_byte
c_func
(paren
id|HWIF
c_func
(paren
id|drive
)paren
op_member_access_from_pointer
id|pci_dev
comma
l_int|0x59
comma
id|reg59h
op_or
id|reset
)paren
suffix:semicolon
id|pci_write_config_byte
c_func
(paren
id|HWIF
c_func
(paren
id|drive
)paren
op_member_access_from_pointer
id|pci_dev
comma
l_int|0x59
comma
id|reg59h
)paren
suffix:semicolon
macro_line|#endif
)brace
macro_line|#if 0
r_static
r_int
id|hpt3xx_tristate
(paren
id|ide_drive_t
op_star
id|drive
comma
r_int
id|state
)paren
(brace
id|ide_hwif_t
op_star
id|hwif
op_assign
id|HWIF
c_func
(paren
id|drive
)paren
suffix:semicolon
r_struct
id|pci_dev
op_star
id|dev
op_assign
id|hwif-&gt;pci_dev
suffix:semicolon
id|byte
id|reset
op_assign
(paren
id|hwif-&gt;channel
)paren
ques
c_cond
l_int|0x80
suffix:colon
l_int|0x40
suffix:semicolon
id|byte
id|state_reg
op_assign
(paren
id|hwif-&gt;channel
)paren
ques
c_cond
l_int|0x57
suffix:colon
l_int|0x53
suffix:semicolon
id|byte
id|reg59h
op_assign
l_int|0
suffix:semicolon
id|byte
id|regXXh
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|hwif
)paren
r_return
op_minus
id|EINVAL
suffix:semicolon
singleline_comment|//&t;hwif-&gt;bus_state = state;
id|pci_read_config_byte
c_func
(paren
id|dev
comma
l_int|0x59
comma
op_amp
id|reg59h
)paren
suffix:semicolon
id|pci_read_config_byte
c_func
(paren
id|dev
comma
id|state_reg
comma
op_amp
id|regXXh
)paren
suffix:semicolon
r_if
c_cond
(paren
id|state
)paren
(brace
(paren
r_void
)paren
id|ide_do_reset
c_func
(paren
id|drive
)paren
suffix:semicolon
id|pci_write_config_byte
c_func
(paren
id|dev
comma
id|state_reg
comma
id|regXXh
op_or
l_int|0x80
)paren
suffix:semicolon
id|pci_write_config_byte
c_func
(paren
id|dev
comma
l_int|0x59
comma
id|reg59h
op_or
id|reset
)paren
suffix:semicolon
)brace
r_else
(brace
id|pci_write_config_byte
c_func
(paren
id|dev
comma
l_int|0x59
comma
id|reg59h
op_amp
op_complement
(paren
id|reset
)paren
)paren
suffix:semicolon
id|pci_write_config_byte
c_func
(paren
id|dev
comma
id|state_reg
comma
id|regXXh
op_amp
op_complement
(paren
l_int|0x80
)paren
)paren
suffix:semicolon
(paren
r_void
)paren
id|ide_do_reset
c_func
(paren
id|drive
)paren
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
macro_line|#endif
multiline_comment|/* &n; * set/get power state for a drive.&n; * turning the power off does the following things:&n; *   1) soft-reset the drive&n; *   2) tri-states the ide bus&n; *&n; * when we turn things back on, we need to re-initialize things.&n; */
DECL|macro|TRISTATE_BIT
mdefine_line|#define TRISTATE_BIT  0x8000
DECL|function|hpt370_busproc
r_static
r_int
id|hpt370_busproc
c_func
(paren
id|ide_drive_t
op_star
id|drive
comma
r_int
id|state
)paren
(brace
id|ide_hwif_t
op_star
id|hwif
op_assign
id|HWIF
c_func
(paren
id|drive
)paren
suffix:semicolon
id|byte
id|tristate
comma
id|resetmask
comma
id|bus_reg
suffix:semicolon
id|u16
id|tri_reg
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|hwif
)paren
r_return
op_minus
id|EINVAL
suffix:semicolon
id|hwif-&gt;bus_state
op_assign
id|state
suffix:semicolon
r_if
c_cond
(paren
id|hwif-&gt;channel
)paren
(brace
multiline_comment|/* secondary channel */
id|tristate
op_assign
l_int|0x56
suffix:semicolon
id|resetmask
op_assign
l_int|0x80
suffix:semicolon
)brace
r_else
(brace
multiline_comment|/* primary channel */
id|tristate
op_assign
l_int|0x52
suffix:semicolon
id|resetmask
op_assign
l_int|0x40
suffix:semicolon
)brace
multiline_comment|/* grab status */
id|pci_read_config_word
c_func
(paren
id|hwif-&gt;pci_dev
comma
id|tristate
comma
op_amp
id|tri_reg
)paren
suffix:semicolon
id|pci_read_config_byte
c_func
(paren
id|hwif-&gt;pci_dev
comma
l_int|0x59
comma
op_amp
id|bus_reg
)paren
suffix:semicolon
multiline_comment|/* set the state. we don&squot;t set it if we don&squot;t need to do so.&n;&t; * make sure that the drive knows that it has failed if it&squot;s off */
r_switch
c_cond
(paren
id|state
)paren
(brace
r_case
id|BUSSTATE_ON
suffix:colon
id|hwif-&gt;drives
(braket
l_int|0
)braket
dot
id|failures
op_assign
l_int|0
suffix:semicolon
id|hwif-&gt;drives
(braket
l_int|1
)braket
dot
id|failures
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
(paren
id|bus_reg
op_amp
id|resetmask
)paren
op_eq
l_int|0
)paren
r_return
l_int|0
suffix:semicolon
id|tri_reg
op_and_assign
op_complement
id|TRISTATE_BIT
suffix:semicolon
id|bus_reg
op_and_assign
op_complement
id|resetmask
suffix:semicolon
r_break
suffix:semicolon
r_case
id|BUSSTATE_OFF
suffix:colon
id|hwif-&gt;drives
(braket
l_int|0
)braket
dot
id|failures
op_assign
id|hwif-&gt;drives
(braket
l_int|0
)braket
dot
id|max_failures
op_plus
l_int|1
suffix:semicolon
id|hwif-&gt;drives
(braket
l_int|1
)braket
dot
id|failures
op_assign
id|hwif-&gt;drives
(braket
l_int|1
)braket
dot
id|max_failures
op_plus
l_int|1
suffix:semicolon
r_if
c_cond
(paren
(paren
id|tri_reg
op_amp
id|TRISTATE_BIT
)paren
op_eq
l_int|0
op_logical_and
(paren
id|bus_reg
op_amp
id|resetmask
)paren
)paren
r_return
l_int|0
suffix:semicolon
id|tri_reg
op_and_assign
op_complement
id|TRISTATE_BIT
suffix:semicolon
id|bus_reg
op_or_assign
id|resetmask
suffix:semicolon
r_break
suffix:semicolon
r_case
id|BUSSTATE_TRISTATE
suffix:colon
id|hwif-&gt;drives
(braket
l_int|0
)braket
dot
id|failures
op_assign
id|hwif-&gt;drives
(braket
l_int|0
)braket
dot
id|max_failures
op_plus
l_int|1
suffix:semicolon
id|hwif-&gt;drives
(braket
l_int|1
)braket
dot
id|failures
op_assign
id|hwif-&gt;drives
(braket
l_int|1
)braket
dot
id|max_failures
op_plus
l_int|1
suffix:semicolon
r_if
c_cond
(paren
(paren
id|tri_reg
op_amp
id|TRISTATE_BIT
)paren
op_logical_and
(paren
id|bus_reg
op_amp
id|resetmask
)paren
)paren
r_return
l_int|0
suffix:semicolon
id|tri_reg
op_or_assign
id|TRISTATE_BIT
suffix:semicolon
id|bus_reg
op_or_assign
id|resetmask
suffix:semicolon
r_break
suffix:semicolon
)brace
id|pci_write_config_byte
c_func
(paren
id|hwif-&gt;pci_dev
comma
l_int|0x59
comma
id|bus_reg
)paren
suffix:semicolon
id|pci_write_config_word
c_func
(paren
id|hwif-&gt;pci_dev
comma
id|tristate
comma
id|tri_reg
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|init_hpt370
r_static
r_void
id|__init
id|init_hpt370
c_func
(paren
r_struct
id|pci_dev
op_star
id|dev
)paren
(brace
r_int
id|adjust
comma
id|i
suffix:semicolon
id|u16
id|freq
suffix:semicolon
id|u32
id|pll
suffix:semicolon
id|byte
id|reg5bh
suffix:semicolon
multiline_comment|/*&n;&t; * default to pci clock. make sure MA15/16 are set to output&n;&t; * to prevent drives having problems with 40-pin cables.&n;&t; */
id|pci_write_config_byte
c_func
(paren
id|dev
comma
l_int|0x5b
comma
l_int|0x23
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * set up the PLL. we need to adjust it so that it&squot;s stable. &n;&t; * freq = Tpll * 192 / Tpci&n;&t; */
id|pci_read_config_word
c_func
(paren
id|dev
comma
l_int|0x78
comma
op_amp
id|freq
)paren
suffix:semicolon
id|freq
op_and_assign
l_int|0x1FF
suffix:semicolon
r_if
c_cond
(paren
id|freq
OL
l_int|0x9c
)paren
(brace
id|pll
op_assign
id|F_LOW_PCI_33
suffix:semicolon
id|dev-&gt;sysdata
op_assign
(paren
r_void
op_star
)paren
id|thirty_three_base_hpt370
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;HPT370: using 33MHz PCI clock&bslash;n&quot;
)paren
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|freq
OL
l_int|0xb0
)paren
(brace
id|pll
op_assign
id|F_LOW_PCI_40
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|freq
OL
l_int|0xc8
)paren
(brace
id|pll
op_assign
id|F_LOW_PCI_50
suffix:semicolon
id|dev-&gt;sysdata
op_assign
(paren
r_void
op_star
)paren
id|fifty_base_hpt370
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;HPT370: using 50MHz PCI clock&bslash;n&quot;
)paren
suffix:semicolon
)brace
r_else
(brace
id|pll
op_assign
id|F_LOW_PCI_66
suffix:semicolon
id|dev-&gt;sysdata
op_assign
(paren
r_void
op_star
)paren
id|sixty_six_base_hpt370
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;HPT370: using 66MHz PCI clock&bslash;n&quot;
)paren
suffix:semicolon
)brace
multiline_comment|/*&n;&t; * only try the pll if we don&squot;t have a table for the clock&n;&t; * speed that we&squot;re running at. NOTE: the internal PLL will&n;&t; * result in slow reads when using a 33MHz PCI clock. we also&n;&t; * don&squot;t like to use the PLL because it will cause glitches&n;&t; * on PRST/SRST when the HPT state engine gets reset.&n;&t; */
r_if
c_cond
(paren
id|dev-&gt;sysdata
)paren
r_goto
id|init_hpt370_done
suffix:semicolon
multiline_comment|/*&n;&t; * adjust PLL based upon PCI clock, enable it, and wait for&n;&t; * stabilization.&n;&t; */
id|adjust
op_assign
l_int|0
suffix:semicolon
id|freq
op_assign
(paren
id|pll
OL
id|F_LOW_PCI_50
)paren
ques
c_cond
l_int|2
suffix:colon
l_int|4
suffix:semicolon
r_while
c_loop
(paren
id|adjust
op_increment
OL
l_int|6
)paren
(brace
id|pci_write_config_dword
c_func
(paren
id|dev
comma
l_int|0x5c
comma
(paren
id|freq
op_plus
id|pll
)paren
op_lshift
l_int|16
op_or
id|pll
op_or
l_int|0x100
)paren
suffix:semicolon
multiline_comment|/* wait for clock stabilization */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|0x50000
suffix:semicolon
id|i
op_increment
)paren
(brace
id|pci_read_config_byte
c_func
(paren
id|dev
comma
l_int|0x5b
comma
op_amp
id|reg5bh
)paren
suffix:semicolon
r_if
c_cond
(paren
id|reg5bh
op_amp
l_int|0x80
)paren
(brace
multiline_comment|/* spin looking for the clock to destabilize */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|0x1000
suffix:semicolon
op_increment
id|i
)paren
(brace
id|pci_read_config_byte
c_func
(paren
id|dev
comma
l_int|0x5b
comma
op_amp
id|reg5bh
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|reg5bh
op_amp
l_int|0x80
)paren
op_eq
l_int|0
)paren
r_goto
id|pll_recal
suffix:semicolon
)brace
id|pci_read_config_dword
c_func
(paren
id|dev
comma
l_int|0x5c
comma
op_amp
id|pll
)paren
suffix:semicolon
id|pci_write_config_dword
c_func
(paren
id|dev
comma
l_int|0x5c
comma
id|pll
op_amp
op_complement
l_int|0x100
)paren
suffix:semicolon
id|pci_write_config_byte
c_func
(paren
id|dev
comma
l_int|0x5b
comma
l_int|0x21
)paren
suffix:semicolon
id|dev-&gt;sysdata
op_assign
(paren
r_void
op_star
)paren
id|fifty_base_hpt370
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;HPT370: using 50MHz internal PLL&bslash;n&quot;
)paren
suffix:semicolon
r_goto
id|init_hpt370_done
suffix:semicolon
)brace
)brace
id|pll_recal
suffix:colon
r_if
c_cond
(paren
id|adjust
op_amp
l_int|1
)paren
id|pll
op_sub_assign
(paren
id|adjust
op_rshift
l_int|1
)paren
suffix:semicolon
r_else
id|pll
op_add_assign
(paren
id|adjust
op_rshift
l_int|1
)paren
suffix:semicolon
)brace
id|init_hpt370_done
suffix:colon
multiline_comment|/* reset state engine */
id|pci_write_config_byte
c_func
(paren
id|dev
comma
l_int|0x50
comma
l_int|0x37
)paren
suffix:semicolon
id|pci_write_config_byte
c_func
(paren
id|dev
comma
l_int|0x54
comma
l_int|0x37
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|100
)paren
suffix:semicolon
)brace
DECL|function|pci_init_hpt366
r_int
r_int
id|__init
id|pci_init_hpt366
c_func
(paren
r_struct
id|pci_dev
op_star
id|dev
)paren
(brace
id|byte
id|test
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|dev-&gt;resource
(braket
id|PCI_ROM_RESOURCE
)braket
dot
id|start
)paren
id|pci_write_config_byte
c_func
(paren
id|dev
comma
id|PCI_ROM_ADDRESS
comma
id|dev-&gt;resource
(braket
id|PCI_ROM_RESOURCE
)braket
dot
id|start
op_or
id|PCI_ROM_ADDRESS_ENABLE
)paren
suffix:semicolon
id|pci_read_config_byte
c_func
(paren
id|dev
comma
id|PCI_CACHE_LINE_SIZE
comma
op_amp
id|test
)paren
suffix:semicolon
r_if
c_cond
(paren
id|test
op_ne
(paren
id|L1_CACHE_BYTES
op_div
l_int|4
)paren
)paren
id|pci_write_config_byte
c_func
(paren
id|dev
comma
id|PCI_CACHE_LINE_SIZE
comma
(paren
id|L1_CACHE_BYTES
op_div
l_int|4
)paren
)paren
suffix:semicolon
id|pci_read_config_byte
c_func
(paren
id|dev
comma
id|PCI_LATENCY_TIMER
comma
op_amp
id|test
)paren
suffix:semicolon
r_if
c_cond
(paren
id|test
op_ne
l_int|0x78
)paren
id|pci_write_config_byte
c_func
(paren
id|dev
comma
id|PCI_LATENCY_TIMER
comma
l_int|0x78
)paren
suffix:semicolon
id|pci_read_config_byte
c_func
(paren
id|dev
comma
id|PCI_MIN_GNT
comma
op_amp
id|test
)paren
suffix:semicolon
r_if
c_cond
(paren
id|test
op_ne
l_int|0x08
)paren
id|pci_write_config_byte
c_func
(paren
id|dev
comma
id|PCI_MIN_GNT
comma
l_int|0x08
)paren
suffix:semicolon
id|pci_read_config_byte
c_func
(paren
id|dev
comma
id|PCI_MAX_LAT
comma
op_amp
id|test
)paren
suffix:semicolon
r_if
c_cond
(paren
id|test
op_ne
l_int|0x08
)paren
id|pci_write_config_byte
c_func
(paren
id|dev
comma
id|PCI_MAX_LAT
comma
l_int|0x08
)paren
suffix:semicolon
r_if
c_cond
(paren
id|pci_rev_check_hpt3xx
c_func
(paren
id|dev
)paren
)paren
(brace
id|init_hpt370
c_func
(paren
id|dev
)paren
suffix:semicolon
id|hpt_devs
(braket
id|n_hpt_devs
op_increment
)braket
op_assign
id|dev
suffix:semicolon
)brace
r_else
(brace
id|hpt_devs
(braket
id|n_hpt_devs
op_increment
)braket
op_assign
id|dev
suffix:semicolon
)brace
macro_line|#if defined(DISPLAY_HPT366_TIMINGS) &amp;&amp; defined(CONFIG_PROC_FS)
r_if
c_cond
(paren
op_logical_neg
id|hpt366_proc
)paren
(brace
id|hpt366_proc
op_assign
l_int|1
suffix:semicolon
id|hpt366_display_info
op_assign
op_amp
id|hpt366_get_info
suffix:semicolon
)brace
macro_line|#endif /* DISPLAY_HPT366_TIMINGS &amp;&amp; CONFIG_PROC_FS */
r_return
id|dev-&gt;irq
suffix:semicolon
)brace
DECL|function|ata66_hpt366
r_int
r_int
id|__init
id|ata66_hpt366
(paren
id|ide_hwif_t
op_star
id|hwif
)paren
(brace
id|byte
id|ata66
op_assign
l_int|0
suffix:semicolon
id|byte
id|regmask
op_assign
(paren
id|hwif-&gt;channel
)paren
ques
c_cond
l_int|0x01
suffix:colon
l_int|0x02
suffix:semicolon
id|pci_read_config_byte
c_func
(paren
id|hwif-&gt;pci_dev
comma
l_int|0x5a
comma
op_amp
id|ata66
)paren
suffix:semicolon
macro_line|#ifdef DEBUG
id|printk
c_func
(paren
l_string|&quot;HPT366: reg5ah=0x%02x ATA-%s Cable Port%d&bslash;n&quot;
comma
id|ata66
comma
(paren
id|ata66
op_amp
id|regmask
)paren
ques
c_cond
l_string|&quot;33&quot;
suffix:colon
l_string|&quot;66&quot;
comma
id|PCI_FUNC
c_func
(paren
id|hwif-&gt;pci_dev-&gt;devfn
)paren
)paren
suffix:semicolon
macro_line|#endif /* DEBUG */
r_return
(paren
(paren
id|ata66
op_amp
id|regmask
)paren
ques
c_cond
l_int|0
suffix:colon
l_int|1
)paren
suffix:semicolon
)brace
DECL|function|ide_init_hpt366
r_void
id|__init
id|ide_init_hpt366
(paren
id|ide_hwif_t
op_star
id|hwif
)paren
(brace
r_int
id|hpt_rev
suffix:semicolon
id|hwif-&gt;tuneproc
op_assign
op_amp
id|hpt3xx_tune_drive
suffix:semicolon
id|hwif-&gt;speedproc
op_assign
op_amp
id|hpt3xx_tune_chipset
suffix:semicolon
id|hwif-&gt;quirkproc
op_assign
op_amp
id|hpt3xx_quirkproc
suffix:semicolon
id|hwif-&gt;intrproc
op_assign
op_amp
id|hpt3xx_intrproc
suffix:semicolon
id|hwif-&gt;maskproc
op_assign
op_amp
id|hpt3xx_maskproc
suffix:semicolon
macro_line|#ifdef HPT_SERIALIZE_IO
multiline_comment|/* serialize access to this device */
r_if
c_cond
(paren
id|hwif-&gt;mate
)paren
id|hwif-&gt;serialized
op_assign
id|hwif-&gt;mate-&gt;serialized
op_assign
l_int|1
suffix:semicolon
macro_line|#endif
id|hpt_rev
op_assign
id|pci_rev_check_hpt3xx
c_func
(paren
id|hwif-&gt;pci_dev
)paren
suffix:semicolon
r_if
c_cond
(paren
id|hpt_rev
)paren
(brace
multiline_comment|/* set up ioctl for power status. note: power affects both&n;&t;&t; * drives on each channel */
id|hwif-&gt;busproc
op_assign
op_amp
id|hpt370_busproc
suffix:semicolon
)brace
r_if
c_cond
(paren
id|pci_rev2_check_hpt3xx
c_func
(paren
id|hwif-&gt;pci_dev
)paren
)paren
(brace
multiline_comment|/* do nothing now but will split device types */
id|hwif-&gt;resetproc
op_assign
op_amp
id|hpt3xx_reset
suffix:semicolon
multiline_comment|/*&n; * don&squot;t do until we can parse out the cobalt box argh ...&n; *&t;&t;hwif-&gt;busproc   = &amp;hpt3xx_tristate;&n; */
)brace
macro_line|#ifdef CONFIG_BLK_DEV_IDEDMA
r_if
c_cond
(paren
id|hwif-&gt;dma_base
)paren
(brace
r_if
c_cond
(paren
id|hpt_rev
)paren
(brace
id|byte
id|reg5ah
op_assign
l_int|0
suffix:semicolon
id|pci_read_config_byte
c_func
(paren
id|hwif-&gt;pci_dev
comma
l_int|0x5a
comma
op_amp
id|reg5ah
)paren
suffix:semicolon
r_if
c_cond
(paren
id|reg5ah
op_amp
l_int|0x10
)paren
multiline_comment|/* interrupt force enable */
id|pci_write_config_byte
c_func
(paren
id|hwif-&gt;pci_dev
comma
l_int|0x5a
comma
id|reg5ah
op_amp
op_complement
l_int|0x10
)paren
suffix:semicolon
id|hwif-&gt;dmaproc
op_assign
op_amp
id|hpt370_dmaproc
suffix:semicolon
)brace
r_else
(brace
id|hwif-&gt;dmaproc
op_assign
op_amp
id|hpt366_dmaproc
suffix:semicolon
)brace
r_if
c_cond
(paren
op_logical_neg
id|noautodma
)paren
id|hwif-&gt;autodma
op_assign
l_int|1
suffix:semicolon
r_else
id|hwif-&gt;autodma
op_assign
l_int|0
suffix:semicolon
id|hwif-&gt;highmem
op_assign
l_int|1
suffix:semicolon
)brace
r_else
(brace
id|hwif-&gt;autodma
op_assign
l_int|0
suffix:semicolon
id|hwif-&gt;drives
(braket
l_int|0
)braket
dot
id|autotune
op_assign
l_int|1
suffix:semicolon
id|hwif-&gt;drives
(braket
l_int|1
)braket
dot
id|autotune
op_assign
l_int|1
suffix:semicolon
)brace
macro_line|#else /* !CONFIG_BLK_DEV_IDEDMA */
id|hwif-&gt;drives
(braket
l_int|0
)braket
dot
id|autotune
op_assign
l_int|1
suffix:semicolon
id|hwif-&gt;drives
(braket
l_int|1
)braket
dot
id|autotune
op_assign
l_int|1
suffix:semicolon
id|hwif-&gt;autodma
op_assign
l_int|0
suffix:semicolon
macro_line|#endif /* CONFIG_BLK_DEV_IDEDMA */
)brace
DECL|function|ide_dmacapable_hpt366
r_void
id|__init
id|ide_dmacapable_hpt366
(paren
id|ide_hwif_t
op_star
id|hwif
comma
r_int
r_int
id|dmabase
)paren
(brace
id|byte
id|masterdma
op_assign
l_int|0
comma
id|slavedma
op_assign
l_int|0
suffix:semicolon
id|byte
id|dma_new
op_assign
l_int|0
comma
id|dma_old
op_assign
id|inb
c_func
(paren
id|dmabase
op_plus
l_int|2
)paren
suffix:semicolon
id|byte
id|primary
op_assign
id|hwif-&gt;channel
ques
c_cond
l_int|0x4b
suffix:colon
l_int|0x43
suffix:semicolon
id|byte
id|secondary
op_assign
id|hwif-&gt;channel
ques
c_cond
l_int|0x4f
suffix:colon
l_int|0x47
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
id|__save_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
multiline_comment|/* local CPU only */
id|__cli
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* local CPU only */
id|dma_new
op_assign
id|dma_old
suffix:semicolon
id|pci_read_config_byte
c_func
(paren
id|hwif-&gt;pci_dev
comma
id|primary
comma
op_amp
id|masterdma
)paren
suffix:semicolon
id|pci_read_config_byte
c_func
(paren
id|hwif-&gt;pci_dev
comma
id|secondary
comma
op_amp
id|slavedma
)paren
suffix:semicolon
r_if
c_cond
(paren
id|masterdma
op_amp
l_int|0x30
)paren
id|dma_new
op_or_assign
l_int|0x20
suffix:semicolon
r_if
c_cond
(paren
id|slavedma
op_amp
l_int|0x30
)paren
id|dma_new
op_or_assign
l_int|0x40
suffix:semicolon
r_if
c_cond
(paren
id|dma_new
op_ne
id|dma_old
)paren
id|outb
c_func
(paren
id|dma_new
comma
id|dmabase
op_plus
l_int|2
)paren
suffix:semicolon
id|__restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
multiline_comment|/* local CPU only */
id|ide_setup_dma
c_func
(paren
id|hwif
comma
id|dmabase
comma
l_int|8
)paren
suffix:semicolon
)brace
eof
