
*** Running vivado
    with args -log rocketchip_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source rocketchip_wrapper.tcl -notrace


****** Vivado v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:12:34 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source rocketchip_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/gig_ethernet_pcs_pma_0_synth_1/gig_ethernet_pcs_pma_0.dcp' for cell 'core_wrapper'
INFO: [Project 1-454] Reading design checkpoint '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/tri_mode_ethernet_mac_0_synth_1/tri_mode_ethernet_mac_0.dcp' for cell 'temac0/trimac_sup_block/tri_mode_ethernet_mac_i'
INFO: [Netlist 29-17] Analyzing 1276 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from /ecad/tools/xilinx/Vivado/2014.2/data/parts/xilinx/zynq/zynq/xc7z045/ClockRegion.xml
Loading clock buffers from /ecad/tools/xilinx/Vivado/2014.2/data/parts/xilinx/zynq/zynq/xc7z045/ClockBuffers.xml
Loading clock placement rules from /ecad/tools/xilinx/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /ecad/tools/xilinx/Vivado/2014.2/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /ecad/tools/xilinx/Vivado/2014.2/data/parts/xilinx/zynq/zynq/xc7z045/ffg900/Package.xml
Loading io standards from /ecad/tools/xilinx/Vivado/2014.2/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.
Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_i/proc_sys_reset_0'
Finished Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_i/proc_sys_reset_0'
Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/proc_sys_reset_0'
Finished Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/proc_sys_reset_0'
Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc] for cell 'core_wrapper'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc:60]
INFO: [Timing 38-2] Deriving generated clocks [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc:60]
INFO: [Vivado 12-3489] Using the max delay datapath only value '6.000' scoped to cell 'core_wrapper' from the checkpoint. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc:60]
set_max_delay: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1715.301 ; gain = 507.547
INFO: [Vivado 12-3489] Using the max delay datapath only value '6.000' scoped to cell 'core_wrapper' from the checkpoint. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc:61]
Finished Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc] for cell 'core_wrapper'
Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_board.xdc] for cell 'core_wrapper'
Finished Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_board.xdc] for cell 'core_wrapper'
Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc] for cell 'temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Finished Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc] for cell 'temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_board.xdc] for cell 'temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Finished Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_board.xdc] for cell 'temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/src/constrs/base.xdc]
Finished Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/src/constrs/base.xdc]
INFO: [Project 1-538] Ignoring constraints in dcp '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/gig_ethernet_pcs_pma_0_synth_1/gig_ethernet_pcs_pma_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/tri_mode_ethernet_mac_0_synth_1/tri_mode_ethernet_mac_0.dcp'
Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc] for cell 'temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
INFO: [Timing 38-2] Deriving generated clocks [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:5]
Finished Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc] for cell 'temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 427 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 2 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 327 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 96 instances

link_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 1719.301 ; gain = 973.551
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1725.320 ; gain = 4.020

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 352a3067

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1725.320 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 5 load pin(s).
INFO: [Opt 31-10] Eliminated 807 cells.
Phase 2 Constant Propagation | Checksum: 1066212d3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1725.320 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 6560 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 3294 unconnected cells.
Phase 3 Sweep | Checksum: af31386e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1725.320 ; gain = 0.000
Ending Logic Optimization Task | Checksum: af31386e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1725.320 ; gain = 0.000
Implement Debug Cores | Checksum: d8befab7
Logic Optimization | Checksum: d8befab7

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 22 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 8 Total Ports: 44
Ending PowerOpt Patch Enables Task | Checksum: 127ff0f47

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1904.266 ; gain = 0.000
Ending Power Optimization Task | Checksum: 127ff0f47

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1904.266 ; gain = 178.945
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1904.266 ; gain = 184.961
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1904.270 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: d997b5bc

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1906.266 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1906.266 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1906.266 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: 0ae80382

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1906.266 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: 0ae80382

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1906.266 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: 0ae80382

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1906.266 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: d58c61ce

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1960.293 ; gain = 54.027
Phase 2.1.4 Build Shapes/ HD Config | Checksum: d58c61ce

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1960.293 ; gain = 54.027

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: 0ae80382

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1960.293 ; gain = 54.027
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS18
	FIXED_IO_mio[5] of IOStandard LVCMOS18
	FIXED_IO_mio[4] of IOStandard LVCMOS18
	FIXED_IO_mio[3] of IOStandard LVCMOS18
	FIXED_IO_mio[2] of IOStandard LVCMOS18
	FIXED_IO_mio[1] of IOStandard LVCMOS18
	FIXED_IO_mio[0] of IOStandard LVCMOS18

Phase 2.1.5.2 IO & Clk Clean Up
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: 0ae80382

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1960.293 ; gain = 54.027

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: 0ae80382

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1960.293 ; gain = 54.027

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: 5ad8554b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1960.293 ; gain = 54.027
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1257cb397

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1960.293 ; gain = 54.027

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design

Phase 2.1.6.1.1 Init Lut Pin Assignment
Phase 2.1.6.1.1 Init Lut Pin Assignment | Checksum: 162816d87

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1993.887 ; gain = 87.621

Phase 2.1.6.1.2 Build Clock Data
Phase 2.1.6.1.2 Build Clock Data | Checksum: 17b037e6d

Time (s): cpu = 00:00:59 ; elapsed = 00:00:22 . Memory (MB): peak = 1993.887 ; gain = 87.621

Phase 2.1.6.1.3 setBudgets in placeInitDesign
Phase 2.1.6.1.3 setBudgets in placeInitDesign | Checksum: 21b65a7d1

Time (s): cpu = 00:01:01 ; elapsed = 00:00:24 . Memory (MB): peak = 1993.887 ; gain = 87.621
Phase 2.1.6.1 Place Init Design | Checksum: 1e57b8ae4

Time (s): cpu = 00:01:01 ; elapsed = 00:00:24 . Memory (MB): peak = 1993.887 ; gain = 87.621
Phase 2.1.6 Build Placer Netlist Model | Checksum: 1e57b8ae4

Time (s): cpu = 00:01:01 ; elapsed = 00:00:24 . Memory (MB): peak = 1993.887 ; gain = 87.621

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: 1e57b8ae4

Time (s): cpu = 00:01:01 ; elapsed = 00:00:24 . Memory (MB): peak = 1993.887 ; gain = 87.621
Phase 2.1.7 Constrain Clocks/Macros | Checksum: 1e57b8ae4

Time (s): cpu = 00:01:01 ; elapsed = 00:00:24 . Memory (MB): peak = 1993.887 ; gain = 87.621
Phase 2.1 Placer Initialization Core | Checksum: 1e57b8ae4

Time (s): cpu = 00:01:01 ; elapsed = 00:00:24 . Memory (MB): peak = 1993.887 ; gain = 87.621
Phase 2 Placer Initialization | Checksum: 1e57b8ae4

Time (s): cpu = 00:01:01 ; elapsed = 00:00:24 . Memory (MB): peak = 1993.887 ; gain = 87.621

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1af655b37

Time (s): cpu = 00:03:11 ; elapsed = 00:01:14 . Memory (MB): peak = 1993.887 ; gain = 87.621

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1af655b37

Time (s): cpu = 00:03:11 ; elapsed = 00:01:14 . Memory (MB): peak = 1993.887 ; gain = 87.621

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 228953618

Time (s): cpu = 00:03:36 ; elapsed = 00:01:21 . Memory (MB): peak = 1993.887 ; gain = 87.621

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1bbeb17b1

Time (s): cpu = 00:03:37 ; elapsed = 00:01:22 . Memory (MB): peak = 1993.887 ; gain = 87.621

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 20a85982e

Time (s): cpu = 00:03:48 ; elapsed = 00:01:25 . Memory (MB): peak = 1993.887 ; gain = 87.621

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 2604c79fe

Time (s): cpu = 00:03:48 ; elapsed = 00:01:25 . Memory (MB): peak = 1993.887 ; gain = 87.621
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 1aabc9421

Time (s): cpu = 00:04:07 ; elapsed = 00:01:39 . Memory (MB): peak = 2089.422 ; gain = 183.156

Phase 4.6 Re-assign LUT pins
Phase 4.6 Re-assign LUT pins | Checksum: 1aabc9421

Time (s): cpu = 00:04:10 ; elapsed = 00:01:42 . Memory (MB): peak = 2090.422 ; gain = 184.156
Phase 4 Detail Placement | Checksum: 1aabc9421

Time (s): cpu = 00:04:10 ; elapsed = 00:01:42 . Memory (MB): peak = 2090.422 ; gain = 184.156

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 14608e2df

Time (s): cpu = 00:04:11 ; elapsed = 00:01:42 . Memory (MB): peak = 2090.422 ; gain = 184.156

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization

Phase 5.2.1.1 Restore Best Placement
Phase 5.2.1.1 Restore Best Placement | Checksum: 16b4861c9

Time (s): cpu = 00:04:56 ; elapsed = 00:02:12 . Memory (MB): peak = 2098.164 ; gain = 191.898

Phase 5.2.1.2 updateTiming after Restore Best Placement
Phase 5.2.1.2 updateTiming after Restore Best Placement | Checksum: 16b4861c9

Time (s): cpu = 00:04:56 ; elapsed = 00:02:12 . Memory (MB): peak = 2098.164 ; gain = 191.898
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.024. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 16b4861c9

Time (s): cpu = 00:04:56 ; elapsed = 00:02:12 . Memory (MB): peak = 2098.164 ; gain = 191.898
Phase 5.2 Post Placement Optimization | Checksum: 16b4861c9

Time (s): cpu = 00:04:56 ; elapsed = 00:02:12 . Memory (MB): peak = 2098.164 ; gain = 191.898

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 16b4861c9

Time (s): cpu = 00:04:56 ; elapsed = 00:02:13 . Memory (MB): peak = 2098.164 ; gain = 191.898

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 16b4861c9

Time (s): cpu = 00:04:57 ; elapsed = 00:02:13 . Memory (MB): peak = 2098.164 ; gain = 191.898
Phase 5.4 Placer Reporting | Checksum: 16b4861c9

Time (s): cpu = 00:04:57 ; elapsed = 00:02:13 . Memory (MB): peak = 2098.164 ; gain = 191.898

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 211df4371

Time (s): cpu = 00:04:57 ; elapsed = 00:02:13 . Memory (MB): peak = 2098.164 ; gain = 191.898
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 211df4371

Time (s): cpu = 00:04:57 ; elapsed = 00:02:13 . Memory (MB): peak = 2098.164 ; gain = 191.898
Ending Placer Task | Checksum: 14fbfcdea

Time (s): cpu = 00:04:57 ; elapsed = 00:02:13 . Memory (MB): peak = 2098.164 ; gain = 191.898
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:00 ; elapsed = 00:02:16 . Memory (MB): peak = 2098.164 ; gain = 193.895
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2098.168 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2098.168 ; gain = 0.004
report_utilization: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2098.168 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14d3f7d5f

Time (s): cpu = 00:01:04 ; elapsed = 00:00:44 . Memory (MB): peak = 2293.148 ; gain = 192.984

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14d3f7d5f

Time (s): cpu = 00:01:05 ; elapsed = 00:00:44 . Memory (MB): peak = 2293.148 ; gain = 192.984
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: 1a0d01ebf

Time (s): cpu = 00:01:37 ; elapsed = 00:00:56 . Memory (MB): peak = 2360.473 ; gain = 260.309
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.431 | TNS=-18.4  | WHS=-0.74  | THS=-1.05e+03|

Phase 2 Router Initialization | Checksum: 18249b12d

Time (s): cpu = 00:01:52 ; elapsed = 00:01:03 . Memory (MB): peak = 2364.473 ; gain = 264.309

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 7d8645c5

Time (s): cpu = 00:02:10 ; elapsed = 00:01:06 . Memory (MB): peak = 2374.387 ; gain = 274.223

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 11101
 Number of Nodes with overlaps = 1560
 Number of Nodes with overlaps = 430
 Number of Nodes with overlaps = 129
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
INFO: [Route 35-325] The following overlapped nodes exist in the design and there is low overall congestion. 
Resolution: Check for routing resource conflicts on the identified nets or significant localized congestion using the Route Congestion Metrics in the Device View. 
1. INT_L_X52Y271/IMUX_L36
Overlapping nets: 2
	top/RocketTile/core/FPU/dfma/n_0_R7[51]_i_71
	top/RocketTile/core/FPU/dfma/n_0_R7[51]_i_70
2. INT_R_X57Y276/SS2BEG0
Overlapping nets: 2
	top/RocketTile/core/FPU/dfma/n_4_R7_reg[53]_i_2
	top/RocketTile/core/FPU/dfma/fma/T422

 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: c52974f9

Time (s): cpu = 00:03:26 ; elapsed = 00:01:39 . Memory (MB): peak = 2374.387 ; gain = 274.223
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.47   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 11996f8f7

Time (s): cpu = 00:03:27 ; elapsed = 00:01:39 . Memory (MB): peak = 2374.387 ; gain = 274.223
Phase 4 Rip-up And Reroute | Checksum: 11996f8f7

Time (s): cpu = 00:03:27 ; elapsed = 00:01:39 . Memory (MB): peak = 2374.387 ; gain = 274.223

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 11996f8f7

Time (s): cpu = 00:03:33 ; elapsed = 00:01:41 . Memory (MB): peak = 2374.387 ; gain = 274.223
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.636  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 11996f8f7

Time (s): cpu = 00:03:33 ; elapsed = 00:01:41 . Memory (MB): peak = 2374.387 ; gain = 274.223

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 11996f8f7

Time (s): cpu = 00:03:33 ; elapsed = 00:01:41 . Memory (MB): peak = 2374.387 ; gain = 274.223

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 11996f8f7

Time (s): cpu = 00:03:43 ; elapsed = 00:01:44 . Memory (MB): peak = 2374.387 ; gain = 274.223
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.636  | TNS=0      | WHS=0.008  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 11996f8f7

Time (s): cpu = 00:03:43 ; elapsed = 00:01:44 . Memory (MB): peak = 2374.387 ; gain = 274.223

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.01754 %
  Global Horizontal Routing Utilization  = 5.06121 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 11996f8f7

Time (s): cpu = 00:03:44 ; elapsed = 00:01:44 . Memory (MB): peak = 2374.387 ; gain = 274.223

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 11996f8f7

Time (s): cpu = 00:03:44 ; elapsed = 00:01:44 . Memory (MB): peak = 2374.387 ; gain = 274.223

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: b47bc7b4

Time (s): cpu = 00:03:47 ; elapsed = 00:01:48 . Memory (MB): peak = 2374.387 ; gain = 274.223

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.636  | TNS=0      | WHS=0.008  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: b47bc7b4

Time (s): cpu = 00:03:47 ; elapsed = 00:01:48 . Memory (MB): peak = 2374.387 ; gain = 274.223
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: b47bc7b4

Time (s): cpu = 00:03:47 ; elapsed = 00:01:48 . Memory (MB): peak = 2374.387 ; gain = 274.223

Routing Is Done.

Time (s): cpu = 00:03:47 ; elapsed = 00:01:48 . Memory (MB): peak = 2374.387 ; gain = 274.223
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:54 ; elapsed = 00:01:53 . Memory (MB): peak = 2374.387 ; gain = 276.219
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2374.387 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2374.387 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/impl_1/rocketchip_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2374.387 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:41 ; elapsed = 00:00:11 . Memory (MB): peak = 2437.113 ; gain = 62.727
WARNING: [Power 33-246] Failed to set toggle rate as <const1> is a constant net.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets temac0/user_side_FIFO/tx_fifo_i/SR[0]]'  to set the static_probability to '1'  if desired.
report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2506.605 ; gain = 69.492
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 27 Warnings, 36 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./rocketchip_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:01:14 ; elapsed = 00:01:11 . Memory (MB): peak = 2934.270 ; gain = 425.992
INFO: [Common 17-206] Exiting Vivado at Fri Nov 14 19:05:23 2014...
