INFO-FLOW: Workspace /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1 opened at Tue Sep 05 02:03:30 EDT 2023
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
Execute       create_platform xc7z020clg484-1 -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/2022.1/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/2022.1/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 2.15 sec.
Execute       source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.27 sec.
Execute     create_clock -period 10 
INFO: [HLS 200-1510] Running: create_clock -period 10 
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling kernel.cpp as C++
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang kernel.cpp -foptimization-record-file=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/kernel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -hls-platform-db-name=/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/kernel.cpp.clang.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/kernel.cpp.clang.err.log 
Command         ap_eval done; 0.18 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top Bert_layer -name=Bert_layer 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -hls-platform-db-name=/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/clang.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 2.75 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.89 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.29 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.73 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 5.24 sec.
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 5.64 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 2.71 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/kernel.bc -hls-platform-db-name=/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang.err.log 
Command         ap_eval done; 2.97 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 21.61 seconds. CPU system time: 1.69 seconds. Elapsed time: 23.52 seconds; current allocated memory: 456.180 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/kernel.g.bc"  
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/kernel.g.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 3.11 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.11 sec.
Execute         run_link_or_opt -opt -out /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Bert_layer -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Bert_layer -reflow-float-conversion -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 1.53 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.53 sec.
Execute         run_link_or_opt -out /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.55 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.55 sec.
Execute         run_link_or_opt -opt -out /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Bert_layer 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command           ap_eval done; 0.55 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.56 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_compile -instruction_warning_threshold 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_array_partition -throughput_driven 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
Execute         get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=Bert_layer -mllvm -hls-db-dir -mllvm /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 26.64 sec.
INFO: [HLS 214-291] Loop 'l_i15' is marked as complete unroll implied by the pipeline pragma (kernel.cpp:447:9)
INFO: [HLS 214-291] Loop 'l_j_inner5' is marked as complete unroll implied by the pipeline pragma (kernel.cpp:448:21)
INFO: [HLS 214-291] Loop 'l_i11' is marked as complete unroll implied by the pipeline pragma (kernel.cpp:371:9)
INFO: [HLS 214-291] Loop 'l_j_inner4' is marked as complete unroll implied by the pipeline pragma (kernel.cpp:372:21)
INFO: [HLS 214-291] Loop 'l_i6' is marked as complete unroll implied by the pipeline pragma (kernel.cpp:240:8)
INFO: [HLS 214-291] Loop 'l_j_inner3' is marked as complete unroll implied by the pipeline pragma (kernel.cpp:241:21)
INFO: [HLS 214-291] Loop 'l_i_inner1' is marked as complete unroll implied by the pipeline pragma (kernel.cpp:149:14)
INFO: [HLS 214-291] Loop 'l_j_inner2' is marked as complete unroll implied by the pipeline pragma (kernel.cpp:150:23)
INFO: [HLS 214-291] Loop 'l_i_inner' is marked as complete unroll implied by the pipeline pragma (kernel.cpp:73:13)
INFO: [HLS 214-291] Loop 'l_j_inner1' is marked as complete unroll implied by the pipeline pragma (kernel.cpp:74:23)
INFO: [HLS 214-291] Loop 'l_i1' is marked as complete unroll implied by the pipeline pragma (kernel.cpp:39:8)
INFO: [HLS 214-291] Loop 'l_j_inner' is marked as complete unroll implied by the pipeline pragma (kernel.cpp:40:20)
INFO: [HLS 214-186] Unrolling loop 'l_i15' (kernel.cpp:447:9) in function 'Linear_layer_ds2' completely with a factor of 12 (kernel.cpp:429:0)
INFO: [HLS 214-186] Unrolling loop 'l_j_inner5' (kernel.cpp:448:21) in function 'Linear_layer_ds2' completely with a factor of 12 (kernel.cpp:429:0)
INFO: [HLS 214-186] Unrolling loop 'l_i11' (kernel.cpp:371:9) in function 'Linear_layer_ds1' completely with a factor of 12 (kernel.cpp:349:0)
INFO: [HLS 214-186] Unrolling loop 'l_j_inner4' (kernel.cpp:372:21) in function 'Linear_layer_ds1' completely with a factor of 12 (kernel.cpp:349:0)
INFO: [HLS 214-186] Unrolling loop 'l_i6' (kernel.cpp:240:8) in function 'Linear_layer_ds0' completely with a factor of 12 (kernel.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'l_j_inner3' (kernel.cpp:241:21) in function 'Linear_layer_ds0' completely with a factor of 12 (kernel.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'l_i_inner1' (kernel.cpp:149:14) in function 'Context_layer' completely with a factor of 4 (kernel.cpp:138:0)
INFO: [HLS 214-186] Unrolling loop 'l_j_inner2' (kernel.cpp:150:23) in function 'Context_layer' completely with a factor of 4 (kernel.cpp:138:0)
INFO: [HLS 214-186] Unrolling loop 'l_i_inner' (kernel.cpp:73:13) in function 'Attention_layer' completely with a factor of 4 (kernel.cpp:61:0)
INFO: [HLS 214-186] Unrolling loop 'l_j_inner1' (kernel.cpp:74:23) in function 'Attention_layer' completely with a factor of 4 (kernel.cpp:61:0)
INFO: [HLS 214-186] Unrolling loop 'l_i1' (kernel.cpp:39:8) in function 'Linear_layer_qkv' completely with a factor of 12 (kernel.cpp:21:0)
INFO: [HLS 214-186] Unrolling loop 'l_j_inner' (kernel.cpp:40:20) in function 'Linear_layer_qkv' completely with a factor of 12 (kernel.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'Softmax_layer(float (*) [12], ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [12])' (kernel.cpp:105:0)
INFO: [HLS 214-178] Inlining function 'Softmax_layer(float (*) [12], ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [12])' into 'Self_attention(ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [768], ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [768], ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [768], ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [768])' (kernel.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'Layer_norm(float (*) [768], float*, float*, ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [768]) (.543)' (kernel.cpp:287:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.170.179.189.199.209.219.229.239.306.316)' into 'fp_struct<double>::to_double() const (.167.176.186.196.206.216.226.236.303.313)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.167.176.186.196.206.216.226.236.303.313)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow' into '__gnu_cxx::__promote_2<float, double, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<double, std::__is_integer<double>::__value>::__type>::__type std::pow<float, double>(float, double)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:416:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.359.369.378.389.398.409.418.429.438.449)' into 'fp_struct<float>::to_float() const (.356.366.375.386.395.406.415.426.435.446)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.356.366.375.386.395.406.415.426.435.446)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_nan<float>(char const*)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_nan.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'exp_reduce_::expm1(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'float generic_nan<float>(char const*)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::expm1(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'tanhf' into 'std::tanh(float)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__promote_2<float, double, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<double, std::__is_integer<double>::__value>::__type>::__type std::pow<float, double>(float, double)' into 'Gelu_layer(float (*) [3072], ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3072])' (kernel.cpp:400:0)
INFO: [HLS 214-178] Inlining function 'std::tanh(float)' into 'Gelu_layer(float (*) [3072], ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3072])' (kernel.cpp:400:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'Layer_norm(float (*) [768], float*, float*, ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [768])' (kernel.cpp:287:0)
INFO: [HLS 214-178] Inlining function 'Res_layer0(ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [768], ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [768], float (*) [768])' into 'Bert_layer(ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [768], ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [768], ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [768], ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [768], ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [768], ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [768], ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3072], ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, float*, float*, float*, float*, ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [768])' (kernel.cpp:508:0)
INFO: [HLS 214-178] Inlining function 'Gelu_layer(float (*) [3072], ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3072])' into 'Bert_layer(ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [768], ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [768], ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [768], ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [768], ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [768], ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [768], ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3072], ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, float*, float*, float*, float*, ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [768])' (kernel.cpp:508:0)
INFO: [HLS 214-178] Inlining function 'Res_layer1(ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [768], ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [768], float (*) [768])' into 'Bert_layer(ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [768], ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [768], ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [768], ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [768], ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [768], ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [768], ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3072], ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, float*, float*, float*, float*, ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [768])' (kernel.cpp:508:0)
INFO: [HLS 214-248] Applying array_partition to 'outp1': Complete partitioning on dimension 1. Cyclic partitioning with factor 12 on dimension 2. (kernel.cpp:357:18)
INFO: [HLS 214-248] Applying array_partition to 'v265': Complete partitioning on dimension 1. Cyclic partitioning with factor 12 on dimension 2. (kernel.cpp:525:18)
INFO: [HLS 214-248] Applying array_partition to 'v266': Complete partitioning on dimension 1. Cyclic partitioning with factor 12 on dimension 2. (kernel.cpp:527:19)
INFO: [HLS 214-248] Applying array_partition to 'v267': Complete partitioning on dimension 1. Cyclic partitioning with factor 12 on dimension 2. (kernel.cpp:529:19)
INFO: [HLS 214-248] Applying array_partition to 'v268': Complete partitioning on dimension 1. (kernel.cpp:531:19)
INFO: [HLS 214-248] Applying array_partition to 'v269': Complete partitioning on dimension 1. Cyclic partitioning with factor 12 on dimension 2. (kernel.cpp:533:19)
INFO: [HLS 214-248] Applying array_partition to 'v271': Complete partitioning on dimension 1. (kernel.cpp:537:19)
INFO: [HLS 214-248] Applying array_partition to 'v272': Complete partitioning on dimension 1. Cyclic partitioning with factor 12 on dimension 2. (kernel.cpp:539:9)
INFO: [HLS 214-248] Applying array_partition to 'v273': Complete partitioning on dimension 1. (kernel.cpp:541:19)
INFO: [HLS 214-248] Applying array_partition to 'v274': Complete partitioning on dimension 1. Cyclic partitioning with factor 12 on dimension 2. (kernel.cpp:543:19)
INFO: [HLS 214-248] Applying array_partition to 'v247': Complete partitioning on dimension 1. (kernel.cpp:508:0)
INFO: [HLS 214-248] Applying array_partition to 'v248': Cyclic partitioning with factor 12 on dimension 1. (kernel.cpp:508:0)
INFO: [HLS 214-248] Applying array_partition to 'v250': Cyclic partitioning with factor 12 on dimension 1. (kernel.cpp:508:0)
INFO: [HLS 214-248] Applying array_partition to 'v252': Cyclic partitioning with factor 12 on dimension 1. (kernel.cpp:508:0)
INFO: [HLS 214-248] Applying array_partition to 'v254': Cyclic partitioning with factor 12 on dimension 1. (kernel.cpp:508:0)
INFO: [HLS 214-248] Applying array_partition to 'v256': Cyclic partitioning with factor 12 on dimension 1. (kernel.cpp:508:0)
INFO: [HLS 214-248] Applying array_partition to 'v258': Cyclic partitioning with factor 12 on dimension 1. (kernel.cpp:508:0)
INFO: [HLS 214-248] Applying array_partition to 'v264': Complete partitioning on dimension 1. (kernel.cpp:508:0)
INFO: [HLS 214-241] Aggregating bram variable 'v264_11' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v264_10' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v264_9' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v264_8' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v264_7' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v264_6' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v264_5' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v264_4' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v264_3' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v264_2' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v264_1' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v264_0' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v259' with compact=bit mode in 24-bits (kernel.cpp:508:0)
INFO: [HLS 214-241] Aggregating bram variable 'v258_11' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v258_10' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v258_9' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v258_8' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v258_7' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v258_6' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v258_5' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v258_4' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v258_3' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v258_2' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v258_1' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v258_0' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v257' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v256_11' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v256_10' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v256_9' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v256_8' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v256_7' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v256_6' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v256_5' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v256_4' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v256_3' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v256_2' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v256_1' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v256_0' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v255' with compact=bit mode in 24-bits (kernel.cpp:508:0)
INFO: [HLS 214-241] Aggregating bram variable 'v254_11' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v254_10' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v254_9' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v254_8' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v254_7' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v254_6' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v254_5' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v254_4' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v254_3' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v254_2' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v254_1' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v254_0' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v253' with compact=bit mode in 24-bits (kernel.cpp:508:0)
INFO: [HLS 214-241] Aggregating bram variable 'v252_11' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v252_10' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v252_9' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v252_8' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v252_7' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v252_6' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v252_5' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v252_4' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v252_3' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v252_2' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v252_1' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v252_0' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v251' with compact=bit mode in 24-bits (kernel.cpp:508:0)
INFO: [HLS 214-241] Aggregating bram variable 'v250_11' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v250_10' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v250_9' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v250_8' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v250_7' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v250_6' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v250_5' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v250_4' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v250_3' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v250_2' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v250_1' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v250_0' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v249' with compact=bit mode in 24-bits (kernel.cpp:508:0)
INFO: [HLS 214-241] Aggregating bram variable 'v248_11' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v248_10' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v248_9' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v248_8' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v248_7' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v248_6' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v248_5' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v248_4' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v248_3' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v248_2' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v248_1' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v248_0' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v247_11' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v247_10' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v247_9' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v247_8' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v247_7' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v247_6' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v247_5' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v247_4' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v247_3' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v247_2' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v247_1' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'v247_0' with compact=bit mode in 24-bits
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'outp' due to pipeline pragma (kernel.cpp:72:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=2' for array 'outp' due to pipeline pragma (kernel.cpp:72:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'Q_h' due to pipeline pragma (kernel.cpp:72:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'K_h' due to pipeline pragma (kernel.cpp:72:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=2' for array 'V_h' due to pipeline pragma (kernel.cpp:148:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'v101' due to pipeline pragma (kernel.cpp:148:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'v102' due to pipeline pragma (kernel.cpp:148:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=2' for array 'v102' due to pipeline pragma (kernel.cpp:148:9)
INFO: [HLS 214-248] Applying array_partition to 'outp': Cyclic partitioning with factor 4 on dimension 1. Cyclic partitioning with factor 4 on dimension 2. (kernel.cpp:63:19)
INFO: [HLS 214-248] Applying array_partition to 'Q_h': Cyclic partitioning with factor 2 on dimension 1. (kernel.cpp:187:21)
INFO: [HLS 214-248] Applying array_partition to 'K_h': Cyclic partitioning with factor 2 on dimension 1. (kernel.cpp:188:21)
INFO: [HLS 214-248] Applying array_partition to 'V_h': Cyclic partitioning with factor 2 on dimension 2. (kernel.cpp:189:21)
INFO: [HLS 214-248] Applying array_partition to 'v101': Cyclic partitioning with factor 2 on dimension 1. (kernel.cpp:203:21)
INFO: [HLS 214-248] Applying array_partition to 'v102': Cyclic partitioning with factor 4 on dimension 1. Cyclic partitioning with factor 4 on dimension 2. (kernel.cpp:205:21)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 32.35 seconds. CPU system time: 1.77 seconds. Elapsed time: 35.3 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 456.180 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Bert_layer -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.0.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 98.85 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 98.35 seconds. CPU system time: 0.28 seconds. Elapsed time: 98.96 seconds; current allocated memory: 648.180 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.1.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
Command           transform done; 93.69 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1148: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 1.28 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 94.25 seconds. CPU system time: 0.44 seconds. Elapsed time: 94.99 seconds; current allocated memory: 1016.184 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.g.1.bc to /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.o.1.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_2' (kernel.cpp:141) in function 'Context_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_2' (kernel.cpp:65) in function 'Attention_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_107_1' (kernel.cpp:107) in function 'Self_attention' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_291_1' (kernel.cpp:291) in function 'Layer_norm.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_295_2' (kernel.cpp:295) in function 'Layer_norm.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_291_1' (kernel.cpp:291) in function 'Layer_norm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_295_2' (kernel.cpp:295) in function 'Layer_norm' automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
Command           transform done; 96.19 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<double>'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:187:9) to (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:368:3) in function 'exp_reduce_::exp_generic<double>'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:124:9) to (kernel.cpp:129:19) in function 'Self_attention'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:389:9) to (kernel.cpp:392:21) in function 'Linear_layer_ds1'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:326:9) to (kernel.cpp:339:20) in function 'Layer_norm.1'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:326:9) to (kernel.cpp:339:20) in function 'Layer_norm'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:270:9) to (kernel.cpp:269:11) in function 'Bert_layer'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:408:9) to (kernel.cpp:419:22) in function 'Bert_layer'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:477:9) to (kernel.cpp:476:12) in function 'Bert_layer'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:93:9) to (kernel.cpp:92:11) in function 'Attention_layer'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...7 expression(s) balanced.
Command           transform done; 2.7 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 97.84 seconds. CPU system time: 0.7 seconds. Elapsed time: 98.95 seconds; current allocated memory: 1.336 GB.
Execute           get_config_compile -enable_auto_rewind 
Execute           get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.o.2.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'l_mh_separate_i_s' (kernel.cpp:190:33) in function 'Self_attention'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_exp_sum_i3' (kernel.cpp:110:26) in function 'Self_attention' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_update_i4' (kernel.cpp:122:25) in function 'Self_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mh_merge_i_m' (kernel.cpp:207:30) in function 'Self_attention'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_S_h_0_h' (kernel.cpp:187:21) in function 'Self_attention' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i' (kernel.cpp:29:21) in function 'Linear_layer_qkv'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_gemm_j_outer' (kernel.cpp:36:28) in function 'Linear_layer_qkv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i14' (kernel.cpp:437:23) in function 'Linear_layer_ds2'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_gemm_j_outer5' (kernel.cpp:444:29) in function 'Linear_layer_ds2' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i10' (kernel.cpp:361:23) in function 'Linear_layer_ds1'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_gemm_j_outer4' (kernel.cpp:368:29) in function 'Linear_layer_ds1' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_to_float_i12' (kernel.cpp:387:28) in function 'Linear_layer_ds1'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i5' (kernel.cpp:230:22) in function 'Linear_layer_ds0'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_gemm_j_outer3' (kernel.cpp:237:29) in function 'Linear_layer_ds0' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'l_mean_var_i8' (kernel.cpp:299:27) in function 'Layer_norm.1' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'l_norm_i9' (kernel.cpp:324:23) in function 'Layer_norm.1' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'l_mean_var_i8' (kernel.cpp:299:27) in function 'Layer_norm' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'l_norm_i9' (kernel.cpp:324:23) in function 'Layer_norm' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_140_1' (kernel.cpp:140:30) in function 'Context_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_j_outer2' (kernel.cpp:146:26) in function 'Context_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_gemm_i_outer1' (kernel.cpp:145:29) in function 'Context_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_i_j_0_i7' (kernel.cpp:268:25) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_i_j_0_i13' (kernel.cpp:406:26) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_i_j_0_i16' (kernel.cpp:475:26) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_64_1' (kernel.cpp:64:29) in function 'Attention_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_j_outer1' (kernel.cpp:70:26) in function 'Attention_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_gemm_i_outer' (kernel.cpp:69:28) in function 'Attention_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_norm_i2' (kernel.cpp:91:23) in function 'Attention_layer'.
INFO: [HLS 200-472] Inferring partial write operation for 'Q_h.V' (kernel.cpp:194:23)
INFO: [HLS 200-472] Inferring partial write operation for 'K_h.V' (kernel.cpp:196:23)
INFO: [HLS 200-472] Inferring partial write operation for 'V_h.V' (kernel.cpp:198:23)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_sumRow' (kernel.cpp:108:21)
INFO: [HLS 200-472] Inferring partial write operation for 'v100' (kernel.cpp:115:19)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_sumRow' (kernel.cpp:117:19)
INFO: [HLS 200-472] Inferring partial write operation for 'v101.V' (kernel.cpp:129:19)
INFO: [HLS 200-472] Inferring partial write operation for 'v90_0' (kernel.cpp:211:36)
INFO: [HLS 200-472] Inferring partial write operation for 'v3_0_0' (kernel.cpp:33:16)
INFO: [HLS 200-472] Inferring partial write operation for 'v3_0_0' (kernel.cpp:50:23)
INFO: [HLS 200-472] Inferring partial write operation for 'v219_0_0' (kernel.cpp:441:22)
INFO: [HLS 200-472] Inferring partial write operation for 'v219_0_0' (kernel.cpp:458:27)
INFO: [HLS 200-472] Inferring partial write operation for 'outp1.V' (kernel.cpp:365:22)
INFO: [HLS 200-472] Inferring partial write operation for 'outp1.V' (kernel.cpp:382:28)
INFO: [HLS 200-472] Inferring partial write operation for 'v180_0_0' (kernel.cpp:392:21)
INFO: [HLS 200-472] Inferring partial write operation for 'v109_0_0' (kernel.cpp:234:20)
INFO: [HLS 200-472] Inferring partial write operation for 'v109_0_0' (kernel.cpp:251:26)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (kernel.cpp:292:16)
INFO: [HLS 200-472] Inferring partial write operation for 'mean2' (kernel.cpp:296:17)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (kernel.cpp:314:14)
INFO: [HLS 200-472] Inferring partial write operation for 'mean2' (kernel.cpp:317:15)
INFO: [HLS 200-472] Inferring partial write operation for 'var' (kernel.cpp:322:13)
INFO: [HLS 200-472] Inferring partial write operation for 'v140_0' (kernel.cpp:339:20)
INFO: [HLS 200-472] Inferring partial write operation for 'v68_0_0' (kernel.cpp:142:21)
INFO: [HLS 200-472] Inferring partial write operation for 'v68_0_0' (kernel.cpp:161:27)
INFO: [HLS 200-472] Inferring partial write operation for 'v270' (kernel.cpp:277:20)
INFO: [HLS 200-472] Inferring partial write operation for 'v273.V' (kernel.cpp:419:22)
INFO: [HLS 200-472] Inferring partial write operation for 'v275' (kernel.cpp:484:22)
INFO: [HLS 200-472] Inferring partial write operation for 'outp.V' (kernel.cpp:66:22)
INFO: [HLS 200-472] Inferring partial write operation for 'outp.V' (kernel.cpp:85:28)
INFO: [HLS 200-472] Inferring partial write operation for 'v22' (kernel.cpp:97:19)
Command           transform done; 42.32 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 41.64 seconds. CPU system time: 0.29 seconds. Elapsed time: 42.33 seconds; current allocated memory: 1.961 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 335.27 sec.
Command       elaborate done; 394.13 sec.
Execute       ap_eval exec zip -j /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.45 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Bert_layer' ...
Execute         ap_set_top_model Bert_layer 
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<float>' to 'generic_tanh_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm.1_Pipeline_VITIS_LOOP_291_1' to 'Layer_norm_1_Pipeline_VITIS_LOOP_291_1'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm.1_Pipeline_VITIS_LOOP_295_2' to 'Layer_norm_1_Pipeline_VITIS_LOOP_295_2'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm.1_Pipeline_l_j6' to 'Layer_norm_1_Pipeline_l_j6'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm.1_Pipeline_l_j7' to 'Layer_norm_1_Pipeline_l_j7'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm.1' to 'Layer_norm_1'.
Execute         get_model_list Bert_layer -filter all-wo-channel -topdown 
Execute         preproc_iomode -model Bert_layer 
Execute         preproc_iomode -model Layer_norm.1 
Execute         preproc_iomode -model Layer_norm.1_Pipeline_l_j7 
Execute         preproc_iomode -model Layer_norm.1_Pipeline_l_j6 
Execute         preproc_iomode -model Layer_norm.1_Pipeline_VITIS_LOOP_295_2 
Execute         preproc_iomode -model Layer_norm.1_Pipeline_VITIS_LOOP_291_1 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12 
Execute         preproc_iomode -model Linear_layer_ds2 
Execute         preproc_iomode -model Linear_layer_ds2_Pipeline_l_k5 
Execute         preproc_iomode -model Linear_layer_ds2_Pipeline_l_bias_i14_l_j11 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10 
Execute         preproc_iomode -model generic_tanh<float> 
Execute         preproc_iomode -model exp_generic<double> 
Execute         preproc_iomode -model pow_generic<double> 
Execute         preproc_iomode -model Linear_layer_ds1 
Execute         preproc_iomode -model Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9 
Execute         preproc_iomode -model Linear_layer_ds1_Pipeline_l_k4 
Execute         preproc_iomode -model Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 
Execute         preproc_iomode -model Layer_norm 
Execute         preproc_iomode -model Layer_norm_Pipeline_l_j7 
Execute         preproc_iomode -model Layer_norm_Pipeline_l_j6 
Execute         preproc_iomode -model Layer_norm_Pipeline_VITIS_LOOP_295_2 
Execute         preproc_iomode -model Layer_norm_Pipeline_VITIS_LOOP_291_1 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 
Execute         preproc_iomode -model Linear_layer_ds0 
Execute         preproc_iomode -model Linear_layer_ds0_Pipeline_l_k3 
Execute         preproc_iomode -model Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 
Execute         preproc_iomode -model Self_attention 
Execute         preproc_iomode -model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
Execute         preproc_iomode -model Context_layer 
Execute         preproc_iomode -model Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2 
Execute         preproc_iomode -model Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2 
Execute         preproc_iomode -model Self_attention_Pipeline_l_update_i4_l_j3 
Execute         preproc_iomode -model Self_attention_Pipeline_l_j2 
Execute         preproc_iomode -model Self_attention_Pipeline_VITIS_LOOP_107_1 
Execute         preproc_iomode -model Attention_layer 
Execute         preproc_iomode -model Attention_layer_Pipeline_l_norm_i2_l_j1 
Execute         preproc_iomode -model Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1 
Execute         preproc_iomode -model Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 
Execute         preproc_iomode -model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
Execute         preproc_iomode -model Linear_layer_qkv 
Execute         preproc_iomode -model Linear_layer_qkv_Pipeline_l_k 
Execute         preproc_iomode -model Linear_layer_qkv_Pipeline_l_bias_i_l_j 
Execute         get_model_list Bert_layer -filter all-wo-channel 
INFO-FLOW: Model list for configure: Linear_layer_qkv_Pipeline_l_bias_i_l_j Linear_layer_qkv_Pipeline_l_k Linear_layer_qkv Self_attention_Pipeline_l_mh_separate_i_s_l_j_s Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1 Attention_layer_Pipeline_l_norm_i2_l_j1 Attention_layer Self_attention_Pipeline_VITIS_LOOP_107_1 Self_attention_Pipeline_l_j2 Self_attention_Pipeline_l_update_i4_l_j3 Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2 Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2 Context_layer Self_attention_Pipeline_l_mh_merge_i_m_l_j_m Self_attention Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 Linear_layer_ds0_Pipeline_l_k3 Linear_layer_ds0 Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 Layer_norm_Pipeline_VITIS_LOOP_291_1 Layer_norm_Pipeline_VITIS_LOOP_295_2 Layer_norm_Pipeline_l_j6 Layer_norm_Pipeline_l_j7 Layer_norm Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 Linear_layer_ds1_Pipeline_l_k4 Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9 Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10 Linear_layer_ds2_Pipeline_l_bias_i14_l_j11 Linear_layer_ds2_Pipeline_l_k5 Linear_layer_ds2 Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12 Layer_norm.1_Pipeline_VITIS_LOOP_291_1 Layer_norm.1_Pipeline_VITIS_LOOP_295_2 Layer_norm.1_Pipeline_l_j6 Layer_norm.1_Pipeline_l_j7 Layer_norm.1 Bert_layer
INFO-FLOW: Configuring Module : Linear_layer_qkv_Pipeline_l_bias_i_l_j ...
Execute         set_default_model Linear_layer_qkv_Pipeline_l_bias_i_l_j 
Execute         apply_spec_resource_limit Linear_layer_qkv_Pipeline_l_bias_i_l_j 
INFO-FLOW: Configuring Module : Linear_layer_qkv_Pipeline_l_k ...
Execute         set_default_model Linear_layer_qkv_Pipeline_l_k 
Execute         apply_spec_resource_limit Linear_layer_qkv_Pipeline_l_k 
INFO-FLOW: Configuring Module : Linear_layer_qkv ...
Execute         set_default_model Linear_layer_qkv 
Execute         apply_spec_resource_limit Linear_layer_qkv 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_l_mh_separate_i_s_l_j_s ...
Execute         set_default_model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
Execute         apply_spec_resource_limit Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
INFO-FLOW: Configuring Module : Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 ...
Execute         set_default_model Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 
Execute         apply_spec_resource_limit Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 
INFO-FLOW: Configuring Module : Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1 ...
Execute         set_default_model Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1 
Execute         apply_spec_resource_limit Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1 
INFO-FLOW: Configuring Module : Attention_layer_Pipeline_l_norm_i2_l_j1 ...
Execute         set_default_model Attention_layer_Pipeline_l_norm_i2_l_j1 
Execute         apply_spec_resource_limit Attention_layer_Pipeline_l_norm_i2_l_j1 
INFO-FLOW: Configuring Module : Attention_layer ...
Execute         set_default_model Attention_layer 
Execute         apply_spec_resource_limit Attention_layer 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_VITIS_LOOP_107_1 ...
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_107_1 
Execute         apply_spec_resource_limit Self_attention_Pipeline_VITIS_LOOP_107_1 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_l_j2 ...
Execute         set_default_model Self_attention_Pipeline_l_j2 
Execute         apply_spec_resource_limit Self_attention_Pipeline_l_j2 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_l_update_i4_l_j3 ...
Execute         set_default_model Self_attention_Pipeline_l_update_i4_l_j3 
Execute         apply_spec_resource_limit Self_attention_Pipeline_l_update_i4_l_j3 
INFO-FLOW: Configuring Module : Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2 ...
Execute         set_default_model Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2 
Execute         apply_spec_resource_limit Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2 
INFO-FLOW: Configuring Module : Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2 ...
Execute         set_default_model Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2 
Execute         apply_spec_resource_limit Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2 
INFO-FLOW: Configuring Module : Context_layer ...
Execute         set_default_model Context_layer 
Execute         apply_spec_resource_limit Context_layer 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_l_mh_merge_i_m_l_j_m ...
Execute         set_default_model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
Execute         apply_spec_resource_limit Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
INFO-FLOW: Configuring Module : Self_attention ...
Execute         set_default_model Self_attention 
Execute         apply_spec_resource_limit Self_attention 
INFO-FLOW: Configuring Module : Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 ...
Execute         set_default_model Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 
Execute         apply_spec_resource_limit Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 
INFO-FLOW: Configuring Module : Linear_layer_ds0_Pipeline_l_k3 ...
Execute         set_default_model Linear_layer_ds0_Pipeline_l_k3 
Execute         apply_spec_resource_limit Linear_layer_ds0_Pipeline_l_k3 
INFO-FLOW: Configuring Module : Linear_layer_ds0 ...
Execute         set_default_model Linear_layer_ds0 
Execute         apply_spec_resource_limit Linear_layer_ds0 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 
INFO-FLOW: Configuring Module : Layer_norm_Pipeline_VITIS_LOOP_291_1 ...
Execute         set_default_model Layer_norm_Pipeline_VITIS_LOOP_291_1 
Execute         apply_spec_resource_limit Layer_norm_Pipeline_VITIS_LOOP_291_1 
INFO-FLOW: Configuring Module : Layer_norm_Pipeline_VITIS_LOOP_295_2 ...
Execute         set_default_model Layer_norm_Pipeline_VITIS_LOOP_295_2 
Execute         apply_spec_resource_limit Layer_norm_Pipeline_VITIS_LOOP_295_2 
INFO-FLOW: Configuring Module : Layer_norm_Pipeline_l_j6 ...
Execute         set_default_model Layer_norm_Pipeline_l_j6 
Execute         apply_spec_resource_limit Layer_norm_Pipeline_l_j6 
INFO-FLOW: Configuring Module : Layer_norm_Pipeline_l_j7 ...
Execute         set_default_model Layer_norm_Pipeline_l_j7 
Execute         apply_spec_resource_limit Layer_norm_Pipeline_l_j7 
INFO-FLOW: Configuring Module : Layer_norm ...
Execute         set_default_model Layer_norm 
Execute         apply_spec_resource_limit Layer_norm 
INFO-FLOW: Configuring Module : Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 ...
Execute         set_default_model Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 
Execute         apply_spec_resource_limit Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 
INFO-FLOW: Configuring Module : Linear_layer_ds1_Pipeline_l_k4 ...
Execute         set_default_model Linear_layer_ds1_Pipeline_l_k4 
Execute         apply_spec_resource_limit Linear_layer_ds1_Pipeline_l_k4 
INFO-FLOW: Configuring Module : Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9 ...
Execute         set_default_model Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9 
Execute         apply_spec_resource_limit Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9 
INFO-FLOW: Configuring Module : Linear_layer_ds1 ...
Execute         set_default_model Linear_layer_ds1 
Execute         apply_spec_resource_limit Linear_layer_ds1 
INFO-FLOW: Configuring Module : pow_generic<double> ...
Execute         set_default_model pow_generic<double> 
Execute         apply_spec_resource_limit pow_generic<double> 
INFO-FLOW: Configuring Module : exp_generic<double> ...
Execute         set_default_model exp_generic<double> 
Execute         apply_spec_resource_limit exp_generic<double> 
INFO-FLOW: Configuring Module : generic_tanh<float> ...
Execute         set_default_model generic_tanh<float> 
Execute         apply_spec_resource_limit generic_tanh<float> 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10 
INFO-FLOW: Configuring Module : Linear_layer_ds2_Pipeline_l_bias_i14_l_j11 ...
Execute         set_default_model Linear_layer_ds2_Pipeline_l_bias_i14_l_j11 
Execute         apply_spec_resource_limit Linear_layer_ds2_Pipeline_l_bias_i14_l_j11 
INFO-FLOW: Configuring Module : Linear_layer_ds2_Pipeline_l_k5 ...
Execute         set_default_model Linear_layer_ds2_Pipeline_l_k5 
Execute         apply_spec_resource_limit Linear_layer_ds2_Pipeline_l_k5 
INFO-FLOW: Configuring Module : Linear_layer_ds2 ...
Execute         set_default_model Linear_layer_ds2 
Execute         apply_spec_resource_limit Linear_layer_ds2 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12 
INFO-FLOW: Configuring Module : Layer_norm.1_Pipeline_VITIS_LOOP_291_1 ...
Execute         set_default_model Layer_norm.1_Pipeline_VITIS_LOOP_291_1 
Execute         apply_spec_resource_limit Layer_norm.1_Pipeline_VITIS_LOOP_291_1 
INFO-FLOW: Configuring Module : Layer_norm.1_Pipeline_VITIS_LOOP_295_2 ...
Execute         set_default_model Layer_norm.1_Pipeline_VITIS_LOOP_295_2 
Execute         apply_spec_resource_limit Layer_norm.1_Pipeline_VITIS_LOOP_295_2 
INFO-FLOW: Configuring Module : Layer_norm.1_Pipeline_l_j6 ...
Execute         set_default_model Layer_norm.1_Pipeline_l_j6 
Execute         apply_spec_resource_limit Layer_norm.1_Pipeline_l_j6 
INFO-FLOW: Configuring Module : Layer_norm.1_Pipeline_l_j7 ...
Execute         set_default_model Layer_norm.1_Pipeline_l_j7 
Execute         apply_spec_resource_limit Layer_norm.1_Pipeline_l_j7 
INFO-FLOW: Configuring Module : Layer_norm.1 ...
Execute         set_default_model Layer_norm.1 
Execute         apply_spec_resource_limit Layer_norm.1 
INFO-FLOW: Configuring Module : Bert_layer ...
Execute         set_default_model Bert_layer 
Execute         apply_spec_resource_limit Bert_layer 
INFO-FLOW: Model list for preprocess: Linear_layer_qkv_Pipeline_l_bias_i_l_j Linear_layer_qkv_Pipeline_l_k Linear_layer_qkv Self_attention_Pipeline_l_mh_separate_i_s_l_j_s Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1 Attention_layer_Pipeline_l_norm_i2_l_j1 Attention_layer Self_attention_Pipeline_VITIS_LOOP_107_1 Self_attention_Pipeline_l_j2 Self_attention_Pipeline_l_update_i4_l_j3 Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2 Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2 Context_layer Self_attention_Pipeline_l_mh_merge_i_m_l_j_m Self_attention Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 Linear_layer_ds0_Pipeline_l_k3 Linear_layer_ds0 Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 Layer_norm_Pipeline_VITIS_LOOP_291_1 Layer_norm_Pipeline_VITIS_LOOP_295_2 Layer_norm_Pipeline_l_j6 Layer_norm_Pipeline_l_j7 Layer_norm Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 Linear_layer_ds1_Pipeline_l_k4 Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9 Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10 Linear_layer_ds2_Pipeline_l_bias_i14_l_j11 Linear_layer_ds2_Pipeline_l_k5 Linear_layer_ds2 Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12 Layer_norm.1_Pipeline_VITIS_LOOP_291_1 Layer_norm.1_Pipeline_VITIS_LOOP_295_2 Layer_norm.1_Pipeline_l_j6 Layer_norm.1_Pipeline_l_j7 Layer_norm.1 Bert_layer
INFO-FLOW: Preprocessing Module: Linear_layer_qkv_Pipeline_l_bias_i_l_j ...
Execute         set_default_model Linear_layer_qkv_Pipeline_l_bias_i_l_j 
Execute         cdfg_preprocess -model Linear_layer_qkv_Pipeline_l_bias_i_l_j 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_l_bias_i_l_j 
INFO-FLOW: Preprocessing Module: Linear_layer_qkv_Pipeline_l_k ...
Execute         set_default_model Linear_layer_qkv_Pipeline_l_k 
Execute         cdfg_preprocess -model Linear_layer_qkv_Pipeline_l_k 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_l_k 
INFO-FLOW: Preprocessing Module: Linear_layer_qkv ...
Execute         set_default_model Linear_layer_qkv 
Execute         cdfg_preprocess -model Linear_layer_qkv 
Execute         rtl_gen_preprocess Linear_layer_qkv 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_l_mh_separate_i_s_l_j_s ...
Execute         set_default_model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
Execute         cdfg_preprocess -model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
INFO-FLOW: Preprocessing Module: Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 ...
Execute         set_default_model Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 
Execute         cdfg_preprocess -model Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 
Execute         rtl_gen_preprocess Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 
INFO-FLOW: Preprocessing Module: Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1 ...
Execute         set_default_model Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1 
Execute         cdfg_preprocess -model Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1 
Execute         rtl_gen_preprocess Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1 
INFO-FLOW: Preprocessing Module: Attention_layer_Pipeline_l_norm_i2_l_j1 ...
Execute         set_default_model Attention_layer_Pipeline_l_norm_i2_l_j1 
Execute         cdfg_preprocess -model Attention_layer_Pipeline_l_norm_i2_l_j1 
Execute         rtl_gen_preprocess Attention_layer_Pipeline_l_norm_i2_l_j1 
INFO-FLOW: Preprocessing Module: Attention_layer ...
Execute         set_default_model Attention_layer 
Execute         cdfg_preprocess -model Attention_layer 
Execute         rtl_gen_preprocess Attention_layer 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_VITIS_LOOP_107_1 ...
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_107_1 
Execute         cdfg_preprocess -model Self_attention_Pipeline_VITIS_LOOP_107_1 
Execute         rtl_gen_preprocess Self_attention_Pipeline_VITIS_LOOP_107_1 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_l_j2 ...
Execute         set_default_model Self_attention_Pipeline_l_j2 
Execute         cdfg_preprocess -model Self_attention_Pipeline_l_j2 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_j2 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_l_update_i4_l_j3 ...
Execute         set_default_model Self_attention_Pipeline_l_update_i4_l_j3 
Execute         cdfg_preprocess -model Self_attention_Pipeline_l_update_i4_l_j3 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_update_i4_l_j3 
INFO-FLOW: Preprocessing Module: Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2 ...
Execute         set_default_model Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2 
Execute         cdfg_preprocess -model Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2 
Execute         rtl_gen_preprocess Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2 
INFO-FLOW: Preprocessing Module: Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2 ...
Execute         set_default_model Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2 
Execute         cdfg_preprocess -model Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2 
Execute         rtl_gen_preprocess Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2 
INFO-FLOW: Preprocessing Module: Context_layer ...
Execute         set_default_model Context_layer 
Execute         cdfg_preprocess -model Context_layer 
Execute         rtl_gen_preprocess Context_layer 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_l_mh_merge_i_m_l_j_m ...
Execute         set_default_model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
Execute         cdfg_preprocess -model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
INFO-FLOW: Preprocessing Module: Self_attention ...
Execute         set_default_model Self_attention 
Execute         cdfg_preprocess -model Self_attention 
Execute         rtl_gen_preprocess Self_attention 
INFO-FLOW: Preprocessing Module: Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 ...
Execute         set_default_model Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 
Execute         cdfg_preprocess -model Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 
Execute         rtl_gen_preprocess Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 
INFO-FLOW: Preprocessing Module: Linear_layer_ds0_Pipeline_l_k3 ...
Execute         set_default_model Linear_layer_ds0_Pipeline_l_k3 
Execute         cdfg_preprocess -model Linear_layer_ds0_Pipeline_l_k3 
Execute         rtl_gen_preprocess Linear_layer_ds0_Pipeline_l_k3 
INFO-FLOW: Preprocessing Module: Linear_layer_ds0 ...
Execute         set_default_model Linear_layer_ds0 
Execute         cdfg_preprocess -model Linear_layer_ds0 
Execute         rtl_gen_preprocess Linear_layer_ds0 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 
INFO-FLOW: Preprocessing Module: Layer_norm_Pipeline_VITIS_LOOP_291_1 ...
Execute         set_default_model Layer_norm_Pipeline_VITIS_LOOP_291_1 
Execute         cdfg_preprocess -model Layer_norm_Pipeline_VITIS_LOOP_291_1 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_VITIS_LOOP_291_1 
INFO-FLOW: Preprocessing Module: Layer_norm_Pipeline_VITIS_LOOP_295_2 ...
Execute         set_default_model Layer_norm_Pipeline_VITIS_LOOP_295_2 
Execute         cdfg_preprocess -model Layer_norm_Pipeline_VITIS_LOOP_295_2 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_VITIS_LOOP_295_2 
INFO-FLOW: Preprocessing Module: Layer_norm_Pipeline_l_j6 ...
Execute         set_default_model Layer_norm_Pipeline_l_j6 
Execute         cdfg_preprocess -model Layer_norm_Pipeline_l_j6 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_l_j6 
INFO-FLOW: Preprocessing Module: Layer_norm_Pipeline_l_j7 ...
Execute         set_default_model Layer_norm_Pipeline_l_j7 
Execute         cdfg_preprocess -model Layer_norm_Pipeline_l_j7 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_l_j7 
INFO-FLOW: Preprocessing Module: Layer_norm ...
Execute         set_default_model Layer_norm 
Execute         cdfg_preprocess -model Layer_norm 
Execute         rtl_gen_preprocess Layer_norm 
INFO-FLOW: Preprocessing Module: Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 ...
Execute         set_default_model Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 
Execute         cdfg_preprocess -model Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 
Execute         rtl_gen_preprocess Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 
INFO-FLOW: Preprocessing Module: Linear_layer_ds1_Pipeline_l_k4 ...
Execute         set_default_model Linear_layer_ds1_Pipeline_l_k4 
Execute         cdfg_preprocess -model Linear_layer_ds1_Pipeline_l_k4 
Execute         rtl_gen_preprocess Linear_layer_ds1_Pipeline_l_k4 
INFO-FLOW: Preprocessing Module: Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9 ...
Execute         set_default_model Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9 
Execute         cdfg_preprocess -model Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9 
Execute         rtl_gen_preprocess Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9 
INFO-FLOW: Preprocessing Module: Linear_layer_ds1 ...
Execute         set_default_model Linear_layer_ds1 
Execute         cdfg_preprocess -model Linear_layer_ds1 
Execute         rtl_gen_preprocess Linear_layer_ds1 
INFO-FLOW: Preprocessing Module: pow_generic<double> ...
Execute         set_default_model pow_generic<double> 
Execute         cdfg_preprocess -model pow_generic<double> 
Execute         rtl_gen_preprocess pow_generic<double> 
INFO-FLOW: Preprocessing Module: exp_generic<double> ...
Execute         set_default_model exp_generic<double> 
Execute         cdfg_preprocess -model exp_generic<double> 
Execute         rtl_gen_preprocess exp_generic<double> 
INFO-FLOW: Preprocessing Module: generic_tanh<float> ...
Execute         set_default_model generic_tanh<float> 
Execute         cdfg_preprocess -model generic_tanh<float> 
Execute         rtl_gen_preprocess generic_tanh<float> 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10 
INFO-FLOW: Preprocessing Module: Linear_layer_ds2_Pipeline_l_bias_i14_l_j11 ...
Execute         set_default_model Linear_layer_ds2_Pipeline_l_bias_i14_l_j11 
Execute         cdfg_preprocess -model Linear_layer_ds2_Pipeline_l_bias_i14_l_j11 
Execute         rtl_gen_preprocess Linear_layer_ds2_Pipeline_l_bias_i14_l_j11 
INFO-FLOW: Preprocessing Module: Linear_layer_ds2_Pipeline_l_k5 ...
Execute         set_default_model Linear_layer_ds2_Pipeline_l_k5 
Execute         cdfg_preprocess -model Linear_layer_ds2_Pipeline_l_k5 
Execute         rtl_gen_preprocess Linear_layer_ds2_Pipeline_l_k5 
INFO-FLOW: Preprocessing Module: Linear_layer_ds2 ...
Execute         set_default_model Linear_layer_ds2 
Execute         cdfg_preprocess -model Linear_layer_ds2 
Execute         rtl_gen_preprocess Linear_layer_ds2 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12 
INFO-FLOW: Preprocessing Module: Layer_norm.1_Pipeline_VITIS_LOOP_291_1 ...
Execute         set_default_model Layer_norm.1_Pipeline_VITIS_LOOP_291_1 
Execute         cdfg_preprocess -model Layer_norm.1_Pipeline_VITIS_LOOP_291_1 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_VITIS_LOOP_291_1 
INFO-FLOW: Preprocessing Module: Layer_norm.1_Pipeline_VITIS_LOOP_295_2 ...
Execute         set_default_model Layer_norm.1_Pipeline_VITIS_LOOP_295_2 
Execute         cdfg_preprocess -model Layer_norm.1_Pipeline_VITIS_LOOP_295_2 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_VITIS_LOOP_295_2 
INFO-FLOW: Preprocessing Module: Layer_norm.1_Pipeline_l_j6 ...
Execute         set_default_model Layer_norm.1_Pipeline_l_j6 
Execute         cdfg_preprocess -model Layer_norm.1_Pipeline_l_j6 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_l_j6 
INFO-FLOW: Preprocessing Module: Layer_norm.1_Pipeline_l_j7 ...
Execute         set_default_model Layer_norm.1_Pipeline_l_j7 
Execute         cdfg_preprocess -model Layer_norm.1_Pipeline_l_j7 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_l_j7 
INFO-FLOW: Preprocessing Module: Layer_norm.1 ...
Execute         set_default_model Layer_norm.1 
Execute         cdfg_preprocess -model Layer_norm.1 
Execute         rtl_gen_preprocess Layer_norm.1 
INFO-FLOW: Preprocessing Module: Bert_layer ...
Execute         set_default_model Bert_layer 
Execute         cdfg_preprocess -model Bert_layer 
Execute         rtl_gen_preprocess Bert_layer 
INFO-FLOW: Model list for synthesis: Linear_layer_qkv_Pipeline_l_bias_i_l_j Linear_layer_qkv_Pipeline_l_k Linear_layer_qkv Self_attention_Pipeline_l_mh_separate_i_s_l_j_s Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1 Attention_layer_Pipeline_l_norm_i2_l_j1 Attention_layer Self_attention_Pipeline_VITIS_LOOP_107_1 Self_attention_Pipeline_l_j2 Self_attention_Pipeline_l_update_i4_l_j3 Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2 Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2 Context_layer Self_attention_Pipeline_l_mh_merge_i_m_l_j_m Self_attention Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 Linear_layer_ds0_Pipeline_l_k3 Linear_layer_ds0 Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 Layer_norm_Pipeline_VITIS_LOOP_291_1 Layer_norm_Pipeline_VITIS_LOOP_295_2 Layer_norm_Pipeline_l_j6 Layer_norm_Pipeline_l_j7 Layer_norm Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 Linear_layer_ds1_Pipeline_l_k4 Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9 Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10 Linear_layer_ds2_Pipeline_l_bias_i14_l_j11 Linear_layer_ds2_Pipeline_l_k5 Linear_layer_ds2 Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12 Layer_norm.1_Pipeline_VITIS_LOOP_291_1 Layer_norm.1_Pipeline_VITIS_LOOP_295_2 Layer_norm.1_Pipeline_l_j6 Layer_norm.1_Pipeline_l_j7 Layer_norm.1 Bert_layer
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv_Pipeline_l_bias_i_l_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_qkv_Pipeline_l_bias_i_l_j 
Execute         schedule -model Linear_layer_qkv_Pipeline_l_bias_i_l_j 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln33) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i_l_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'l_bias_i_l_j'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.39 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.66 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.93 seconds; current allocated memory: 1.961 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i_l_j.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i_l_j.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_qkv_Pipeline_l_bias_i_l_j.
Execute         set_default_model Linear_layer_qkv_Pipeline_l_bias_i_l_j 
Execute         bind -model Linear_layer_qkv_Pipeline_l_bias_i_l_j 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.961 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i_l_j.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i_l_j.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_qkv_Pipeline_l_bias_i_l_j.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv_Pipeline_l_k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_qkv_Pipeline_l_k 
Execute         schedule -model Linear_layer_qkv_Pipeline_l_k 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_k'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'l_k'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.41 seconds; current allocated memory: 1.961 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_k.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.3 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_k.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_qkv_Pipeline_l_k.
Execute         set_default_model Linear_layer_qkv_Pipeline_l_k 
Execute         bind -model Linear_layer_qkv_Pipeline_l_k 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.35 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.961 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_k.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.95 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_k.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_qkv_Pipeline_l_k.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_qkv 
Execute         schedule -model Linear_layer_qkv 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.26 seconds; current allocated memory: 1.961 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_qkv.
Execute         set_default_model Linear_layer_qkv 
Execute         bind -model Linear_layer_qkv 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.38 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.961 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.76 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_qkv.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_mh_separate_i_s_l_j_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
Execute         schedule -model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln194) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'l_mh_separate_i_s_l_j_s'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 16, loop 'l_mh_separate_i_s_l_j_s'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.8 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.61 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.
Execute         set_default_model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
Execute         bind -model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.25 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 
Execute         schedule -model Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_1_VITIS_LOOP_65_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_64_1_VITIS_LOOP_65_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2.sched.adb -f 
INFO-FLOW: Finish scheduling Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2.
Execute         set_default_model Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 
Execute         bind -model Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2.bind.adb -f 
INFO-FLOW: Finish binding Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1 
Execute         schedule -model Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_gemm_i_outer_l_j_outer1_l_k1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'l_gemm_i_outer_l_j_outer1_l_k1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1.sched.adb -f 
INFO-FLOW: Finish scheduling Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1.
Execute         set_default_model Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1 
Execute         bind -model Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1.bind.adb -f 
INFO-FLOW: Finish binding Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Attention_layer_Pipeline_l_norm_i2_l_j1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Attention_layer_Pipeline_l_norm_i2_l_j1 
Execute         schedule -model Attention_layer_Pipeline_l_norm_i2_l_j1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_norm_i2_l_j1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'l_norm_i2_l_j1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_norm_i2_l_j1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_norm_i2_l_j1.sched.adb -f 
INFO-FLOW: Finish scheduling Attention_layer_Pipeline_l_norm_i2_l_j1.
Execute         set_default_model Attention_layer_Pipeline_l_norm_i2_l_j1 
Execute         bind -model Attention_layer_Pipeline_l_norm_i2_l_j1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_norm_i2_l_j1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_norm_i2_l_j1.bind.adb -f 
INFO-FLOW: Finish binding Attention_layer_Pipeline_l_norm_i2_l_j1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Attention_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Attention_layer 
Execute         schedule -model Attention_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer.sched.adb -f 
INFO-FLOW: Finish scheduling Attention_layer.
Execute         set_default_model Attention_layer 
Execute         bind -model Attention_layer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.28 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer.bind.adb -f 
INFO-FLOW: Finish binding Attention_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_VITIS_LOOP_107_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_107_1 
Execute         schedule -model Self_attention_Pipeline_VITIS_LOOP_107_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_107_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_107_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_107_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_107_1.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_VITIS_LOOP_107_1.
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_107_1 
Execute         bind -model Self_attention_Pipeline_VITIS_LOOP_107_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_107_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_107_1.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_VITIS_LOOP_107_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_j2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_l_j2 
Execute         schedule -model Self_attention_Pipeline_l_j2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j2'.
WARNING: [HLS 200-880] The II Violation in module 'Self_attention_Pipeline_l_j2' (loop 'l_j2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('v58_write_ln118', kernel.cpp:118) of variable 'v59', kernel.cpp:118 on local variable 'v58' and 'load' operation ('v58_load', kernel.cpp:118) on local variable 'v58'.
WARNING: [HLS 200-880] The II Violation in module 'Self_attention_Pipeline_l_j2' (loop 'l_j2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('v58_write_ln118', kernel.cpp:118) of variable 'v59', kernel.cpp:118 on local variable 'v58' and 'load' operation ('v58_load', kernel.cpp:118) on local variable 'v58'.
WARNING: [HLS 200-880] The II Violation in module 'Self_attention_Pipeline_l_j2' (loop 'l_j2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('v58_write_ln118', kernel.cpp:118) of variable 'v59', kernel.cpp:118 on local variable 'v58' and 'load' operation ('v58_load', kernel.cpp:118) on local variable 'v58'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 18, loop 'l_j2'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Self_attention_Pipeline_l_j2' consists of the following:	'fadd' operation ('v59', kernel.cpp:118) [33]  (7.26 ns)
	'store' operation ('v58_write_ln118', kernel.cpp:118) of variable 'v59', kernel.cpp:118 on local variable 'v58' [41]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j2.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_l_j2.
Execute         set_default_model Self_attention_Pipeline_l_j2 
Execute         bind -model Self_attention_Pipeline_l_j2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j2.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_l_j2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_update_i4_l_j3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_l_update_i4_l_j3 
Execute         schedule -model Self_attention_Pipeline_l_update_i4_l_j3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_update_i4_l_j3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 25, loop 'l_update_i4_l_j3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i4_l_j3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i4_l_j3.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_l_update_i4_l_j3.
Execute         set_default_model Self_attention_Pipeline_l_update_i4_l_j3 
Execute         bind -model Self_attention_Pipeline_l_update_i4_l_j3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i4_l_j3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i4_l_j3.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_l_update_i4_l_j3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2 
Execute         schedule -model Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_140_1_VITIS_LOOP_141_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_1_VITIS_LOOP_141_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2.sched.adb -f 
INFO-FLOW: Finish scheduling Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2.
Execute         set_default_model Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2 
Execute         bind -model Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2.bind.adb -f 
INFO-FLOW: Finish binding Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2 
Execute         schedule -model Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_gemm_i_outer1_l_j_outer2_l_k2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'l_gemm_i_outer1_l_j_outer2_l_k2'
WARNING: [HLS 200-871] Estimated clock period (8.8225ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2' consists of the following:	'load' operation ('v68_0_0_load', kernel.cpp:158) on array 'v68_0_0' [186]  (3.25 ns)
	'select' operation ('v84.V', kernel.cpp:145) [188]  (0 ns)
	'add' operation ('v86.V') [190]  (2.31 ns)
	'store' operation ('v68_0_0_addr_write_ln161', kernel.cpp:161) of variable 'v86.V' on array 'v68_0_0' [191]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2.sched.adb -f 
INFO-FLOW: Finish scheduling Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2.
Execute         set_default_model Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2 
Execute         bind -model Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.25 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2.bind.adb -f 
INFO-FLOW: Finish binding Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Context_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Context_layer 
Execute         schedule -model Context_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Context_layer.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Context_layer.sched.adb -f 
INFO-FLOW: Finish scheduling Context_layer.
Execute         set_default_model Context_layer 
Execute         bind -model Context_layer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Context_layer.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Context_layer.bind.adb -f 
INFO-FLOW: Finish binding Context_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_mh_merge_i_m_l_j_m' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
Execute         schedule -model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mh_merge_i_m_l_j_m'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'l_mh_merge_i_m_l_j_m'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.
Execute         set_default_model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
Execute         bind -model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention 
Execute         schedule -model Self_attention 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention.
Execute         set_default_model Self_attention 
Execute         bind -model Self_attention 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.35 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.72 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention.bind.adb -f 
INFO-FLOW: Finish binding Self_attention.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds0_Pipeline_l_bias_i5_l_j4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 
Execute         schedule -model Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln234) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i5_l_j4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'l_bias_i5_l_j4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.49 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.26 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_bias_i5_l_j4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_bias_i5_l_j4.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds0_Pipeline_l_bias_i5_l_j4.
Execute         set_default_model Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 
Execute         bind -model Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_bias_i5_l_j4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_bias_i5_l_j4.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds0_Pipeline_l_bias_i5_l_j4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds0_Pipeline_l_k3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds0_Pipeline_l_k3 
Execute         schedule -model Linear_layer_ds0_Pipeline_l_k3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_k3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'l_k3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.36 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.5 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_k3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.32 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_k3.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds0_Pipeline_l_k3.
Execute         set_default_model Linear_layer_ds0_Pipeline_l_k3 
Execute         bind -model Linear_layer_ds0_Pipeline_l_k3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.41 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_k3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.95 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_k3.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds0_Pipeline_l_k3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds0 
Execute         schedule -model Linear_layer_ds0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.35 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds0.
Execute         set_default_model Linear_layer_ds0 
Execute         bind -model Linear_layer_ds0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.35 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.76 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 
Execute         schedule -model Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln271) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'l_S_i_j_0_i7_l_j5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, loop 'l_S_i_j_0_i7_l_j5'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.48 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0 seconds. Elapsed time: 1.3 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5.
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 
Execute         bind -model Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_Pipeline_VITIS_LOOP_291_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm_Pipeline_VITIS_LOOP_291_1 
Execute         schedule -model Layer_norm_Pipeline_VITIS_LOOP_291_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_291_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_291_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_291_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_291_1.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm_Pipeline_VITIS_LOOP_291_1.
Execute         set_default_model Layer_norm_Pipeline_VITIS_LOOP_291_1 
Execute         bind -model Layer_norm_Pipeline_VITIS_LOOP_291_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_291_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_291_1.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm_Pipeline_VITIS_LOOP_291_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_Pipeline_VITIS_LOOP_295_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm_Pipeline_VITIS_LOOP_295_2 
Execute         schedule -model Layer_norm_Pipeline_VITIS_LOOP_295_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_295_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_295_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_295_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_295_2.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm_Pipeline_VITIS_LOOP_295_2.
Execute         set_default_model Layer_norm_Pipeline_VITIS_LOOP_295_2 
Execute         bind -model Layer_norm_Pipeline_VITIS_LOOP_295_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_295_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_295_2.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm_Pipeline_VITIS_LOOP_295_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_Pipeline_l_j6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm_Pipeline_l_j6 
Execute         schedule -model Layer_norm_Pipeline_l_j6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j6'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm_Pipeline_l_j6' (loop 'l_j6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('v149_write_ln304', kernel.cpp:304) of variable 'v150', kernel.cpp:304 on local variable 'v149' and 'load' operation ('v149_load', kernel.cpp:304) on local variable 'v149'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm_Pipeline_l_j6' (loop 'l_j6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('v149_write_ln304', kernel.cpp:304) of variable 'v150', kernel.cpp:304 on local variable 'v149' and 'load' operation ('v149_load', kernel.cpp:304) on local variable 'v149'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm_Pipeline_l_j6' (loop 'l_j6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('v149_write_ln304', kernel.cpp:304) of variable 'v150', kernel.cpp:304 on local variable 'v149' and 'load' operation ('v149_load', kernel.cpp:304) on local variable 'v149'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 34, loop 'l_j6'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Layer_norm_Pipeline_l_j6' consists of the following:	'fadd' operation ('v150', kernel.cpp:304) [40]  (7.26 ns)
	'store' operation ('v149_write_ln304', kernel.cpp:304) of variable 'v150', kernel.cpp:304 on local variable 'v149' [57]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j6.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j6.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm_Pipeline_l_j6.
Execute         set_default_model Layer_norm_Pipeline_l_j6 
Execute         bind -model Layer_norm_Pipeline_l_j6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j6.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j6.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm_Pipeline_l_j6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_Pipeline_l_j7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm_Pipeline_l_j7 
Execute         schedule -model Layer_norm_Pipeline_l_j7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 38, loop 'l_j7'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j7.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j7.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm_Pipeline_l_j7.
Execute         set_default_model Layer_norm_Pipeline_l_j7 
Execute         bind -model Layer_norm_Pipeline_l_j7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j7.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j7.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm_Pipeline_l_j7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm 
Execute         schedule -model Layer_norm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm.
Execute         set_default_model Layer_norm 
Execute         bind -model Layer_norm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds1_Pipeline_l_bias_i10_l_j8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 
Execute         schedule -model Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln365) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i10_l_j8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 16, loop 'l_bias_i10_l_j8'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.49 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_bias_i10_l_j8.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_bias_i10_l_j8.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds1_Pipeline_l_bias_i10_l_j8.
Execute         set_default_model Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 
Execute         bind -model Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_bias_i10_l_j8.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_bias_i10_l_j8.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds1_Pipeline_l_bias_i10_l_j8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds1_Pipeline_l_k4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds1_Pipeline_l_k4 
Execute         schedule -model Linear_layer_ds1_Pipeline_l_k4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_k4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'l_k4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.35 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.5 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_k4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.31 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_k4.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds1_Pipeline_l_k4.
Execute         set_default_model Linear_layer_ds1_Pipeline_l_k4 
Execute         bind -model Linear_layer_ds1_Pipeline_l_k4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.37 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 2.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_k4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.95 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_k4.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds1_Pipeline_l_k4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9 
Execute         schedule -model Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln390) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'l_to_float_i12_l_j9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 22, loop 'l_to_float_i12_l_j9'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.26 seconds; current allocated memory: 2.086 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9.
Execute         set_default_model Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9 
Execute         bind -model Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.086 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds1 
Execute         schedule -model Linear_layer_ds1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 2.086 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds1.
Execute         set_default_model Linear_layer_ds1 
Execute         bind -model Linear_layer_ds1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.44 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.086 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.88 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pow_generic<double> 
Execute         schedule -model pow_generic<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_32) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 86, function 'pow_generic<double>'
WARNING: [HLS 200-871] Estimated clock period (7.42055ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'pow_generic_double_s' consists of the following:	'add' operation ('ret.V') [176]  (0 ns)
	'sub' operation ('ret.V') [183]  (7.42 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.36 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.31 seconds; current allocated memory: 2.086 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.26 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling pow_generic<double>.
Execute         set_default_model pow_generic<double> 
Execute         bind -model pow_generic<double> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.086 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.38 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.bind.adb -f 
INFO-FLOW: Finish binding pow_generic<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model exp_generic<double> 
Execute         schedule -model exp_generic<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_48) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 29, function 'exp_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.086 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling exp_generic<double>.
Execute         set_default_model exp_generic<double> 
Execute         bind -model exp_generic<double> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.086 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.bind.adb -f 
INFO-FLOW: Finish binding exp_generic<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model generic_tanh<float> 
Execute         schedule -model generic_tanh<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_tanh<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, function 'generic_tanh<float>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.086 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling generic_tanh<float>.
Execute         set_default_model generic_tanh<float> 
Execute         bind -model generic_tanh<float> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.086 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.3 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.bind.adb -f 
INFO-FLOW: Finish binding generic_tanh<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10 
Execute         schedule -model Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln409) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'l_S_i_j_0_i13_l_j10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 221, loop 'l_S_i_j_0_i13_l_j10'
WARNING: [HLS 200-871] Estimated clock period (7.42055ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10' consists of the following:	'call' operation ('tmp_78', /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [504]  (7.42 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.8 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.15 seconds; current allocated memory: 2.086 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.52 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10.
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10 
Execute         bind -model Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.59 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.14 seconds; current allocated memory: 2.086 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.76 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds2_Pipeline_l_bias_i14_l_j11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds2_Pipeline_l_bias_i14_l_j11 
Execute         schedule -model Linear_layer_ds2_Pipeline_l_bias_i14_l_j11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln441) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i14_l_j11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'l_bias_i14_l_j11'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.47 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.3 seconds; current allocated memory: 2.086 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_bias_i14_l_j11.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_bias_i14_l_j11.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds2_Pipeline_l_bias_i14_l_j11.
Execute         set_default_model Linear_layer_ds2_Pipeline_l_bias_i14_l_j11 
Execute         bind -model Linear_layer_ds2_Pipeline_l_bias_i14_l_j11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.086 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_bias_i14_l_j11.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_bias_i14_l_j11.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds2_Pipeline_l_bias_i14_l_j11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds2_Pipeline_l_k5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds2_Pipeline_l_k5 
Execute         schedule -model Linear_layer_ds2_Pipeline_l_k5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_k5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'l_k5'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.34 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.48 seconds; current allocated memory: 2.086 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_k5.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.31 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_k5.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds2_Pipeline_l_k5.
Execute         set_default_model Linear_layer_ds2_Pipeline_l_k5 
Execute         bind -model Linear_layer_ds2_Pipeline_l_k5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.38 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 2.086 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_k5.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.96 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_k5.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds2_Pipeline_l_k5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds2 
Execute         schedule -model Linear_layer_ds2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.38 seconds; current allocated memory: 2.086 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds2.
Execute         set_default_model Linear_layer_ds2 
Execute         bind -model Linear_layer_ds2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.36 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.086 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.77 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12 
Execute         schedule -model Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln478) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'l_S_i_j_0_i16_l_j12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, loop 'l_S_i_j_0_i16_l_j12'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.51 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.34 seconds; current allocated memory: 2.086 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12.
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12 
Execute         bind -model Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.086 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_1_Pipeline_VITIS_LOOP_291_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm.1_Pipeline_VITIS_LOOP_291_1 
Execute         schedule -model Layer_norm.1_Pipeline_VITIS_LOOP_291_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_291_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_291_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.086 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_291_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_291_1.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm.1_Pipeline_VITIS_LOOP_291_1.
Execute         set_default_model Layer_norm.1_Pipeline_VITIS_LOOP_291_1 
Execute         bind -model Layer_norm.1_Pipeline_VITIS_LOOP_291_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.086 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_291_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_291_1.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm.1_Pipeline_VITIS_LOOP_291_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_1_Pipeline_VITIS_LOOP_295_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm.1_Pipeline_VITIS_LOOP_295_2 
Execute         schedule -model Layer_norm.1_Pipeline_VITIS_LOOP_295_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_295_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_295_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.086 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_295_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_295_2.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm.1_Pipeline_VITIS_LOOP_295_2.
Execute         set_default_model Layer_norm.1_Pipeline_VITIS_LOOP_295_2 
Execute         bind -model Layer_norm.1_Pipeline_VITIS_LOOP_295_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.086 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_295_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_295_2.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm.1_Pipeline_VITIS_LOOP_295_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_1_Pipeline_l_j6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm.1_Pipeline_l_j6 
Execute         schedule -model Layer_norm.1_Pipeline_l_j6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j6'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm_1_Pipeline_l_j6' (loop 'l_j6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('v149_write_ln304', kernel.cpp:304) of variable 'v150', kernel.cpp:304 on local variable 'v149' and 'load' operation ('v149_load', kernel.cpp:304) on local variable 'v149'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm_1_Pipeline_l_j6' (loop 'l_j6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('v149_write_ln304', kernel.cpp:304) of variable 'v150', kernel.cpp:304 on local variable 'v149' and 'load' operation ('v149_load', kernel.cpp:304) on local variable 'v149'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm_1_Pipeline_l_j6' (loop 'l_j6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('v149_write_ln304', kernel.cpp:304) of variable 'v150', kernel.cpp:304 on local variable 'v149' and 'load' operation ('v149_load', kernel.cpp:304) on local variable 'v149'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 34, loop 'l_j6'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Layer_norm_1_Pipeline_l_j6' consists of the following:	'fadd' operation ('v150', kernel.cpp:304) [40]  (7.26 ns)
	'store' operation ('v149_write_ln304', kernel.cpp:304) of variable 'v150', kernel.cpp:304 on local variable 'v149' [57]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.086 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j6.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j6.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm.1_Pipeline_l_j6.
Execute         set_default_model Layer_norm.1_Pipeline_l_j6 
Execute         bind -model Layer_norm.1_Pipeline_l_j6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.086 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j6.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j6.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm.1_Pipeline_l_j6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_1_Pipeline_l_j7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm.1_Pipeline_l_j7 
Execute         schedule -model Layer_norm.1_Pipeline_l_j7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 38, loop 'l_j7'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.086 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j7.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j7.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm.1_Pipeline_l_j7.
Execute         set_default_model Layer_norm.1_Pipeline_l_j7 
Execute         bind -model Layer_norm.1_Pipeline_l_j7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.086 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j7.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j7.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm.1_Pipeline_l_j7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm.1 
Execute         schedule -model Layer_norm.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.086 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm.1.
Execute         set_default_model Layer_norm.1 
Execute         bind -model Layer_norm.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.086 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer 
Execute         schedule -model Bert_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.34 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.086 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer.
Execute         set_default_model Bert_layer 
Execute         bind -model Bert_layer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 2.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.29 seconds; current allocated memory: 2.086 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 4.79 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer.
Execute         get_model_list Bert_layer -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_l_bias_i_l_j 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_l_k 
Execute         rtl_gen_preprocess Linear_layer_qkv 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
Execute         rtl_gen_preprocess Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 
Execute         rtl_gen_preprocess Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1 
Execute         rtl_gen_preprocess Attention_layer_Pipeline_l_norm_i2_l_j1 
Execute         rtl_gen_preprocess Attention_layer 
Execute         rtl_gen_preprocess Self_attention_Pipeline_VITIS_LOOP_107_1 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_j2 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_update_i4_l_j3 
Execute         rtl_gen_preprocess Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2 
Execute         rtl_gen_preprocess Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2 
Execute         rtl_gen_preprocess Context_layer 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
Execute         rtl_gen_preprocess Self_attention 
Execute         rtl_gen_preprocess Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 
Execute         rtl_gen_preprocess Linear_layer_ds0_Pipeline_l_k3 
Execute         rtl_gen_preprocess Linear_layer_ds0 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_VITIS_LOOP_291_1 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_VITIS_LOOP_295_2 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_l_j6 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_l_j7 
Execute         rtl_gen_preprocess Layer_norm 
Execute         rtl_gen_preprocess Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 
Execute         rtl_gen_preprocess Linear_layer_ds1_Pipeline_l_k4 
Execute         rtl_gen_preprocess Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9 
Execute         rtl_gen_preprocess Linear_layer_ds1 
Execute         rtl_gen_preprocess pow_generic<double> 
Execute         rtl_gen_preprocess exp_generic<double> 
Execute         rtl_gen_preprocess generic_tanh<float> 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10 
Execute         rtl_gen_preprocess Linear_layer_ds2_Pipeline_l_bias_i14_l_j11 
Execute         rtl_gen_preprocess Linear_layer_ds2_Pipeline_l_k5 
Execute         rtl_gen_preprocess Linear_layer_ds2 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_VITIS_LOOP_291_1 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_VITIS_LOOP_295_2 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_l_j6 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_l_j7 
Execute         rtl_gen_preprocess Layer_norm.1 
Execute         rtl_gen_preprocess Bert_layer 
INFO-FLOW: Model list for RTL generation: Linear_layer_qkv_Pipeline_l_bias_i_l_j Linear_layer_qkv_Pipeline_l_k Linear_layer_qkv Self_attention_Pipeline_l_mh_separate_i_s_l_j_s Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1 Attention_layer_Pipeline_l_norm_i2_l_j1 Attention_layer Self_attention_Pipeline_VITIS_LOOP_107_1 Self_attention_Pipeline_l_j2 Self_attention_Pipeline_l_update_i4_l_j3 Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2 Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2 Context_layer Self_attention_Pipeline_l_mh_merge_i_m_l_j_m Self_attention Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 Linear_layer_ds0_Pipeline_l_k3 Linear_layer_ds0 Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 Layer_norm_Pipeline_VITIS_LOOP_291_1 Layer_norm_Pipeline_VITIS_LOOP_295_2 Layer_norm_Pipeline_l_j6 Layer_norm_Pipeline_l_j7 Layer_norm Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 Linear_layer_ds1_Pipeline_l_k4 Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9 Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10 Linear_layer_ds2_Pipeline_l_bias_i14_l_j11 Linear_layer_ds2_Pipeline_l_k5 Linear_layer_ds2 Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12 Layer_norm.1_Pipeline_VITIS_LOOP_291_1 Layer_norm.1_Pipeline_VITIS_LOOP_295_2 Layer_norm.1_Pipeline_l_j6 Layer_norm.1_Pipeline_l_j7 Layer_norm.1 Bert_layer
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv_Pipeline_l_bias_i_l_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_qkv_Pipeline_l_bias_i_l_j -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i_l_j.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_qkv_Pipeline_l_bias_i_l_j' pipeline 'l_bias_i_l_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_11ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_10ns_5ns_4_14_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv_Pipeline_l_bias_i_l_j'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.14 seconds; current allocated memory: 2.086 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_qkv_Pipeline_l_bias_i_l_j -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_qkv_Pipeline_l_bias_i_l_j 
Execute         gen_rtl Linear_layer_qkv_Pipeline_l_bias_i_l_j -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_qkv_Pipeline_l_bias_i_l_j 
Execute         syn_report -csynth -model Linear_layer_qkv_Pipeline_l_bias_i_l_j -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_l_bias_i_l_j_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_qkv_Pipeline_l_bias_i_l_j -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_l_bias_i_l_j_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_qkv_Pipeline_l_bias_i_l_j -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i_l_j.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_qkv_Pipeline_l_bias_i_l_j -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i_l_j.adb 
Execute         db_write -model Linear_layer_qkv_Pipeline_l_bias_i_l_j -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_qkv_Pipeline_l_bias_i_l_j -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i_l_j 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv_Pipeline_l_k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_qkv_Pipeline_l_k -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_k.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_qkv_Pipeline_l_k' pipeline 'l_k' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Linear_layer_qkv_Pipeline_l_k' is 11520 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'mul_40s_40s_72_2_1': 144 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv_Pipeline_l_k'.
Command         create_rtl_model done; 0.35 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.73 seconds; current allocated memory: 2.149 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_qkv_Pipeline_l_k -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_qkv_Pipeline_l_k 
Execute         gen_rtl Linear_layer_qkv_Pipeline_l_k -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_qkv_Pipeline_l_k 
Execute         syn_report -csynth -model Linear_layer_qkv_Pipeline_l_k -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_l_k_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.45 sec.
Execute         syn_report -rtlxml -model Linear_layer_qkv_Pipeline_l_k -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_l_k_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         syn_report -verbosereport -model Linear_layer_qkv_Pipeline_l_k -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_k.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.18 sec.
Execute         db_write -model Linear_layer_qkv_Pipeline_l_k -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_k.adb 
Command         db_write done; 0.32 sec.
Execute         db_write -model Linear_layer_qkv_Pipeline_l_k -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.21 sec.
Execute         gen_tb_info Linear_layer_qkv_Pipeline_l_k -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_k 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_qkv -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.71 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.84 seconds; current allocated memory: 2.149 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_qkv -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_qkv 
Execute         gen_rtl Linear_layer_qkv -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_qkv 
Execute         syn_report -csynth -model Linear_layer_qkv -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Linear_layer_qkv_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_qkv -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Linear_layer_qkv_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_qkv -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.81 sec.
Execute         db_write -model Linear_layer_qkv -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.adb 
Execute         db_write -model Linear_layer_qkv -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_qkv -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_mh_separate_i_s_l_j_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_mh_separate_i_s_l_j_s' pipeline 'l_mh_separate_i_s_l_j_s' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_11ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1210_24_1_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_24_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_10ns_5ns_10_14_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_mh_separate_i_s_l_j_s'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.42 seconds; current allocated memory: 2.211 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_l_mh_separate_i_s_l_j_s -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
Execute         gen_rtl Self_attention_Pipeline_l_mh_separate_i_s_l_j_s -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
Execute         syn_report -csynth -model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.29 sec.
Execute         db_write -model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.adb 
Execute         db_write -model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_l_mh_separate_i_s_l_j_s -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2' pipeline 'VITIS_LOOP_64_1_VITIS_LOOP_65_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.78 seconds; current allocated memory: 2.211 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 
Execute         gen_rtl Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 
Execute         syn_report -csynth -model Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2.adb 
Execute         db_write -model Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1' pipeline 'l_gemm_i_outer_l_j_outer1_l_k1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_40s_40s_72_2_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.211 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1 
Execute         gen_rtl Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1 
Execute         syn_report -csynth -model Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.31 sec.
Execute         db_write -model Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1.adb 
Execute         db_write -model Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Attention_layer_Pipeline_l_norm_i2_l_j1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Attention_layer_Pipeline_l_norm_i2_l_j1 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_norm_i2_l_j1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Attention_layer_Pipeline_l_norm_i2_l_j1' pipeline 'l_norm_i2_l_j1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_24_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Attention_layer_Pipeline_l_norm_i2_l_j1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 2.211 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Attention_layer_Pipeline_l_norm_i2_l_j1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_Attention_layer_Pipeline_l_norm_i2_l_j1 
Execute         gen_rtl Attention_layer_Pipeline_l_norm_i2_l_j1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_Attention_layer_Pipeline_l_norm_i2_l_j1 
Execute         syn_report -csynth -model Attention_layer_Pipeline_l_norm_i2_l_j1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Attention_layer_Pipeline_l_norm_i2_l_j1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Attention_layer_Pipeline_l_norm_i2_l_j1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Attention_layer_Pipeline_l_norm_i2_l_j1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Attention_layer_Pipeline_l_norm_i2_l_j1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_norm_i2_l_j1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -model Attention_layer_Pipeline_l_norm_i2_l_j1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_norm_i2_l_j1.adb 
Execute         db_write -model Attention_layer_Pipeline_l_norm_i2_l_j1 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Attention_layer_Pipeline_l_norm_i2_l_j1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_norm_i2_l_j1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Attention_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Attention_layer -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_40s_72_2_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Attention_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.211 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Attention_layer -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_Attention_layer 
Execute         gen_rtl Attention_layer -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_Attention_layer 
Execute         syn_report -csynth -model Attention_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Attention_layer_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Attention_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Attention_layer_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Attention_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.33 sec.
Execute         db_write -model Attention_layer -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer.adb 
Execute         db_write -model Attention_layer -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Attention_layer -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_VITIS_LOOP_107_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_VITIS_LOOP_107_1 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_107_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_VITIS_LOOP_107_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.211 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_VITIS_LOOP_107_1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_VITIS_LOOP_107_1 
Execute         gen_rtl Self_attention_Pipeline_VITIS_LOOP_107_1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_VITIS_LOOP_107_1 
Execute         syn_report -csynth -model Self_attention_Pipeline_VITIS_LOOP_107_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_VITIS_LOOP_107_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_VITIS_LOOP_107_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_VITIS_LOOP_107_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_VITIS_LOOP_107_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_107_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Self_attention_Pipeline_VITIS_LOOP_107_1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_107_1.adb 
Execute         db_write -model Self_attention_Pipeline_VITIS_LOOP_107_1 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_VITIS_LOOP_107_1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_107_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_j2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_l_j2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_j2' pipeline 'l_j2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_j2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.211 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_l_j2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_l_j2 
Execute         gen_rtl Self_attention_Pipeline_l_j2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_l_j2 
Execute         syn_report -csynth -model Self_attention_Pipeline_l_j2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_j2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_l_j2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_j2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_l_j2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Self_attention_Pipeline_l_j2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j2.adb 
Execute         db_write -model Self_attention_Pipeline_l_j2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_l_j2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_update_i4_l_j3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_l_update_i4_l_j3 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i4_l_j3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_update_i4_l_j3' pipeline 'l_update_i4_l_j3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_update_i4_l_j3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.211 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_l_update_i4_l_j3 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_l_update_i4_l_j3 
Execute         gen_rtl Self_attention_Pipeline_l_update_i4_l_j3 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_l_update_i4_l_j3 
Execute         syn_report -csynth -model Self_attention_Pipeline_l_update_i4_l_j3 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_update_i4_l_j3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_l_update_i4_l_j3 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_update_i4_l_j3_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_l_update_i4_l_j3 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i4_l_j3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model Self_attention_Pipeline_l_update_i4_l_j3 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i4_l_j3.adb 
Execute         db_write -model Self_attention_Pipeline_l_update_i4_l_j3 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_l_update_i4_l_j3 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i4_l_j3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.211 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2 
Execute         gen_rtl Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2 
Execute         syn_report -csynth -model Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2.adb 
Execute         db_write -model Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2' pipeline 'l_gemm_i_outer1_l_j_outer2_l_k2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_40s_40s_72_2_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.211 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2 
Execute         gen_rtl Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2 
Execute         syn_report -csynth -model Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.3 sec.
Execute         db_write -model Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2.adb 
Execute         db_write -model Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Context_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Context_layer -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Context_layer.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_40s_40s_72_2_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Context_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 2.211 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Context_layer -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_Context_layer 
Execute         gen_rtl Context_layer -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_Context_layer 
Execute         syn_report -csynth -model Context_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Context_layer_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Context_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Context_layer_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Context_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Context_layer.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.24 sec.
Execute         db_write -model Context_layer -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Context_layer.adb 
Execute         db_write -model Context_layer -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Context_layer -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Context_layer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_mh_merge_i_m_l_j_m' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_mh_merge_i_m_l_j_m' pipeline 'l_mh_merge_i_m_l_j_m' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_24_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_mh_merge_i_m_l_j_m'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.211 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_l_mh_merge_i_m_l_j_m -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
Execute         gen_rtl Self_attention_Pipeline_l_mh_merge_i_m_l_j_m -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
Execute         syn_report -csynth -model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.adb 
Execute         db_write -model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_l_mh_merge_i_m_l_j_m -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_40s_72_2_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.274 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention 
Execute         gen_rtl Self_attention -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention 
Execute         syn_report -csynth -model Self_attention -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Self_attention_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Self_attention_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.84 sec.
Execute         db_write -model Self_attention -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention.adb 
Execute         db_write -model Self_attention -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds0_Pipeline_l_bias_i5_l_j4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_bias_i5_l_j4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds0_Pipeline_l_bias_i5_l_j4' pipeline 'l_bias_i5_l_j4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_11ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_10ns_5ns_4_14_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds0_Pipeline_l_bias_i5_l_j4'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.26 seconds; current allocated memory: 2.274 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 
Execute         gen_rtl Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 
Execute         syn_report -csynth -model Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Linear_layer_ds0_Pipeline_l_bias_i5_l_j4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Linear_layer_ds0_Pipeline_l_bias_i5_l_j4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_bias_i5_l_j4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_bias_i5_l_j4.adb 
Execute         db_write -model Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds0_Pipeline_l_k3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds0_Pipeline_l_k3 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_k3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds0_Pipeline_l_k3' pipeline 'l_k3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_40s_40s_72_2_1': 144 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds0_Pipeline_l_k3'.
Command         create_rtl_model done; 0.36 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 2.274 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds0_Pipeline_l_k3 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds0_Pipeline_l_k3 
Execute         gen_rtl Linear_layer_ds0_Pipeline_l_k3 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds0_Pipeline_l_k3 
Execute         syn_report -csynth -model Linear_layer_ds0_Pipeline_l_k3 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Linear_layer_ds0_Pipeline_l_k3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.29 sec.
Execute         syn_report -rtlxml -model Linear_layer_ds0_Pipeline_l_k3 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Linear_layer_ds0_Pipeline_l_k3_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         syn_report -verbosereport -model Linear_layer_ds0_Pipeline_l_k3 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_k3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.12 sec.
Execute         db_write -model Linear_layer_ds0_Pipeline_l_k3 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_k3.adb 
Command         db_write done; 0.23 sec.
Execute         db_write -model Linear_layer_ds0_Pipeline_l_k3 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_ds0_Pipeline_l_k3 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_k3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds0 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'Linear_layer_ds0' is 5088 from HDL expression: (1'b1 == ap_CS_fsm_state6)
INFO: [RTGEN 206-100] Generating core module 'mul_40s_40s_72_2_1': 144 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds0'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.27 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.42 seconds; current allocated memory: 2.336 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds0 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds0 
Execute         gen_rtl Linear_layer_ds0 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds0 
Execute         syn_report -csynth -model Linear_layer_ds0 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Linear_layer_ds0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model Linear_layer_ds0 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Linear_layer_ds0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds0 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.09 sec.
Execute         db_write -model Linear_layer_ds0 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.adb 
Execute         db_write -model Linear_layer_ds0 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_ds0 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5' pipeline 'l_S_i_j_0_i7_l_j5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_11ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1210_24_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_10ns_5ns_10_14_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.7 seconds; current allocated memory: 2.336 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 
Execute         gen_rtl Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -model Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5.adb 
Execute         db_write -model Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_Pipeline_VITIS_LOOP_291_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm_Pipeline_VITIS_LOOP_291_1 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_291_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_Pipeline_VITIS_LOOP_291_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.336 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm_Pipeline_VITIS_LOOP_291_1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_Pipeline_VITIS_LOOP_291_1 
Execute         gen_rtl Layer_norm_Pipeline_VITIS_LOOP_291_1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_Pipeline_VITIS_LOOP_291_1 
Execute         syn_report -csynth -model Layer_norm_Pipeline_VITIS_LOOP_291_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_VITIS_LOOP_291_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm_Pipeline_VITIS_LOOP_291_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_VITIS_LOOP_291_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm_Pipeline_VITIS_LOOP_291_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_291_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm_Pipeline_VITIS_LOOP_291_1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_291_1.adb 
Execute         db_write -model Layer_norm_Pipeline_VITIS_LOOP_291_1 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm_Pipeline_VITIS_LOOP_291_1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_291_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_Pipeline_VITIS_LOOP_295_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm_Pipeline_VITIS_LOOP_295_2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_295_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_Pipeline_VITIS_LOOP_295_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.336 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm_Pipeline_VITIS_LOOP_295_2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_Pipeline_VITIS_LOOP_295_2 
Execute         gen_rtl Layer_norm_Pipeline_VITIS_LOOP_295_2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_Pipeline_VITIS_LOOP_295_2 
Execute         syn_report -csynth -model Layer_norm_Pipeline_VITIS_LOOP_295_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_VITIS_LOOP_295_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm_Pipeline_VITIS_LOOP_295_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_VITIS_LOOP_295_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm_Pipeline_VITIS_LOOP_295_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_295_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm_Pipeline_VITIS_LOOP_295_2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_295_2.adb 
Execute         db_write -model Layer_norm_Pipeline_VITIS_LOOP_295_2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm_Pipeline_VITIS_LOOP_295_2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_295_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_Pipeline_l_j6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm_Pipeline_l_j6 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm_Pipeline_l_j6' pipeline 'l_j6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_Pipeline_l_j6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.336 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm_Pipeline_l_j6 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_Pipeline_l_j6 
Execute         gen_rtl Layer_norm_Pipeline_l_j6 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_Pipeline_l_j6 
Execute         syn_report -csynth -model Layer_norm_Pipeline_l_j6 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_l_j6_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm_Pipeline_l_j6 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_l_j6_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm_Pipeline_l_j6 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j6.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm_Pipeline_l_j6 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j6.adb 
Execute         db_write -model Layer_norm_Pipeline_l_j6 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm_Pipeline_l_j6 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_Pipeline_l_j7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm_Pipeline_l_j7 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm_Pipeline_l_j7' pipeline 'l_j7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_Pipeline_l_j7'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.336 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm_Pipeline_l_j7 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_Pipeline_l_j7 
Execute         gen_rtl Layer_norm_Pipeline_l_j7 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_Pipeline_l_j7 
Execute         syn_report -csynth -model Layer_norm_Pipeline_l_j7 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_l_j7_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm_Pipeline_l_j7 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_l_j7_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm_Pipeline_l_j7 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j7.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -model Layer_norm_Pipeline_l_j7 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j7.adb 
Execute         db_write -model Layer_norm_Pipeline_l_j7 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm_Pipeline_l_j7 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'Layer_norm/grp_fu_6442_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm'.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.336 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm 
Execute         gen_rtl Layer_norm -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm 
Execute         syn_report -csynth -model Layer_norm -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Layer_norm_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Layer_norm_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model Layer_norm -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm.adb 
Execute         db_write -model Layer_norm -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds1_Pipeline_l_bias_i10_l_j8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_bias_i10_l_j8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds1_Pipeline_l_bias_i10_l_j8' pipeline 'l_bias_i10_l_j8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_12ns_13ns_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_12ns_5ns_4_16_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds1_Pipeline_l_bias_i10_l_j8'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.336 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 
Execute         gen_rtl Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 
Execute         syn_report -csynth -model Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Linear_layer_ds1_Pipeline_l_bias_i10_l_j8_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Linear_layer_ds1_Pipeline_l_bias_i10_l_j8_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_bias_i10_l_j8.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_bias_i10_l_j8.adb 
Execute         db_write -model Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds1_Pipeline_l_k4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds1_Pipeline_l_k4 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_k4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds1_Pipeline_l_k4' pipeline 'l_k4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_40s_40s_72_2_1': 144 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds1_Pipeline_l_k4'.
Command         create_rtl_model done; 0.38 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 2.399 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds1_Pipeline_l_k4 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds1_Pipeline_l_k4 
Execute         gen_rtl Linear_layer_ds1_Pipeline_l_k4 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds1_Pipeline_l_k4 
Execute         syn_report -csynth -model Linear_layer_ds1_Pipeline_l_k4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Linear_layer_ds1_Pipeline_l_k4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.29 sec.
Execute         syn_report -rtlxml -model Linear_layer_ds1_Pipeline_l_k4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Linear_layer_ds1_Pipeline_l_k4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         syn_report -verbosereport -model Linear_layer_ds1_Pipeline_l_k4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_k4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.11 sec.
Execute         db_write -model Linear_layer_ds1_Pipeline_l_k4 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_k4.adb 
Command         db_write done; 0.23 sec.
Execute         db_write -model Linear_layer_ds1_Pipeline_l_k4 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_ds1_Pipeline_l_k4 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_k4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9' pipeline 'l_to_float_i12_l_j9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9' is 5760 from HDL expression: ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_mul_12ns_13ns_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1212_24_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_12ns_5ns_12_16_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.26 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.44 seconds; current allocated memory: 2.399 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9 
Execute         gen_rtl Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9 
Execute         syn_report -csynth -model Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.26 sec.
Execute         db_write -model Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9.adb 
Execute         db_write -model Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds1 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'Linear_layer_ds1' is 7344 from HDL expression: (1'b1 == ap_CS_fsm_state7)
INFO: [RTGEN 206-100] Generating core module 'mul_40s_40s_72_2_1': 144 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds1'.
Command         create_rtl_model done; 0.33 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.09 seconds; current allocated memory: 2.461 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds1 
Execute         gen_rtl Linear_layer_ds1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds1 
Execute         syn_report -csynth -model Linear_layer_ds1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Linear_layer_ds1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model Linear_layer_ds1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Linear_layer_ds1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.23 sec.
Execute         db_write -model Linear_layer_ds1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.adb 
Execute         db_write -model Linear_layer_ds1 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_ds1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pow_generic<double> -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_double_s' pipeline 'pow_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'pow_generic_double_s' is 12308 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_80ns_90_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40ns_40ns_80_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_6ns_54_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_71ns_4ns_75_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_73ns_6ns_79_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_77ns_6ns_83_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_77s_54ns_130_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_77s_55ns_130_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_82ns_6ns_88_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_83ns_6ns_89_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_87ns_6ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_92ns_6ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
Command         create_rtl_model done; 0.74 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.23 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.56 seconds; current allocated memory: 2.461 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl pow_generic<double> -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_pow_generic_double_s 
Execute         gen_rtl pow_generic<double> -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_pow_generic_double_s 
Execute         syn_report -csynth -model pow_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/pow_generic_double_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.25 sec.
Execute         syn_report -rtlxml -model pow_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/pow_generic_double_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         syn_report -verbosereport -model pow_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.51 sec.
Execute         db_write -model pow_generic<double> -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.adb 
Command         db_write done; 0.15 sec.
Execute         db_write -model pow_generic<double> -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pow_generic<double> -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model exp_generic<double> -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arraocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arrapcA' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'exp_generic_double_s' pipeline 'exp_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
Command         create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.47 seconds; current allocated memory: 2.461 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl exp_generic<double> -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_exp_generic_double_s 
Execute         gen_rtl exp_generic<double> -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_exp_generic_double_s 
Execute         syn_report -csynth -model exp_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/exp_generic_double_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model exp_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/exp_generic_double_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model exp_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.27 sec.
Execute         db_write -model exp_generic<double> -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.adb 
Execute         db_write -model exp_generic<double> -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info exp_generic<double> -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model generic_tanh<float> -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generic_tanh_float_s' pipeline 'generic_tanh<float>' pipeline type 'function pipeline'
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fdiv_32ns_32ns_32_16_no_dsp_1' is changed to 'fdiv_32ns_32ns_32_16_no_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fptrunc_64ns_32_2_no_dsp_1' is changed to 'fptrunc_64ns_32_2_no_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fpext_32ns_64_2_no_dsp_1' is changed to 'fpext_32ns_64_2_no_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'dadd_64ns_64ns_64_7_full_dsp_1' is changed to 'dadd_64ns_64ns_64_7_full_dsp_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_float_s'.
Command         create_rtl_model done; 0.44 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 2.461 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl generic_tanh<float> -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_generic_tanh_float_s 
Execute         gen_rtl generic_tanh<float> -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_generic_tanh_float_s 
Execute         syn_report -csynth -model generic_tanh<float> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/generic_tanh_float_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model generic_tanh<float> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/generic_tanh_float_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model generic_tanh<float> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.35 sec.
Execute         db_write -model generic_tanh<float> -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.adb 
Execute         db_write -model generic_tanh<float> -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info generic_tanh<float> -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10' pipeline 'l_S_i_j_0_i13_l_j10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10' is 11080 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_12ns_13ns_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1212_32_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_12ns_5ns_12_16_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10'.
Command         create_rtl_model done; 0.46 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.15 seconds; current allocated memory: 2.461 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10 
Execute         gen_rtl Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.81 sec.
Execute         db_write -model Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10.adb 
Execute         db_write -model Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds2_Pipeline_l_bias_i14_l_j11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds2_Pipeline_l_bias_i14_l_j11 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_bias_i14_l_j11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds2_Pipeline_l_bias_i14_l_j11' pipeline 'l_bias_i14_l_j11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_11ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_10ns_5ns_4_14_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds2_Pipeline_l_bias_i14_l_j11'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.43 seconds; current allocated memory: 2.461 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds2_Pipeline_l_bias_i14_l_j11 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds2_Pipeline_l_bias_i14_l_j11 
Execute         gen_rtl Linear_layer_ds2_Pipeline_l_bias_i14_l_j11 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds2_Pipeline_l_bias_i14_l_j11 
Execute         syn_report -csynth -model Linear_layer_ds2_Pipeline_l_bias_i14_l_j11 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Linear_layer_ds2_Pipeline_l_bias_i14_l_j11_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds2_Pipeline_l_bias_i14_l_j11 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Linear_layer_ds2_Pipeline_l_bias_i14_l_j11_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds2_Pipeline_l_bias_i14_l_j11 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_bias_i14_l_j11.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_ds2_Pipeline_l_bias_i14_l_j11 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_bias_i14_l_j11.adb 
Execute         db_write -model Linear_layer_ds2_Pipeline_l_bias_i14_l_j11 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_ds2_Pipeline_l_bias_i14_l_j11 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_bias_i14_l_j11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds2_Pipeline_l_k5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds2_Pipeline_l_k5 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_k5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds2_Pipeline_l_k5' pipeline 'l_k5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_40s_40s_72_2_1': 144 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds2_Pipeline_l_k5'.
Command         create_rtl_model done; 0.4 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 2.524 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds2_Pipeline_l_k5 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds2_Pipeline_l_k5 
Execute         gen_rtl Linear_layer_ds2_Pipeline_l_k5 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds2_Pipeline_l_k5 
Execute         syn_report -csynth -model Linear_layer_ds2_Pipeline_l_k5 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Linear_layer_ds2_Pipeline_l_k5_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.28 sec.
Execute         syn_report -rtlxml -model Linear_layer_ds2_Pipeline_l_k5 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Linear_layer_ds2_Pipeline_l_k5_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         syn_report -verbosereport -model Linear_layer_ds2_Pipeline_l_k5 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_k5.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.11 sec.
Execute         db_write -model Linear_layer_ds2_Pipeline_l_k5 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_k5.adb 
Command         db_write done; 0.23 sec.
Execute         db_write -model Linear_layer_ds2_Pipeline_l_k5 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_ds2_Pipeline_l_k5 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_k5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'Linear_layer_ds2' is 5136 from HDL expression: (1'b1 == ap_CS_fsm_state6)
INFO: [RTGEN 206-100] Generating core module 'mul_40s_40s_72_2_1': 144 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds2'.
Command         create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.47 seconds; current allocated memory: 2.524 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds2 
Execute         gen_rtl Linear_layer_ds2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds2 
Execute         syn_report -csynth -model Linear_layer_ds2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Linear_layer_ds2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model Linear_layer_ds2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Linear_layer_ds2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.09 sec.
Execute         db_write -model Linear_layer_ds2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.adb 
Execute         db_write -model Linear_layer_ds2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_ds2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12' pipeline 'l_S_i_j_0_i16_l_j12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_11ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1210_24_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_10ns_5ns_10_14_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12'.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.72 seconds; current allocated memory: 2.586 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12 
Execute         gen_rtl Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         db_write -model Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12.adb 
Execute         db_write -model Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_1_Pipeline_VITIS_LOOP_291_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm.1_Pipeline_VITIS_LOOP_291_1 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_291_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_1_Pipeline_VITIS_LOOP_291_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 2.586 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm.1_Pipeline_VITIS_LOOP_291_1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_1_Pipeline_VITIS_LOOP_291_1 
Execute         gen_rtl Layer_norm.1_Pipeline_VITIS_LOOP_291_1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_1_Pipeline_VITIS_LOOP_291_1 
Execute         syn_report -csynth -model Layer_norm.1_Pipeline_VITIS_LOOP_291_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_VITIS_LOOP_291_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm.1_Pipeline_VITIS_LOOP_291_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_VITIS_LOOP_291_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm.1_Pipeline_VITIS_LOOP_291_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_291_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm.1_Pipeline_VITIS_LOOP_291_1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_291_1.adb 
Execute         db_write -model Layer_norm.1_Pipeline_VITIS_LOOP_291_1 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm.1_Pipeline_VITIS_LOOP_291_1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_291_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_1_Pipeline_VITIS_LOOP_295_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm.1_Pipeline_VITIS_LOOP_295_2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_295_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_1_Pipeline_VITIS_LOOP_295_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.586 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm.1_Pipeline_VITIS_LOOP_295_2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_1_Pipeline_VITIS_LOOP_295_2 
Execute         gen_rtl Layer_norm.1_Pipeline_VITIS_LOOP_295_2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_1_Pipeline_VITIS_LOOP_295_2 
Execute         syn_report -csynth -model Layer_norm.1_Pipeline_VITIS_LOOP_295_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_VITIS_LOOP_295_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm.1_Pipeline_VITIS_LOOP_295_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_VITIS_LOOP_295_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm.1_Pipeline_VITIS_LOOP_295_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_295_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm.1_Pipeline_VITIS_LOOP_295_2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_295_2.adb 
Execute         db_write -model Layer_norm.1_Pipeline_VITIS_LOOP_295_2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm.1_Pipeline_VITIS_LOOP_295_2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_295_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_1_Pipeline_l_j6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm.1_Pipeline_l_j6 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm_1_Pipeline_l_j6' pipeline 'l_j6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_1_Pipeline_l_j6'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.586 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm.1_Pipeline_l_j6 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_1_Pipeline_l_j6 
Execute         gen_rtl Layer_norm.1_Pipeline_l_j6 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_1_Pipeline_l_j6 
Execute         syn_report -csynth -model Layer_norm.1_Pipeline_l_j6 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_l_j6_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm.1_Pipeline_l_j6 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_l_j6_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm.1_Pipeline_l_j6 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j6.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm.1_Pipeline_l_j6 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j6.adb 
Execute         db_write -model Layer_norm.1_Pipeline_l_j6 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm.1_Pipeline_l_j6 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_1_Pipeline_l_j7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm.1_Pipeline_l_j7 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm_1_Pipeline_l_j7' pipeline 'l_j7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_1_Pipeline_l_j7'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.586 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm.1_Pipeline_l_j7 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_1_Pipeline_l_j7 
Execute         gen_rtl Layer_norm.1_Pipeline_l_j7 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_1_Pipeline_l_j7 
Execute         syn_report -csynth -model Layer_norm.1_Pipeline_l_j7 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_l_j7_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm.1_Pipeline_l_j7 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_l_j7_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm.1_Pipeline_l_j7 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j7.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -model Layer_norm.1_Pipeline_l_j7 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j7.adb 
Execute         db_write -model Layer_norm.1_Pipeline_l_j7 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm.1_Pipeline_l_j7 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm.1 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'Layer_norm_1/grp_fu_6442_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_1'.
Command         create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.586 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm.1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_1 
Execute         gen_rtl Layer_norm.1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_1 
Execute         syn_report -csynth -model Layer_norm.1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Layer_norm_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm.1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Layer_norm_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm.1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model Layer_norm.1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.adb 
Execute         db_write -model Layer_norm.1 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm.1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer -top_prefix  -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v247_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v247_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v247_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v247_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v247_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v247_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v247_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v247_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v247_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v247_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v247_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v247_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v248_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v248_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v248_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v248_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v248_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v248_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v248_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v248_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v248_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v248_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v248_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v248_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v249' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v250_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v250_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v250_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v250_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v250_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v250_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v250_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v250_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v250_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v250_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v250_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v250_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v251' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v252_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v252_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v252_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v252_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v252_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v252_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v252_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v252_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v252_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v252_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v252_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v252_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v253' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v254_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v254_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v254_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v254_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v254_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v254_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v254_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v254_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v254_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v254_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v254_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v254_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v255' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v256_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v256_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v256_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v256_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v256_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v256_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v256_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v256_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v256_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v256_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v256_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v256_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v257' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v258_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v258_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v258_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v258_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v258_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v258_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v258_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v258_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v258_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v258_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v258_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v258_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v259' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v260' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v261' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v262' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v263' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v264_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v264_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v264_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v264_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v264_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v264_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v264_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v264_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v264_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v264_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v264_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v264_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Bert_layer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-104] Estimated max fanout for 'Bert_layer' is 13477 from HDL expression: (1'b1 == ap_CS_fsm_state16)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_40s_72_2_1': 144 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer'.
Command         create_rtl_model done; 4.07 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.55 seconds. CPU system time: 0.11 seconds. Elapsed time: 4.42 seconds; current allocated memory: 2.649 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer -istop -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/vhdl/Bert_layer 
Command         gen_rtl done; 0.76 sec.
Execute         gen_rtl Bert_layer -istop -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/verilog/Bert_layer 
Command         gen_rtl done; 0.42 sec.
Execute         syn_report -csynth -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Bert_layer_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.4 sec.
Execute         syn_report -rtlxml -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/Bert_layer_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.36 sec.
Execute         syn_report -verbosereport -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 6.39 sec.
Execute         db_write -model Bert_layer -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.adb 
Command         db_write done; 0.46 sec.
Execute         db_write -model Bert_layer -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.13 sec.
Execute         gen_tb_info Bert_layer -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer 
Execute         export_constraint_db -f -tool general -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.constraint.tcl 
Execute         syn_report -designview -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.design.xml 
Command         syn_report done; 3.97 sec.
Execute         syn_report -csynthDesign -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks Bert_layer 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain Bert_layer 
INFO-FLOW: Model list for RTL component generation: Linear_layer_qkv_Pipeline_l_bias_i_l_j Linear_layer_qkv_Pipeline_l_k Linear_layer_qkv Self_attention_Pipeline_l_mh_separate_i_s_l_j_s Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1 Attention_layer_Pipeline_l_norm_i2_l_j1 Attention_layer Self_attention_Pipeline_VITIS_LOOP_107_1 Self_attention_Pipeline_l_j2 Self_attention_Pipeline_l_update_i4_l_j3 Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2 Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2 Context_layer Self_attention_Pipeline_l_mh_merge_i_m_l_j_m Self_attention Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 Linear_layer_ds0_Pipeline_l_k3 Linear_layer_ds0 Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 Layer_norm_Pipeline_VITIS_LOOP_291_1 Layer_norm_Pipeline_VITIS_LOOP_295_2 Layer_norm_Pipeline_l_j6 Layer_norm_Pipeline_l_j7 Layer_norm Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 Linear_layer_ds1_Pipeline_l_k4 Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9 Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10 Linear_layer_ds2_Pipeline_l_bias_i14_l_j11 Linear_layer_ds2_Pipeline_l_k5 Linear_layer_ds2 Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12 Layer_norm.1_Pipeline_VITIS_LOOP_291_1 Layer_norm.1_Pipeline_VITIS_LOOP_295_2 Layer_norm.1_Pipeline_l_j6 Layer_norm.1_Pipeline_l_j7 Layer_norm.1 Bert_layer
INFO-FLOW: Handling components in module [Linear_layer_qkv_Pipeline_l_bias_i_l_j] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i_l_j.compgen.tcl 
INFO-FLOW: Found component Bert_layer_urem_10ns_5ns_4_14_1.
INFO-FLOW: Append model Bert_layer_urem_10ns_5ns_4_14_1
INFO-FLOW: Found component Bert_layer_mul_mul_10ns_11ns_21_4_1.
INFO-FLOW: Append model Bert_layer_mul_mul_10ns_11ns_21_4_1
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_qkv_Pipeline_l_k] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_k.compgen.tcl 
INFO-FLOW: Found component Bert_layer_mul_40s_40s_72_2_1.
INFO-FLOW: Append model Bert_layer_mul_40s_40s_72_2_1
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_qkv] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.compgen.tcl 
INFO-FLOW: Handling components in module [Self_attention_Pipeline_l_mh_separate_i_s_l_j_s] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.compgen.tcl 
INFO-FLOW: Found component Bert_layer_urem_10ns_5ns_10_14_1.
INFO-FLOW: Append model Bert_layer_urem_10ns_5ns_10_14_1
INFO-FLOW: Found component Bert_layer_mux_1210_24_1_1.
INFO-FLOW: Append model Bert_layer_mux_1210_24_1_1
INFO-FLOW: Found component Bert_layer_mux_124_24_1_1.
INFO-FLOW: Append model Bert_layer_mux_124_24_1_1
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Attention_layer_Pipeline_l_norm_i2_l_j1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_norm_i2_l_j1.compgen.tcl 
INFO-FLOW: Found component Bert_layer_mux_42_24_1_1.
INFO-FLOW: Append model Bert_layer_mux_42_24_1_1
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Attention_layer] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer.compgen.tcl 
INFO-FLOW: Found component Bert_layer_Attention_layer_outp_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Attention_layer_outp_V_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [Self_attention_Pipeline_VITIS_LOOP_107_1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_107_1.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention_Pipeline_l_j2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1.
INFO-FLOW: Append model Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention_Pipeline_l_update_i4_l_j3] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i4_l_j3.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Context_layer] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Context_layer.compgen.tcl 
INFO-FLOW: Handling components in module [Self_attention_Pipeline_l_mh_merge_i_m_l_j_m] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention.compgen.tcl 
INFO-FLOW: Found component Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Self_attention_Q_h_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Self_attention_Q_h_V_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Self_attention_v100_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Self_attention_v100_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Self_attention_v101_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Self_attention_v101_V_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Self_attention_v102_0_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Self_attention_v102_0_0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [Linear_layer_ds0_Pipeline_l_bias_i5_l_j4] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_bias_i5_l_j4.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds0_Pipeline_l_k3] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_k3.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds0] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.compgen.tcl 
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_Pipeline_VITIS_LOOP_291_1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_291_1.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_Pipeline_VITIS_LOOP_295_2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_295_2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_Pipeline_l_j6] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j6.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_Pipeline_l_j7] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j7.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm.compgen.tcl 
INFO-FLOW: Handling components in module [Linear_layer_ds1_Pipeline_l_bias_i10_l_j8] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_bias_i10_l_j8.compgen.tcl 
INFO-FLOW: Found component Bert_layer_urem_12ns_5ns_4_16_1.
INFO-FLOW: Append model Bert_layer_urem_12ns_5ns_4_16_1
INFO-FLOW: Found component Bert_layer_mul_mul_12ns_13ns_25_4_1.
INFO-FLOW: Append model Bert_layer_mul_mul_12ns_13ns_25_4_1
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds1_Pipeline_l_k4] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_k4.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9.compgen.tcl 
INFO-FLOW: Found component Bert_layer_urem_12ns_5ns_12_16_1.
INFO-FLOW: Append model Bert_layer_urem_12ns_5ns_12_16_1
INFO-FLOW: Found component Bert_layer_mux_1212_24_1_1.
INFO-FLOW: Append model Bert_layer_mux_1212_24_1_1
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.compgen.tcl 
INFO-FLOW: Found component Bert_layer_Linear_layer_ds1_outp1_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Linear_layer_ds1_outp1_V_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pow_generic_double_s] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
INFO-FLOW: Found component Bert_layer_mul_54s_6ns_54_5_1.
INFO-FLOW: Append model Bert_layer_mul_54s_6ns_54_5_1
INFO-FLOW: Found component Bert_layer_mul_71ns_4ns_75_5_1.
INFO-FLOW: Append model Bert_layer_mul_71ns_4ns_75_5_1
INFO-FLOW: Found component Bert_layer_mul_73ns_6ns_79_5_1.
INFO-FLOW: Append model Bert_layer_mul_73ns_6ns_79_5_1
INFO-FLOW: Found component Bert_layer_mul_83ns_6ns_89_5_1.
INFO-FLOW: Append model Bert_layer_mul_83ns_6ns_89_5_1
INFO-FLOW: Found component Bert_layer_mul_92ns_6ns_98_5_1.
INFO-FLOW: Append model Bert_layer_mul_92ns_6ns_98_5_1
INFO-FLOW: Found component Bert_layer_mul_87ns_6ns_93_5_1.
INFO-FLOW: Append model Bert_layer_mul_87ns_6ns_93_5_1
INFO-FLOW: Found component Bert_layer_mul_82ns_6ns_88_5_1.
INFO-FLOW: Append model Bert_layer_mul_82ns_6ns_88_5_1
INFO-FLOW: Found component Bert_layer_mul_77ns_6ns_83_5_1.
INFO-FLOW: Append model Bert_layer_mul_77ns_6ns_83_5_1
INFO-FLOW: Found component Bert_layer_mul_12s_80ns_90_5_1.
INFO-FLOW: Append model Bert_layer_mul_12s_80ns_90_5_1
INFO-FLOW: Found component Bert_layer_mul_40ns_40ns_80_2_1.
INFO-FLOW: Append model Bert_layer_mul_40ns_40ns_80_2_1
INFO-FLOW: Found component Bert_layer_mul_77s_54ns_130_5_1.
INFO-FLOW: Append model Bert_layer_mul_77s_54ns_130_5_1
INFO-FLOW: Found component Bert_layer_mul_77s_55ns_130_5_1.
INFO-FLOW: Append model Bert_layer_mul_77s_55ns_130_5_1
INFO-FLOW: Found component Bert_layer_mul_13s_71s_71_5_1.
INFO-FLOW: Append model Bert_layer_mul_13s_71s_71_5_1
INFO-FLOW: Found component Bert_layer_mul_43ns_36ns_79_3_1.
INFO-FLOW: Append model Bert_layer_mul_43ns_36ns_79_3_1
INFO-FLOW: Found component Bert_layer_mul_49ns_44ns_93_5_1.
INFO-FLOW: Append model Bert_layer_mul_49ns_44ns_93_5_1
INFO-FLOW: Found component Bert_layer_mul_50ns_50ns_100_5_1.
INFO-FLOW: Append model Bert_layer_mul_50ns_50ns_100_5_1
INFO-FLOW: Found component Bert_layer_mac_muladd_16s_15ns_19s_31_4_1.
INFO-FLOW: Append model Bert_layer_mac_muladd_16s_15ns_19s_31_4_1
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
INFO-FLOW: Handling components in module [exp_generic_double_s] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
INFO-FLOW: Handling components in module [generic_tanh_float_s] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
INFO-FLOW: Found component Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x.
INFO-FLOW: Append model Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x
INFO-FLOW: Found component Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x.
INFO-FLOW: Append model Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x
INFO-FLOW: Found component Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x.
INFO-FLOW: Append model Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x
INFO-FLOW: Found component Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x.
INFO-FLOW: Append model Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x
INFO-FLOW: Found component Bert_layer_fpext_32ns_64_2_no_dsp_1_x.
INFO-FLOW: Append model Bert_layer_fpext_32ns_64_2_no_dsp_1_x
INFO-FLOW: Found component Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x.
INFO-FLOW: Append model Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10.compgen.tcl 
INFO-FLOW: Found component Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1.
INFO-FLOW: Append model Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1
INFO-FLOW: Found component Bert_layer_mux_1212_32_1_1.
INFO-FLOW: Append model Bert_layer_mux_1212_32_1_1
INFO-FLOW: Found component Bert_layer_mux_124_32_1_1.
INFO-FLOW: Append model Bert_layer_mux_124_32_1_1
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds2_Pipeline_l_bias_i14_l_j11] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_bias_i14_l_j11.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds2_Pipeline_l_k5] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_k5.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.compgen.tcl 
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_1_Pipeline_VITIS_LOOP_291_1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_291_1.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_1_Pipeline_VITIS_LOOP_295_2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_295_2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_1_Pipeline_l_j6] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j6.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_1_Pipeline_l_j7] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j7.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.compgen.tcl 
INFO-FLOW: Handling components in module [Bert_layer] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.tcl 
INFO-FLOW: Found component Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1.
INFO-FLOW: Append model Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: Found component Bert_layer_fpext_32ns_64_2_no_dsp_1.
INFO-FLOW: Append model Bert_layer_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: Found component Bert_layer_fptrunc_64ns_32_2_no_dsp_1.
INFO-FLOW: Append model Bert_layer_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: Found component Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1.
INFO-FLOW: Append model Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: Found component Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1.
INFO-FLOW: Append model Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1
INFO-FLOW: Found component Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component Bert_layer_v265_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_v265_V_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_v268_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_v268_V_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_v270_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_v270_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_v272_0_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_v272_0_0_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_v273_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_v273_V_RAM_AUTO_1R1W
INFO-FLOW: Append model Linear_layer_qkv_Pipeline_l_bias_i_l_j
INFO-FLOW: Append model Linear_layer_qkv_Pipeline_l_k
INFO-FLOW: Append model Linear_layer_qkv
INFO-FLOW: Append model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s
INFO-FLOW: Append model Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2
INFO-FLOW: Append model Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1
INFO-FLOW: Append model Attention_layer_Pipeline_l_norm_i2_l_j1
INFO-FLOW: Append model Attention_layer
INFO-FLOW: Append model Self_attention_Pipeline_VITIS_LOOP_107_1
INFO-FLOW: Append model Self_attention_Pipeline_l_j2
INFO-FLOW: Append model Self_attention_Pipeline_l_update_i4_l_j3
INFO-FLOW: Append model Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2
INFO-FLOW: Append model Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2
INFO-FLOW: Append model Context_layer
INFO-FLOW: Append model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m
INFO-FLOW: Append model Self_attention
INFO-FLOW: Append model Linear_layer_ds0_Pipeline_l_bias_i5_l_j4
INFO-FLOW: Append model Linear_layer_ds0_Pipeline_l_k3
INFO-FLOW: Append model Linear_layer_ds0
INFO-FLOW: Append model Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5
INFO-FLOW: Append model Layer_norm_Pipeline_VITIS_LOOP_291_1
INFO-FLOW: Append model Layer_norm_Pipeline_VITIS_LOOP_295_2
INFO-FLOW: Append model Layer_norm_Pipeline_l_j6
INFO-FLOW: Append model Layer_norm_Pipeline_l_j7
INFO-FLOW: Append model Layer_norm
INFO-FLOW: Append model Linear_layer_ds1_Pipeline_l_bias_i10_l_j8
INFO-FLOW: Append model Linear_layer_ds1_Pipeline_l_k4
INFO-FLOW: Append model Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9
INFO-FLOW: Append model Linear_layer_ds1
INFO-FLOW: Append model pow_generic_double_s
INFO-FLOW: Append model exp_generic_double_s
INFO-FLOW: Append model generic_tanh_float_s
INFO-FLOW: Append model Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10
INFO-FLOW: Append model Linear_layer_ds2_Pipeline_l_bias_i14_l_j11
INFO-FLOW: Append model Linear_layer_ds2_Pipeline_l_k5
INFO-FLOW: Append model Linear_layer_ds2
INFO-FLOW: Append model Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12
INFO-FLOW: Append model Layer_norm_1_Pipeline_VITIS_LOOP_291_1
INFO-FLOW: Append model Layer_norm_1_Pipeline_VITIS_LOOP_295_2
INFO-FLOW: Append model Layer_norm_1_Pipeline_l_j6
INFO-FLOW: Append model Layer_norm_1_Pipeline_l_j7
INFO-FLOW: Append model Layer_norm_1
INFO-FLOW: Append model Bert_layer
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Bert_layer_urem_10ns_5ns_4_14_1 Bert_layer_mul_mul_10ns_11ns_21_4_1 Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_mul_40s_40s_72_2_1 Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_urem_10ns_5ns_10_14_1 Bert_layer_mux_1210_24_1_1 Bert_layer_mux_124_24_1_1 Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_mux_42_24_1_1 Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_Attention_layer_outp_V_RAM_AUTO_1R1W Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1 Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W Bert_layer_Self_attention_Q_h_V_RAM_AUTO_1R1W Bert_layer_Self_attention_v100_RAM_AUTO_1R1W Bert_layer_Self_attention_v101_V_RAM_AUTO_1R1W Bert_layer_Self_attention_v102_0_0_RAM_AUTO_1R1W Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_urem_12ns_5ns_4_16_1 Bert_layer_mul_mul_12ns_13ns_25_4_1 Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_urem_12ns_5ns_12_16_1 Bert_layer_mux_1212_24_1_1 Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_Linear_layer_ds1_outp1_V_RAM_AUTO_1R1W Bert_layer_mul_54s_6ns_54_5_1 Bert_layer_mul_71ns_4ns_75_5_1 Bert_layer_mul_73ns_6ns_79_5_1 Bert_layer_mul_83ns_6ns_89_5_1 Bert_layer_mul_92ns_6ns_98_5_1 Bert_layer_mul_87ns_6ns_93_5_1 Bert_layer_mul_82ns_6ns_88_5_1 Bert_layer_mul_77ns_6ns_83_5_1 Bert_layer_mul_12s_80ns_90_5_1 Bert_layer_mul_40ns_40ns_80_2_1 Bert_layer_mul_77s_54ns_130_5_1 Bert_layer_mul_77s_55ns_130_5_1 Bert_layer_mul_13s_71s_71_5_1 Bert_layer_mul_43ns_36ns_79_3_1 Bert_layer_mul_49ns_44ns_93_5_1 Bert_layer_mul_50ns_50ns_100_5_1 Bert_layer_mac_muladd_16s_15ns_19s_31_4_1 Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6 Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1 Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x Bert_layer_fpext_32ns_64_2_no_dsp_1_x Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1 Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1 Bert_layer_mux_1212_32_1_1 Bert_layer_mux_124_32_1_1 Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1 Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1 Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1 Bert_layer_fpext_32ns_64_2_no_dsp_1 Bert_layer_fptrunc_64ns_32_2_no_dsp_1 Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1 Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1 Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1 Bert_layer_v265_V_RAM_AUTO_1R1W Bert_layer_v268_V_RAM_AUTO_1R1W Bert_layer_v270_RAM_AUTO_1R1W Bert_layer_v272_0_0_RAM_AUTO_1R1W Bert_layer_v273_V_RAM_AUTO_1R1W Linear_layer_qkv_Pipeline_l_bias_i_l_j Linear_layer_qkv_Pipeline_l_k Linear_layer_qkv Self_attention_Pipeline_l_mh_separate_i_s_l_j_s Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1 Attention_layer_Pipeline_l_norm_i2_l_j1 Attention_layer Self_attention_Pipeline_VITIS_LOOP_107_1 Self_attention_Pipeline_l_j2 Self_attention_Pipeline_l_update_i4_l_j3 Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2 Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2 Context_layer Self_attention_Pipeline_l_mh_merge_i_m_l_j_m Self_attention Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 Linear_layer_ds0_Pipeline_l_k3 Linear_layer_ds0 Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 Layer_norm_Pipeline_VITIS_LOOP_291_1 Layer_norm_Pipeline_VITIS_LOOP_295_2 Layer_norm_Pipeline_l_j6 Layer_norm_Pipeline_l_j7 Layer_norm Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 Linear_layer_ds1_Pipeline_l_k4 Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9 Linear_layer_ds1 pow_generic_double_s exp_generic_double_s generic_tanh_float_s Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10 Linear_layer_ds2_Pipeline_l_bias_i14_l_j11 Linear_layer_ds2_Pipeline_l_k5 Linear_layer_ds2 Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12 Layer_norm_1_Pipeline_VITIS_LOOP_291_1 Layer_norm_1_Pipeline_VITIS_LOOP_295_2 Layer_norm_1_Pipeline_l_j6 Layer_norm_1_Pipeline_l_j7 Layer_norm_1 Bert_layer
INFO-FLOW: Generating /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model Bert_layer_urem_10ns_5ns_4_14_1
INFO-FLOW: To file: write model Bert_layer_mul_mul_10ns_11ns_21_4_1
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_mul_40s_40s_72_2_1
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_urem_10ns_5ns_10_14_1
INFO-FLOW: To file: write model Bert_layer_mux_1210_24_1_1
INFO-FLOW: To file: write model Bert_layer_mux_124_24_1_1
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_mux_42_24_1_1
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_Attention_layer_outp_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Self_attention_Q_h_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Self_attention_v100_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Self_attention_v101_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Self_attention_v102_0_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_urem_12ns_5ns_4_16_1
INFO-FLOW: To file: write model Bert_layer_mul_mul_12ns_13ns_25_4_1
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_urem_12ns_5ns_12_16_1
INFO-FLOW: To file: write model Bert_layer_mux_1212_24_1_1
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_Linear_layer_ds1_outp1_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_mul_54s_6ns_54_5_1
INFO-FLOW: To file: write model Bert_layer_mul_71ns_4ns_75_5_1
INFO-FLOW: To file: write model Bert_layer_mul_73ns_6ns_79_5_1
INFO-FLOW: To file: write model Bert_layer_mul_83ns_6ns_89_5_1
INFO-FLOW: To file: write model Bert_layer_mul_92ns_6ns_98_5_1
INFO-FLOW: To file: write model Bert_layer_mul_87ns_6ns_93_5_1
INFO-FLOW: To file: write model Bert_layer_mul_82ns_6ns_88_5_1
INFO-FLOW: To file: write model Bert_layer_mul_77ns_6ns_83_5_1
INFO-FLOW: To file: write model Bert_layer_mul_12s_80ns_90_5_1
INFO-FLOW: To file: write model Bert_layer_mul_40ns_40ns_80_2_1
INFO-FLOW: To file: write model Bert_layer_mul_77s_54ns_130_5_1
INFO-FLOW: To file: write model Bert_layer_mul_77s_55ns_130_5_1
INFO-FLOW: To file: write model Bert_layer_mul_13s_71s_71_5_1
INFO-FLOW: To file: write model Bert_layer_mul_43ns_36ns_79_3_1
INFO-FLOW: To file: write model Bert_layer_mul_49ns_44ns_93_5_1
INFO-FLOW: To file: write model Bert_layer_mul_50ns_50ns_100_5_1
INFO-FLOW: To file: write model Bert_layer_mac_muladd_16s_15ns_19s_31_4_1
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
INFO-FLOW: To file: write model Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x
INFO-FLOW: To file: write model Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x
INFO-FLOW: To file: write model Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x
INFO-FLOW: To file: write model Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x
INFO-FLOW: To file: write model Bert_layer_fpext_32ns_64_2_no_dsp_1_x
INFO-FLOW: To file: write model Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x
INFO-FLOW: To file: write model Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1
INFO-FLOW: To file: write model Bert_layer_mux_1212_32_1_1
INFO-FLOW: To file: write model Bert_layer_mux_124_32_1_1
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: To file: write model Bert_layer_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: To file: write model Bert_layer_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: To file: write model Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: To file: write model Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1
INFO-FLOW: To file: write model Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model Bert_layer_v265_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_v268_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_v270_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_v272_0_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_v273_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Linear_layer_qkv_Pipeline_l_bias_i_l_j
INFO-FLOW: To file: write model Linear_layer_qkv_Pipeline_l_k
INFO-FLOW: To file: write model Linear_layer_qkv
INFO-FLOW: To file: write model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s
INFO-FLOW: To file: write model Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2
INFO-FLOW: To file: write model Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1
INFO-FLOW: To file: write model Attention_layer_Pipeline_l_norm_i2_l_j1
INFO-FLOW: To file: write model Attention_layer
INFO-FLOW: To file: write model Self_attention_Pipeline_VITIS_LOOP_107_1
INFO-FLOW: To file: write model Self_attention_Pipeline_l_j2
INFO-FLOW: To file: write model Self_attention_Pipeline_l_update_i4_l_j3
INFO-FLOW: To file: write model Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2
INFO-FLOW: To file: write model Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2
INFO-FLOW: To file: write model Context_layer
INFO-FLOW: To file: write model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m
INFO-FLOW: To file: write model Self_attention
INFO-FLOW: To file: write model Linear_layer_ds0_Pipeline_l_bias_i5_l_j4
INFO-FLOW: To file: write model Linear_layer_ds0_Pipeline_l_k3
INFO-FLOW: To file: write model Linear_layer_ds0
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5
INFO-FLOW: To file: write model Layer_norm_Pipeline_VITIS_LOOP_291_1
INFO-FLOW: To file: write model Layer_norm_Pipeline_VITIS_LOOP_295_2
INFO-FLOW: To file: write model Layer_norm_Pipeline_l_j6
INFO-FLOW: To file: write model Layer_norm_Pipeline_l_j7
INFO-FLOW: To file: write model Layer_norm
INFO-FLOW: To file: write model Linear_layer_ds1_Pipeline_l_bias_i10_l_j8
INFO-FLOW: To file: write model Linear_layer_ds1_Pipeline_l_k4
INFO-FLOW: To file: write model Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9
INFO-FLOW: To file: write model Linear_layer_ds1
INFO-FLOW: To file: write model pow_generic_double_s
INFO-FLOW: To file: write model exp_generic_double_s
INFO-FLOW: To file: write model generic_tanh_float_s
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10
INFO-FLOW: To file: write model Linear_layer_ds2_Pipeline_l_bias_i14_l_j11
INFO-FLOW: To file: write model Linear_layer_ds2_Pipeline_l_k5
INFO-FLOW: To file: write model Linear_layer_ds2
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12
INFO-FLOW: To file: write model Layer_norm_1_Pipeline_VITIS_LOOP_291_1
INFO-FLOW: To file: write model Layer_norm_1_Pipeline_VITIS_LOOP_295_2
INFO-FLOW: To file: write model Layer_norm_1_Pipeline_l_j6
INFO-FLOW: To file: write model Layer_norm_1_Pipeline_l_j7
INFO-FLOW: To file: write model Layer_norm_1
INFO-FLOW: To file: write model Bert_layer
INFO-FLOW: Generating /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/vhdl' dstVlogDir='/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/vlog' tclDir='/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db' modelList='Bert_layer_urem_10ns_5ns_4_14_1
Bert_layer_mul_mul_10ns_11ns_21_4_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_mul_40s_40s_72_2_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_urem_10ns_5ns_10_14_1
Bert_layer_mux_1210_24_1_1
Bert_layer_mux_124_24_1_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_mux_42_24_1_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_Attention_layer_outp_V_RAM_AUTO_1R1W
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W
Bert_layer_Self_attention_Q_h_V_RAM_AUTO_1R1W
Bert_layer_Self_attention_v100_RAM_AUTO_1R1W
Bert_layer_Self_attention_v101_V_RAM_AUTO_1R1W
Bert_layer_Self_attention_v102_0_0_RAM_AUTO_1R1W
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_urem_12ns_5ns_4_16_1
Bert_layer_mul_mul_12ns_13ns_25_4_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_urem_12ns_5ns_12_16_1
Bert_layer_mux_1212_24_1_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_Linear_layer_ds1_outp1_V_RAM_AUTO_1R1W
Bert_layer_mul_54s_6ns_54_5_1
Bert_layer_mul_71ns_4ns_75_5_1
Bert_layer_mul_73ns_6ns_79_5_1
Bert_layer_mul_83ns_6ns_89_5_1
Bert_layer_mul_92ns_6ns_98_5_1
Bert_layer_mul_87ns_6ns_93_5_1
Bert_layer_mul_82ns_6ns_88_5_1
Bert_layer_mul_77ns_6ns_83_5_1
Bert_layer_mul_12s_80ns_90_5_1
Bert_layer_mul_40ns_40ns_80_2_1
Bert_layer_mul_77s_54ns_130_5_1
Bert_layer_mul_77s_55ns_130_5_1
Bert_layer_mul_13s_71s_71_5_1
Bert_layer_mul_43ns_36ns_79_3_1
Bert_layer_mul_49ns_44ns_93_5_1
Bert_layer_mul_50ns_50ns_100_5_1
Bert_layer_mac_muladd_16s_15ns_19s_31_4_1
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x
Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1
Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x
Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x
Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x
Bert_layer_fpext_32ns_64_2_no_dsp_1_x
Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1
Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x
Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1
Bert_layer_mux_1212_32_1_1
Bert_layer_mux_124_32_1_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1
Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1
Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1
Bert_layer_fpext_32ns_64_2_no_dsp_1
Bert_layer_fptrunc_64ns_32_2_no_dsp_1
Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1
Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1
Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1
Bert_layer_v265_V_RAM_AUTO_1R1W
Bert_layer_v268_V_RAM_AUTO_1R1W
Bert_layer_v270_RAM_AUTO_1R1W
Bert_layer_v272_0_0_RAM_AUTO_1R1W
Bert_layer_v273_V_RAM_AUTO_1R1W
Linear_layer_qkv_Pipeline_l_bias_i_l_j
Linear_layer_qkv_Pipeline_l_k
Linear_layer_qkv
Self_attention_Pipeline_l_mh_separate_i_s_l_j_s
Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2
Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1
Attention_layer_Pipeline_l_norm_i2_l_j1
Attention_layer
Self_attention_Pipeline_VITIS_LOOP_107_1
Self_attention_Pipeline_l_j2
Self_attention_Pipeline_l_update_i4_l_j3
Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2
Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2
Context_layer
Self_attention_Pipeline_l_mh_merge_i_m_l_j_m
Self_attention
Linear_layer_ds0_Pipeline_l_bias_i5_l_j4
Linear_layer_ds0_Pipeline_l_k3
Linear_layer_ds0
Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5
Layer_norm_Pipeline_VITIS_LOOP_291_1
Layer_norm_Pipeline_VITIS_LOOP_295_2
Layer_norm_Pipeline_l_j6
Layer_norm_Pipeline_l_j7
Layer_norm
Linear_layer_ds1_Pipeline_l_bias_i10_l_j8
Linear_layer_ds1_Pipeline_l_k4
Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9
Linear_layer_ds1
pow_generic_double_s
exp_generic_double_s
generic_tanh_float_s
Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10
Linear_layer_ds2_Pipeline_l_bias_i14_l_j11
Linear_layer_ds2_Pipeline_l_k5
Linear_layer_ds2
Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12
Layer_norm_1_Pipeline_VITIS_LOOP_291_1
Layer_norm_1_Pipeline_VITIS_LOOP_295_2
Layer_norm_1_Pipeline_l_j6
Layer_norm_1_Pipeline_l_j7
Layer_norm_1
Bert_layer
' expOnly='0'
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i_l_j.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_k.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_norm_i2_l_j1.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Attention_layer_outp_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_107_1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i4_l_j3.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Context_layer.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_Q_h_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_v100_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_v101_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_v102_0_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.25 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_bias_i5_l_j4.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_k3.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_291_1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_295_2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j6.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j7.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_bias_i10_l_j8.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_k4.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Linear_layer_ds1_outp1_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 1.17 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_bias_i14_l_j11.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_k5.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_291_1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_295_2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j6.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j7.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v265_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v268_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v270_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v272_0_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v273_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.25 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 15.08 seconds. CPU system time: 0.53 seconds. Elapsed time: 18.58 seconds; current allocated memory: 2.649 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='Bert_layer_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name Context_layer
INFO-FLOW: Done: create_csynth_xml bind info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute         get_config_op mul -impl 
Execute         get_config_op mul -latency 
Execute         get_config_op mul -precision 
Execute         get_config_op add -impl 
Execute         get_config_op add -latency 
Execute         get_config_op add -precision 
Execute         get_config_op sub -impl 
Execute         get_config_op sub -latency 
Execute         get_config_op sub -precision 
Execute         get_config_op fadd -impl 
Execute         get_config_op fadd -latency 
Execute         get_config_op fadd -precision 
Execute         get_config_op fsub -impl 
Execute         get_config_op fsub -latency 
Execute         get_config_op fsub -precision 
Execute         get_config_op fdiv -impl 
Execute         get_config_op fdiv -latency 
Execute         get_config_op fdiv -precision 
Execute         get_config_op fexp -impl 
Execute         get_config_op fexp -latency 
Execute         get_config_op fexp -precision 
Execute         get_config_op flog -impl 
Execute         get_config_op flog -latency 
Execute         get_config_op flog -precision 
Execute         get_config_op fmul -impl 
Execute         get_config_op fmul -latency 
Execute         get_config_op fmul -precision 
Execute         get_config_op frsqrt -impl 
Execute         get_config_op frsqrt -latency 
Execute         get_config_op frsqrt -precision 
Execute         get_config_op frecip -impl 
Execute         get_config_op frecip -latency 
Execute         get_config_op frecip -precision 
Execute         get_config_op fsqrt -impl 
Execute         get_config_op fsqrt -latency 
Execute         get_config_op fsqrt -precision 
Execute         get_config_op dadd -impl 
Execute         get_config_op dadd -latency 
Execute         get_config_op dadd -precision 
Execute         get_config_op dsub -impl 
Execute         get_config_op dsub -latency 
Execute         get_config_op dsub -precision 
Execute         get_config_op ddiv -impl 
Execute         get_config_op ddiv -latency 
Execute         get_config_op ddiv -precision 
Execute         get_config_op dexp -impl 
Execute         get_config_op dexp -latency 
Execute         get_config_op dexp -precision 
Execute         get_config_op dlog -impl 
Execute         get_config_op dlog -latency 
Execute         get_config_op dlog -precision 
Execute         get_config_op dmul -impl 
Execute         get_config_op dmul -latency 
Execute         get_config_op dmul -precision 
Execute         get_config_op drsqrt -impl 
Execute         get_config_op drsqrt -latency 
Execute         get_config_op drsqrt -precision 
Execute         get_config_op drecip -impl 
Execute         get_config_op drecip -latency 
Execute         get_config_op drecip -precision 
Execute         get_config_op dsqrt -impl 
Execute         get_config_op dsqrt -latency 
Execute         get_config_op dsqrt -precision 
Execute         get_config_op hadd -impl 
Execute         get_config_op hadd -latency 
Execute         get_config_op hadd -precision 
Execute         get_config_op hsub -impl 
Execute         get_config_op hsub -latency 
Execute         get_config_op hsub -precision 
Execute         get_config_op hdiv -impl 
Execute         get_config_op hdiv -latency 
Execute         get_config_op hdiv -precision 
Execute         get_config_op hmul -impl 
Execute         get_config_op hmul -latency 
Execute         get_config_op hmul -precision 
Execute         get_config_op hsqrt -impl 
Execute         get_config_op hsqrt -latency 
Execute         get_config_op hsqrt -precision 
Execute         get_config_op facc -impl 
Execute         get_config_op facc -latency 
Execute         get_config_op facc -precision 
Execute         get_config_op fmacc -impl 
Execute         get_config_op fmacc -latency 
Execute         get_config_op fmacc -precision 
Execute         get_config_op fmadd -impl 
Execute         get_config_op fmadd -latency 
Execute         get_config_op fmadd -precision 
Execute         get_config_storage fifo -auto_srl_max_bits 
Execute         get_config_storage fifo -auto_srl_max_depth 
Execute         get_config_storage fifo -impl 
Execute         get_solution -flow_target 
Execute         get_config_array_partition -complete_threshold 
Execute         get_config_array_partition -throughput_driven 
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -ignore_long_run_time 
Execute         get_config_compile -name_max_length 
Execute         get_config_compile -no_signed_zeros 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_compile -pipeline_style 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pre_tcl 
Execute         get_config_compile -unsafe_math_optimizations 
Execute         get_config_dataflow -default_channel 
Execute         get_config_dataflow -disable_fifo_sizing_opt 
Execute         get_config_dataflow -fifo_depth 
Execute         get_config_dataflow -override_user_fifo_depth 
Execute         get_config_dataflow -scalar_fifo_depth 
Execute         get_config_dataflow -start_fifo_depth 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_dataflow -strict_stable_sync 
Execute         get_config_dataflow -task_level_fifo_depth 
Execute         get_config_debug -directory 
Execute         get_config_debug -enable 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         get_config_export -format 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_export -ipname 
Execute         get_config_export -library 
Execute         get_config_export -output 
Execute         get_config_export -rtl 
Execute         get_config_export -taxonomy 
Execute         get_config_export -vendor 
Execute         get_config_export -version 
Execute         get_config_export -vivado_clock 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_max_timing_paths 
Execute         get_config_export -vivado_optimization_level 
Execute         get_config_export -vivado_pblock 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_export -vivado_report_level 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_interface -clock_enable 
Execute         get_config_interface -default_slave_interface 
Execute         get_config_interface -m_axi_addr64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_buffer_impl 
Execute         get_config_interface -m_axi_conservative_mode 
Execute         get_config_interface -m_axi_flush_mode 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -register_io 
Execute         get_config_interface -s_axilite_auto_restart_counter 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -s_axilite_interrupt_mode 
Execute         get_config_interface -s_axilite_mailbox 
Execute         get_config_interface -s_axilite_status_regs 
Execute         get_config_interface -s_axilite_sw_reset 
Execute         get_config_rtl -deadlock_detection 
Execute         get_config_rtl -header 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -mult_keep_attribute 
Execute         get_config_rtl -register_all_io 
Execute         get_config_rtl -register_reset_num 
Execute         get_config_rtl -reset 
Execute         get_config_rtl -reset_async 
Execute         get_config_rtl -reset_level 
Execute         get_config_schedule -enable_dsp_full_reg 
Execute         get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='Bert_layer_urem_10ns_5ns_4_14_1
Bert_layer_mul_mul_10ns_11ns_21_4_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_mul_40s_40s_72_2_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_urem_10ns_5ns_10_14_1
Bert_layer_mux_1210_24_1_1
Bert_layer_mux_124_24_1_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_mux_42_24_1_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_Attention_layer_outp_V_RAM_AUTO_1R1W
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W
Bert_layer_Self_attention_Q_h_V_RAM_AUTO_1R1W
Bert_layer_Self_attention_v100_RAM_AUTO_1R1W
Bert_layer_Self_attention_v101_V_RAM_AUTO_1R1W
Bert_layer_Self_attention_v102_0_0_RAM_AUTO_1R1W
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_urem_12ns_5ns_4_16_1
Bert_layer_mul_mul_12ns_13ns_25_4_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_urem_12ns_5ns_12_16_1
Bert_layer_mux_1212_24_1_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_Linear_layer_ds1_outp1_V_RAM_AUTO_1R1W
Bert_layer_mul_54s_6ns_54_5_1
Bert_layer_mul_71ns_4ns_75_5_1
Bert_layer_mul_73ns_6ns_79_5_1
Bert_layer_mul_83ns_6ns_89_5_1
Bert_layer_mul_92ns_6ns_98_5_1
Bert_layer_mul_87ns_6ns_93_5_1
Bert_layer_mul_82ns_6ns_88_5_1
Bert_layer_mul_77ns_6ns_83_5_1
Bert_layer_mul_12s_80ns_90_5_1
Bert_layer_mul_40ns_40ns_80_2_1
Bert_layer_mul_77s_54ns_130_5_1
Bert_layer_mul_77s_55ns_130_5_1
Bert_layer_mul_13s_71s_71_5_1
Bert_layer_mul_43ns_36ns_79_3_1
Bert_layer_mul_49ns_44ns_93_5_1
Bert_layer_mul_50ns_50ns_100_5_1
Bert_layer_mac_muladd_16s_15ns_19s_31_4_1
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x
Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1
Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x
Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x
Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x
Bert_layer_fpext_32ns_64_2_no_dsp_1_x
Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1
Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x
Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1
Bert_layer_mux_1212_32_1_1
Bert_layer_mux_124_32_1_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1
Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1
Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1
Bert_layer_fpext_32ns_64_2_no_dsp_1
Bert_layer_fptrunc_64ns_32_2_no_dsp_1
Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1
Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1
Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1
Bert_layer_v265_V_RAM_AUTO_1R1W
Bert_layer_v268_V_RAM_AUTO_1R1W
Bert_layer_v270_RAM_AUTO_1R1W
Bert_layer_v272_0_0_RAM_AUTO_1R1W
Bert_layer_v273_V_RAM_AUTO_1R1W
Linear_layer_qkv_Pipeline_l_bias_i_l_j
Linear_layer_qkv_Pipeline_l_k
Linear_layer_qkv
Self_attention_Pipeline_l_mh_separate_i_s_l_j_s
Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2
Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1
Attention_layer_Pipeline_l_norm_i2_l_j1
Attention_layer
Self_attention_Pipeline_VITIS_LOOP_107_1
Self_attention_Pipeline_l_j2
Self_attention_Pipeline_l_update_i4_l_j3
Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2
Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2
Context_layer
Self_attention_Pipeline_l_mh_merge_i_m_l_j_m
Self_attention
Linear_layer_ds0_Pipeline_l_bias_i5_l_j4
Linear_layer_ds0_Pipeline_l_k3
Linear_layer_ds0
Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5
Layer_norm_Pipeline_VITIS_LOOP_291_1
Layer_norm_Pipeline_VITIS_LOOP_295_2
Layer_norm_Pipeline_l_j6
Layer_norm_Pipeline_l_j7
Layer_norm
Linear_layer_ds1_Pipeline_l_bias_i10_l_j8
Linear_layer_ds1_Pipeline_l_k4
Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9
Linear_layer_ds1
pow_generic_double_s
exp_generic_double_s
generic_tanh_float_s
Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10
Linear_layer_ds2_Pipeline_l_bias_i14_l_j11
Linear_layer_ds2_Pipeline_l_k5
Linear_layer_ds2
Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12
Layer_norm_1_Pipeline_VITIS_LOOP_291_1
Layer_norm_1_Pipeline_VITIS_LOOP_295_2
Layer_norm_1_Pipeline_l_j6
Layer_norm_1_Pipeline_l_j7
Layer_norm_1
Bert_layer
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         get_config_export -vendor 
Execute         get_config_export -library 
Execute         get_config_export -version 
Execute         get_config_export -ipname 
Execute         get_config_export -taxonomy 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i_l_j.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_k.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_norm_i2_l_j1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Attention_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_107_1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i4_l_j3.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Context_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Self_attention.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_bias_i5_l_j4.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_k3.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_291_1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_295_2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j6.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j7.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_bias_i10_l_j8.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_k4.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_bias_i14_l_j11.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_k5.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_291_1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_295_2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j6.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j7.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/Bert_layer.constraint.tcl 
Execute         sc_get_clocks Bert_layer 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_debug -directory 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/impl/misc/Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/impl/misc/Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/impl/misc/Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/impl/misc/Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/impl/misc/Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/impl/misc/Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/impl/misc/Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/impl/misc/Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/impl/misc/Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/impl/misc/Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/impl/misc/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/impl/misc/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/impl/misc/Bert_layer_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/impl/misc/Bert_layer_fpext_32ns_64_2_no_dsp_1_x_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/impl/misc/Bert_layer_fptrunc_64ns_32_2_no_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/impl/misc/Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/impl/misc/Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa.prj/out.prj/solution1/impl/misc/Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST Bert_layer MODULE2INSTS {Bert_layer Bert_layer Linear_layer_qkv grp_Linear_layer_qkv_fu_3888 Linear_layer_qkv_Pipeline_l_bias_i_l_j grp_Linear_layer_qkv_Pipeline_l_bias_i_l_j_fu_2254 Linear_layer_qkv_Pipeline_l_k grp_Linear_layer_qkv_Pipeline_l_k_fu_2548 Self_attention grp_Self_attention_fu_4256 Self_attention_Pipeline_l_mh_separate_i_s_l_j_s grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_1066 Self_attention_Pipeline_VITIS_LOOP_107_1 grp_Self_attention_Pipeline_VITIS_LOOP_107_1_fu_1941 Attention_layer grp_Attention_layer_fu_1946 Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 grp_Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_82 Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1 grp_Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1_fu_118 Attention_layer_Pipeline_l_norm_i2_l_j1 grp_Attention_layer_Pipeline_l_norm_i2_l_j1_fu_146 Self_attention_Pipeline_l_update_i4_l_j3 grp_Self_attention_Pipeline_l_update_i4_l_j3_fu_1955 Self_attention_Pipeline_l_j2 grp_Self_attention_Pipeline_l_j2_fu_1963 Context_layer grp_Context_layer_fu_1973 Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2 grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44 Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2 grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80 Self_attention_Pipeline_l_mh_merge_i_m_l_j_m grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_1997 Linear_layer_ds0 grp_Linear_layer_ds0_fu_4704 Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 grp_Linear_layer_ds0_Pipeline_l_bias_i5_l_j4_fu_2254 Linear_layer_ds0_Pipeline_l_k3 grp_Linear_layer_ds0_Pipeline_l_k3_fu_2548 Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 grp_Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5_fu_4890 Layer_norm grp_Layer_norm_fu_5063 Layer_norm_Pipeline_VITIS_LOOP_291_1 grp_Layer_norm_Pipeline_VITIS_LOOP_291_1_fu_145 Layer_norm_Pipeline_VITIS_LOOP_295_2 grp_Layer_norm_Pipeline_VITIS_LOOP_295_2_fu_151 Layer_norm_Pipeline_l_j6 grp_Layer_norm_Pipeline_l_j6_fu_157 Layer_norm_Pipeline_l_j7 grp_Layer_norm_Pipeline_l_j7_fu_170 Linear_layer_ds1 grp_Linear_layer_ds1_fu_5084 Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 grp_Linear_layer_ds1_Pipeline_l_bias_i10_l_j8_fu_2690 Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9 grp_Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9_fu_2984 Linear_layer_ds1_Pipeline_l_k4 grp_Linear_layer_ds1_Pipeline_l_k4_fu_3420 Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10 grp_Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10_fu_5270 pow_generic_double_s grp_pow_generic_double_s_fu_2498 generic_tanh_float_s grp_generic_tanh_float_s_fu_2527 exp_generic_double_s grp_exp_generic_double_s_fu_89 Linear_layer_ds2 grp_Linear_layer_ds2_fu_5460 Linear_layer_ds2_Pipeline_l_bias_i14_l_j11 grp_Linear_layer_ds2_Pipeline_l_bias_i14_l_j11_fu_2254 Linear_layer_ds2_Pipeline_l_k5 grp_Linear_layer_ds2_Pipeline_l_k5_fu_2548 Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12 grp_Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12_fu_5646 Layer_norm_1 grp_Layer_norm_1_fu_5807 Layer_norm_1_Pipeline_VITIS_LOOP_291_1 grp_Layer_norm_1_Pipeline_VITIS_LOOP_291_1_fu_145 Layer_norm_1_Pipeline_VITIS_LOOP_295_2 grp_Layer_norm_1_Pipeline_VITIS_LOOP_295_2_fu_151 Layer_norm_1_Pipeline_l_j6 grp_Layer_norm_1_Pipeline_l_j6_fu_157 Layer_norm_1_Pipeline_l_j7 grp_Layer_norm_1_Pipeline_l_j7_fu_170} INST2MODULE {Bert_layer Bert_layer grp_Linear_layer_qkv_fu_3888 Linear_layer_qkv grp_Linear_layer_qkv_Pipeline_l_bias_i_l_j_fu_2254 Linear_layer_qkv_Pipeline_l_bias_i_l_j grp_Linear_layer_qkv_Pipeline_l_k_fu_2548 Linear_layer_qkv_Pipeline_l_k grp_Self_attention_fu_4256 Self_attention grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_1066 Self_attention_Pipeline_l_mh_separate_i_s_l_j_s grp_Self_attention_Pipeline_VITIS_LOOP_107_1_fu_1941 Self_attention_Pipeline_VITIS_LOOP_107_1 grp_Attention_layer_fu_1946 Attention_layer grp_Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_82 Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 grp_Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1_fu_118 Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1 grp_Attention_layer_Pipeline_l_norm_i2_l_j1_fu_146 Attention_layer_Pipeline_l_norm_i2_l_j1 grp_Self_attention_Pipeline_l_update_i4_l_j3_fu_1955 Self_attention_Pipeline_l_update_i4_l_j3 grp_Self_attention_Pipeline_l_j2_fu_1963 Self_attention_Pipeline_l_j2 grp_Context_layer_fu_1973 Context_layer grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44 Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2 grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80 Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2 grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_1997 Self_attention_Pipeline_l_mh_merge_i_m_l_j_m grp_Linear_layer_ds0_fu_4704 Linear_layer_ds0 grp_Linear_layer_ds0_Pipeline_l_bias_i5_l_j4_fu_2254 Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 grp_Linear_layer_ds0_Pipeline_l_k3_fu_2548 Linear_layer_ds0_Pipeline_l_k3 grp_Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5_fu_4890 Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 grp_Layer_norm_fu_5063 Layer_norm grp_Layer_norm_Pipeline_VITIS_LOOP_291_1_fu_145 Layer_norm_Pipeline_VITIS_LOOP_291_1 grp_Layer_norm_Pipeline_VITIS_LOOP_295_2_fu_151 Layer_norm_Pipeline_VITIS_LOOP_295_2 grp_Layer_norm_Pipeline_l_j6_fu_157 Layer_norm_Pipeline_l_j6 grp_Layer_norm_Pipeline_l_j7_fu_170 Layer_norm_Pipeline_l_j7 grp_Linear_layer_ds1_fu_5084 Linear_layer_ds1 grp_Linear_layer_ds1_Pipeline_l_bias_i10_l_j8_fu_2690 Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 grp_Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9_fu_2984 Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9 grp_Linear_layer_ds1_Pipeline_l_k4_fu_3420 Linear_layer_ds1_Pipeline_l_k4 grp_Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10_fu_5270 Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10 grp_pow_generic_double_s_fu_2498 pow_generic_double_s grp_generic_tanh_float_s_fu_2527 generic_tanh_float_s grp_exp_generic_double_s_fu_89 exp_generic_double_s grp_Linear_layer_ds2_fu_5460 Linear_layer_ds2 grp_Linear_layer_ds2_Pipeline_l_bias_i14_l_j11_fu_2254 Linear_layer_ds2_Pipeline_l_bias_i14_l_j11 grp_Linear_layer_ds2_Pipeline_l_k5_fu_2548 Linear_layer_ds2_Pipeline_l_k5 grp_Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12_fu_5646 Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12 grp_Layer_norm_1_fu_5807 Layer_norm_1 grp_Layer_norm_1_Pipeline_VITIS_LOOP_291_1_fu_145 Layer_norm_1_Pipeline_VITIS_LOOP_291_1 grp_Layer_norm_1_Pipeline_VITIS_LOOP_295_2_fu_151 Layer_norm_1_Pipeline_VITIS_LOOP_295_2 grp_Layer_norm_1_Pipeline_l_j6_fu_157 Layer_norm_1_Pipeline_l_j6 grp_Layer_norm_1_Pipeline_l_j7_fu_170 Layer_norm_1_Pipeline_l_j7} INSTDATA {Bert_layer {DEPTH 1 CHILDREN {grp_Linear_layer_qkv_fu_3888 grp_Self_attention_fu_4256 grp_Linear_layer_ds0_fu_4704 grp_Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5_fu_4890 grp_Layer_norm_fu_5063 grp_Linear_layer_ds1_fu_5084 grp_Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10_fu_5270 grp_Linear_layer_ds2_fu_5460 grp_Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12_fu_5646 grp_Layer_norm_1_fu_5807}} grp_Linear_layer_qkv_fu_3888 {DEPTH 2 CHILDREN {grp_Linear_layer_qkv_Pipeline_l_bias_i_l_j_fu_2254 grp_Linear_layer_qkv_Pipeline_l_k_fu_2548}} grp_Linear_layer_qkv_Pipeline_l_bias_i_l_j_fu_2254 {DEPTH 3 CHILDREN {}} grp_Linear_layer_qkv_Pipeline_l_k_fu_2548 {DEPTH 3 CHILDREN {}} grp_Self_attention_fu_4256 {DEPTH 2 CHILDREN {grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_1066 grp_Self_attention_Pipeline_VITIS_LOOP_107_1_fu_1941 grp_Attention_layer_fu_1946 grp_Self_attention_Pipeline_l_update_i4_l_j3_fu_1955 grp_Self_attention_Pipeline_l_j2_fu_1963 grp_Context_layer_fu_1973 grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_1997}} grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_1066 {DEPTH 3 CHILDREN {}} grp_Self_attention_Pipeline_VITIS_LOOP_107_1_fu_1941 {DEPTH 3 CHILDREN {}} grp_Attention_layer_fu_1946 {DEPTH 3 CHILDREN {grp_Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_82 grp_Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1_fu_118 grp_Attention_layer_Pipeline_l_norm_i2_l_j1_fu_146}} grp_Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_82 {DEPTH 4 CHILDREN {}} grp_Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1_fu_118 {DEPTH 4 CHILDREN {}} grp_Attention_layer_Pipeline_l_norm_i2_l_j1_fu_146 {DEPTH 4 CHILDREN {}} grp_Self_attention_Pipeline_l_update_i4_l_j3_fu_1955 {DEPTH 3 CHILDREN {}} grp_Self_attention_Pipeline_l_j2_fu_1963 {DEPTH 3 CHILDREN {}} grp_Context_layer_fu_1973 {DEPTH 3 CHILDREN {grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44 grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80}} grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44 {DEPTH 4 CHILDREN {}} grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80 {DEPTH 4 CHILDREN {}} grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_1997 {DEPTH 3 CHILDREN {}} grp_Linear_layer_ds0_fu_4704 {DEPTH 2 CHILDREN {grp_Linear_layer_ds0_Pipeline_l_bias_i5_l_j4_fu_2254 grp_Linear_layer_ds0_Pipeline_l_k3_fu_2548}} grp_Linear_layer_ds0_Pipeline_l_bias_i5_l_j4_fu_2254 {DEPTH 3 CHILDREN {}} grp_Linear_layer_ds0_Pipeline_l_k3_fu_2548 {DEPTH 3 CHILDREN {}} grp_Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5_fu_4890 {DEPTH 2 CHILDREN {}} grp_Layer_norm_fu_5063 {DEPTH 2 CHILDREN {grp_Layer_norm_Pipeline_VITIS_LOOP_291_1_fu_145 grp_Layer_norm_Pipeline_VITIS_LOOP_295_2_fu_151 grp_Layer_norm_Pipeline_l_j6_fu_157 grp_Layer_norm_Pipeline_l_j7_fu_170}} grp_Layer_norm_Pipeline_VITIS_LOOP_291_1_fu_145 {DEPTH 3 CHILDREN {}} grp_Layer_norm_Pipeline_VITIS_LOOP_295_2_fu_151 {DEPTH 3 CHILDREN {}} grp_Layer_norm_Pipeline_l_j6_fu_157 {DEPTH 3 CHILDREN {}} grp_Layer_norm_Pipeline_l_j7_fu_170 {DEPTH 3 CHILDREN {}} grp_Linear_layer_ds1_fu_5084 {DEPTH 2 CHILDREN {grp_Linear_layer_ds1_Pipeline_l_bias_i10_l_j8_fu_2690 grp_Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9_fu_2984 grp_Linear_layer_ds1_Pipeline_l_k4_fu_3420}} grp_Linear_layer_ds1_Pipeline_l_bias_i10_l_j8_fu_2690 {DEPTH 3 CHILDREN {}} grp_Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9_fu_2984 {DEPTH 3 CHILDREN {}} grp_Linear_layer_ds1_Pipeline_l_k4_fu_3420 {DEPTH 3 CHILDREN {}} grp_Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10_fu_5270 {DEPTH 2 CHILDREN {grp_pow_generic_double_s_fu_2498 grp_generic_tanh_float_s_fu_2527}} grp_pow_generic_double_s_fu_2498 {DEPTH 3 CHILDREN {}} grp_generic_tanh_float_s_fu_2527 {DEPTH 3 CHILDREN grp_exp_generic_double_s_fu_89} grp_exp_generic_double_s_fu_89 {DEPTH 4 CHILDREN {}} grp_Linear_layer_ds2_fu_5460 {DEPTH 2 CHILDREN {grp_Linear_layer_ds2_Pipeline_l_bias_i14_l_j11_fu_2254 grp_Linear_layer_ds2_Pipeline_l_k5_fu_2548}} grp_Linear_layer_ds2_Pipeline_l_bias_i14_l_j11_fu_2254 {DEPTH 3 CHILDREN {}} grp_Linear_layer_ds2_Pipeline_l_k5_fu_2548 {DEPTH 3 CHILDREN {}} grp_Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12_fu_5646 {DEPTH 2 CHILDREN {}} grp_Layer_norm_1_fu_5807 {DEPTH 2 CHILDREN {grp_Layer_norm_1_Pipeline_VITIS_LOOP_291_1_fu_145 grp_Layer_norm_1_Pipeline_VITIS_LOOP_295_2_fu_151 grp_Layer_norm_1_Pipeline_l_j6_fu_157 grp_Layer_norm_1_Pipeline_l_j7_fu_170}} grp_Layer_norm_1_Pipeline_VITIS_LOOP_291_1_fu_145 {DEPTH 3 CHILDREN {}} grp_Layer_norm_1_Pipeline_VITIS_LOOP_295_2_fu_151 {DEPTH 3 CHILDREN {}} grp_Layer_norm_1_Pipeline_l_j6_fu_157 {DEPTH 3 CHILDREN {}} grp_Layer_norm_1_Pipeline_l_j7_fu_170 {DEPTH 3 CHILDREN {}}} MODULEDATA {Linear_layer_qkv_Pipeline_l_bias_i_l_j {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_1_fu_2425_p2 SOURCE kernel.cpp:29 VARIABLE add_ln29_1 LOOP l_bias_i_l_j BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_2437_p2 SOURCE kernel.cpp:29 VARIABLE add_ln29 LOOP l_bias_i_l_j BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_10ns_11ns_21_4_1_U2 SOURCE kernel.cpp:33 VARIABLE mul_ln33 LOOP l_bias_i_l_j BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_2471_p2 SOURCE kernel.cpp:30 VARIABLE add_ln30 LOOP l_bias_i_l_j BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} Linear_layer_qkv_Pipeline_l_k {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_4908_p2 SOURCE kernel.cpp:37 VARIABLE add_ln37 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_4934_p2 SOURCE kernel.cpp:43 VARIABLE add_ln43 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U150 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_60 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_0_0_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U151 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_73 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_0_1_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_1 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U152 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_86 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_0_2_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_2 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U153 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_99 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_0_3_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_3 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U154 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_112 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_0_4_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_4 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U155 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_125 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_0_5_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_5 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U156 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_138 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_0_6_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_6 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U157 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_151 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_0_7_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_7 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U158 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_164 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_0_8_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_8 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U159 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_177 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_0_9_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_9 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U160 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_190 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_0_10_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_10 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U161 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_191 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_0_11_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_11 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U162 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_193 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_1_0_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_12 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U163 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_194 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_1_1_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_13 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U164 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_195 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_1_2_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_14 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U165 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_196 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_1_3_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_15 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U166 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_197 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_1_4_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_16 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U167 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_198 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_1_5_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_17 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U168 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_199 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_1_6_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_18 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U169 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_200 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_1_7_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_19 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U170 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_201 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_1_8_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_20 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U171 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_202 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_1_9_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_21 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U172 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_203 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_1_10_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_22 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U173 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_204 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_1_11_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_23 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U174 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_206 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_2_0_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_24 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U175 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_207 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_2_1_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_25 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U176 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_208 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_2_2_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_26 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U177 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_209 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_2_3_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_27 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U178 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_210 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_2_4_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_28 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U179 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_211 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_2_5_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_29 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U180 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_212 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_2_6_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_30 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U181 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_213 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_2_7_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_31 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U182 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_214 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_2_8_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_32 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U183 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_215 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_2_9_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_33 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U184 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_216 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_2_10_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_34 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U185 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_217 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_2_11_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_35 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U186 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_219 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_3_0_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_36 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U187 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_220 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_3_1_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_37 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U188 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_221 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_3_2_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_38 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U189 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_222 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_3_3_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_39 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U190 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_223 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_3_4_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_40 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U191 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_224 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_3_5_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_41 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U192 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_225 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_3_6_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_42 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U193 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_226 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_3_7_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_43 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U194 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_227 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_3_8_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_44 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U195 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_228 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_3_9_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_45 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U196 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_229 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_3_10_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_46 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U197 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_230 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_3_11_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_47 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U198 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_232 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_4_0_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_48 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U199 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_233 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_4_1_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_49 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U200 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_234 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_4_2_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_50 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U201 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_235 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_4_3_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_51 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U202 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_236 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_4_4_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_52 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U203 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_237 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_4_5_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_53 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U204 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_238 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_4_6_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_54 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U205 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_239 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_4_7_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_55 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U206 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_240 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_4_8_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_56 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U207 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_241 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_4_9_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_57 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U208 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_242 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_4_10_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_58 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U209 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_243 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_4_11_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_59 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U210 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_245 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_5_0_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_60 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U211 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_246 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_5_1_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_61 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U212 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_247 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_5_2_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_62 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U213 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_248 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_5_3_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_63 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U214 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_249 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_5_4_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_64 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U215 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_250 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_5_5_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_65 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U216 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_251 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_5_6_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_66 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U217 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_252 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_5_7_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_67 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U218 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_253 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_5_8_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_68 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U219 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_254 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_5_9_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_69 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U220 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_255 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_5_10_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_70 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U221 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_256 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_5_11_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_71 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U222 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_258 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_6_0_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_72 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U223 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_259 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_6_1_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_73 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U224 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_260 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_6_2_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_74 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U225 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_261 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_6_3_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_75 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U226 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_262 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_6_4_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_76 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U227 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_263 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_6_5_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_77 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U228 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_264 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_6_6_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_78 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U229 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_265 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_6_7_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_79 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U230 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_266 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_6_8_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_80 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U231 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_267 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_6_9_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_81 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U232 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_268 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_6_10_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_82 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U233 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_269 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_6_11_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_83 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U234 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_271 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_7_0_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_84 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U235 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_272 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_7_1_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_85 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U236 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_273 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_7_2_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_86 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U237 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_274 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_7_3_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_87 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U238 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_275 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_7_4_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_88 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U239 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_276 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_7_5_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_89 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U240 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_277 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_7_6_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_90 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U241 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_278 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_7_7_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_91 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U242 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_279 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_7_8_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_92 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U243 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_280 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_7_9_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_93 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U244 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_281 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_7_10_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_94 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U245 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_282 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_7_11_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_95 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U246 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_284 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_8_0_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_96 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U247 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_285 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_8_1_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_97 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U248 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_286 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_8_2_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_98 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U249 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_287 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_8_3_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_99 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U250 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_288 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_8_4_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_100 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U251 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_289 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_8_5_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_101 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U252 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_290 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_8_6_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_102 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U253 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_291 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_8_7_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_103 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U254 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_292 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_8_8_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_104 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U255 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_293 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_8_9_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_105 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U256 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_294 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_8_10_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_106 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U257 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_295 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_8_11_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_107 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U258 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_297 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_9_0_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_108 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U259 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_298 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_9_1_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_109 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U260 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_299 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_9_2_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_110 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U261 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_300 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_9_3_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_111 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U262 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_301 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_9_4_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_112 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U263 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_302 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_9_5_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_113 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U264 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_303 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_9_6_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_114 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U265 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_304 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_9_7_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_115 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U266 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_305 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_9_8_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_116 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U267 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_306 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_9_9_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_117 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U268 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_307 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_9_10_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_118 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U269 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_308 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_9_11_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_119 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U270 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_310 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_10_0_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_120 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U271 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_311 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_10_1_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_121 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U272 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_312 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_10_2_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_122 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U273 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_313 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_10_3_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_123 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U274 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_314 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_10_4_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_124 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U275 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_315 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_10_5_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_125 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U276 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_316 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_10_6_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_126 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U277 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_317 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_10_7_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_127 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U278 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_318 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_10_8_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_128 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U279 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_319 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_10_9_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_129 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U280 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_320 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_10_10_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_130 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U281 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_321 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_10_11_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_131 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U282 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_323 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_11_0_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_132 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U283 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_324 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_11_1_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_133 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U284 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_325 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_11_2_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_134 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U285 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_326 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_11_3_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_135 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U286 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_327 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_11_4_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_136 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U287 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_328 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_11_5_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_137 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U288 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_329 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_11_6_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_138 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U289 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_330 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_11_7_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_139 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U290 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_331 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_11_8_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_140 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U291 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_332 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_11_9_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_141 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U292 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_333 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_11_10_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_142 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U293 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_334 LOOP l_k BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v3_11_11_d0 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v19_V_143 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 576 BRAM 0 URAM 0}} Linear_layer_qkv {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_3052_p2 SOURCE kernel.cpp:36 VARIABLE add_ln36 LOOP l_gemm_j_outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln43_fu_3229_p2 SOURCE kernel.cpp:43 VARIABLE sub_ln43 LOOP l_gemm_j_outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 577 BRAM 0 URAM 0}} Self_attention_Pipeline_l_mh_separate_i_s_l_j_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_1_fu_6680_p2 SOURCE kernel.cpp:190 VARIABLE add_ln190_1 LOOP l_mh_separate_i_s_l_j_s BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_fu_7187_p2 SOURCE kernel.cpp:190 VARIABLE add_ln190 LOOP l_mh_separate_i_s_l_j_s BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_fu_8309_p2 SOURCE kernel.cpp:194 VARIABLE add_ln194 LOOP l_mh_separate_i_s_l_j_s BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_fu_6722_p2 SOURCE kernel.cpp:193 VARIABLE add_ln193 LOOP l_mh_separate_i_s_l_j_s BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_10ns_11ns_21_4_1_U818 SOURCE kernel.cpp:194 VARIABLE mul_ln194 LOOP l_mh_separate_i_s_l_j_s BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_fu_6703_p2 SOURCE kernel.cpp:191 VARIABLE add_ln191 LOOP l_mh_separate_i_s_l_j_s BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1_fu_342_p2 SOURCE kernel.cpp:64 VARIABLE add_ln64_1 LOOP VITIS_LOOP_64_1_VITIS_LOOP_65_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_354_p2 SOURCE kernel.cpp:64 VARIABLE add_ln64 LOOP VITIS_LOOP_64_1_VITIS_LOOP_65_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_438_p2 SOURCE kernel.cpp:65 VARIABLE add_ln65 LOOP VITIS_LOOP_64_1_VITIS_LOOP_65_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_1_fu_831_p2 SOURCE kernel.cpp:69 VARIABLE add_ln69_1 LOOP l_gemm_i_outer_l_j_outer1_l_k1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_fu_846_p2 SOURCE kernel.cpp:69 VARIABLE add_ln69 LOOP l_gemm_i_outer_l_j_outer1_l_k1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_892_p2 SOURCE kernel.cpp:70 VARIABLE add_ln70 LOOP l_gemm_i_outer_l_j_outer1_l_k1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_447_fu_1049_p2 SOURCE kernel.cpp:69 VARIABLE empty_447 LOOP l_gemm_i_outer_l_j_outer1_l_k1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_fu_1086_p2 SOURCE kernel.cpp:78 VARIABLE add_ln78 LOOP l_gemm_i_outer_l_j_outer1_l_k1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v43_V_fu_1570_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v43_V LOOP l_gemm_i_outer_l_j_outer1_l_k1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v43_V_1_fu_1601_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v43_V_1 LOOP l_gemm_i_outer_l_j_outer1_l_k1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v43_V_2_fu_1632_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v43_V_2 LOOP l_gemm_i_outer_l_j_outer1_l_k1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v43_V_3_fu_1663_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v43_V_3 LOOP l_gemm_i_outer_l_j_outer1_l_k1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v43_V_4_fu_1694_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v43_V_4 LOOP l_gemm_i_outer_l_j_outer1_l_k1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v43_V_5_fu_1725_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v43_V_5 LOOP l_gemm_i_outer_l_j_outer1_l_k1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v43_V_6_fu_1756_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v43_V_6 LOOP l_gemm_i_outer_l_j_outer1_l_k1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v43_V_7_fu_1787_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v43_V_7 LOOP l_gemm_i_outer_l_j_outer1_l_k1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v43_V_8_fu_1818_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v43_V_8 LOOP l_gemm_i_outer_l_j_outer1_l_k1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v43_V_9_fu_1849_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v43_V_9 LOOP l_gemm_i_outer_l_j_outer1_l_k1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v43_V_10_fu_1880_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v43_V_10 LOOP l_gemm_i_outer_l_j_outer1_l_k1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v43_V_11_fu_1911_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v43_V_11 LOOP l_gemm_i_outer_l_j_outer1_l_k1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v43_V_12_fu_1942_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v43_V_12 LOOP l_gemm_i_outer_l_j_outer1_l_k1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v43_V_13_fu_1973_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v43_V_13 LOOP l_gemm_i_outer_l_j_outer1_l_k1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v43_V_14_fu_2004_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v43_V_14 LOOP l_gemm_i_outer_l_j_outer1_l_k1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v43_V_15_fu_2035_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v43_V_15 LOOP l_gemm_i_outer_l_j_outer1_l_k1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_920_p2 SOURCE kernel.cpp:71 VARIABLE add_ln71 LOOP l_gemm_i_outer_l_j_outer1_l_k1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_1_fu_926_p2 SOURCE kernel.cpp:70 VARIABLE add_ln70_1 LOOP l_gemm_i_outer_l_j_outer1_l_k1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Attention_layer_Pipeline_l_norm_i2_l_j1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_1_fu_406_p2 SOURCE kernel.cpp:91 VARIABLE add_ln91_1 LOOP l_norm_i2_l_j1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_418_p2 SOURCE kernel.cpp:91 VARIABLE add_ln91 LOOP l_norm_i2_l_j1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_V_fu_618_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1140 VARIABLE tmp_V LOOP l_norm_i2_l_j1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1145_fu_659_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1145 VARIABLE sub_ln1145 LOOP l_norm_i2_l_j1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lsb_index_fu_677_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1145 VARIABLE lsb_index LOOP l_norm_i2_l_j1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1148_fu_698_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1148 VARIABLE sub_ln1148 LOOP l_norm_i2_l_j1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1150_fu_744_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1150 VARIABLE add_ln1150 LOOP l_norm_i2_l_j1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1159_fu_785_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1159 VARIABLE add_ln1159 LOOP l_norm_i2_l_j1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1160_fu_800_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1160 VARIABLE sub_ln1160 LOOP l_norm_i2_l_j1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_15_fu_825_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1162 VARIABLE m_15 LOOP l_norm_i2_l_j1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_fu_474_p2 SOURCE kernel.cpp:92 VARIABLE add_ln92 LOOP l_norm_i2_l_j1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Attention_layer {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME outp_V_U SOURCE kernel.cpp:63 VARIABLE outp_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME outp_V_1_U SOURCE kernel.cpp:63 VARIABLE outp_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME outp_V_2_U SOURCE kernel.cpp:63 VARIABLE outp_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME outp_V_3_U SOURCE kernel.cpp:63 VARIABLE outp_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME outp_V_4_U SOURCE kernel.cpp:63 VARIABLE outp_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME outp_V_5_U SOURCE kernel.cpp:63 VARIABLE outp_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME outp_V_6_U SOURCE kernel.cpp:63 VARIABLE outp_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME outp_V_7_U SOURCE kernel.cpp:63 VARIABLE outp_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME outp_V_8_U SOURCE kernel.cpp:63 VARIABLE outp_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME outp_V_9_U SOURCE kernel.cpp:63 VARIABLE outp_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME outp_V_10_U SOURCE kernel.cpp:63 VARIABLE outp_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME outp_V_11_U SOURCE kernel.cpp:63 VARIABLE outp_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME outp_V_12_U SOURCE kernel.cpp:63 VARIABLE outp_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME outp_V_13_U SOURCE kernel.cpp:63 VARIABLE outp_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME outp_V_14_U SOURCE kernel.cpp:63 VARIABLE outp_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME outp_V_15_U SOURCE kernel.cpp:63 VARIABLE outp_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 0 BRAM 0 URAM 0}} Self_attention_Pipeline_VITIS_LOOP_107_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_fu_62_p2 SOURCE kernel.cpp:107 VARIABLE add_ln107 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Self_attention_Pipeline_l_j2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_130_p2 SOURCE kernel.cpp:111 VARIABLE add_ln111 LOOP l_j2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_140_p2 SOURCE kernel.cpp:113 VARIABLE add_ln113 LOOP l_j2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_10_full_dsp_1_U1362 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE v56 LOOP l_j2 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}}} AREA {DSP 7 BRAM 0 URAM 0}} Self_attention_Pipeline_l_update_i4_l_j3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln122_1_fu_185_p2 SOURCE kernel.cpp:122 VARIABLE add_ln122_1 LOOP l_update_i4_l_j3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln122_fu_197_p2 SOURCE kernel.cpp:122 VARIABLE add_ln122 LOOP l_update_i4_l_j3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_1_fu_352_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_1 LOOP l_update_i4_l_j3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_fu_365_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:610 VARIABLE F2 LOOP l_update_i4_l_j3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln616_fu_377_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616 VARIABLE add_ln616 LOOP l_update_i4_l_j3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln616_fu_383_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616 VARIABLE sub_ln616 LOOP l_update_i4_l_j3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_fu_239_p2 SOURCE kernel.cpp:123 VARIABLE add_ln123 LOOP l_update_i4_l_j3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_1_fu_350_p2 SOURCE kernel.cpp:140 VARIABLE add_ln140_1 LOOP VITIS_LOOP_140_1_VITIS_LOOP_141_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_fu_362_p2 SOURCE kernel.cpp:140 VARIABLE add_ln140 LOOP VITIS_LOOP_140_1_VITIS_LOOP_141_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_fu_446_p2 SOURCE kernel.cpp:141 VARIABLE add_ln141 LOOP VITIS_LOOP_140_1_VITIS_LOOP_141_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_1_fu_838_p2 SOURCE kernel.cpp:145 VARIABLE add_ln145_1 LOOP l_gemm_i_outer1_l_j_outer2_l_k2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_853_p2 SOURCE kernel.cpp:145 VARIABLE add_ln145 LOOP l_gemm_i_outer1_l_j_outer2_l_k2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_fu_1037_p2 SOURCE kernel.cpp:146 VARIABLE add_ln146 LOOP l_gemm_i_outer1_l_j_outer2_l_k2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_442_fu_1054_p2 SOURCE kernel.cpp:145 VARIABLE empty_442 LOOP l_gemm_i_outer1_l_j_outer2_l_k2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v86_V_fu_1604_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v86_V LOOP l_gemm_i_outer1_l_j_outer2_l_k2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v86_V_1_fu_1635_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v86_V_1 LOOP l_gemm_i_outer1_l_j_outer2_l_k2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v86_V_2_fu_1666_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v86_V_2 LOOP l_gemm_i_outer1_l_j_outer2_l_k2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v86_V_3_fu_1697_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v86_V_3 LOOP l_gemm_i_outer1_l_j_outer2_l_k2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v86_V_4_fu_1728_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v86_V_4 LOOP l_gemm_i_outer1_l_j_outer2_l_k2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v86_V_5_fu_1759_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v86_V_5 LOOP l_gemm_i_outer1_l_j_outer2_l_k2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v86_V_6_fu_1790_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v86_V_6 LOOP l_gemm_i_outer1_l_j_outer2_l_k2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v86_V_7_fu_1821_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v86_V_7 LOOP l_gemm_i_outer1_l_j_outer2_l_k2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v86_V_8_fu_1852_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v86_V_8 LOOP l_gemm_i_outer1_l_j_outer2_l_k2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v86_V_9_fu_1883_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v86_V_9 LOOP l_gemm_i_outer1_l_j_outer2_l_k2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v86_V_10_fu_1914_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v86_V_10 LOOP l_gemm_i_outer1_l_j_outer2_l_k2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v86_V_11_fu_1945_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v86_V_11 LOOP l_gemm_i_outer1_l_j_outer2_l_k2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v86_V_12_fu_1976_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v86_V_12 LOOP l_gemm_i_outer1_l_j_outer2_l_k2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v86_V_13_fu_2007_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v86_V_13 LOOP l_gemm_i_outer1_l_j_outer2_l_k2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v86_V_14_fu_2038_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v86_V_14 LOOP l_gemm_i_outer1_l_j_outer2_l_k2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v86_V_15_fu_2069_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v86_V_15 LOOP l_gemm_i_outer1_l_j_outer2_l_k2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_fu_905_p2 SOURCE kernel.cpp:147 VARIABLE add_ln147 LOOP l_gemm_i_outer1_l_j_outer2_l_k2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_1_fu_911_p2 SOURCE kernel.cpp:146 VARIABLE add_ln146_1 LOOP l_gemm_i_outer1_l_j_outer2_l_k2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Self_attention_Pipeline_l_mh_merge_i_m_l_j_m {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_1_fu_534_p2 SOURCE kernel.cpp:207 VARIABLE add_ln207_1 LOOP l_mh_merge_i_m_l_j_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_fu_546_p2 SOURCE kernel.cpp:207 VARIABLE add_ln207 LOOP l_mh_merge_i_m_l_j_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln211_fu_719_p2 SOURCE kernel.cpp:211 VARIABLE add_ln211 LOOP l_mh_merge_i_m_l_j_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_fu_630_p2 SOURCE kernel.cpp:208 VARIABLE add_ln208 LOOP l_mh_merge_i_m_l_j_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Self_attention {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_sumRow_U SOURCE kernel.cpp:106 VARIABLE inp_sumRow LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME Q_h_V_U SOURCE kernel.cpp:187 VARIABLE Q_h_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME Q_h_V_1_U SOURCE kernel.cpp:187 VARIABLE Q_h_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME K_h_V_U SOURCE kernel.cpp:188 VARIABLE K_h_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME K_h_V_1_U SOURCE kernel.cpp:188 VARIABLE K_h_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME V_h_V_U SOURCE kernel.cpp:189 VARIABLE V_h_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME V_h_V_1_U SOURCE kernel.cpp:189 VARIABLE V_h_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v100_U SOURCE kernel.cpp:201 VARIABLE v100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v101_V_U SOURCE kernel.cpp:203 VARIABLE v101_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v101_V_1_U SOURCE kernel.cpp:203 VARIABLE v101_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v102_0_0_U SOURCE {} VARIABLE v102_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v102_0_1_U SOURCE {} VARIABLE v102_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v102_0_2_U SOURCE {} VARIABLE v102_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v102_0_3_U SOURCE {} VARIABLE v102_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v102_1_0_U SOURCE {} VARIABLE v102_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v102_1_1_U SOURCE {} VARIABLE v102_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v102_1_2_U SOURCE {} VARIABLE v102_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v102_1_3_U SOURCE {} VARIABLE v102_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v102_2_0_U SOURCE {} VARIABLE v102_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v102_2_1_U SOURCE {} VARIABLE v102_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v102_2_2_U SOURCE {} VARIABLE v102_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v102_2_3_U SOURCE {} VARIABLE v102_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v102_3_0_U SOURCE {} VARIABLE v102_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v102_3_1_U SOURCE {} VARIABLE v102_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v102_3_2_U SOURCE {} VARIABLE v102_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v102_3_3_U SOURCE {} VARIABLE v102_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_fu_2056_p2 SOURCE kernel.cpp:186 VARIABLE add_ln186 LOOP l_S_h_0_h BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_fu_2077_p2 SOURCE kernel.cpp:110 VARIABLE add_ln110 LOOP l_exp_sum_i3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_fu_2112_p2 SOURCE kernel.cpp:113 VARIABLE sub_ln113 LOOP l_exp_sum_i3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 8 BRAM 50 URAM 0}} Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln230_1_fu_2425_p2 SOURCE kernel.cpp:230 VARIABLE add_ln230_1 LOOP l_bias_i5_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln230_fu_2437_p2 SOURCE kernel.cpp:230 VARIABLE add_ln230 LOOP l_bias_i5_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_10ns_11ns_21_4_1_U1967 SOURCE kernel.cpp:234 VARIABLE mul_ln234 LOOP l_bias_i5_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_fu_2471_p2 SOURCE kernel.cpp:231 VARIABLE add_ln231 LOOP l_bias_i5_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} Linear_layer_ds0_Pipeline_l_k3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln238_fu_4908_p2 SOURCE kernel.cpp:238 VARIABLE add_ln238 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_fu_4934_p2 SOURCE kernel.cpp:244 VARIABLE add_ln244 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_fu_7967_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_1_fu_7973_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_1 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_2_fu_7979_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_2 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_3_fu_7985_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_3 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_4_fu_7991_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_4 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_5_fu_7997_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_5 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_6_fu_8003_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_6 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_7_fu_8009_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_7 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_8_fu_8015_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_8 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_9_fu_8021_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_9 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_10_fu_8027_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_10 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_11_fu_8033_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_11 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_12_fu_8039_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_12 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_13_fu_8045_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_13 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_14_fu_8051_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_14 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_15_fu_8057_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_15 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_16_fu_8063_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_16 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_17_fu_8069_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_17 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_18_fu_8075_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_18 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_19_fu_8081_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_19 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_20_fu_8087_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_20 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_21_fu_8093_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_21 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_22_fu_8099_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_22 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_23_fu_8105_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_23 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_24_fu_8111_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_24 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_25_fu_8117_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_25 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_26_fu_8123_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_26 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_27_fu_8129_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_27 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_28_fu_8135_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_28 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_29_fu_8141_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_29 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_30_fu_8147_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_30 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_31_fu_8153_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_31 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_32_fu_8159_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_32 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_33_fu_8165_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_33 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_34_fu_8171_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_34 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_35_fu_8177_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_35 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_36_fu_8183_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_36 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_37_fu_8189_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_37 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_38_fu_8195_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_38 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_39_fu_8201_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_39 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_40_fu_8207_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_40 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_41_fu_8213_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_41 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_42_fu_8219_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_42 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_43_fu_8225_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_43 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_44_fu_8231_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_44 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_45_fu_8237_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_45 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_46_fu_8243_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_46 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_47_fu_8249_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_47 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_48_fu_8255_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_48 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_49_fu_8261_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_49 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_50_fu_8267_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_50 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_51_fu_8273_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_51 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_52_fu_8279_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_52 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_53_fu_8285_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_53 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_54_fu_8291_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_54 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_55_fu_8297_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_55 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_56_fu_8303_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_56 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_57_fu_8309_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_57 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_58_fu_8315_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_58 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_59_fu_8321_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_59 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_60_fu_8327_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_60 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_61_fu_8333_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_61 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_62_fu_8339_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_62 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_63_fu_8345_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_63 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_64_fu_8351_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_64 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_65_fu_8357_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_65 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_66_fu_8363_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_66 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_67_fu_8369_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_67 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_68_fu_8375_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_68 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_69_fu_8381_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_69 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_70_fu_8387_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_70 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_71_fu_8393_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_71 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_72_fu_8399_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_72 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_73_fu_8405_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_73 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_74_fu_8411_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_74 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_75_fu_8417_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_75 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_76_fu_8423_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_76 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_77_fu_8429_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_77 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_78_fu_8435_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_78 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_79_fu_8441_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_79 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_80_fu_8447_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_80 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_81_fu_8453_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_81 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_82_fu_8459_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_82 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_83_fu_8465_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_83 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_84_fu_8471_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_84 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_85_fu_8477_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_85 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_86_fu_8483_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_86 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_87_fu_8489_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_87 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_88_fu_8495_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_88 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_89_fu_8501_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_89 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_90_fu_8507_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_90 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_91_fu_8513_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_91 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_92_fu_8519_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_92 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_93_fu_8525_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_93 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_94_fu_8531_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_94 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_95_fu_8537_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_95 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_96_fu_8543_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_96 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_97_fu_8549_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_97 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_98_fu_8555_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_98 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_99_fu_8561_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_99 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_100_fu_8567_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_100 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_101_fu_8573_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_101 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_102_fu_8579_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_102 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_103_fu_8585_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_103 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_104_fu_8591_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_104 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_105_fu_8597_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_105 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_106_fu_8603_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_106 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_107_fu_8609_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_107 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_108_fu_8615_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_108 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_109_fu_8621_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_109 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_110_fu_8627_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_110 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_111_fu_8633_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_111 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_112_fu_8639_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_112 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_113_fu_8645_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_113 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_114_fu_8651_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_114 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_115_fu_8657_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_115 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_116_fu_8663_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_116 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_117_fu_8669_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_117 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_118_fu_8675_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_118 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_119_fu_8681_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_119 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_120_fu_8687_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_120 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_121_fu_8693_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_121 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_122_fu_8699_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_122 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_123_fu_8705_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_123 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_124_fu_8711_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_124 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_125_fu_8717_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_125 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_126_fu_8723_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_126 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_127_fu_8729_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_127 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_128_fu_8735_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_128 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_129_fu_8741_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_129 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_130_fu_8747_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_130 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_131_fu_8753_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_131 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_132_fu_8759_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_132 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_133_fu_8765_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_133 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_134_fu_8771_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_134 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_135_fu_8777_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_135 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_136_fu_8783_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_136 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_137_fu_8789_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_137 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_138_fu_8795_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_138 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_139_fu_8801_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_139 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_140_fu_8807_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_140 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_141_fu_8813_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_141 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_142_fu_8819_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_142 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v125_V_143_fu_8825_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v125_V_143 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_ds0 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln237_fu_3052_p2 SOURCE kernel.cpp:237 VARIABLE add_ln237 LOOP l_gemm_j_outer3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln244_fu_3229_p2 SOURCE kernel.cpp:244 VARIABLE sub_ln244 LOOP l_gemm_j_outer3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 1 BRAM 0 URAM 0}} Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln268_1_fu_2513_p2 SOURCE kernel.cpp:268 VARIABLE add_ln268_1 LOOP l_S_i_j_0_i7_l_j5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln268_fu_2736_p2 SOURCE kernel.cpp:268 VARIABLE add_ln268 LOOP l_S_i_j_0_i7_l_j5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_10ns_11ns_21_4_1_U2899 SOURCE kernel.cpp:271 VARIABLE mul_ln271 LOOP l_S_i_j_0_i7_l_j5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v135_fu_3168_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v135 LOOP l_S_i_j_0_i7_l_j5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_V_fu_3187_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1140 VARIABLE tmp_V LOOP l_S_i_j_0_i7_l_j5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1145_fu_3228_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1145 VARIABLE sub_ln1145 LOOP l_S_i_j_0_i7_l_j5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lsb_index_fu_3246_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1145 VARIABLE lsb_index LOOP l_S_i_j_0_i7_l_j5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1148_fu_3267_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1148 VARIABLE sub_ln1148 LOOP l_S_i_j_0_i7_l_j5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1150_fu_3313_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1150 VARIABLE add_ln1150 LOOP l_S_i_j_0_i7_l_j5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1159_fu_3354_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1159 VARIABLE add_ln1159 LOOP l_S_i_j_0_i7_l_j5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_7_fu_3388_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1162 VARIABLE m_7 LOOP l_S_i_j_0_i7_l_j5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln269_fu_2542_p2 SOURCE kernel.cpp:269 VARIABLE add_ln269 LOOP l_S_i_j_0_i7_l_j5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} Layer_norm_Pipeline_VITIS_LOOP_291_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln291_fu_62_p2 SOURCE kernel.cpp:291 VARIABLE add_ln291 LOOP VITIS_LOOP_291_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_Pipeline_VITIS_LOOP_295_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln295_fu_62_p2 SOURCE kernel.cpp:295 VARIABLE add_ln295 LOOP VITIS_LOOP_295_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_Pipeline_l_j6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln300_fu_178_p2 SOURCE kernel.cpp:300 VARIABLE add_ln300 LOOP l_j6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln302_fu_188_p2 SOURCE kernel.cpp:302 VARIABLE add_ln302 LOOP l_j6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_Pipeline_l_j7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln325_fu_388_p2 SOURCE kernel.cpp:325 VARIABLE add_ln325 LOOP l_j7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln328_fu_398_p2 SOURCE kernel.cpp:328 VARIABLE add_ln328 LOOP l_j7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_3_fu_476_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_3 LOOP l_j7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_fu_489_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:610 VARIABLE F2 LOOP l_j7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln616_fu_501_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616 VARIABLE add_ln616 LOOP l_j7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln616_fu_507_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616 VARIABLE sub_ln616 LOOP l_j7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mean_U SOURCE kernel.cpp:290 VARIABLE mean LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mean2_U SOURCE kernel.cpp:294 VARIABLE mean2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME var_U SOURCE kernel.cpp:298 VARIABLE var LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln299_fu_245_p2 SOURCE kernel.cpp:299 VARIABLE add_ln299 LOOP l_mean_var_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln302_fu_285_p2 SOURCE kernel.cpp:302 VARIABLE sub_ln302 LOOP l_mean_var_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln324_fu_301_p2 SOURCE kernel.cpp:324 VARIABLE add_ln324 LOOP l_norm_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln328_fu_336_p2 SOURCE kernel.cpp:328 VARIABLE sub_ln328 LOOP l_norm_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln361_1_fu_2425_p2 SOURCE kernel.cpp:361 VARIABLE add_ln361_1 LOOP l_bias_i10_l_j8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln361_fu_2437_p2 SOURCE kernel.cpp:361 VARIABLE add_ln361 LOOP l_bias_i10_l_j8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12ns_13ns_25_4_1_U3118 SOURCE kernel.cpp:365 VARIABLE mul_ln365 LOOP l_bias_i10_l_j8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln362_fu_2471_p2 SOURCE kernel.cpp:362 VARIABLE add_ln362 LOOP l_bias_i10_l_j8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} Linear_layer_ds1_Pipeline_l_k4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln369_fu_4908_p2 SOURCE kernel.cpp:369 VARIABLE add_ln369 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln375_fu_4934_p2 SOURCE kernel.cpp:375 VARIABLE add_ln375 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_fu_7967_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_1_fu_7973_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_1 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_2_fu_7979_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_2 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_3_fu_7985_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_3 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_4_fu_7991_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_4 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_5_fu_7997_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_5 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_6_fu_8003_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_6 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_7_fu_8009_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_7 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_8_fu_8015_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_8 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_9_fu_8021_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_9 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_10_fu_8027_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_10 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_11_fu_8033_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_11 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_12_fu_8039_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_12 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_13_fu_8045_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_13 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_14_fu_8051_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_14 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_15_fu_8057_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_15 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_16_fu_8063_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_16 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_17_fu_8069_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_17 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_18_fu_8075_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_18 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_19_fu_8081_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_19 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_20_fu_8087_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_20 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_21_fu_8093_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_21 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_22_fu_8099_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_22 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_23_fu_8105_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_23 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_24_fu_8111_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_24 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_25_fu_8117_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_25 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_26_fu_8123_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_26 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_27_fu_8129_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_27 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_28_fu_8135_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_28 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_29_fu_8141_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_29 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_30_fu_8147_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_30 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_31_fu_8153_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_31 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_32_fu_8159_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_32 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_33_fu_8165_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_33 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_34_fu_8171_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_34 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_35_fu_8177_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_35 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_36_fu_8183_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_36 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_37_fu_8189_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_37 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_38_fu_8195_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_38 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_39_fu_8201_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_39 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_40_fu_8207_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_40 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_41_fu_8213_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_41 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_42_fu_8219_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_42 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_43_fu_8225_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_43 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_44_fu_8231_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_44 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_45_fu_8237_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_45 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_46_fu_8243_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_46 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_47_fu_8249_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_47 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_48_fu_8255_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_48 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_49_fu_8261_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_49 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_50_fu_8267_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_50 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_51_fu_8273_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_51 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_52_fu_8279_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_52 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_53_fu_8285_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_53 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_54_fu_8291_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_54 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_55_fu_8297_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_55 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_56_fu_8303_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_56 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_57_fu_8309_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_57 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_58_fu_8315_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_58 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_59_fu_8321_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_59 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_60_fu_8327_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_60 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_61_fu_8333_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_61 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_62_fu_8339_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_62 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_63_fu_8345_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_63 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_64_fu_8351_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_64 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_65_fu_8357_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_65 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_66_fu_8363_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_66 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_67_fu_8369_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_67 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_68_fu_8375_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_68 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_69_fu_8381_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_69 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_70_fu_8387_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_70 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_71_fu_8393_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_71 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_72_fu_8399_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_72 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_73_fu_8405_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_73 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_74_fu_8411_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_74 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_75_fu_8417_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_75 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_76_fu_8423_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_76 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_77_fu_8429_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_77 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_78_fu_8435_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_78 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_79_fu_8441_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_79 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_80_fu_8447_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_80 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_81_fu_8453_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_81 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_82_fu_8459_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_82 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_83_fu_8465_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_83 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_84_fu_8471_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_84 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_85_fu_8477_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_85 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_86_fu_8483_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_86 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_87_fu_8489_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_87 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_88_fu_8495_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_88 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_89_fu_8501_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_89 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_90_fu_8507_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_90 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_91_fu_8513_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_91 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_92_fu_8519_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_92 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_93_fu_8525_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_93 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_94_fu_8531_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_94 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_95_fu_8537_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_95 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_96_fu_8543_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_96 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_97_fu_8549_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_97 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_98_fu_8555_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_98 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_99_fu_8561_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_99 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_100_fu_8567_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_100 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_101_fu_8573_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_101 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_102_fu_8579_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_102 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_103_fu_8585_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_103 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_104_fu_8591_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_104 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_105_fu_8597_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_105 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_106_fu_8603_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_106 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_107_fu_8609_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_107 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_108_fu_8615_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_108 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_109_fu_8621_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_109 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_110_fu_8627_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_110 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_111_fu_8633_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_111 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_112_fu_8639_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_112 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_113_fu_8645_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_113 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_114_fu_8651_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_114 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_115_fu_8657_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_115 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_116_fu_8663_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_116 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_117_fu_8669_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_117 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_118_fu_8675_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_118 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_119_fu_8681_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_119 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_120_fu_8687_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_120 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_121_fu_8693_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_121 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_122_fu_8699_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_122 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_123_fu_8705_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_123 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_124_fu_8711_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_124 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_125_fu_8717_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_125 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_126_fu_8723_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_126 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_127_fu_8729_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_127 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_128_fu_8735_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_128 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_129_fu_8741_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_129 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_130_fu_8747_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_130 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_131_fu_8753_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_131 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_132_fu_8759_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_132 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_133_fu_8765_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_133 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_134_fu_8771_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_134 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_135_fu_8777_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_135 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_136_fu_8783_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_136 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_137_fu_8789_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_137 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_138_fu_8795_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_138 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_139_fu_8801_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_139 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_140_fu_8807_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_140 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_141_fu_8813_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_141 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_142_fu_8819_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_142 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v197_V_143_fu_8825_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v197_V_143 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_ds1_Pipeline_l_to_float_i12_l_j9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln387_1_fu_4482_p2 SOURCE kernel.cpp:387 VARIABLE add_ln387_1 LOOP l_to_float_i12_l_j9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln387_fu_4690_p2 SOURCE kernel.cpp:387 VARIABLE add_ln387 LOOP l_to_float_i12_l_j9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12ns_13ns_25_4_1_U3738 SOURCE kernel.cpp:390 VARIABLE mul_ln390 LOOP l_to_float_i12_l_j9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_V_fu_5102_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1140 VARIABLE tmp_V LOOP l_to_float_i12_l_j9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1145_fu_5143_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1145 VARIABLE sub_ln1145 LOOP l_to_float_i12_l_j9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lsb_index_fu_5161_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1145 VARIABLE lsb_index LOOP l_to_float_i12_l_j9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1148_fu_5182_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1148 VARIABLE sub_ln1148 LOOP l_to_float_i12_l_j9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1150_fu_5228_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1150 VARIABLE add_ln1150 LOOP l_to_float_i12_l_j9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1159_fu_5269_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1159 VARIABLE add_ln1159 LOOP l_to_float_i12_l_j9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1160_fu_5284_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1160 VARIABLE sub_ln1160 LOOP l_to_float_i12_l_j9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_3_fu_5309_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1162 VARIABLE m_3 LOOP l_to_float_i12_l_j9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_fu_4515_p2 SOURCE kernel.cpp:388 VARIABLE add_ln388 LOOP l_to_float_i12_l_j9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} Linear_layer_ds1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_U SOURCE kernel.cpp:357 VARIABLE outp1_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_1_U SOURCE kernel.cpp:357 VARIABLE outp1_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_2_U SOURCE kernel.cpp:357 VARIABLE outp1_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_3_U SOURCE kernel.cpp:357 VARIABLE outp1_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_4_U SOURCE kernel.cpp:357 VARIABLE outp1_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_5_U SOURCE kernel.cpp:357 VARIABLE outp1_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_6_U SOURCE kernel.cpp:357 VARIABLE outp1_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_7_U SOURCE kernel.cpp:357 VARIABLE outp1_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_8_U SOURCE kernel.cpp:357 VARIABLE outp1_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_9_U SOURCE kernel.cpp:357 VARIABLE outp1_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_10_U SOURCE kernel.cpp:357 VARIABLE outp1_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_11_U SOURCE kernel.cpp:357 VARIABLE outp1_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_12_U SOURCE kernel.cpp:357 VARIABLE outp1_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_13_U SOURCE kernel.cpp:357 VARIABLE outp1_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_14_U SOURCE kernel.cpp:357 VARIABLE outp1_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_15_U SOURCE kernel.cpp:357 VARIABLE outp1_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_16_U SOURCE kernel.cpp:357 VARIABLE outp1_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_17_U SOURCE kernel.cpp:357 VARIABLE outp1_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_18_U SOURCE kernel.cpp:357 VARIABLE outp1_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_19_U SOURCE kernel.cpp:357 VARIABLE outp1_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_20_U SOURCE kernel.cpp:357 VARIABLE outp1_V_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_21_U SOURCE kernel.cpp:357 VARIABLE outp1_V_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_22_U SOURCE kernel.cpp:357 VARIABLE outp1_V_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_23_U SOURCE kernel.cpp:357 VARIABLE outp1_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_24_U SOURCE kernel.cpp:357 VARIABLE outp1_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_25_U SOURCE kernel.cpp:357 VARIABLE outp1_V_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_26_U SOURCE kernel.cpp:357 VARIABLE outp1_V_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_27_U SOURCE kernel.cpp:357 VARIABLE outp1_V_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_28_U SOURCE kernel.cpp:357 VARIABLE outp1_V_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_29_U SOURCE kernel.cpp:357 VARIABLE outp1_V_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_30_U SOURCE kernel.cpp:357 VARIABLE outp1_V_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_31_U SOURCE kernel.cpp:357 VARIABLE outp1_V_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_32_U SOURCE kernel.cpp:357 VARIABLE outp1_V_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_33_U SOURCE kernel.cpp:357 VARIABLE outp1_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_34_U SOURCE kernel.cpp:357 VARIABLE outp1_V_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_35_U SOURCE kernel.cpp:357 VARIABLE outp1_V_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_36_U SOURCE kernel.cpp:357 VARIABLE outp1_V_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_37_U SOURCE kernel.cpp:357 VARIABLE outp1_V_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_38_U SOURCE kernel.cpp:357 VARIABLE outp1_V_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_39_U SOURCE kernel.cpp:357 VARIABLE outp1_V_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_40_U SOURCE kernel.cpp:357 VARIABLE outp1_V_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_41_U SOURCE kernel.cpp:357 VARIABLE outp1_V_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_42_U SOURCE kernel.cpp:357 VARIABLE outp1_V_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_43_U SOURCE kernel.cpp:357 VARIABLE outp1_V_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_44_U SOURCE kernel.cpp:357 VARIABLE outp1_V_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_45_U SOURCE kernel.cpp:357 VARIABLE outp1_V_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_46_U SOURCE kernel.cpp:357 VARIABLE outp1_V_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_47_U SOURCE kernel.cpp:357 VARIABLE outp1_V_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_48_U SOURCE kernel.cpp:357 VARIABLE outp1_V_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_49_U SOURCE kernel.cpp:357 VARIABLE outp1_V_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_50_U SOURCE kernel.cpp:357 VARIABLE outp1_V_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_51_U SOURCE kernel.cpp:357 VARIABLE outp1_V_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_52_U SOURCE kernel.cpp:357 VARIABLE outp1_V_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_53_U SOURCE kernel.cpp:357 VARIABLE outp1_V_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_54_U SOURCE kernel.cpp:357 VARIABLE outp1_V_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_55_U SOURCE kernel.cpp:357 VARIABLE outp1_V_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_56_U SOURCE kernel.cpp:357 VARIABLE outp1_V_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_57_U SOURCE kernel.cpp:357 VARIABLE outp1_V_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_58_U SOURCE kernel.cpp:357 VARIABLE outp1_V_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_59_U SOURCE kernel.cpp:357 VARIABLE outp1_V_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_60_U SOURCE kernel.cpp:357 VARIABLE outp1_V_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_61_U SOURCE kernel.cpp:357 VARIABLE outp1_V_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_62_U SOURCE kernel.cpp:357 VARIABLE outp1_V_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_63_U SOURCE kernel.cpp:357 VARIABLE outp1_V_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_64_U SOURCE kernel.cpp:357 VARIABLE outp1_V_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_65_U SOURCE kernel.cpp:357 VARIABLE outp1_V_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_66_U SOURCE kernel.cpp:357 VARIABLE outp1_V_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_67_U SOURCE kernel.cpp:357 VARIABLE outp1_V_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_68_U SOURCE kernel.cpp:357 VARIABLE outp1_V_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_69_U SOURCE kernel.cpp:357 VARIABLE outp1_V_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_70_U SOURCE kernel.cpp:357 VARIABLE outp1_V_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_71_U SOURCE kernel.cpp:357 VARIABLE outp1_V_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_72_U SOURCE kernel.cpp:357 VARIABLE outp1_V_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_73_U SOURCE kernel.cpp:357 VARIABLE outp1_V_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_74_U SOURCE kernel.cpp:357 VARIABLE outp1_V_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_75_U SOURCE kernel.cpp:357 VARIABLE outp1_V_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_76_U SOURCE kernel.cpp:357 VARIABLE outp1_V_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_77_U SOURCE kernel.cpp:357 VARIABLE outp1_V_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_78_U SOURCE kernel.cpp:357 VARIABLE outp1_V_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_79_U SOURCE kernel.cpp:357 VARIABLE outp1_V_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_80_U SOURCE kernel.cpp:357 VARIABLE outp1_V_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_81_U SOURCE kernel.cpp:357 VARIABLE outp1_V_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_82_U SOURCE kernel.cpp:357 VARIABLE outp1_V_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_83_U SOURCE kernel.cpp:357 VARIABLE outp1_V_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_84_U SOURCE kernel.cpp:357 VARIABLE outp1_V_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_85_U SOURCE kernel.cpp:357 VARIABLE outp1_V_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_86_U SOURCE kernel.cpp:357 VARIABLE outp1_V_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_87_U SOURCE kernel.cpp:357 VARIABLE outp1_V_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_88_U SOURCE kernel.cpp:357 VARIABLE outp1_V_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_89_U SOURCE kernel.cpp:357 VARIABLE outp1_V_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_90_U SOURCE kernel.cpp:357 VARIABLE outp1_V_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_91_U SOURCE kernel.cpp:357 VARIABLE outp1_V_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_92_U SOURCE kernel.cpp:357 VARIABLE outp1_V_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_93_U SOURCE kernel.cpp:357 VARIABLE outp1_V_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_94_U SOURCE kernel.cpp:357 VARIABLE outp1_V_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_95_U SOURCE kernel.cpp:357 VARIABLE outp1_V_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_96_U SOURCE kernel.cpp:357 VARIABLE outp1_V_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_97_U SOURCE kernel.cpp:357 VARIABLE outp1_V_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_98_U SOURCE kernel.cpp:357 VARIABLE outp1_V_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_99_U SOURCE kernel.cpp:357 VARIABLE outp1_V_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_100_U SOURCE kernel.cpp:357 VARIABLE outp1_V_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_101_U SOURCE kernel.cpp:357 VARIABLE outp1_V_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_102_U SOURCE kernel.cpp:357 VARIABLE outp1_V_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_103_U SOURCE kernel.cpp:357 VARIABLE outp1_V_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_104_U SOURCE kernel.cpp:357 VARIABLE outp1_V_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_105_U SOURCE kernel.cpp:357 VARIABLE outp1_V_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_106_U SOURCE kernel.cpp:357 VARIABLE outp1_V_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_107_U SOURCE kernel.cpp:357 VARIABLE outp1_V_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_108_U SOURCE kernel.cpp:357 VARIABLE outp1_V_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_109_U SOURCE kernel.cpp:357 VARIABLE outp1_V_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_110_U SOURCE kernel.cpp:357 VARIABLE outp1_V_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_111_U SOURCE kernel.cpp:357 VARIABLE outp1_V_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_112_U SOURCE kernel.cpp:357 VARIABLE outp1_V_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_113_U SOURCE kernel.cpp:357 VARIABLE outp1_V_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_114_U SOURCE kernel.cpp:357 VARIABLE outp1_V_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_115_U SOURCE kernel.cpp:357 VARIABLE outp1_V_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_116_U SOURCE kernel.cpp:357 VARIABLE outp1_V_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_117_U SOURCE kernel.cpp:357 VARIABLE outp1_V_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_118_U SOURCE kernel.cpp:357 VARIABLE outp1_V_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_119_U SOURCE kernel.cpp:357 VARIABLE outp1_V_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_120_U SOURCE kernel.cpp:357 VARIABLE outp1_V_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_121_U SOURCE kernel.cpp:357 VARIABLE outp1_V_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_122_U SOURCE kernel.cpp:357 VARIABLE outp1_V_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_123_U SOURCE kernel.cpp:357 VARIABLE outp1_V_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_124_U SOURCE kernel.cpp:357 VARIABLE outp1_V_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_125_U SOURCE kernel.cpp:357 VARIABLE outp1_V_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_126_U SOURCE kernel.cpp:357 VARIABLE outp1_V_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_127_U SOURCE kernel.cpp:357 VARIABLE outp1_V_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_128_U SOURCE kernel.cpp:357 VARIABLE outp1_V_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_129_U SOURCE kernel.cpp:357 VARIABLE outp1_V_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_130_U SOURCE kernel.cpp:357 VARIABLE outp1_V_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_131_U SOURCE kernel.cpp:357 VARIABLE outp1_V_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_132_U SOURCE kernel.cpp:357 VARIABLE outp1_V_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_133_U SOURCE kernel.cpp:357 VARIABLE outp1_V_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_134_U SOURCE kernel.cpp:357 VARIABLE outp1_V_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_135_U SOURCE kernel.cpp:357 VARIABLE outp1_V_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_136_U SOURCE kernel.cpp:357 VARIABLE outp1_V_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_137_U SOURCE kernel.cpp:357 VARIABLE outp1_V_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_138_U SOURCE kernel.cpp:357 VARIABLE outp1_V_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_139_U SOURCE kernel.cpp:357 VARIABLE outp1_V_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_140_U SOURCE kernel.cpp:357 VARIABLE outp1_V_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_141_U SOURCE kernel.cpp:357 VARIABLE outp1_V_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_142_U SOURCE kernel.cpp:357 VARIABLE outp1_V_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outp1_V_143_U SOURCE kernel.cpp:357 VARIABLE outp1_V_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln368_fu_3780_p2 SOURCE kernel.cpp:368 VARIABLE add_ln368 LOOP l_gemm_j_outer4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln375_fu_3957_p2 SOURCE kernel.cpp:375 VARIABLE sub_ln375 LOOP l_gemm_j_outer4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 2 BRAM 144 URAM 0}} pow_generic_double_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME b_exp_fu_636_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515 VARIABLE b_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME b_exp_1_fu_713_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:515 VARIABLE b_exp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_12s_80ns_90_5_1_U4351 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE Elog2_V LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_54s_6ns_54_5_1_U4343 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:838 VARIABLE mul_ln838 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_71ns_4ns_75_5_1_U4344 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_73ns_6ns_79_5_1_U4345 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_24 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_83ns_6ns_89_5_1_U4346 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_25 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_92ns_6ns_98_5_1_U4347 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_26 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_87ns_6ns_93_5_1_U4348 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_27 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_82ns_6ns_88_5_1_U4349 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_28 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_77ns_6ns_83_5_1_U4350 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_29 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_fu_1520_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1_fu_1525_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_4_fu_1490_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40ns_40ns_80_2_1_U4352 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_30 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_fu_1587_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1348 VARIABLE ret_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_77s_54ns_130_5_1_U4353 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE m_frac_l_V LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_77s_55ns_130_5_1_U4354 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE r_V_31 LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U4359 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U4359 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_18_fu_1746_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:455 VARIABLE ret_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_13s_71s_71_5_1_U4355 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_16 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME m_diff_V_fu_1787_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE m_diff_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_33_fu_1862_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_43ns_36ns_79_3_1_U4356 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_18 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_7_fu_1909_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z2P_m_1_V_fu_1918_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE exp_Z2P_m_1_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_49ns_44ns_93_5_1_U4357 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_20 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_9_fu_1986_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z1P_m_1_l_V_fu_1995_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE exp_Z1P_m_1_l_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_35_fu_2033_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_50ns_50ns_100_5_1_U4358 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_23_fu_2076_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1347_1_fu_2082_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE add_ln1347_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1347_2_fu_2088_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE add_ln1347_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_exp_V_fu_2102_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int.h:29 VARIABLE r_exp_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_exp_V_fu_2201_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:186 VARIABLE out_exp_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log0_lut_table_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log0_lut_table_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 63 BRAM 30 URAM 0}} exp_generic_double_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_exp_fu_301_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515 VARIABLE m_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME e_frac_V_1_fu_323_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE e_frac_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_fu_345_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512 VARIABLE sub_ln1512 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U4394 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_48 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U4394 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_511_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:455 VARIABLE ret_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_13s_71s_71_5_1_U4390 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_42 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME m_diff_V_fu_559_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE m_diff_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_44_fu_635_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_43ns_36ns_79_3_1_U4391 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_44 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_fu_682_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z2P_m_1_V_fu_691_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE exp_Z2P_m_1_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_49ns_44ns_93_5_1_U4392 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_45 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_12_fu_759_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z1P_m_1_l_V_fu_768_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE exp_Z1P_m_1_l_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_46_fu_806_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_50ns_50ns_100_5_1_U4393 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_49 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_41_fu_849_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1347_3_fu_855_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE add_ln1347_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1347_4_fu_861_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE add_ln1347_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_exp_V_fu_875_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int.h:29 VARIABLE r_exp_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_exp_V_fu_978_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:186 VARIABLE out_exp_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U SOURCE {} VARIABLE table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U SOURCE {} VARIABLE table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U SOURCE {} VARIABLE table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 16 BRAM 5 URAM 0}} generic_tanh_float_s {BINDINFO {{BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U4397 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:84 VARIABLE x LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_x_U4398 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:87 VARIABLE x_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_7_full_dsp_1_x_U4406 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12 VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_x_U4399 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100 VARIABLE add2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_x_U4402 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100 VARIABLE div LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U4400 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100 VARIABLE resultf_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_x_U4402 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95 VARIABLE resultf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_x_U4396 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78 VARIABLE add LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_x_U4401 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78 VARIABLE resultf LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}}} AREA {DSP 32 BRAM 5 URAM 0}} Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln406_1_fu_2611_p2 SOURCE kernel.cpp:406 VARIABLE add_ln406_1 LOOP l_S_i_j_0_i13_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln406_fu_2819_p2 SOURCE kernel.cpp:406 VARIABLE add_ln406 LOOP l_S_i_j_0_i13_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12ns_13ns_25_4_1_U4443 SOURCE kernel.cpp:409 VARIABLE mul_ln409 LOOP l_S_i_j_0_i13_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U4427 SOURCE kernel.cpp:412 VARIABLE mul10_i LOOP l_S_i_j_0_i13_l_j10 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U4428 SOURCE kernel.cpp:414 VARIABLE mul13_i LOOP l_S_i_j_0_i13_l_j10 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U4419 SOURCE kernel.cpp:417 VARIABLE v214 LOOP l_S_i_j_0_i13_l_j10 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_7_fu_3265_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_7 LOOP l_S_i_j_0_i13_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_fu_3278_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:610 VARIABLE F2 LOOP l_S_i_j_0_i13_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln616_fu_3290_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616 VARIABLE add_ln616 LOOP l_S_i_j_0_i13_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln616_fu_3296_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616 VARIABLE sub_ln616 LOOP l_S_i_j_0_i13_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_fu_2640_p2 SOURCE kernel.cpp:407 VARIABLE add_ln407 LOOP l_S_i_j_0_i13_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 121 BRAM 35 URAM 0}} Linear_layer_ds2_Pipeline_l_bias_i14_l_j11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln437_1_fu_2425_p2 SOURCE kernel.cpp:437 VARIABLE add_ln437_1 LOOP l_bias_i14_l_j11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln437_fu_2437_p2 SOURCE kernel.cpp:437 VARIABLE add_ln437 LOOP l_bias_i14_l_j11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_10ns_11ns_21_4_1_U4604 SOURCE kernel.cpp:441 VARIABLE mul_ln441 LOOP l_bias_i14_l_j11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln438_fu_2471_p2 SOURCE kernel.cpp:438 VARIABLE add_ln438 LOOP l_bias_i14_l_j11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} Linear_layer_ds2_Pipeline_l_k5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln445_fu_4908_p2 SOURCE kernel.cpp:445 VARIABLE add_ln445 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln451_fu_4934_p2 SOURCE kernel.cpp:451 VARIABLE add_ln451 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_fu_7967_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_1_fu_7973_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_1 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_2_fu_7979_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_2 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_3_fu_7985_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_3 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_4_fu_7991_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_4 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_5_fu_7997_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_5 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_6_fu_8003_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_6 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_7_fu_8009_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_7 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_8_fu_8015_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_8 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_9_fu_8021_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_9 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_10_fu_8027_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_10 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_11_fu_8033_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_11 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_12_fu_8039_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_12 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_13_fu_8045_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_13 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_14_fu_8051_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_14 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_15_fu_8057_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_15 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_16_fu_8063_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_16 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_17_fu_8069_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_17 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_18_fu_8075_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_18 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_19_fu_8081_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_19 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_20_fu_8087_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_20 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_21_fu_8093_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_21 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_22_fu_8099_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_22 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_23_fu_8105_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_23 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_24_fu_8111_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_24 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_25_fu_8117_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_25 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_26_fu_8123_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_26 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_27_fu_8129_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_27 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_28_fu_8135_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_28 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_29_fu_8141_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_29 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_30_fu_8147_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_30 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_31_fu_8153_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_31 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_32_fu_8159_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_32 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_33_fu_8165_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_33 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_34_fu_8171_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_34 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_35_fu_8177_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_35 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_36_fu_8183_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_36 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_37_fu_8189_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_37 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_38_fu_8195_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_38 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_39_fu_8201_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_39 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_40_fu_8207_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_40 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_41_fu_8213_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_41 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_42_fu_8219_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_42 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_43_fu_8225_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_43 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_44_fu_8231_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_44 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_45_fu_8237_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_45 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_46_fu_8243_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_46 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_47_fu_8249_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_47 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_48_fu_8255_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_48 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_49_fu_8261_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_49 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_50_fu_8267_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_50 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_51_fu_8273_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_51 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_52_fu_8279_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_52 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_53_fu_8285_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_53 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_54_fu_8291_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_54 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_55_fu_8297_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_55 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_56_fu_8303_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_56 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_57_fu_8309_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_57 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_58_fu_8315_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_58 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_59_fu_8321_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_59 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_60_fu_8327_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_60 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_61_fu_8333_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_61 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_62_fu_8339_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_62 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_63_fu_8345_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_63 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_64_fu_8351_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_64 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_65_fu_8357_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_65 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_66_fu_8363_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_66 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_67_fu_8369_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_67 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_68_fu_8375_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_68 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_69_fu_8381_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_69 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_70_fu_8387_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_70 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_71_fu_8393_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_71 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_72_fu_8399_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_72 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_73_fu_8405_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_73 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_74_fu_8411_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_74 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_75_fu_8417_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_75 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_76_fu_8423_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_76 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_77_fu_8429_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_77 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_78_fu_8435_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_78 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_79_fu_8441_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_79 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_80_fu_8447_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_80 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_81_fu_8453_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_81 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_82_fu_8459_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_82 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_83_fu_8465_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_83 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_84_fu_8471_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_84 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_85_fu_8477_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_85 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_86_fu_8483_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_86 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_87_fu_8489_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_87 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_88_fu_8495_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_88 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_89_fu_8501_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_89 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_90_fu_8507_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_90 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_91_fu_8513_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_91 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_92_fu_8519_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_92 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_93_fu_8525_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_93 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_94_fu_8531_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_94 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_95_fu_8537_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_95 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_96_fu_8543_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_96 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_97_fu_8549_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_97 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_98_fu_8555_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_98 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_99_fu_8561_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_99 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_100_fu_8567_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_100 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_101_fu_8573_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_101 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_102_fu_8579_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_102 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_103_fu_8585_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_103 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_104_fu_8591_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_104 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_105_fu_8597_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_105 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_106_fu_8603_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_106 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_107_fu_8609_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_107 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_108_fu_8615_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_108 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_109_fu_8621_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_109 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_110_fu_8627_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_110 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_111_fu_8633_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_111 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_112_fu_8639_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_112 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_113_fu_8645_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_113 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_114_fu_8651_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_114 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_115_fu_8657_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_115 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_116_fu_8663_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_116 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_117_fu_8669_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_117 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_118_fu_8675_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_118 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_119_fu_8681_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_119 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_120_fu_8687_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_120 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_121_fu_8693_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_121 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_122_fu_8699_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_122 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_123_fu_8705_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_123 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_124_fu_8711_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_124 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_125_fu_8717_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_125 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_126_fu_8723_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_126 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_127_fu_8729_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_127 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_128_fu_8735_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_128 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_129_fu_8741_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_129 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_130_fu_8747_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_130 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_131_fu_8753_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_131 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_132_fu_8759_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_132 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_133_fu_8765_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_133 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_134_fu_8771_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_134 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_135_fu_8777_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_135 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_136_fu_8783_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_136 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_137_fu_8789_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_137 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_138_fu_8795_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_138 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_139_fu_8801_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_139 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_140_fu_8807_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_140 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_141_fu_8813_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_141 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_142_fu_8819_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_142 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v235_V_143_fu_8825_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v235_V_143 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_ds2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln444_fu_3052_p2 SOURCE kernel.cpp:444 VARIABLE add_ln444 LOOP l_gemm_j_outer5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln451_fu_3229_p2 SOURCE kernel.cpp:451 VARIABLE sub_ln451 LOOP l_gemm_j_outer5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 1 BRAM 0 URAM 0}} Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln475_1_fu_2507_p2 SOURCE kernel.cpp:475 VARIABLE add_ln475_1 LOOP l_S_i_j_0_i16_l_j12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln475_fu_2730_p2 SOURCE kernel.cpp:475 VARIABLE add_ln475 LOOP l_S_i_j_0_i16_l_j12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_10ns_11ns_21_4_1_U5536 SOURCE kernel.cpp:478 VARIABLE mul_ln478 LOOP l_S_i_j_0_i16_l_j12 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME v245_fu_3162_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE v245 LOOP l_S_i_j_0_i16_l_j12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_V_fu_3181_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1140 VARIABLE tmp_V LOOP l_S_i_j_0_i16_l_j12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1145_fu_3222_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1145 VARIABLE sub_ln1145 LOOP l_S_i_j_0_i16_l_j12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lsb_index_fu_3240_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1145 VARIABLE lsb_index LOOP l_S_i_j_0_i16_l_j12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1148_fu_3261_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1148 VARIABLE sub_ln1148 LOOP l_S_i_j_0_i16_l_j12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1150_fu_3307_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1150 VARIABLE add_ln1150 LOOP l_S_i_j_0_i16_l_j12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1159_fu_3348_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1159 VARIABLE add_ln1159 LOOP l_S_i_j_0_i16_l_j12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_10_fu_3382_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1162 VARIABLE m_10 LOOP l_S_i_j_0_i16_l_j12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln476_fu_2536_p2 SOURCE kernel.cpp:476 VARIABLE add_ln476 LOOP l_S_i_j_0_i16_l_j12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} Layer_norm_1_Pipeline_VITIS_LOOP_291_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln291_fu_62_p2 SOURCE kernel.cpp:291 VARIABLE add_ln291 LOOP VITIS_LOOP_291_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_1_Pipeline_VITIS_LOOP_295_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln295_fu_62_p2 SOURCE kernel.cpp:295 VARIABLE add_ln295 LOOP VITIS_LOOP_295_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_1_Pipeline_l_j6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln300_fu_178_p2 SOURCE kernel.cpp:300 VARIABLE add_ln300 LOOP l_j6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln302_fu_188_p2 SOURCE kernel.cpp:302 VARIABLE add_ln302 LOOP l_j6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_1_Pipeline_l_j7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln325_fu_388_p2 SOURCE kernel.cpp:325 VARIABLE add_ln325 LOOP l_j7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln328_fu_398_p2 SOURCE kernel.cpp:328 VARIABLE add_ln328 LOOP l_j7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_5_fu_476_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_5 LOOP l_j7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_fu_489_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:610 VARIABLE F2 LOOP l_j7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln616_fu_501_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616 VARIABLE add_ln616 LOOP l_j7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln616_fu_507_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616 VARIABLE sub_ln616 LOOP l_j7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mean_U SOURCE kernel.cpp:290 VARIABLE mean LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mean2_U SOURCE kernel.cpp:294 VARIABLE mean2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME var_U SOURCE kernel.cpp:298 VARIABLE var LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln299_fu_245_p2 SOURCE kernel.cpp:299 VARIABLE add_ln299 LOOP l_mean_var_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln302_fu_285_p2 SOURCE kernel.cpp:302 VARIABLE sub_ln302 LOOP l_mean_var_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln324_fu_301_p2 SOURCE kernel.cpp:324 VARIABLE add_ln324 LOOP l_norm_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln328_fu_336_p2 SOURCE kernel.cpp:328 VARIABLE sub_ln328 LOOP l_norm_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_U SOURCE kernel.cpp:525 VARIABLE v265_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_1_U SOURCE kernel.cpp:525 VARIABLE v265_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_2_U SOURCE kernel.cpp:525 VARIABLE v265_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_3_U SOURCE kernel.cpp:525 VARIABLE v265_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_4_U SOURCE kernel.cpp:525 VARIABLE v265_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5767 SOURCE kernel.cpp:525 VARIABLE v265_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_6_U SOURCE kernel.cpp:525 VARIABLE v265_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_7_U SOURCE kernel.cpp:525 VARIABLE v265_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_8_U SOURCE kernel.cpp:525 VARIABLE v265_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5767 SOURCE kernel.cpp:525 VARIABLE v265_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_10_U SOURCE kernel.cpp:525 VARIABLE v265_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_11_U SOURCE kernel.cpp:525 VARIABLE v265_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_12_U SOURCE kernel.cpp:525 VARIABLE v265_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_13_U SOURCE kernel.cpp:525 VARIABLE v265_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_14_U SOURCE kernel.cpp:525 VARIABLE v265_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_15_U SOURCE kernel.cpp:525 VARIABLE v265_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5768 SOURCE kernel.cpp:525 VARIABLE v265_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_17_U SOURCE kernel.cpp:525 VARIABLE v265_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_18_U SOURCE kernel.cpp:525 VARIABLE v265_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_19_U SOURCE kernel.cpp:525 VARIABLE v265_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5768 SOURCE kernel.cpp:525 VARIABLE v265_V_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_21_U SOURCE kernel.cpp:525 VARIABLE v265_V_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_22_U SOURCE kernel.cpp:525 VARIABLE v265_V_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_23_U SOURCE kernel.cpp:525 VARIABLE v265_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_24_U SOURCE kernel.cpp:525 VARIABLE v265_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_25_U SOURCE kernel.cpp:525 VARIABLE v265_V_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_26_U SOURCE kernel.cpp:525 VARIABLE v265_V_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5769 SOURCE kernel.cpp:525 VARIABLE v265_V_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_28_U SOURCE kernel.cpp:525 VARIABLE v265_V_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_29_U SOURCE kernel.cpp:525 VARIABLE v265_V_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_30_U SOURCE kernel.cpp:525 VARIABLE v265_V_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5769 SOURCE kernel.cpp:525 VARIABLE v265_V_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_32_U SOURCE kernel.cpp:525 VARIABLE v265_V_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_33_U SOURCE kernel.cpp:525 VARIABLE v265_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_34_U SOURCE kernel.cpp:525 VARIABLE v265_V_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_35_U SOURCE kernel.cpp:525 VARIABLE v265_V_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_36_U SOURCE kernel.cpp:525 VARIABLE v265_V_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_37_U SOURCE kernel.cpp:525 VARIABLE v265_V_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_38_U SOURCE kernel.cpp:525 VARIABLE v265_V_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_39_U SOURCE kernel.cpp:525 VARIABLE v265_V_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_40_U SOURCE kernel.cpp:525 VARIABLE v265_V_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_41_U SOURCE kernel.cpp:525 VARIABLE v265_V_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_42_U SOURCE kernel.cpp:525 VARIABLE v265_V_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_43_U SOURCE kernel.cpp:525 VARIABLE v265_V_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_44_U SOURCE kernel.cpp:525 VARIABLE v265_V_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_45_U SOURCE kernel.cpp:525 VARIABLE v265_V_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_46_U SOURCE kernel.cpp:525 VARIABLE v265_V_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_47_U SOURCE kernel.cpp:525 VARIABLE v265_V_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_48_U SOURCE kernel.cpp:525 VARIABLE v265_V_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_49_U SOURCE kernel.cpp:525 VARIABLE v265_V_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_50_U SOURCE kernel.cpp:525 VARIABLE v265_V_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_51_U SOURCE kernel.cpp:525 VARIABLE v265_V_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_52_U SOURCE kernel.cpp:525 VARIABLE v265_V_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_53_U SOURCE kernel.cpp:525 VARIABLE v265_V_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_54_U SOURCE kernel.cpp:525 VARIABLE v265_V_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_55_U SOURCE kernel.cpp:525 VARIABLE v265_V_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_56_U SOURCE kernel.cpp:525 VARIABLE v265_V_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_57_U SOURCE kernel.cpp:525 VARIABLE v265_V_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_58_U SOURCE kernel.cpp:525 VARIABLE v265_V_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_59_U SOURCE kernel.cpp:525 VARIABLE v265_V_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_60_U SOURCE kernel.cpp:525 VARIABLE v265_V_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_61_U SOURCE kernel.cpp:525 VARIABLE v265_V_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_62_U SOURCE kernel.cpp:525 VARIABLE v265_V_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_63_U SOURCE kernel.cpp:525 VARIABLE v265_V_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_64_U SOURCE kernel.cpp:525 VARIABLE v265_V_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_65_U SOURCE kernel.cpp:525 VARIABLE v265_V_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_66_U SOURCE kernel.cpp:525 VARIABLE v265_V_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_67_U SOURCE kernel.cpp:525 VARIABLE v265_V_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_68_U SOURCE kernel.cpp:525 VARIABLE v265_V_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_69_U SOURCE kernel.cpp:525 VARIABLE v265_V_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_70_U SOURCE kernel.cpp:525 VARIABLE v265_V_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_71_U SOURCE kernel.cpp:525 VARIABLE v265_V_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_72_U SOURCE kernel.cpp:525 VARIABLE v265_V_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_73_U SOURCE kernel.cpp:525 VARIABLE v265_V_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_74_U SOURCE kernel.cpp:525 VARIABLE v265_V_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_75_U SOURCE kernel.cpp:525 VARIABLE v265_V_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_76_U SOURCE kernel.cpp:525 VARIABLE v265_V_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_77_U SOURCE kernel.cpp:525 VARIABLE v265_V_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_78_U SOURCE kernel.cpp:525 VARIABLE v265_V_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_79_U SOURCE kernel.cpp:525 VARIABLE v265_V_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_80_U SOURCE kernel.cpp:525 VARIABLE v265_V_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_81_U SOURCE kernel.cpp:525 VARIABLE v265_V_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_82_U SOURCE kernel.cpp:525 VARIABLE v265_V_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_83_U SOURCE kernel.cpp:525 VARIABLE v265_V_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_84_U SOURCE kernel.cpp:525 VARIABLE v265_V_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_85_U SOURCE kernel.cpp:525 VARIABLE v265_V_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_86_U SOURCE kernel.cpp:525 VARIABLE v265_V_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_87_U SOURCE kernel.cpp:525 VARIABLE v265_V_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_88_U SOURCE kernel.cpp:525 VARIABLE v265_V_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_89_U SOURCE kernel.cpp:525 VARIABLE v265_V_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_90_U SOURCE kernel.cpp:525 VARIABLE v265_V_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_91_U SOURCE kernel.cpp:525 VARIABLE v265_V_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_92_U SOURCE kernel.cpp:525 VARIABLE v265_V_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_93_U SOURCE kernel.cpp:525 VARIABLE v265_V_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_94_U SOURCE kernel.cpp:525 VARIABLE v265_V_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_95_U SOURCE kernel.cpp:525 VARIABLE v265_V_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_96_U SOURCE kernel.cpp:525 VARIABLE v265_V_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_97_U SOURCE kernel.cpp:525 VARIABLE v265_V_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_98_U SOURCE kernel.cpp:525 VARIABLE v265_V_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_99_U SOURCE kernel.cpp:525 VARIABLE v265_V_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_100_U SOURCE kernel.cpp:525 VARIABLE v265_V_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_101_U SOURCE kernel.cpp:525 VARIABLE v265_V_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_102_U SOURCE kernel.cpp:525 VARIABLE v265_V_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_103_U SOURCE kernel.cpp:525 VARIABLE v265_V_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_104_U SOURCE kernel.cpp:525 VARIABLE v265_V_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_105_U SOURCE kernel.cpp:525 VARIABLE v265_V_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_106_U SOURCE kernel.cpp:525 VARIABLE v265_V_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_107_U SOURCE kernel.cpp:525 VARIABLE v265_V_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_108_U SOURCE kernel.cpp:525 VARIABLE v265_V_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_109_U SOURCE kernel.cpp:525 VARIABLE v265_V_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_110_U SOURCE kernel.cpp:525 VARIABLE v265_V_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_111_U SOURCE kernel.cpp:525 VARIABLE v265_V_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_112_U SOURCE kernel.cpp:525 VARIABLE v265_V_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_113_U SOURCE kernel.cpp:525 VARIABLE v265_V_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_114_U SOURCE kernel.cpp:525 VARIABLE v265_V_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_115_U SOURCE kernel.cpp:525 VARIABLE v265_V_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_116_U SOURCE kernel.cpp:525 VARIABLE v265_V_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_117_U SOURCE kernel.cpp:525 VARIABLE v265_V_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_118_U SOURCE kernel.cpp:525 VARIABLE v265_V_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_119_U SOURCE kernel.cpp:525 VARIABLE v265_V_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_120_U SOURCE kernel.cpp:525 VARIABLE v265_V_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_121_U SOURCE kernel.cpp:525 VARIABLE v265_V_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_122_U SOURCE kernel.cpp:525 VARIABLE v265_V_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_123_U SOURCE kernel.cpp:525 VARIABLE v265_V_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_124_U SOURCE kernel.cpp:525 VARIABLE v265_V_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_125_U SOURCE kernel.cpp:525 VARIABLE v265_V_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_126_U SOURCE kernel.cpp:525 VARIABLE v265_V_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_127_U SOURCE kernel.cpp:525 VARIABLE v265_V_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_128_U SOURCE kernel.cpp:525 VARIABLE v265_V_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_129_U SOURCE kernel.cpp:525 VARIABLE v265_V_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_130_U SOURCE kernel.cpp:525 VARIABLE v265_V_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_131_U SOURCE kernel.cpp:525 VARIABLE v265_V_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_132_U SOURCE kernel.cpp:525 VARIABLE v265_V_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_133_U SOURCE kernel.cpp:525 VARIABLE v265_V_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_134_U SOURCE kernel.cpp:525 VARIABLE v265_V_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_135_U SOURCE kernel.cpp:525 VARIABLE v265_V_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_136_U SOURCE kernel.cpp:525 VARIABLE v265_V_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_137_U SOURCE kernel.cpp:525 VARIABLE v265_V_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_138_U SOURCE kernel.cpp:525 VARIABLE v265_V_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_139_U SOURCE kernel.cpp:525 VARIABLE v265_V_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_140_U SOURCE kernel.cpp:525 VARIABLE v265_V_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_141_U SOURCE kernel.cpp:525 VARIABLE v265_V_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_142_U SOURCE kernel.cpp:525 VARIABLE v265_V_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v265_V_143_U SOURCE kernel.cpp:525 VARIABLE v265_V_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_U SOURCE kernel.cpp:527 VARIABLE v266_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_1_U SOURCE kernel.cpp:527 VARIABLE v266_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_2_U SOURCE kernel.cpp:527 VARIABLE v266_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_3_U SOURCE kernel.cpp:527 VARIABLE v266_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_4_U SOURCE kernel.cpp:527 VARIABLE v266_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_5_U SOURCE kernel.cpp:527 VARIABLE v266_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_6_U SOURCE kernel.cpp:527 VARIABLE v266_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_7_U SOURCE kernel.cpp:527 VARIABLE v266_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_8_U SOURCE kernel.cpp:527 VARIABLE v266_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_9_U SOURCE kernel.cpp:527 VARIABLE v266_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_10_U SOURCE kernel.cpp:527 VARIABLE v266_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_11_U SOURCE kernel.cpp:527 VARIABLE v266_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_12_U SOURCE kernel.cpp:527 VARIABLE v266_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_13_U SOURCE kernel.cpp:527 VARIABLE v266_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_14_U SOURCE kernel.cpp:527 VARIABLE v266_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_15_U SOURCE kernel.cpp:527 VARIABLE v266_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_16_U SOURCE kernel.cpp:527 VARIABLE v266_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_17_U SOURCE kernel.cpp:527 VARIABLE v266_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_18_U SOURCE kernel.cpp:527 VARIABLE v266_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_19_U SOURCE kernel.cpp:527 VARIABLE v266_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_20_U SOURCE kernel.cpp:527 VARIABLE v266_V_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_21_U SOURCE kernel.cpp:527 VARIABLE v266_V_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_22_U SOURCE kernel.cpp:527 VARIABLE v266_V_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fpext_32ns_64_2_no_dsp_1_U5773 SOURCE kernel.cpp:527 VARIABLE v266_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5770 SOURCE kernel.cpp:527 VARIABLE v266_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_25_U SOURCE kernel.cpp:527 VARIABLE v266_V_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fptrunc_64ns_32_2_no_dsp_1_U5902 SOURCE kernel.cpp:527 VARIABLE v266_V_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_27_U SOURCE kernel.cpp:527 VARIABLE v266_V_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_28_U SOURCE kernel.cpp:527 VARIABLE v266_V_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_29_U SOURCE kernel.cpp:527 VARIABLE v266_V_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U5771 SOURCE kernel.cpp:527 VARIABLE v266_V_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_31_U SOURCE kernel.cpp:527 VARIABLE v266_V_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_32_U SOURCE kernel.cpp:527 VARIABLE v266_V_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_33_U SOURCE kernel.cpp:527 VARIABLE v266_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_34_U SOURCE kernel.cpp:527 VARIABLE v266_V_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5905 SOURCE kernel.cpp:527 VARIABLE v266_V_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_36_U SOURCE kernel.cpp:527 VARIABLE v266_V_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_37_U SOURCE kernel.cpp:527 VARIABLE v266_V_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_38_U SOURCE kernel.cpp:527 VARIABLE v266_V_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_39_U SOURCE kernel.cpp:527 VARIABLE v266_V_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_40_U SOURCE kernel.cpp:527 VARIABLE v266_V_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_41_U SOURCE kernel.cpp:527 VARIABLE v266_V_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_42_U SOURCE kernel.cpp:527 VARIABLE v266_V_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_43_U SOURCE kernel.cpp:527 VARIABLE v266_V_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_44_U SOURCE kernel.cpp:527 VARIABLE v266_V_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_45_U SOURCE kernel.cpp:527 VARIABLE v266_V_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_46_U SOURCE kernel.cpp:527 VARIABLE v266_V_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_47_U SOURCE kernel.cpp:527 VARIABLE v266_V_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_48_U SOURCE kernel.cpp:527 VARIABLE v266_V_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_49_U SOURCE kernel.cpp:527 VARIABLE v266_V_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_50_U SOURCE kernel.cpp:527 VARIABLE v266_V_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_51_U SOURCE kernel.cpp:527 VARIABLE v266_V_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_52_U SOURCE kernel.cpp:527 VARIABLE v266_V_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_53_U SOURCE kernel.cpp:527 VARIABLE v266_V_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_54_U SOURCE kernel.cpp:527 VARIABLE v266_V_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_55_U SOURCE kernel.cpp:527 VARIABLE v266_V_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_56_U SOURCE kernel.cpp:527 VARIABLE v266_V_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_57_U SOURCE kernel.cpp:527 VARIABLE v266_V_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_58_U SOURCE kernel.cpp:527 VARIABLE v266_V_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_59_U SOURCE kernel.cpp:527 VARIABLE v266_V_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_60_U SOURCE kernel.cpp:527 VARIABLE v266_V_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_61_U SOURCE kernel.cpp:527 VARIABLE v266_V_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_62_U SOURCE kernel.cpp:527 VARIABLE v266_V_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_63_U SOURCE kernel.cpp:527 VARIABLE v266_V_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_64_U SOURCE kernel.cpp:527 VARIABLE v266_V_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_65_U SOURCE kernel.cpp:527 VARIABLE v266_V_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_66_U SOURCE kernel.cpp:527 VARIABLE v266_V_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_67_U SOURCE kernel.cpp:527 VARIABLE v266_V_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_68_U SOURCE kernel.cpp:527 VARIABLE v266_V_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_69_U SOURCE kernel.cpp:527 VARIABLE v266_V_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_70_U SOURCE kernel.cpp:527 VARIABLE v266_V_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_71_U SOURCE kernel.cpp:527 VARIABLE v266_V_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_72_U SOURCE kernel.cpp:527 VARIABLE v266_V_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_73_U SOURCE kernel.cpp:527 VARIABLE v266_V_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_74_U SOURCE kernel.cpp:527 VARIABLE v266_V_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_75_U SOURCE kernel.cpp:527 VARIABLE v266_V_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_76_U SOURCE kernel.cpp:527 VARIABLE v266_V_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_77_U SOURCE kernel.cpp:527 VARIABLE v266_V_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_78_U SOURCE kernel.cpp:527 VARIABLE v266_V_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_79_U SOURCE kernel.cpp:527 VARIABLE v266_V_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_80_U SOURCE kernel.cpp:527 VARIABLE v266_V_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_81_U SOURCE kernel.cpp:527 VARIABLE v266_V_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_82_U SOURCE kernel.cpp:527 VARIABLE v266_V_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_83_U SOURCE kernel.cpp:527 VARIABLE v266_V_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_84_U SOURCE kernel.cpp:527 VARIABLE v266_V_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_85_U SOURCE kernel.cpp:527 VARIABLE v266_V_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_86_U SOURCE kernel.cpp:527 VARIABLE v266_V_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_87_U SOURCE kernel.cpp:527 VARIABLE v266_V_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_88_U SOURCE kernel.cpp:527 VARIABLE v266_V_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_89_U SOURCE kernel.cpp:527 VARIABLE v266_V_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_90_U SOURCE kernel.cpp:527 VARIABLE v266_V_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_91_U SOURCE kernel.cpp:527 VARIABLE v266_V_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_92_U SOURCE kernel.cpp:527 VARIABLE v266_V_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_93_U SOURCE kernel.cpp:527 VARIABLE v266_V_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_94_U SOURCE kernel.cpp:527 VARIABLE v266_V_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_95_U SOURCE kernel.cpp:527 VARIABLE v266_V_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_96_U SOURCE kernel.cpp:527 VARIABLE v266_V_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_97_U SOURCE kernel.cpp:527 VARIABLE v266_V_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_98_U SOURCE kernel.cpp:527 VARIABLE v266_V_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_99_U SOURCE kernel.cpp:527 VARIABLE v266_V_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_100_U SOURCE kernel.cpp:527 VARIABLE v266_V_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_101_U SOURCE kernel.cpp:527 VARIABLE v266_V_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_102_U SOURCE kernel.cpp:527 VARIABLE v266_V_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_103_U SOURCE kernel.cpp:527 VARIABLE v266_V_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_104_U SOURCE kernel.cpp:527 VARIABLE v266_V_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_105_U SOURCE kernel.cpp:527 VARIABLE v266_V_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_106_U SOURCE kernel.cpp:527 VARIABLE v266_V_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_107_U SOURCE kernel.cpp:527 VARIABLE v266_V_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_108_U SOURCE kernel.cpp:527 VARIABLE v266_V_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_109_U SOURCE kernel.cpp:527 VARIABLE v266_V_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_110_U SOURCE kernel.cpp:527 VARIABLE v266_V_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_111_U SOURCE kernel.cpp:527 VARIABLE v266_V_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_112_U SOURCE kernel.cpp:527 VARIABLE v266_V_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_113_U SOURCE kernel.cpp:527 VARIABLE v266_V_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_114_U SOURCE kernel.cpp:527 VARIABLE v266_V_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_115_U SOURCE kernel.cpp:527 VARIABLE v266_V_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_116_U SOURCE kernel.cpp:527 VARIABLE v266_V_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_117_U SOURCE kernel.cpp:527 VARIABLE v266_V_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_118_U SOURCE kernel.cpp:527 VARIABLE v266_V_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_119_U SOURCE kernel.cpp:527 VARIABLE v266_V_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_120_U SOURCE kernel.cpp:527 VARIABLE v266_V_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_121_U SOURCE kernel.cpp:527 VARIABLE v266_V_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_122_U SOURCE kernel.cpp:527 VARIABLE v266_V_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_123_U SOURCE kernel.cpp:527 VARIABLE v266_V_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_124_U SOURCE kernel.cpp:527 VARIABLE v266_V_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_125_U SOURCE kernel.cpp:527 VARIABLE v266_V_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_126_U SOURCE kernel.cpp:527 VARIABLE v266_V_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_127_U SOURCE kernel.cpp:527 VARIABLE v266_V_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_128_U SOURCE kernel.cpp:527 VARIABLE v266_V_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_129_U SOURCE kernel.cpp:527 VARIABLE v266_V_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_130_U SOURCE kernel.cpp:527 VARIABLE v266_V_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_131_U SOURCE kernel.cpp:527 VARIABLE v266_V_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_132_U SOURCE kernel.cpp:527 VARIABLE v266_V_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_133_U SOURCE kernel.cpp:527 VARIABLE v266_V_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_134_U SOURCE kernel.cpp:527 VARIABLE v266_V_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_135_U SOURCE kernel.cpp:527 VARIABLE v266_V_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_136_U SOURCE kernel.cpp:527 VARIABLE v266_V_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_137_U SOURCE kernel.cpp:527 VARIABLE v266_V_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_138_U SOURCE kernel.cpp:527 VARIABLE v266_V_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_139_U SOURCE kernel.cpp:527 VARIABLE v266_V_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_140_U SOURCE kernel.cpp:527 VARIABLE v266_V_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_141_U SOURCE kernel.cpp:527 VARIABLE v266_V_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_142_U SOURCE kernel.cpp:527 VARIABLE v266_V_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v266_V_143_U SOURCE kernel.cpp:527 VARIABLE v266_V_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_U SOURCE kernel.cpp:529 VARIABLE v267_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_1_U SOURCE kernel.cpp:529 VARIABLE v267_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_2_U SOURCE kernel.cpp:529 VARIABLE v267_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_3_U SOURCE kernel.cpp:529 VARIABLE v267_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_4_U SOURCE kernel.cpp:529 VARIABLE v267_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_5_U SOURCE kernel.cpp:529 VARIABLE v267_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_6_U SOURCE kernel.cpp:529 VARIABLE v267_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_7_U SOURCE kernel.cpp:529 VARIABLE v267_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_8_U SOURCE kernel.cpp:529 VARIABLE v267_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_9_U SOURCE kernel.cpp:529 VARIABLE v267_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_10_U SOURCE kernel.cpp:529 VARIABLE v267_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_11_U SOURCE kernel.cpp:529 VARIABLE v267_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_12_U SOURCE kernel.cpp:529 VARIABLE v267_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_13_U SOURCE kernel.cpp:529 VARIABLE v267_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_14_U SOURCE kernel.cpp:529 VARIABLE v267_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_15_U SOURCE kernel.cpp:529 VARIABLE v267_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_16_U SOURCE kernel.cpp:529 VARIABLE v267_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_17_U SOURCE kernel.cpp:529 VARIABLE v267_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_18_U SOURCE kernel.cpp:529 VARIABLE v267_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_19_U SOURCE kernel.cpp:529 VARIABLE v267_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_20_U SOURCE kernel.cpp:529 VARIABLE v267_V_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_21_U SOURCE kernel.cpp:529 VARIABLE v267_V_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_22_U SOURCE kernel.cpp:529 VARIABLE v267_V_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_23_U SOURCE kernel.cpp:529 VARIABLE v267_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_24_U SOURCE kernel.cpp:529 VARIABLE v267_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_25_U SOURCE kernel.cpp:529 VARIABLE v267_V_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_26_U SOURCE kernel.cpp:529 VARIABLE v267_V_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_27_U SOURCE kernel.cpp:529 VARIABLE v267_V_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_28_U SOURCE kernel.cpp:529 VARIABLE v267_V_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_29_U SOURCE kernel.cpp:529 VARIABLE v267_V_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_30_U SOURCE kernel.cpp:529 VARIABLE v267_V_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_31_U SOURCE kernel.cpp:529 VARIABLE v267_V_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_32_U SOURCE kernel.cpp:529 VARIABLE v267_V_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_33_U SOURCE kernel.cpp:529 VARIABLE v267_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_34_U SOURCE kernel.cpp:529 VARIABLE v267_V_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_35_U SOURCE kernel.cpp:529 VARIABLE v267_V_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_36_U SOURCE kernel.cpp:529 VARIABLE v267_V_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_37_U SOURCE kernel.cpp:529 VARIABLE v267_V_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_38_U SOURCE kernel.cpp:529 VARIABLE v267_V_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_39_U SOURCE kernel.cpp:529 VARIABLE v267_V_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_40_U SOURCE kernel.cpp:529 VARIABLE v267_V_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_41_U SOURCE kernel.cpp:529 VARIABLE v267_V_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_42_U SOURCE kernel.cpp:529 VARIABLE v267_V_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_43_U SOURCE kernel.cpp:529 VARIABLE v267_V_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_44_U SOURCE kernel.cpp:529 VARIABLE v267_V_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_45_U SOURCE kernel.cpp:529 VARIABLE v267_V_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_46_U SOURCE kernel.cpp:529 VARIABLE v267_V_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_47_U SOURCE kernel.cpp:529 VARIABLE v267_V_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_48_U SOURCE kernel.cpp:529 VARIABLE v267_V_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_49_U SOURCE kernel.cpp:529 VARIABLE v267_V_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_50_U SOURCE kernel.cpp:529 VARIABLE v267_V_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_51_U SOURCE kernel.cpp:529 VARIABLE v267_V_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_52_U SOURCE kernel.cpp:529 VARIABLE v267_V_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_53_U SOURCE kernel.cpp:529 VARIABLE v267_V_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_54_U SOURCE kernel.cpp:529 VARIABLE v267_V_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_55_U SOURCE kernel.cpp:529 VARIABLE v267_V_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_56_U SOURCE kernel.cpp:529 VARIABLE v267_V_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_57_U SOURCE kernel.cpp:529 VARIABLE v267_V_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_58_U SOURCE kernel.cpp:529 VARIABLE v267_V_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_59_U SOURCE kernel.cpp:529 VARIABLE v267_V_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_60_U SOURCE kernel.cpp:529 VARIABLE v267_V_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_61_U SOURCE kernel.cpp:529 VARIABLE v267_V_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_62_U SOURCE kernel.cpp:529 VARIABLE v267_V_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_63_U SOURCE kernel.cpp:529 VARIABLE v267_V_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_64_U SOURCE kernel.cpp:529 VARIABLE v267_V_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_65_U SOURCE kernel.cpp:529 VARIABLE v267_V_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_66_U SOURCE kernel.cpp:529 VARIABLE v267_V_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_67_U SOURCE kernel.cpp:529 VARIABLE v267_V_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_68_U SOURCE kernel.cpp:529 VARIABLE v267_V_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_69_U SOURCE kernel.cpp:529 VARIABLE v267_V_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_70_U SOURCE kernel.cpp:529 VARIABLE v267_V_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_71_U SOURCE kernel.cpp:529 VARIABLE v267_V_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_72_U SOURCE kernel.cpp:529 VARIABLE v267_V_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_73_U SOURCE kernel.cpp:529 VARIABLE v267_V_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_74_U SOURCE kernel.cpp:529 VARIABLE v267_V_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_75_U SOURCE kernel.cpp:529 VARIABLE v267_V_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_76_U SOURCE kernel.cpp:529 VARIABLE v267_V_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_77_U SOURCE kernel.cpp:529 VARIABLE v267_V_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_78_U SOURCE kernel.cpp:529 VARIABLE v267_V_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_79_U SOURCE kernel.cpp:529 VARIABLE v267_V_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_80_U SOURCE kernel.cpp:529 VARIABLE v267_V_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_81_U SOURCE kernel.cpp:529 VARIABLE v267_V_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_82_U SOURCE kernel.cpp:529 VARIABLE v267_V_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_83_U SOURCE kernel.cpp:529 VARIABLE v267_V_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_84_U SOURCE kernel.cpp:529 VARIABLE v267_V_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_85_U SOURCE kernel.cpp:529 VARIABLE v267_V_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_86_U SOURCE kernel.cpp:529 VARIABLE v267_V_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_87_U SOURCE kernel.cpp:529 VARIABLE v267_V_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_88_U SOURCE kernel.cpp:529 VARIABLE v267_V_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_89_U SOURCE kernel.cpp:529 VARIABLE v267_V_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_90_U SOURCE kernel.cpp:529 VARIABLE v267_V_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_91_U SOURCE kernel.cpp:529 VARIABLE v267_V_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_92_U SOURCE kernel.cpp:529 VARIABLE v267_V_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_93_U SOURCE kernel.cpp:529 VARIABLE v267_V_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_94_U SOURCE kernel.cpp:529 VARIABLE v267_V_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_95_U SOURCE kernel.cpp:529 VARIABLE v267_V_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_96_U SOURCE kernel.cpp:529 VARIABLE v267_V_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_97_U SOURCE kernel.cpp:529 VARIABLE v267_V_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_98_U SOURCE kernel.cpp:529 VARIABLE v267_V_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_99_U SOURCE kernel.cpp:529 VARIABLE v267_V_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_100_U SOURCE kernel.cpp:529 VARIABLE v267_V_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_101_U SOURCE kernel.cpp:529 VARIABLE v267_V_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_102_U SOURCE kernel.cpp:529 VARIABLE v267_V_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_103_U SOURCE kernel.cpp:529 VARIABLE v267_V_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_104_U SOURCE kernel.cpp:529 VARIABLE v267_V_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_105_U SOURCE kernel.cpp:529 VARIABLE v267_V_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_106_U SOURCE kernel.cpp:529 VARIABLE v267_V_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_107_U SOURCE kernel.cpp:529 VARIABLE v267_V_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_108_U SOURCE kernel.cpp:529 VARIABLE v267_V_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_109_U SOURCE kernel.cpp:529 VARIABLE v267_V_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_110_U SOURCE kernel.cpp:529 VARIABLE v267_V_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_111_U SOURCE kernel.cpp:529 VARIABLE v267_V_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_112_U SOURCE kernel.cpp:529 VARIABLE v267_V_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_113_U SOURCE kernel.cpp:529 VARIABLE v267_V_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_114_U SOURCE kernel.cpp:529 VARIABLE v267_V_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_115_U SOURCE kernel.cpp:529 VARIABLE v267_V_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_116_U SOURCE kernel.cpp:529 VARIABLE v267_V_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_117_U SOURCE kernel.cpp:529 VARIABLE v267_V_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_118_U SOURCE kernel.cpp:529 VARIABLE v267_V_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_119_U SOURCE kernel.cpp:529 VARIABLE v267_V_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_120_U SOURCE kernel.cpp:529 VARIABLE v267_V_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_121_U SOURCE kernel.cpp:529 VARIABLE v267_V_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_122_U SOURCE kernel.cpp:529 VARIABLE v267_V_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_123_U SOURCE kernel.cpp:529 VARIABLE v267_V_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_124_U SOURCE kernel.cpp:529 VARIABLE v267_V_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_125_U SOURCE kernel.cpp:529 VARIABLE v267_V_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_126_U SOURCE kernel.cpp:529 VARIABLE v267_V_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_127_U SOURCE kernel.cpp:529 VARIABLE v267_V_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_128_U SOURCE kernel.cpp:529 VARIABLE v267_V_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_129_U SOURCE kernel.cpp:529 VARIABLE v267_V_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_130_U SOURCE kernel.cpp:529 VARIABLE v267_V_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_131_U SOURCE kernel.cpp:529 VARIABLE v267_V_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_132_U SOURCE kernel.cpp:529 VARIABLE v267_V_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_133_U SOURCE kernel.cpp:529 VARIABLE v267_V_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_134_U SOURCE kernel.cpp:529 VARIABLE v267_V_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_135_U SOURCE kernel.cpp:529 VARIABLE v267_V_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_136_U SOURCE kernel.cpp:529 VARIABLE v267_V_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_137_U SOURCE kernel.cpp:529 VARIABLE v267_V_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_138_U SOURCE kernel.cpp:529 VARIABLE v267_V_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_139_U SOURCE kernel.cpp:529 VARIABLE v267_V_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_140_U SOURCE kernel.cpp:529 VARIABLE v267_V_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_141_U SOURCE kernel.cpp:529 VARIABLE v267_V_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_142_U SOURCE kernel.cpp:529 VARIABLE v267_V_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v267_V_143_U SOURCE kernel.cpp:529 VARIABLE v267_V_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v268_V_U SOURCE kernel.cpp:531 VARIABLE v268_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v268_V_1_U SOURCE kernel.cpp:531 VARIABLE v268_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v268_V_2_U SOURCE kernel.cpp:531 VARIABLE v268_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v268_V_3_U SOURCE kernel.cpp:531 VARIABLE v268_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v268_V_4_U SOURCE kernel.cpp:531 VARIABLE v268_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v268_V_5_U SOURCE kernel.cpp:531 VARIABLE v268_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v268_V_6_U SOURCE kernel.cpp:531 VARIABLE v268_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v268_V_7_U SOURCE kernel.cpp:531 VARIABLE v268_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v268_V_8_U SOURCE kernel.cpp:531 VARIABLE v268_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v268_V_9_U SOURCE kernel.cpp:531 VARIABLE v268_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v268_V_10_U SOURCE kernel.cpp:531 VARIABLE v268_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v268_V_11_U SOURCE kernel.cpp:531 VARIABLE v268_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_0_0_U SOURCE {} VARIABLE v269_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_0_1_U SOURCE {} VARIABLE v269_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_0_2_U SOURCE {} VARIABLE v269_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_0_3_U SOURCE {} VARIABLE v269_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_0_4_U SOURCE {} VARIABLE v269_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_0_5_U SOURCE {} VARIABLE v269_0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_0_6_U SOURCE {} VARIABLE v269_0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_0_7_U SOURCE {} VARIABLE v269_0_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_0_8_U SOURCE {} VARIABLE v269_0_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_0_9_U SOURCE {} VARIABLE v269_0_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_0_10_U SOURCE {} VARIABLE v269_0_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_0_11_U SOURCE {} VARIABLE v269_0_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_1_0_U SOURCE {} VARIABLE v269_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_1_1_U SOURCE {} VARIABLE v269_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_1_2_U SOURCE {} VARIABLE v269_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_1_3_U SOURCE {} VARIABLE v269_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_1_4_U SOURCE {} VARIABLE v269_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_1_5_U SOURCE {} VARIABLE v269_1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_1_6_U SOURCE {} VARIABLE v269_1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_1_7_U SOURCE {} VARIABLE v269_1_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_1_8_U SOURCE {} VARIABLE v269_1_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_1_9_U SOURCE {} VARIABLE v269_1_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_1_10_U SOURCE {} VARIABLE v269_1_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_1_11_U SOURCE {} VARIABLE v269_1_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_2_0_U SOURCE {} VARIABLE v269_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_2_1_U SOURCE {} VARIABLE v269_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_2_2_U SOURCE {} VARIABLE v269_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_2_3_U SOURCE {} VARIABLE v269_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_2_4_U SOURCE {} VARIABLE v269_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_2_5_U SOURCE {} VARIABLE v269_2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_2_6_U SOURCE {} VARIABLE v269_2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_2_7_U SOURCE {} VARIABLE v269_2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_2_8_U SOURCE {} VARIABLE v269_2_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_2_9_U SOURCE {} VARIABLE v269_2_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_2_10_U SOURCE {} VARIABLE v269_2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_2_11_U SOURCE {} VARIABLE v269_2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_3_0_U SOURCE {} VARIABLE v269_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_3_1_U SOURCE {} VARIABLE v269_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_3_2_U SOURCE {} VARIABLE v269_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_3_3_U SOURCE {} VARIABLE v269_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_3_4_U SOURCE {} VARIABLE v269_3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_3_5_U SOURCE {} VARIABLE v269_3_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_3_6_U SOURCE {} VARIABLE v269_3_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_3_7_U SOURCE {} VARIABLE v269_3_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_3_8_U SOURCE {} VARIABLE v269_3_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_3_9_U SOURCE {} VARIABLE v269_3_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_3_10_U SOURCE {} VARIABLE v269_3_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_3_11_U SOURCE {} VARIABLE v269_3_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_4_0_U SOURCE {} VARIABLE v269_4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_4_1_U SOURCE {} VARIABLE v269_4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_4_2_U SOURCE {} VARIABLE v269_4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_4_3_U SOURCE {} VARIABLE v269_4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_4_4_U SOURCE {} VARIABLE v269_4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_4_5_U SOURCE {} VARIABLE v269_4_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_4_6_U SOURCE {} VARIABLE v269_4_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_4_7_U SOURCE {} VARIABLE v269_4_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_4_8_U SOURCE {} VARIABLE v269_4_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_4_9_U SOURCE {} VARIABLE v269_4_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_4_10_U SOURCE {} VARIABLE v269_4_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_4_11_U SOURCE {} VARIABLE v269_4_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_5_0_U SOURCE {} VARIABLE v269_5_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_5_1_U SOURCE {} VARIABLE v269_5_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_5_2_U SOURCE {} VARIABLE v269_5_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_5_3_U SOURCE {} VARIABLE v269_5_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_5_4_U SOURCE {} VARIABLE v269_5_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_5_5_U SOURCE {} VARIABLE v269_5_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_5_6_U SOURCE {} VARIABLE v269_5_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_5_7_U SOURCE {} VARIABLE v269_5_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_5_8_U SOURCE {} VARIABLE v269_5_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_5_9_U SOURCE {} VARIABLE v269_5_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_5_10_U SOURCE {} VARIABLE v269_5_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_5_11_U SOURCE {} VARIABLE v269_5_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_6_0_U SOURCE {} VARIABLE v269_6_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_6_1_U SOURCE {} VARIABLE v269_6_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_6_2_U SOURCE {} VARIABLE v269_6_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_6_3_U SOURCE {} VARIABLE v269_6_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_6_4_U SOURCE {} VARIABLE v269_6_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_6_5_U SOURCE {} VARIABLE v269_6_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_6_6_U SOURCE {} VARIABLE v269_6_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_6_7_U SOURCE {} VARIABLE v269_6_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_6_8_U SOURCE {} VARIABLE v269_6_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_6_9_U SOURCE {} VARIABLE v269_6_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_6_10_U SOURCE {} VARIABLE v269_6_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_6_11_U SOURCE {} VARIABLE v269_6_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_7_0_U SOURCE {} VARIABLE v269_7_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_7_1_U SOURCE {} VARIABLE v269_7_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_7_2_U SOURCE {} VARIABLE v269_7_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_7_3_U SOURCE {} VARIABLE v269_7_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_7_4_U SOURCE {} VARIABLE v269_7_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_7_5_U SOURCE {} VARIABLE v269_7_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_7_6_U SOURCE {} VARIABLE v269_7_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_7_7_U SOURCE {} VARIABLE v269_7_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_7_8_U SOURCE {} VARIABLE v269_7_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_7_9_U SOURCE {} VARIABLE v269_7_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_7_10_U SOURCE {} VARIABLE v269_7_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_7_11_U SOURCE {} VARIABLE v269_7_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_8_0_U SOURCE {} VARIABLE v269_8_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_8_1_U SOURCE {} VARIABLE v269_8_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_8_2_U SOURCE {} VARIABLE v269_8_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_8_3_U SOURCE {} VARIABLE v269_8_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_8_4_U SOURCE {} VARIABLE v269_8_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_8_5_U SOURCE {} VARIABLE v269_8_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_8_6_U SOURCE {} VARIABLE v269_8_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_8_7_U SOURCE {} VARIABLE v269_8_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_8_8_U SOURCE {} VARIABLE v269_8_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_8_9_U SOURCE {} VARIABLE v269_8_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_8_10_U SOURCE {} VARIABLE v269_8_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_8_11_U SOURCE {} VARIABLE v269_8_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_9_0_U SOURCE {} VARIABLE v269_9_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_9_1_U SOURCE {} VARIABLE v269_9_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_9_2_U SOURCE {} VARIABLE v269_9_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_9_3_U SOURCE {} VARIABLE v269_9_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_9_4_U SOURCE {} VARIABLE v269_9_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_9_5_U SOURCE {} VARIABLE v269_9_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_9_6_U SOURCE {} VARIABLE v269_9_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_9_7_U SOURCE {} VARIABLE v269_9_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_9_8_U SOURCE {} VARIABLE v269_9_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_9_9_U SOURCE {} VARIABLE v269_9_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_9_10_U SOURCE {} VARIABLE v269_9_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_9_11_U SOURCE {} VARIABLE v269_9_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_10_0_U SOURCE {} VARIABLE v269_10_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_10_1_U SOURCE {} VARIABLE v269_10_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_10_2_U SOURCE {} VARIABLE v269_10_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_10_3_U SOURCE {} VARIABLE v269_10_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_10_4_U SOURCE {} VARIABLE v269_10_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_10_5_U SOURCE {} VARIABLE v269_10_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_10_6_U SOURCE {} VARIABLE v269_10_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_10_7_U SOURCE {} VARIABLE v269_10_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_10_8_U SOURCE {} VARIABLE v269_10_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_10_9_U SOURCE {} VARIABLE v269_10_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_10_10_U SOURCE {} VARIABLE v269_10_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_10_11_U SOURCE {} VARIABLE v269_10_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_11_0_U SOURCE {} VARIABLE v269_11_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_11_1_U SOURCE {} VARIABLE v269_11_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_11_2_U SOURCE {} VARIABLE v269_11_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_11_3_U SOURCE {} VARIABLE v269_11_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_11_4_U SOURCE {} VARIABLE v269_11_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_11_5_U SOURCE {} VARIABLE v269_11_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_11_6_U SOURCE {} VARIABLE v269_11_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_11_7_U SOURCE {} VARIABLE v269_11_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_11_8_U SOURCE {} VARIABLE v269_11_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_11_9_U SOURCE {} VARIABLE v269_11_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_11_10_U SOURCE {} VARIABLE v269_11_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v269_11_11_U SOURCE {} VARIABLE v269_11_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v270_U SOURCE kernel.cpp:535 VARIABLE v270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v271_V_U SOURCE kernel.cpp:537 VARIABLE v271_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v271_V_1_U SOURCE kernel.cpp:537 VARIABLE v271_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v271_V_2_U SOURCE kernel.cpp:537 VARIABLE v271_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v271_V_3_U SOURCE kernel.cpp:537 VARIABLE v271_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v271_V_4_U SOURCE kernel.cpp:537 VARIABLE v271_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v271_V_5_U SOURCE kernel.cpp:537 VARIABLE v271_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v271_V_6_U SOURCE kernel.cpp:537 VARIABLE v271_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v271_V_7_U SOURCE kernel.cpp:537 VARIABLE v271_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v271_V_8_U SOURCE kernel.cpp:537 VARIABLE v271_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v271_V_9_U SOURCE kernel.cpp:537 VARIABLE v271_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v271_V_10_U SOURCE kernel.cpp:537 VARIABLE v271_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v271_V_11_U SOURCE kernel.cpp:537 VARIABLE v271_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_0_0_U SOURCE {} VARIABLE v272_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_0_1_U SOURCE {} VARIABLE v272_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_0_2_U SOURCE {} VARIABLE v272_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_0_3_U SOURCE {} VARIABLE v272_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_0_4_U SOURCE {} VARIABLE v272_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_0_5_U SOURCE {} VARIABLE v272_0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_0_6_U SOURCE {} VARIABLE v272_0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_0_7_U SOURCE {} VARIABLE v272_0_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_0_8_U SOURCE {} VARIABLE v272_0_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_0_9_U SOURCE {} VARIABLE v272_0_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_0_10_U SOURCE {} VARIABLE v272_0_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_0_11_U SOURCE {} VARIABLE v272_0_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_1_0_U SOURCE {} VARIABLE v272_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_1_1_U SOURCE {} VARIABLE v272_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_1_2_U SOURCE {} VARIABLE v272_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_1_3_U SOURCE {} VARIABLE v272_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_1_4_U SOURCE {} VARIABLE v272_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_1_5_U SOURCE {} VARIABLE v272_1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_1_6_U SOURCE {} VARIABLE v272_1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_1_7_U SOURCE {} VARIABLE v272_1_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_1_8_U SOURCE {} VARIABLE v272_1_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_1_9_U SOURCE {} VARIABLE v272_1_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_1_10_U SOURCE {} VARIABLE v272_1_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_1_11_U SOURCE {} VARIABLE v272_1_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_2_0_U SOURCE {} VARIABLE v272_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_2_1_U SOURCE {} VARIABLE v272_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_2_2_U SOURCE {} VARIABLE v272_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_2_3_U SOURCE {} VARIABLE v272_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_2_4_U SOURCE {} VARIABLE v272_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_2_5_U SOURCE {} VARIABLE v272_2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_2_6_U SOURCE {} VARIABLE v272_2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_2_7_U SOURCE {} VARIABLE v272_2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_2_8_U SOURCE {} VARIABLE v272_2_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_2_9_U SOURCE {} VARIABLE v272_2_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_2_10_U SOURCE {} VARIABLE v272_2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_2_11_U SOURCE {} VARIABLE v272_2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_3_0_U SOURCE {} VARIABLE v272_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_3_1_U SOURCE {} VARIABLE v272_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_3_2_U SOURCE {} VARIABLE v272_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_3_3_U SOURCE {} VARIABLE v272_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_3_4_U SOURCE {} VARIABLE v272_3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_3_5_U SOURCE {} VARIABLE v272_3_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_3_6_U SOURCE {} VARIABLE v272_3_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_3_7_U SOURCE {} VARIABLE v272_3_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_3_8_U SOURCE {} VARIABLE v272_3_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_3_9_U SOURCE {} VARIABLE v272_3_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_3_10_U SOURCE {} VARIABLE v272_3_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_3_11_U SOURCE {} VARIABLE v272_3_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_4_0_U SOURCE {} VARIABLE v272_4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_4_1_U SOURCE {} VARIABLE v272_4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_4_2_U SOURCE {} VARIABLE v272_4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_4_3_U SOURCE {} VARIABLE v272_4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_4_4_U SOURCE {} VARIABLE v272_4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_4_5_U SOURCE {} VARIABLE v272_4_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_4_6_U SOURCE {} VARIABLE v272_4_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_4_7_U SOURCE {} VARIABLE v272_4_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_4_8_U SOURCE {} VARIABLE v272_4_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_4_9_U SOURCE {} VARIABLE v272_4_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_4_10_U SOURCE {} VARIABLE v272_4_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_4_11_U SOURCE {} VARIABLE v272_4_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_5_0_U SOURCE {} VARIABLE v272_5_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_5_1_U SOURCE {} VARIABLE v272_5_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_5_2_U SOURCE {} VARIABLE v272_5_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_5_3_U SOURCE {} VARIABLE v272_5_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_5_4_U SOURCE {} VARIABLE v272_5_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_5_5_U SOURCE {} VARIABLE v272_5_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_5_6_U SOURCE {} VARIABLE v272_5_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_5_7_U SOURCE {} VARIABLE v272_5_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_5_8_U SOURCE {} VARIABLE v272_5_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_5_9_U SOURCE {} VARIABLE v272_5_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_5_10_U SOURCE {} VARIABLE v272_5_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_5_11_U SOURCE {} VARIABLE v272_5_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_6_0_U SOURCE {} VARIABLE v272_6_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_6_1_U SOURCE {} VARIABLE v272_6_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_6_2_U SOURCE {} VARIABLE v272_6_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_6_3_U SOURCE {} VARIABLE v272_6_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_6_4_U SOURCE {} VARIABLE v272_6_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_6_5_U SOURCE {} VARIABLE v272_6_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_6_6_U SOURCE {} VARIABLE v272_6_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_6_7_U SOURCE {} VARIABLE v272_6_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_6_8_U SOURCE {} VARIABLE v272_6_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_6_9_U SOURCE {} VARIABLE v272_6_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_6_10_U SOURCE {} VARIABLE v272_6_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_6_11_U SOURCE {} VARIABLE v272_6_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_7_0_U SOURCE {} VARIABLE v272_7_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_7_1_U SOURCE {} VARIABLE v272_7_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_7_2_U SOURCE {} VARIABLE v272_7_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_7_3_U SOURCE {} VARIABLE v272_7_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_7_4_U SOURCE {} VARIABLE v272_7_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_7_5_U SOURCE {} VARIABLE v272_7_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_7_6_U SOURCE {} VARIABLE v272_7_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_7_7_U SOURCE {} VARIABLE v272_7_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_7_8_U SOURCE {} VARIABLE v272_7_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_7_9_U SOURCE {} VARIABLE v272_7_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_7_10_U SOURCE {} VARIABLE v272_7_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_7_11_U SOURCE {} VARIABLE v272_7_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_8_0_U SOURCE {} VARIABLE v272_8_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_8_1_U SOURCE {} VARIABLE v272_8_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_8_2_U SOURCE {} VARIABLE v272_8_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_8_3_U SOURCE {} VARIABLE v272_8_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_8_4_U SOURCE {} VARIABLE v272_8_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_8_5_U SOURCE {} VARIABLE v272_8_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_8_6_U SOURCE {} VARIABLE v272_8_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_8_7_U SOURCE {} VARIABLE v272_8_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_8_8_U SOURCE {} VARIABLE v272_8_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_8_9_U SOURCE {} VARIABLE v272_8_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_8_10_U SOURCE {} VARIABLE v272_8_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_8_11_U SOURCE {} VARIABLE v272_8_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_9_0_U SOURCE {} VARIABLE v272_9_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_9_1_U SOURCE {} VARIABLE v272_9_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_9_2_U SOURCE {} VARIABLE v272_9_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_9_3_U SOURCE {} VARIABLE v272_9_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_9_4_U SOURCE {} VARIABLE v272_9_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_9_5_U SOURCE {} VARIABLE v272_9_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_9_6_U SOURCE {} VARIABLE v272_9_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_9_7_U SOURCE {} VARIABLE v272_9_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_9_8_U SOURCE {} VARIABLE v272_9_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_9_9_U SOURCE {} VARIABLE v272_9_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_9_10_U SOURCE {} VARIABLE v272_9_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_9_11_U SOURCE {} VARIABLE v272_9_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_10_0_U SOURCE {} VARIABLE v272_10_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_10_1_U SOURCE {} VARIABLE v272_10_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_10_2_U SOURCE {} VARIABLE v272_10_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_10_3_U SOURCE {} VARIABLE v272_10_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_10_4_U SOURCE {} VARIABLE v272_10_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_10_5_U SOURCE {} VARIABLE v272_10_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_10_6_U SOURCE {} VARIABLE v272_10_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_10_7_U SOURCE {} VARIABLE v272_10_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_10_8_U SOURCE {} VARIABLE v272_10_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_10_9_U SOURCE {} VARIABLE v272_10_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_10_10_U SOURCE {} VARIABLE v272_10_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_10_11_U SOURCE {} VARIABLE v272_10_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_11_0_U SOURCE {} VARIABLE v272_11_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_11_1_U SOURCE {} VARIABLE v272_11_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_11_2_U SOURCE {} VARIABLE v272_11_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_11_3_U SOURCE {} VARIABLE v272_11_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_11_4_U SOURCE {} VARIABLE v272_11_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_11_5_U SOURCE {} VARIABLE v272_11_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_11_6_U SOURCE {} VARIABLE v272_11_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_11_7_U SOURCE {} VARIABLE v272_11_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_11_8_U SOURCE {} VARIABLE v272_11_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_11_9_U SOURCE {} VARIABLE v272_11_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_11_10_U SOURCE {} VARIABLE v272_11_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v272_11_11_U SOURCE {} VARIABLE v272_11_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v273_V_U SOURCE kernel.cpp:541 VARIABLE v273_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v273_V_1_U SOURCE kernel.cpp:541 VARIABLE v273_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v273_V_2_U SOURCE kernel.cpp:541 VARIABLE v273_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v273_V_3_U SOURCE kernel.cpp:541 VARIABLE v273_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v273_V_4_U SOURCE kernel.cpp:541 VARIABLE v273_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5754 SOURCE kernel.cpp:541 VARIABLE v273_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v273_V_6_U SOURCE kernel.cpp:541 VARIABLE v273_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v273_V_7_U SOURCE kernel.cpp:541 VARIABLE v273_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v273_V_8_U SOURCE kernel.cpp:541 VARIABLE v273_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v273_V_9_U SOURCE kernel.cpp:541 VARIABLE v273_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v273_V_10_U SOURCE kernel.cpp:541 VARIABLE v273_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5755 SOURCE kernel.cpp:541 VARIABLE v273_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_0_0_U SOURCE {} VARIABLE v274_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_0_1_U SOURCE {} VARIABLE v274_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_0_2_U SOURCE {} VARIABLE v274_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_0_3_U SOURCE {} VARIABLE v274_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_0_4_U SOURCE {} VARIABLE v274_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5756 SOURCE {} VARIABLE v274_0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_0_6_U SOURCE {} VARIABLE v274_0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_0_7_U SOURCE {} VARIABLE v274_0_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_0_8_U SOURCE {} VARIABLE v274_0_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_0_9_U SOURCE {} VARIABLE v274_0_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_0_10_U SOURCE {} VARIABLE v274_0_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5757 SOURCE {} VARIABLE v274_0_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_1_0_U SOURCE {} VARIABLE v274_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_1_1_U SOURCE {} VARIABLE v274_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_1_2_U SOURCE {} VARIABLE v274_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_1_3_U SOURCE {} VARIABLE v274_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_1_4_U SOURCE {} VARIABLE v274_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5758 SOURCE {} VARIABLE v274_1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_1_6_U SOURCE {} VARIABLE v274_1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_1_7_U SOURCE {} VARIABLE v274_1_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_1_8_U SOURCE {} VARIABLE v274_1_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_1_9_U SOURCE {} VARIABLE v274_1_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_1_10_U SOURCE {} VARIABLE v274_1_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5759 SOURCE {} VARIABLE v274_1_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_2_0_U SOURCE {} VARIABLE v274_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_2_1_U SOURCE {} VARIABLE v274_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_2_2_U SOURCE {} VARIABLE v274_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_2_3_U SOURCE {} VARIABLE v274_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_2_4_U SOURCE {} VARIABLE v274_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5760 SOURCE {} VARIABLE v274_2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_2_6_U SOURCE {} VARIABLE v274_2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_2_7_U SOURCE {} VARIABLE v274_2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_2_8_U SOURCE {} VARIABLE v274_2_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_2_9_U SOURCE {} VARIABLE v274_2_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_2_10_U SOURCE {} VARIABLE v274_2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5761 SOURCE {} VARIABLE v274_2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_3_0_U SOURCE {} VARIABLE v274_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_3_1_U SOURCE {} VARIABLE v274_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_3_2_U SOURCE {} VARIABLE v274_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_3_3_U SOURCE {} VARIABLE v274_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_3_4_U SOURCE {} VARIABLE v274_3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5762 SOURCE {} VARIABLE v274_3_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_3_6_U SOURCE {} VARIABLE v274_3_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_3_7_U SOURCE {} VARIABLE v274_3_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_3_8_U SOURCE {} VARIABLE v274_3_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_3_9_U SOURCE {} VARIABLE v274_3_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_3_10_U SOURCE {} VARIABLE v274_3_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5763 SOURCE {} VARIABLE v274_3_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_4_0_U SOURCE {} VARIABLE v274_4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_4_1_U SOURCE {} VARIABLE v274_4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_4_2_U SOURCE {} VARIABLE v274_4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_4_3_U SOURCE {} VARIABLE v274_4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_4_4_U SOURCE {} VARIABLE v274_4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5764 SOURCE {} VARIABLE v274_4_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_4_6_U SOURCE {} VARIABLE v274_4_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_4_7_U SOURCE {} VARIABLE v274_4_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_4_8_U SOURCE {} VARIABLE v274_4_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_4_9_U SOURCE {} VARIABLE v274_4_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_4_10_U SOURCE {} VARIABLE v274_4_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5765 SOURCE {} VARIABLE v274_4_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_5_0_U SOURCE {} VARIABLE v274_5_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_5_1_U SOURCE {} VARIABLE v274_5_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_5_2_U SOURCE {} VARIABLE v274_5_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_5_3_U SOURCE {} VARIABLE v274_5_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_5_4_U SOURCE {} VARIABLE v274_5_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_5_5_U SOURCE {} VARIABLE v274_5_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5766 SOURCE {} VARIABLE v274_5_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_5_7_U SOURCE {} VARIABLE v274_5_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_5_8_U SOURCE {} VARIABLE v274_5_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5767 SOURCE {} VARIABLE v274_5_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_5_10_U SOURCE {} VARIABLE v274_5_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_5_11_U SOURCE {} VARIABLE v274_5_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5768 SOURCE {} VARIABLE v274_6_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_6_1_U SOURCE {} VARIABLE v274_6_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_6_2_U SOURCE {} VARIABLE v274_6_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5769 SOURCE {} VARIABLE v274_6_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_6_4_U SOURCE {} VARIABLE v274_6_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_6_5_U SOURCE {} VARIABLE v274_6_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5774 SOURCE {} VARIABLE v274_6_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_6_7_U SOURCE {} VARIABLE v274_6_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_6_8_U SOURCE {} VARIABLE v274_6_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5775 SOURCE {} VARIABLE v274_6_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_6_10_U SOURCE {} VARIABLE v274_6_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_6_11_U SOURCE {} VARIABLE v274_6_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5776 SOURCE {} VARIABLE v274_7_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_7_1_U SOURCE {} VARIABLE v274_7_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_7_2_U SOURCE {} VARIABLE v274_7_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5777 SOURCE {} VARIABLE v274_7_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_7_4_U SOURCE {} VARIABLE v274_7_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_7_5_U SOURCE {} VARIABLE v274_7_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5778 SOURCE {} VARIABLE v274_7_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_7_7_U SOURCE {} VARIABLE v274_7_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_7_8_U SOURCE {} VARIABLE v274_7_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5779 SOURCE {} VARIABLE v274_7_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_7_10_U SOURCE {} VARIABLE v274_7_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_7_11_U SOURCE {} VARIABLE v274_7_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5780 SOURCE {} VARIABLE v274_8_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_8_1_U SOURCE {} VARIABLE v274_8_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_8_2_U SOURCE {} VARIABLE v274_8_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5781 SOURCE {} VARIABLE v274_8_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_8_4_U SOURCE {} VARIABLE v274_8_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_8_5_U SOURCE {} VARIABLE v274_8_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_8_6_U SOURCE {} VARIABLE v274_8_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_8_7_U SOURCE {} VARIABLE v274_8_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_8_8_U SOURCE {} VARIABLE v274_8_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_8_9_U SOURCE {} VARIABLE v274_8_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5782 SOURCE {} VARIABLE v274_8_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_8_11_U SOURCE {} VARIABLE v274_8_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_9_0_U SOURCE {} VARIABLE v274_9_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5783 SOURCE {} VARIABLE v274_9_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_9_2_U SOURCE {} VARIABLE v274_9_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_9_3_U SOURCE {} VARIABLE v274_9_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5784 SOURCE {} VARIABLE v274_9_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_9_5_U SOURCE {} VARIABLE v274_9_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_9_6_U SOURCE {} VARIABLE v274_9_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5785 SOURCE {} VARIABLE v274_9_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_9_8_U SOURCE {} VARIABLE v274_9_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_9_9_U SOURCE {} VARIABLE v274_9_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5786 SOURCE {} VARIABLE v274_9_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_9_11_U SOURCE {} VARIABLE v274_9_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_10_0_U SOURCE {} VARIABLE v274_10_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5787 SOURCE {} VARIABLE v274_10_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_10_2_U SOURCE {} VARIABLE v274_10_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_10_3_U SOURCE {} VARIABLE v274_10_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5788 SOURCE {} VARIABLE v274_10_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_10_5_U SOURCE {} VARIABLE v274_10_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_10_6_U SOURCE {} VARIABLE v274_10_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5789 SOURCE {} VARIABLE v274_10_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_10_8_U SOURCE {} VARIABLE v274_10_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_10_9_U SOURCE {} VARIABLE v274_10_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5790 SOURCE {} VARIABLE v274_10_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_10_11_U SOURCE {} VARIABLE v274_10_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_11_0_U SOURCE {} VARIABLE v274_11_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5791 SOURCE {} VARIABLE v274_11_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_11_2_U SOURCE {} VARIABLE v274_11_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_11_3_U SOURCE {} VARIABLE v274_11_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5792 SOURCE {} VARIABLE v274_11_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_11_5_U SOURCE {} VARIABLE v274_11_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_11_6_U SOURCE {} VARIABLE v274_11_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_40s_40s_72_2_1_U5793 SOURCE {} VARIABLE v274_11_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_11_8_U SOURCE {} VARIABLE v274_11_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_11_9_U SOURCE {} VARIABLE v274_11_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_11_10_U SOURCE {} VARIABLE v274_11_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v274_11_11_U SOURCE {} VARIABLE v274_11_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v275_U SOURCE kernel.cpp:545 VARIABLE v275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 1298 BRAM 1277 URAM 0}} Context_layer {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 13.71 seconds. CPU system time: 0.12 seconds. Elapsed time: 14.38 seconds; current allocated memory: 2.711 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Bert_layer.
INFO: [VLOG 209-307] Generating Verilog RTL for Bert_layer.
Execute         syn_report -model Bert_layer -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 113.07 MHz
Command       autosyn done; 130.86 sec.
Command     csynth_design done; 525.47 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 502.93 seconds. CPU system time: 7.55 seconds. Elapsed time: 525.47 seconds; current allocated memory: 2.266 GB.
Execute     cleanup_all 
Command     cleanup_all done; 0.55 sec.
