create_clock -name clk50 -period 20.000 [get_ports CLOCK_50]
derive_clock_uncertainty
# DRAM_CLK is CLOCK_50 inverted, so SDRAM I/O is timed against the opposite edge
create_generated_clock -name dram_clk -source [get_ports CLOCK_50] -invert [get_ports DRAM_CLK]
set_false_path -from [get_ports {KEY[*] SW[*] PS2_* UART_RXD}]
set_false_path -to [get_ports {LEDR[*] LEDG[*] HEX* UART_TXD VGA_*}]
# Virtual JTAG: TCK is its own clock; the loader crosses domains through a handshake
create_clock -name altera_reserved_tck -period 100.000 [get_ports altera_reserved_tck]
set_clock_groups -asynchronous -group [get_clocks altera_reserved_tck] -group [get_clocks clk50]
