// -----------------------------------------------------------------------------
// $Id: ecc_pram_e2_regif.cpp,v 1.6 2019/09/26 10:07:42 landang Exp $
//
// Copyright(c) 2019 Renesas Electronics Corporation
// Copyright(c) 2019 Renesas Design Vietnam Co., Ltd.
// RENESAS ELECTRONICS CONFIDENTIAL AND PROPRIETARY.
// This program must be used solely for the purpose for which
// it was furnished by Renesas Electronics Corporation. No part of this
// program may be reproduced or disclosed to others, in any
// form, without the prior written permission of Renesas Electronics
// Corporation.
// -----------------------------------------------------------------------------
// This file is generated by Register I/F generator
//    gen_regif.py 1.9 2013/12/04 09:51:36 sontran
//    gen_regif_class.py 1.60 2014/10/24 09:42:15 ducduong
//    regif_cpp.skl 1.53 2014/10/13 03:19:16 sontran
//
// Input file : input/PRAM/ecc_pram_e2_regif.txt
////////////////////////////////////////////////////////////////////////////////
// %MODULE ecc_pram_e2
//     #              name     offset_size
//     %%REG_INSTANCE reg_def  5 
// 
// %REG_CHANNEL reg_def                                                       
//     %%TITLE    name         reg_name            wsize   rsize        length offset  factor_start    factor_end  factor_index    factor_step access   init   support  callback
//     %%REG      ExCTL        ExCTL               8|16|32 8|16|32      32     0x00    -               -           -               -           R/W      0x0     TRUE     -
//     %%REG      ExTMC        ExTMC               8|16    8|16|32      16     0x04    -               -           -               -           R/W      0x0     TRUE     -
//     %%REG      ExTRC        ExTRC               8|16|32 8|16|32      32     0x08    -               -           -               -           R/W      0x0     TRUE     -
//     %%REG      ExTED        ExTED               8|16|32 8|16|32      32     0x0C    -               -           -               -           R/W      0x0     TRUE     -
//     %%REG      ExEADn       ExEADn              32      8|16|32      32     0x10    0               3           -               4           R        0x0     TRUE     -
//     
// %REG_NAME ExCTL
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    ECDEDF7            31       31     0       R       TRUE        -
//     %%BIT    ECSEDF7            30       30     0       R       TRUE        -
//     %%BIT    ECDEDF6            29       29     0       R       TRUE        -
//     %%BIT    ECSEDF6            28       28     0       R       TRUE        -
//     %%BIT    ECDEDF5            27       27     0       R       TRUE        -
//     %%BIT    ECSEDF5            26       26     0       R       TRUE        -
//     %%BIT    ECDEDF4            25       25     0       R       TRUE        -
//     %%BIT    ECSEDF4            24       24     0       R       TRUE        -
//     %%BIT    ECDEDF3            23       23     0       R       TRUE        -
//     %%BIT    ECSEDF3            22       22     0       R       TRUE        -
//     %%BIT    ECDEDF2            21       21     0       R       TRUE        -
//     %%BIT    ECSEDF2            20       20     0       R       TRUE        -
//     %%BIT    ECDEDF1            19       19     0       R       TRUE        -
//     %%BIT    ECSEDF1            18       18     0       R       TRUE        -
//     %%BIT    ECDEDF0            17       17     0       R       TRUE        -
//     %%BIT    ECSEDF0            16       16     0       R       TRUE        -
//     %%BIT    EMCA               15       14     0       R|W     TRUE        -
//     %%BIT    ECOVFF             11       11     0       R       TRUE        -
//     %%BIT    ECER2C             10       10     0       R|W     TRUE        -
//     %%BIT    ECER1C              9        9     0       R|W     TRUE        W
//     %%BIT    ECTHM               7        7     0       R|W     TRUE        W
//     %%BIT    ECERVF              6        6     0       R|W     TRUE        -
//     %%BIT    EC1ECP              5        5     0       R|W     TRUE        -
//     %%BIT    EC2EDIC             4        4     1       R|W     TRUE        -
//     %%BIT    EC1EDIC             3        3     0       R|W     TRUE        -
//     %%BIT    ECER2F              2        2     0       R       TRUE        -
//     %%BIT    ECER1F              1        1     0       R       TRUE        -
//     %%BIT    ECEMF               0        0     0       R       TRUE        -
//     
// %REG_NAME ExTMC
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    ETMA               15       14     0       R|W     TRUE        -
//     %%BIT    ECTMCE              7        7     0       R|W     TRUE        -
//     %%BIT    ECTRRS              4        4     0       R|W     TRUE        -
//     %%BIT    ECREOS              3        3     0       R|W     TRUE        -
//     %%BIT    ECENS               2        2     0       R|W     TRUE        -
//     %%BIT    ECDCS               1        1     0       R|W     TRUE        -
//     %%BIT    ECREIS              0        0     0       R|W     TRUE        -
//     
// %REG_NAME ExTRC
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    SYND               30       24     0       R       TRUE        -
//     %%BIT    HORD               22       16     0       R       TRUE        -
//     %%BIT    ECRD               14        8     0       R       TRUE        -
//     %%BIT    ERDB                6        0     0       R|W     TRUE        -
//     
// %REG_NAME ExTED
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    ECEDB              31       0      0       R|W     TRUE        -
//     
////////////////////////////////////////////////////////////////////////////////
/// @file ecc_pram_e2_regif.cpp
/// @brief Register IF class of model ECC_PRAM_E2
/// $Id: ecc_pram_e2_regif.cpp,v 1.6 2019/09/26 10:07:42 landang Exp $
/// $Date: 2019/09/26 10:07:42 $
/// $Revison$
/// $Author: landang $
////////////////////////////////////////////////////////////////////////////////
#include "ecc_pram_e2_regif.h"
#ifndef re_printf
#define re_printf get_fileline(__FILE__, __LINE__); _re_printf
#endif//re_printf

/// Constructor of Register IF class: define registers and bits
/// @return none
Cecc_pram_e2_regif::Cecc_pram_e2_regif(std::string name, uint buswidth)
    :vpcl::reg_super()
    #ifdef CWR_SYSTEMC
    , cwmem("register", scml_memsize(0x20/4))
    #endif
{
    CommandInit();
    ExCTL  = new vpcl::re_register(0x0000, this, "ExCTL" , name.c_str());
    ExTMC  = new vpcl::re_register(0x0004, this, "ExTMC" , name.c_str());
    ExTRC  = new vpcl::re_register(0x0008, this, "ExTRC" , name.c_str());
    ExTED  = new vpcl::re_register(0x000C, this, "ExTED" , name.c_str());
    std::ostringstream str_tmp;
    for(uint i = 0; i < emNUM_ExEADn; i++) {
        str_tmp.str("");
        str_tmp<<"ExEADn"<< i;
        ExEADn[i] = new vpcl::re_register((0x0010) + 4*i, this, str_tmp.str(), name.c_str());
    }

    // Construct the register pointer list
    mCurReg = NULL;

    uint index = 0;
    mRegMap = new uint [1<<5];
    for (uint i = 0; i < (1<<5); i++) {
        mRegMap[i] = (1<<5);
    }

    mRegMap[0x0000]     = index;
    mRegMap[0x0000 + 1] = index;
    mRegMap[0x0000 + 2] = index;
    mRegMap[0x0000 + 3] = index++;
    mRegMap[0x0004]     = index;
    mRegMap[0x0004 + 1] = index++;
    mRegMap[0x0008]     = index;
    mRegMap[0x0008 + 1] = index;
    mRegMap[0x0008 + 2] = index;
    mRegMap[0x0008 + 3] = index++;
    mRegMap[0x000C]     = index;
    mRegMap[0x000C + 1] = index;
    mRegMap[0x000C + 2] = index;
    mRegMap[0x000C + 3] = index++;
    for(uint i = 0; i < emNUM_ExEADn; i++) {
        mRegMap[(0x0010)     + i*4 ] = index;
        mRegMap[(0x0010 + 1) + i*4 ] = index;
        mRegMap[(0x0010 + 2) + i*4 ] = index;
        mRegMap[(0x0010 + 3) + i*4 ] = index++;
    }
    mTotalRegNum = index;
    mRegArray = new SRegList* [mTotalRegNum];
    index = 0;
    #ifdef CWR_SYSTEMC
    cw_instantiate_reg(CW_ExTMC_, "ExTMC_", 0x0004);
    CW_ExTMC  = new scml2::bitfield<uint>(ExTMC->name() , CW_ExTMC_      ,  0, 16);
    cw_instantiate_reg(CW_ExCTL   , ExCTL->name() , ExCTL->addr() );
    cw_instantiate_reg(CW_ExTRC   , ExTRC->name() , ExTRC->addr() );
    cw_instantiate_reg(CW_ExTED   , ExTED->name() , ExTED->addr() );
    for(uint i = 0; i < emNUM_ExEADn; i++) cw_instantiate_reg(CW_ExEADn  [i], ExEADn[i]->name(), ExEADn[i]->addr());
    #endif
    mCurReg = mRegArray[index++] = new SRegList(ExCTL   , mCurReg, 0,  4, "8|16|32", "8|16|32");
    mCurReg = mRegArray[index++] = new SRegList(ExTMC   , mCurReg, 0,  2,    "8|16", "8|16|32");
    mCurReg = mRegArray[index++] = new SRegList(ExTRC   , mCurReg, 0,  4, "8|16|32", "8|16|32");
    mCurReg = mRegArray[index++] = new SRegList(ExTED   , mCurReg, 0,  4, "8|16|32", "8|16|32");
    for(uint i = 0; i < emNUM_ExEADn; i++) mCurReg = mRegArray[index++] = new SRegList(ExEADn  [i], mCurReg, i,  4,      "32", "8|16|32");

    mRegList = mCurReg;

    (*ExCTL   ) (31, 31, "ECDEDF7" , 0x0       , "R"     , vpcl::SPP_ENABLE);
    (*ExCTL   ) (30, 30, "ECSEDF7" , 0x0       , "R"     , vpcl::SPP_ENABLE);
    (*ExCTL   ) (29, 29, "ECDEDF6" , 0x0       , "R"     , vpcl::SPP_ENABLE);
    (*ExCTL   ) (28, 28, "ECSEDF6" , 0x0       , "R"     , vpcl::SPP_ENABLE);
    (*ExCTL   ) (27, 27, "ECDEDF5" , 0x0       , "R"     , vpcl::SPP_ENABLE);
    (*ExCTL   ) (26, 26, "ECSEDF5" , 0x0       , "R"     , vpcl::SPP_ENABLE);
    (*ExCTL   ) (25, 25, "ECDEDF4" , 0x0       , "R"     , vpcl::SPP_ENABLE);
    (*ExCTL   ) (24, 24, "ECSEDF4" , 0x0       , "R"     , vpcl::SPP_ENABLE);
    (*ExCTL   ) (23, 23, "ECDEDF3" , 0x0       , "R"     , vpcl::SPP_ENABLE);
    (*ExCTL   ) (22, 22, "ECSEDF3" , 0x0       , "R"     , vpcl::SPP_ENABLE);
    (*ExCTL   ) (21, 21, "ECDEDF2" , 0x0       , "R"     , vpcl::SPP_ENABLE);
    (*ExCTL   ) (20, 20, "ECSEDF2" , 0x0       , "R"     , vpcl::SPP_ENABLE);
    (*ExCTL   ) (19, 19, "ECDEDF1" , 0x0       , "R"     , vpcl::SPP_ENABLE);
    (*ExCTL   ) (18, 18, "ECSEDF1" , 0x0       , "R"     , vpcl::SPP_ENABLE);
    (*ExCTL   ) (17, 17, "ECDEDF0" , 0x0       , "R"     , vpcl::SPP_ENABLE);
    (*ExCTL   ) (16, 16, "ECSEDF0" , 0x0       , "R"     , vpcl::SPP_ENABLE);
    (*ExCTL   ) (15, 14, "EMCA"    , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*ExCTL   ) (11, 11, "ECOVFF"  , 0x0       , "R"     , vpcl::SPP_ENABLE);
    (*ExCTL   ) (10, 10, "ECER2C"  , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*ExCTL   ) ( 9,  9, "ECER1C"  , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*ExCTL   ) ( 7,  7, "ECTHM"   , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*ExCTL   ) ( 6,  6, "ECERVF"  , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*ExCTL   ) ( 5,  5, "EC1ECP"  , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*ExCTL   ) ( 4,  4, "EC2EDIC" , 0x1       , "R|W"   , vpcl::SPP_ENABLE);
    (*ExCTL   ) ( 3,  3, "EC1EDIC" , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*ExCTL   ) ( 2,  2, "ECER2F"  , 0x0       , "R"     , vpcl::SPP_ENABLE);
    (*ExCTL   ) ( 1,  1, "ECER1F"  , 0x0       , "R"     , vpcl::SPP_ENABLE);
    (*ExCTL   ) ( 0,  0, "ECEMF"   , 0x0       , "R"     , vpcl::SPP_ENABLE);
    (*ExTMC   ) (15, 14, "ETMA"    , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*ExTMC   ) ( 7,  7, "ECTMCE"  , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*ExTMC   ) ( 4,  4, "ECTRRS"  , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*ExTMC   ) ( 3,  3, "ECREOS"  , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*ExTMC   ) ( 2,  2, "ECENS"   , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*ExTMC   ) ( 1,  1, "ECDCS"   , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*ExTMC   ) ( 0,  0, "ECREIS"  , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*ExTRC   ) (30, 24, "SYND"    , 0x0       , "R"     , vpcl::SPP_ENABLE);
    (*ExTRC   ) (22, 16, "HORD"    , 0x0       , "R"     , vpcl::SPP_ENABLE);
    (*ExTRC   ) (14,  8, "ECRD"    , 0x0       , "R"     , vpcl::SPP_ENABLE);
    (*ExTRC   ) ( 6,  0, "ERDB"    , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    (*ExTED   ) (31,  0, "ECEDB"   , 0x0       , "R|W"   , vpcl::SPP_ENABLE);
    for(uint i = 0; i < emNUM_ExEADn; i++) {
        (*ExEADn  [i]) (31,  0, "ExEADn"  , 0x0       , "R"     , vpcl::SPP_ENABLE);
    }

    mFileName = "";
    mInstName = name;
    mLineNum = 0;
    mBusWidth = buswidth;
    mBusByteWidth = mBusWidth/8;   // using in BIG ENDIAN
    mIsReset = false;

    // Constructor the callback function of each register
    for (uint i = 0; i < mTotalRegNum; i++) {
        mWrCbAPI[mRegArray[i]->my_p->name()][mRegArray[i]->my_p->name()] = NULL;
        mRdCbAPI[mRegArray[i]->my_p->name()][mRegArray[i]->my_p->name()] = NULL;
    }

    //Constructor the mWrCbAPI, mRdCbAPI variable of each register
    mWrCbAPI["ExCTL"]["ECER1C"] = &Cecc_pram_e2_regif::cb_ExCTL_ECER1C;
    mWrCbAPI["ExCTL"]["ECTHM"] = &Cecc_pram_e2_regif::cb_ExCTL_ECTHM;
    InitLocalVal();
}

/// Destructor: delete pointers
/// @return none
Cecc_pram_e2_regif::~Cecc_pram_e2_regif()
{
    // Delete registers' pointer
    for (uint i = 0 ; i < mTotalRegNum ; i++) {
        delete mRegArray[i]->my_p;
        mRegArray[i]->prev = NULL;
    }
    delete [] mRegMap;
    delete [] mRegArray;
    delete mRegList;
    mCurReg = NULL;
}

/// Mask unselected bit
/// @return selected value
Cecc_pram_e2_regif::uint Cecc_pram_e2_regif::bit_select(
                                cuint val,    ///< [in] Writting address
                                cuint start,  ///< [in] start bit position
                                cuint end)    ///< [in] end bit position
{
    uint ret_val = val;
    if (end - start + 1 < 32) {
        ret_val = (val>>start) & (uint)((1<<(end-start+1))-1);
    }
    return ret_val;
}

/// Write the value to requested module register
/// @return true if writing transaction is finished normally
bool Cecc_pram_e2_regif::reg_wr(cuint addr,                    ///< [in] Writting address
                                const unsigned char *p_data,   ///< [in] Writing data
                                cuint size)                    ///< [in] Data size (byte)
{
    if(size == 0) return false;
    #ifdef IS_MODELED_ENDIAN_BIG
    if ((addr % mBusByteWidth) + size > mBusByteWidth) return false;
    #endif

    bool ret_val = false;
    #ifdef REGIF_NOT_USE_SYSTEMC
    assert(p_data != NULL);
    #else
    sc_assert(p_data != NULL);
    #endif
    ret_val = reg_wr_process (addr, p_data, size, false);
    return ret_val;
}

/// Read the register value of requested module
/// @return true if reading transaction is finished normally
bool Cecc_pram_e2_regif::reg_rd(cuint addr,              ///< [in]  Reading address
                                unsigned char *p_data,   ///< [out] Reading data
                                cuint size)              ///< [in]  Data size (byte)
{
    if(size == 0) return false;
    #ifdef IS_MODELED_ENDIAN_BIG
    if ((addr % mBusByteWidth) + size > mBusByteWidth) return false;
    #endif

    bool ret_val = false;
    #ifdef REGIF_NOT_USE_SYSTEMC
    assert(p_data != NULL);
    #else
    sc_assert(p_data != NULL);
    #endif
    ret_val = reg_rd_process (addr, p_data, size, false);
    return ret_val;
}

/// Write the value to requested module register
/// @return true if writing transaction is finished normally
bool Cecc_pram_e2_regif::reg_wr_dbg(cuint addr,                    ///< [in] Writting address
                                    const unsigned char *p_data,   ///< [in] Writing data
                                    cuint size)                    ///< [in] Data size (byte)
{
    if(size == 0) return false;
    #ifdef IS_MODELED_ENDIAN_BIG
    if ((addr % mBusByteWidth) + size > mBusByteWidth) return false;
    #endif

    bool ret_val = false;
    #ifdef REGIF_NOT_USE_SYSTEMC
    assert(p_data != NULL);
    #else
    sc_assert(p_data != NULL);
    #endif
    ret_val = reg_wr_process (addr, p_data, size, true);
    return ret_val;
}

/// Read the register value of requested module
/// @return true if reading transaction is finished normally
bool Cecc_pram_e2_regif::reg_rd_dbg(cuint addr,              ///< [in]  Reading address
                                    unsigned char *p_data,   ///< [out] Reading data
                                    cuint size)              ///< [in]  Data size (byte)
{
    if(size == 0) return false;
    #ifdef IS_MODELED_ENDIAN_BIG
    if ((addr % mBusByteWidth) + size > mBusByteWidth) return false;
    #endif

    bool ret_val = false;
    #ifdef REGIF_NOT_USE_SYSTEMC
    assert(p_data != NULL);
    #else
    sc_assert(p_data != NULL);
    #endif
    ret_val = reg_rd_process (addr, p_data, size, true);
    return ret_val;
}

/// Write the value to requested module register
/// @return true if writing transaction is finished normally
bool Cecc_pram_e2_regif::reg_wr_process(cuint addr,                   ///< [in] Writting address
                                        const unsigned char *p_data,  ///< [in] Writing data
                                        cuint size,                   ///< [in] Data size (byte)
                                        bool IsDbgFunc)               ///< [in] flag indicate reg_rd or reg_rd_dbg
{
    if (mIsReset == true) {
        re_printf("warning", "Cannot write during reset period\n");
        return true;
    }
    uint tmp_addr = addr;
    #ifdef IS_MODELED_ENDIAN_BIG
    if (size < mBusByteWidth) {
        tmp_addr = addr ^ (mBusByteWidth - size);
    }
    #endif
    bool ret_val = false;
    bool valid_addr = false;
    #ifdef REGIF_NOT_USE_SYSTEMC
    assert(p_data != NULL);
    #else
    sc_assert(p_data != NULL);
    #endif
    std::list<uint> list_index;
    uint masked_addr = bit_select(tmp_addr, 0, 5-1);
    uint access_addr = masked_addr;
    while (masked_addr + size > access_addr) {
        int reg_index = get_reg_index(access_addr);
        if (reg_index != -1) {
            vpcl::re_register *reg_p = mRegArray[reg_index]->my_p; 
            if ((IsDbgFunc == true) || (valid_addr == true) || (ChkSize(mRegArray[reg_index]->wacc_size, size, tmp_addr))) {
                valid_addr = true;
                list_index.push_back(reg_index);
            }
            else {
                re_printf("error", "Writing access size to %s at address 0x%08X is wrong: %d byte(s).\n", reg_p->name().c_str(), tmp_addr, size);
                return false;
            }
            access_addr = reg_p->addr() + mRegArray[reg_index]->length;
        } else {
            access_addr += 1;
        }
    }
    if (valid_addr == true) {
        std::list<uint>::iterator it;
        for (it=list_index.begin() ; it!=list_index.end() ; it++) {
            access_addr = masked_addr;
            uint d_size = size;
            uint index = 0;
            if (masked_addr < mRegArray[(*it)]->my_p->addr()) { // adjust access address & index
                access_addr = mRegArray[(*it)]->my_p->addr();
                index = mRegArray[(*it)]->my_p->addr() - masked_addr;
            }
            if ((masked_addr + size) < (mRegArray[(*it)]->my_p->addr() + mRegArray[(*it)]->length)) { // adjust access size
                d_size = masked_addr + size - access_addr;
            } else { // adjust access size
                d_size = (mRegArray[(*it)]->my_p->addr() + mRegArray[(*it)]->length) - access_addr;
            }
            if (size > mRegArray[(*it)]->length) { // adjust index for big endianess
                #ifdef IS_MODELED_ENDIAN_BIG
                index = index ^ (size - mRegArray[(*it)]->length);
                #endif
            }
            ret_val = reg_wr_func(tmp_addr - masked_addr + access_addr, &(p_data[index]), d_size, (*it), IsDbgFunc);
        }
    } else {
        if (IsDbgFunc == false) {
            re_printf("error", "Invalid access address 0x%08X\n", tmp_addr);
        } else {
            ret_val = true;
        }
    }
    return ret_val;
}

/// Read the register value of requested module
/// @return true if reading transaction is finished normally
bool Cecc_pram_e2_regif::reg_rd_process(cuint addr,              ///< [in]  Reading address
                                        unsigned char *p_data,   ///< [out] Reading data
                                        cuint size,              ///< [in]  Data size (byte)
                                        bool IsDbgFunc)          ///< [in] flag indicate reg_rd or reg_rd_dbg
{
    uint tmp_addr = addr;
    #ifdef IS_MODELED_ENDIAN_BIG
    if (size < mBusByteWidth) {
        tmp_addr = addr ^ (mBusByteWidth - size);
    }
    #endif
    bool ret_val = false;
    bool valid_addr = false;
    #ifdef REGIF_NOT_USE_SYSTEMC
    assert(p_data != NULL);
    #else
    sc_assert(p_data != NULL);
    #endif
    std::list<uint> list_index;
    uint masked_addr = bit_select(tmp_addr, 0, 5-1);
    uint access_addr = masked_addr;
    while (masked_addr + size > access_addr) {
        int reg_index = get_reg_index(access_addr);
        if (reg_index != -1) {
            vpcl::re_register *reg_p = mRegArray[reg_index]->my_p; 
            if ((IsDbgFunc == true) || (valid_addr == true) || (ChkSize(mRegArray[reg_index]->racc_size, size, tmp_addr))) {
                valid_addr = true;
                list_index.push_back(reg_index);
            }
            else {
                re_printf("error", "Reading access size to %s at address 0x%08X is wrong: %d byte(s).\n", reg_p->name().c_str(), tmp_addr, size);
                return false;
            }
            access_addr = reg_p->addr() + mRegArray[reg_index]->length;
        } else {
            access_addr += 1;
        }
    }
    if (valid_addr == true) {
        std::list<uint>::iterator it;
        for (it=list_index.begin() ; it!=list_index.end() ; it++) {
            access_addr = masked_addr;
            uint d_size = size;
            uint index = 0;
            if (masked_addr < mRegArray[(*it)]->my_p->addr()) { // adjust access address & index
                access_addr = mRegArray[(*it)]->my_p->addr();
                index = mRegArray[(*it)]->my_p->addr() - masked_addr;
            }
            if ((masked_addr + size) < (mRegArray[(*it)]->my_p->addr() + mRegArray[(*it)]->length)) { // adjust access size
                d_size = masked_addr + size - access_addr;
            } else { // adjust access size
                d_size = (mRegArray[(*it)]->my_p->addr() + mRegArray[(*it)]->length) - access_addr;
            }
            if (size > mRegArray[(*it)]->length) { // adjust index for big endianess
                #ifdef IS_MODELED_ENDIAN_BIG
                index = index ^ (size - mRegArray[(*it)]->length);
                #endif
            }
            ret_val = reg_rd_func(tmp_addr - masked_addr + access_addr, &(p_data[index]), d_size, (*it), IsDbgFunc);
        }
    } else {
        if (IsDbgFunc == false) {
            re_printf("error", "Invalid access address 0x%08X\n", tmp_addr);
        } else {
            memset(p_data, 0, size);
            ret_val = true;
        }
    }
    return ret_val;
}

/// Process reading function
/// @return true if reading successfully
bool Cecc_pram_e2_regif::reg_rd_func(cuint addr,                     ///< [in]  Reading address
                                     unsigned char *p_data,          ///< [out] Reading data
                                     cuint size,                     ///< [in]  Data size (byte)
                                     cuint reg_index,                ///< [in] Register index
                                     bool IsDbgFunc)                 ///< [in] flag indicate reg_rd or reg_rd_dbg
{
    vpcl::re_register* Register = mRegArray[reg_index]->my_p;
    #ifdef REGIF_NOT_USE_SYSTEMC
    assert(Register != NULL);
    #else
    sc_assert(Register != NULL);
    #endif
    
    uint pst_data = 0;
    #if 1 // always 1 since any size can be accessed in debug mode 
    uint reg_length = mRegArray[reg_index]->length;
    uint start_pos = 0;
    uint mask_size = (1 << (reg_length/2)) - 1;
    if (size < reg_length) {
        #ifdef IS_MODELED_ENDIAN_BIG
        start_pos =  (reg_length - 1)*8 - (addr & mask_size)*8; // Start bit position
        #else
        start_pos =  (addr & mask_size)*8;  // Start bit position
        #endif
    }
    #endif
    if (IsDbgFunc == false) {
        if (mIsReset == true) {
            re_printf("warning", "Cannot launch call-back function during reset period\n");
        }else {
            #if 1 // always 1 since any size can be accessed in debug mode 
            if (size < reg_length) {
                re_printf("warning","Should read all bit in a register\n");
            }
            #endif
            
            pst_data = Register->read();
            
        }
    }
    pst_data = (uint)(*Register);
    #if 1 // always 1 since any size can be accessed in debug mode 
    if (size < reg_length) {
        uint read_data = 0;
        if (((reg_length%2 == 0) && (reg_length%size == 0) && ((addr&mask_size)%size == 0)) 
         || (IsDbgFunc == false)) {
            for (uint i = start_pos; i < (8*size + start_pos); i++) {
                read_data |= (pst_data & (1 << i)) >> start_pos;
            }
            pst_data = read_data;
        }
    }
    #endif

    #ifdef REGIF_NOT_USE_SYSTEMC
    assert(p_data != NULL);
    #else
    sc_assert(p_data != NULL);
    #endif
    memcpy(p_data, &pst_data, size);
    DumpRegMsg("R", Register->name(), "", size, addr, 0, 0, pst_data, mRegArray[reg_index]->length*8);
    for (vpcl::bit_info *it=Register->mBitInfo ; it!=NULL ; it=it->next) {
        uint val = (uint)(*Register);
        val = bit_select(val, it->mStartAddr, it->mEndAddr);
        DumpRegMsg("R", Register->name(), it->name(), size, addr, 0, 0, val, it->mEndAddr - it->mStartAddr + 1);
    }
    return true;
}

/// Process writing function
/// @return true if writing successfully
bool Cecc_pram_e2_regif::reg_wr_func(cuint addr,                       ///< [in] Writting address
                                     const unsigned char *p_data,      ///< [in] Writing data
                                     cuint size,                       ///< [in] Data size (byte)
                                     cuint reg_index,                  ///< [in] Register index
                                     bool IsDbgFunc)                   ///< [in] flag indicate reg_wr or reg_wr_dbg
{
    vpcl::re_register* Register = mRegArray[reg_index]->my_p;
    uint pre_data = 0;
    uint data = 0;
    #if 1 // always 1 since any size can be accessed in debug mode 
    uint reg_length = mRegArray[reg_index]->length;
    uint start_pos = 0;
    #endif
    #ifdef REGIF_NOT_USE_SYSTEMC
    assert ((p_data != NULL) && (Register != NULL));
    #else
    sc_assert ((p_data != NULL) && (Register != NULL));
    #endif
    memcpy(&data, p_data, size);
    #if 1 // always 1 since any size can be accessed in debug mode 
    if (size < reg_length) {
        uint mask_size = (1 << (reg_length/2)) - 1;
        if (((reg_length%2 == 0) && (reg_length%size == 0) && ((addr&mask_size)%size == 0)) 
         || (IsDbgFunc == false)) {
            uint new_data = (uint)(*Register);  // For writing to register
            uint written_data = 0;         // For transferring to callback function
            #ifdef IS_MODELED_ENDIAN_BIG
            start_pos =  (reg_length - 1)*8 - (addr & mask_size)*8; // Start bit position
            #else
            start_pos =  (addr & mask_size)*8;  // Start bit position
            #endif
            for (uint i = start_pos; i < (8*size + start_pos); i++) {
                new_data = (new_data & (~(1 << i))) | ((data << start_pos) & (1 << i));
                written_data = (written_data & (~(1 << i))) | ((data << start_pos) & (1 << i));
            }
            data = new_data;
        }
    }
    #endif

    if ((mRegArray[reg_index]->block == false) || (IsDbgFunc == true)){
        pre_data = (uint)(*Register);
        if (IsDbgFunc == true) {
            bool backup_warning = Register->mMessageLevel["warning"];
            bool backup_error = Register->mMessageLevel["error"];
            Register->mMessageLevel["warning"]   = false;
            Register->mMessageLevel["error"]   = false;

            Register->write(data);

            Register->mMessageLevel["warning"]   = backup_warning;
            Register->mMessageLevel["error"]   = backup_error;
        } else {
            Register->write(data);
        }
        UpdateLocalVal(Register->addr());
        DumpRegMsg("W", Register->name(), "", size, addr, data, pre_data, (uint)(*Register), mRegArray[reg_index]->length*8);
        for (vpcl::bit_info *it=Register->mBitInfo ; it!=NULL ; it=it->next) {
            uint val = (uint)(*Register);
            val = bit_select(val, it->mStartAddr, it->mEndAddr);
            uint pre_val = pre_data;
            pre_val = bit_select(pre_val, it->mStartAddr, it->mEndAddr);
            DumpRegMsg("W", Register->name(), it->name(), size, addr, 0, pre_val, val, it->mEndAddr - it->mStartAddr + 1);
            if ((mWrCbAPI[Register->name()][it->name()]) != NULL) {
                (this->*(mWrCbAPI[Register->name()][it->name()]))(RegCBstr(mRegArray[reg_index]->channel, true, size, pre_data, data));
            }
        }
    }
    else {
        re_printf("warning","%s is blocked writing from Bus I/F.\n", Register->name().c_str());
    }
    return true;
}

/// Check access size
/// @@return true if detect_size equal expect_size
bool Cecc_pram_e2_regif::ChkSize(std::string expect_size, cuint detect_size, cuint addr)
{
    std::vector<std::string> arg_vec = Str2Vec(expect_size, '|');
    std::vector<std::string>::iterator it;
    char *err_p = NULL;
    uint size = 0;
    if (detect_size > mBusByteWidth) {
        re_printf("error", "Invalid access size: %d bytes\n", detect_size);
        return false;
    }
    if(addr%detect_size != 0) {
        re_printf("error", "Invalid access address 0x%08X with access size %d bytes\n", addr, detect_size);
        return false;
    }
    for (it = arg_vec.begin(); it != arg_vec.end(); it++) {
        errno = 0; size = (uint) strtoul((*it).c_str(), &err_p, 0);
        #ifdef REGIF_NOT_USE_SYSTEMC
        assert(err_p != NULL);
        #else
        sc_assert(err_p != NULL);
        #endif
        if (errno != ERANGE && *err_p == '\0') {
            if ((size/8) == detect_size) {
                return true;
            }
        }
    }
    return false;
}

/// Initialize reg_handle_command variables
/// @return none
void Cecc_pram_e2_regif::CommandInit()
{
    mDumpRegisterRW = false;
    mMessageLevel["fatal"]   = true;
    mMessageLevel["error"]   = true;
    mMessageLevel["warning"] = false;
    mMessageLevel["info"]    = false;
}

/// Process reg_handle_command command
/// @return string
std::string Cecc_pram_e2_regif::reg_handle_command(const std::vector<std::string>& args)
{
    std::string ret = "";
    std::string err_msg = "Error ("   + mInstName + ") ";   // error message
    if (args[0] == "reg") {
        if (args[1] == "help") {
            ret += "    --- reg ---\n";
            ret += "    reg MessageLevel <fatal|error|warning|info> Select debug message level (Default: fatal,error)\n";
            ret += "    reg DumpRegisterRW <true/false>             Select dump register access information  (Default: false)\n";
            ret += "    reg <register_name> MessageLevel <fatal|error|warning|info> Select debug message level for register (Default: fatal,error)\n";
            ret += "    reg <register_name> force <value>           Force register with setting value\n";
            ret += "    reg <register_name> release                 Release register from force value\n";
            ret += "    reg <register_name> <value>                 Write a value into register\n";
            ret += "    reg <register_name>                         Read value of register\n";
            ret += "    reg help                                    Show a direction\n";
        }
        else if (args[1] == "DumpRegisterRW") {
            if (args.size() == 2) {
                ret = (mDumpRegisterRW)? "true" : "false";
            }
            else if (args.size() == 3) {
                if (args[2] == "true") {
                    mDumpRegisterRW = true;
                }
                else if (args[2] == "false") {
                    mDumpRegisterRW = false;
                } else {
                    ret = err_msg + "DumpRegisterRW command needs an argument [true/false]\n";
                }
            } else {
                ret = err_msg + "DumpRegisterRW has too much arguments\n";
            }
        }
        else if (args[1] == "MessageLevel") {
            // read mode
            if (args.size() == 2) {
                std::map<std::string, bool>::iterator it;
                for (it = mMessageLevel.begin(); it != mMessageLevel.end(); it++) {
                    if ( it->second == true ) {
                        ret += " " + it->first;
                    }
                }
            // write mode
            } else if (args.size() == 3) {
                std::vector<std::string> arg_vec = Str2Vec(args[2], '|');
                std::map<std::string, bool>::iterator msgit;
                for (msgit =mMessageLevel.begin(); msgit != mMessageLevel.end(); msgit++) {
                    msgit->second = false;
                }
                std::vector<std::string>::iterator it;
                for (it = arg_vec.begin(); it != arg_vec.end(); it++) {
                    mMessageLevel[*it] = true;
                }
            } else {
                ret = err_msg + "MessageLevel has too much arguments\n";
            }
        } else {
            bool matched = false;
            for (uint i = 0; i < mTotalRegNum; i++) {
                if (args[1] == mRegArray[i]->my_p->name()) {
                    ret = AccessRegCommand(args, mRegArray[i]->my_p, mRegArray[i]->block);
                    matched = true;
                    break;
                }
            }
            if (!matched) {
                ret = err_msg + "Register name " + (std::string)args[1] + " is invalid\n";
            }
        }
    }
    return ret;
}

/// process reg_handle_command of "reg" parameter
/// @return string
std::string Cecc_pram_e2_regif::AccessRegCommand(const std::vector<std::string>& args, vpcl::re_register *Register, bool &BlockReg)
{
    std::string ret = "";
    char *err_p = NULL;
    std::string err_msg = "Error ("   + mInstName + ") ";   // error message
    uint data = 0;
    std::ostringstream str_tmp;
    #ifdef REGIF_NOT_USE_SYSTEMC
    assert(Register != NULL);
    #else
    sc_assert(Register != NULL);
    #endif
    if (args.size() == 2) {
        data = (uint)(*Register);
        str_tmp<<std::setw(14)<<std::left<<(Register->name());
        str_tmp<<"0x"<<std::setw(8)<<std::hex<<std::uppercase<<std::left<<data<<"\n";
        ret = str_tmp.str();
    } else if ((args.size() == 3) && (args[2] == "release")) {
        BlockReg = false;
    } else if ((args.size() == 4) && (args[2] == "force")) {
        errno = 0; data = (uint) strtoul(args[3].c_str(), &err_p, 0);
        #ifdef REGIF_NOT_USE_SYSTEMC
        assert(err_p != NULL);
        #else
        sc_assert(err_p != NULL);
        #endif
        if (errno != ERANGE && *err_p == '\0') {
            *Register = data;
            BlockReg = true;
            UpdateLocalVal(Register->addr());
        } else {
            ret = err_msg + "[" + Register->name() + "] Invalid force value\n";
        }
    } else if ((args.size() >= 3) && (args[2] == "MessageLevel")) {
        if (args.size() == 3) {
            ret = Register->name() + " ";
            ret += Register->GetMessageLevel();
        } else if (args.size() == 4) {
            std::map<std::string, bool> MessageLevel;
            std::vector<std::string> arg_vec = Str2Vec(args[3], '|');
            std::vector<std::string>::iterator it;
            for (it = arg_vec.begin(); it != arg_vec.end(); it++) {
                MessageLevel[*it] = true;
            }
            Register->SetMessageLevel(MessageLevel);
        } else {
            ret = err_msg + "[" + Register->name() + "] MessageLevel has too much arguments\n";
        }
    } else if ((args.size() == 3) && (args[2] != "release")) {
        errno = 0; data = (uint) strtoul(args[2].c_str(), &err_p, 0);
        if (errno != ERANGE && *err_p == '\0') {
            *Register = data;
            UpdateLocalVal(Register->addr());
        } else {
            ret = err_msg + "[" + Register->name() + "] Invalid write value\n";
        }
    } else {
        ret = err_msg + "Wrong command : ";
        for (uint index = 0; index < args.size(); index ++) {
            ret += args[index] + " ";
        }
    }
    return ret;
}

/// Initialize local variables
/// @return none
void Cecc_pram_e2_regif::InitLocalVal()
{
    // Initialize local variables
    ExCTL_ECDEDF7 = 0x0;
    ExCTL_ECSEDF7 = 0x0;
    ExCTL_ECDEDF6 = 0x0;
    ExCTL_ECSEDF6 = 0x0;
    ExCTL_ECDEDF5 = 0x0;
    ExCTL_ECSEDF5 = 0x0;
    ExCTL_ECDEDF4 = 0x0;
    ExCTL_ECSEDF4 = 0x0;
    ExCTL_ECDEDF3 = 0x0;
    ExCTL_ECSEDF3 = 0x0;
    ExCTL_ECDEDF2 = 0x0;
    ExCTL_ECSEDF2 = 0x0;
    ExCTL_ECDEDF1 = 0x0;
    ExCTL_ECSEDF1 = 0x0;
    ExCTL_ECDEDF0 = 0x0;
    ExCTL_ECSEDF0 = 0x0;
    ExCTL_EMCA = 0x0;
    ExCTL_ECOVFF = 0x0;
    ExCTL_ECER2C = 0x0;
    ExCTL_ECER1C = 0x0;
    ExCTL_ECTHM = 0x0;
    ExCTL_ECERVF = 0x0;
    ExCTL_EC1ECP = 0x0;
    ExCTL_EC2EDIC = 0x1;
    ExCTL_EC1EDIC = 0x0;
    ExCTL_ECER2F = 0x0;
    ExCTL_ECER1F = 0x0;
    ExCTL_ECEMF = 0x0;
    ExTMC_ETMA = 0x0;
    ExTMC_ECTMCE = 0x0;
    ExTMC_ECTRRS = 0x0;
    ExTMC_ECREOS = 0x0;
    ExTMC_ECENS = 0x0;
    ExTMC_ECDCS = 0x0;
    ExTMC_ECREIS = 0x0;
    ExTRC_SYND = 0x0;
    ExTRC_HORD = 0x0;
    ExTRC_ECRD = 0x0;
    ExTRC_ERDB = 0x0;
    ExTED_ECEDB = 0x0;
    for(uint i = 0; i < emNUM_ExEADn; i++) {
        ExEADn_ExEADn[i] = 0x0;
    }
}

/// Update bit value to local value
/// @return None
void Cecc_pram_e2_regif::UpdateLocalVal(cuint addr)
{
    if (addr == 0x0000) {
        ExCTL_ECDEDF7              = (*ExCTL )["ECDEDF7"];
        ExCTL_ECSEDF7              = (*ExCTL )["ECSEDF7"];
        ExCTL_ECDEDF6              = (*ExCTL )["ECDEDF6"];
        ExCTL_ECSEDF6              = (*ExCTL )["ECSEDF6"];
        ExCTL_ECDEDF5              = (*ExCTL )["ECDEDF5"];
        ExCTL_ECSEDF5              = (*ExCTL )["ECSEDF5"];
        ExCTL_ECDEDF4              = (*ExCTL )["ECDEDF4"];
        ExCTL_ECSEDF4              = (*ExCTL )["ECSEDF4"];
        ExCTL_ECDEDF3              = (*ExCTL )["ECDEDF3"];
        ExCTL_ECSEDF3              = (*ExCTL )["ECSEDF3"];
        ExCTL_ECDEDF2              = (*ExCTL )["ECDEDF2"];
        ExCTL_ECSEDF2              = (*ExCTL )["ECSEDF2"];
        ExCTL_ECDEDF1              = (*ExCTL )["ECDEDF1"];
        ExCTL_ECSEDF1              = (*ExCTL )["ECSEDF1"];
        ExCTL_ECDEDF0              = (*ExCTL )["ECDEDF0"];
        ExCTL_ECSEDF0              = (*ExCTL )["ECSEDF0"];
        ExCTL_EMCA                 = (*ExCTL )["EMCA"  ];
        ExCTL_ECOVFF               = (*ExCTL )["ECOVFF"];
        ExCTL_ECER2C               = (*ExCTL )["ECER2C"];
        ExCTL_ECER1C               = (*ExCTL )["ECER1C"];
        ExCTL_ECTHM                = (*ExCTL )["ECTHM" ];
        ExCTL_ECERVF               = (*ExCTL )["ECERVF"];
        ExCTL_EC1ECP               = (*ExCTL )["EC1ECP"];
        ExCTL_EC2EDIC              = (*ExCTL )["EC2EDIC"];
        ExCTL_EC1EDIC              = (*ExCTL )["EC1EDIC"];
        ExCTL_ECER2F               = (*ExCTL )["ECER2F"];
        ExCTL_ECER1F               = (*ExCTL )["ECER1F"];
        ExCTL_ECEMF                = (*ExCTL )["ECEMF" ];
        return;
    }
    if (addr == 0x0004) {
        ExTMC_ETMA                 = (*ExTMC )["ETMA"  ];
        ExTMC_ECTMCE               = (*ExTMC )["ECTMCE"];
        ExTMC_ECTRRS               = (*ExTMC )["ECTRRS"];
        ExTMC_ECREOS               = (*ExTMC )["ECREOS"];
        ExTMC_ECENS                = (*ExTMC )["ECENS" ];
        ExTMC_ECDCS                = (*ExTMC )["ECDCS" ];
        ExTMC_ECREIS               = (*ExTMC )["ECREIS"];
        return;
    }
    if (addr == 0x0008) {
        ExTRC_SYND                 = (*ExTRC )["SYND"  ];
        ExTRC_HORD                 = (*ExTRC )["HORD"  ];
        ExTRC_ECRD                 = (*ExTRC )["ECRD"  ];
        ExTRC_ERDB                 = (*ExTRC )["ERDB"  ];
        return;
    }
    if (addr == 0x000C) {
        ExTED_ECEDB                = (*ExTED )["ECEDB" ];
        return;
    }
    if ((0x0010 <= addr) && (addr <= (0x0010)+(4*3)) && ((addr-0x0010)%4 == 0)) {
        uint i = (addr - 0x0010)/4;
        ExEADn_ExEADn             [i] = (*(ExEADn[i]))["ExEADn"];
        return;
    }
}

/// Update local value to bit value
/// @return None
void Cecc_pram_e2_regif::UpdateRegVal(cuint addr)
{
    if (addr == 0x0000) {
        (*ExCTL )["ECDEDF7"] = ExCTL_ECDEDF7;
        (*ExCTL )["ECSEDF7"] = ExCTL_ECSEDF7;
        (*ExCTL )["ECDEDF6"] = ExCTL_ECDEDF6;
        (*ExCTL )["ECSEDF6"] = ExCTL_ECSEDF6;
        (*ExCTL )["ECDEDF5"] = ExCTL_ECDEDF5;
        (*ExCTL )["ECSEDF5"] = ExCTL_ECSEDF5;
        (*ExCTL )["ECDEDF4"] = ExCTL_ECDEDF4;
        (*ExCTL )["ECSEDF4"] = ExCTL_ECSEDF4;
        (*ExCTL )["ECDEDF3"] = ExCTL_ECDEDF3;
        (*ExCTL )["ECSEDF3"] = ExCTL_ECSEDF3;
        (*ExCTL )["ECDEDF2"] = ExCTL_ECDEDF2;
        (*ExCTL )["ECSEDF2"] = ExCTL_ECSEDF2;
        (*ExCTL )["ECDEDF1"] = ExCTL_ECDEDF1;
        (*ExCTL )["ECSEDF1"] = ExCTL_ECSEDF1;
        (*ExCTL )["ECDEDF0"] = ExCTL_ECDEDF0;
        (*ExCTL )["ECSEDF0"] = ExCTL_ECSEDF0;
        (*ExCTL )["EMCA"  ] = ExCTL_EMCA;
        (*ExCTL )["ECOVFF"] = ExCTL_ECOVFF;
        (*ExCTL )["ECER2C"] = ExCTL_ECER2C;
        (*ExCTL )["ECER1C"] = ExCTL_ECER1C;
        (*ExCTL )["ECTHM" ] = ExCTL_ECTHM;
        (*ExCTL )["ECERVF"] = ExCTL_ECERVF;
        (*ExCTL )["EC1ECP"] = ExCTL_EC1ECP;
        (*ExCTL )["EC2EDIC"] = ExCTL_EC2EDIC;
        (*ExCTL )["EC1EDIC"] = ExCTL_EC1EDIC;
        (*ExCTL )["ECER2F"] = ExCTL_ECER2F;
        (*ExCTL )["ECER1F"] = ExCTL_ECER1F;
        (*ExCTL )["ECEMF" ] = ExCTL_ECEMF;
        return;
    }
    if (addr == 0x0004) {
        (*ExTMC )["ETMA"  ] = ExTMC_ETMA;
        (*ExTMC )["ECTMCE"] = ExTMC_ECTMCE;
        (*ExTMC )["ECTRRS"] = ExTMC_ECTRRS;
        (*ExTMC )["ECREOS"] = ExTMC_ECREOS;
        (*ExTMC )["ECENS" ] = ExTMC_ECENS;
        (*ExTMC )["ECDCS" ] = ExTMC_ECDCS;
        (*ExTMC )["ECREIS"] = ExTMC_ECREIS;
        return;
    }
    if (addr == 0x0008) {
        (*ExTRC )["SYND"  ] = ExTRC_SYND;
        (*ExTRC )["HORD"  ] = ExTRC_HORD;
        (*ExTRC )["ECRD"  ] = ExTRC_ECRD;
        (*ExTRC )["ERDB"  ] = ExTRC_ERDB;
        return;
    }
    if (addr == 0x000C) {
        (*ExTED )["ECEDB" ] = ExTED_ECEDB;
        return;
    }
    if ((0x0010 <= addr) && (addr <= (0x0010)+(4*3)) && ((addr-0x0010)%4 == 0)) {
        uint i = (addr - 0x0010)/4;
        (*(ExEADn[i]))["ExEADn"] = ExEADn_ExEADn[i];
        return;
    }
}

/// convert string to vector
/// @return vector
std::vector<std::string> Cecc_pram_e2_regif::Str2Vec(std::string str, const char sep)
{
    std::vector<std::string> buf;
    std::string::size_type index = 0;
    for (uint i=0 ; i<str.size() ; i++) {
        if (str[i] == sep) {
            buf.push_back(str.substr(index, i-index));
            index = i+1;
        }
    }
    buf.push_back(str.substr(index));
    return buf;
}

/// Align nuber to hexadecimal format
/// @return aligned number
std::string Cecc_pram_e2_regif::Num2HexStr(cuint num, cuint num_length, bool space_strip)
{
    std::ostringstream str_tmp;
    #ifdef MSG_WO_WR_DATA
    str_tmp<<"0x"<<std::hex<<std::uppercase<<std::right<<num;
    str_tmp<<std::setfill(' ')<<std::setw(10-str_tmp.str().length())<<"";
    #else
    uint total_length = (num_length + 3)/4; // Calculate number of hexadecimal number
    str_tmp<<"0x"<<std::setfill('0')<<std::setw(total_length)<<std::hex<<std::uppercase<<std::right<<num;
    if (!space_strip) {
        str_tmp<<std::setfill(' ')<<std::setw(10-str_tmp.str().length())<<"";   
    }
    #endif
    return str_tmp.str();
}

/// Dump register access information
/// @return none
void Cecc_pram_e2_regif::DumpRegMsg(const std::string operation, const std::string RegName, const std::string BitName, cuint size, cuint addr, cuint wr_data, cuint pre_data, cuint data, cuint reg_length)
{
    if(mDumpRegisterRW == true) {
        std::string reg_name = RegName;
        std::ostringstream str_tmp;
        if (BitName != "") {
            reg_name += ":" + BitName;
        }
        str_tmp<<"REG ["<<std::setw(15)<<std::left<<reg_name<<"] ";
        str_tmp<<operation;
        str_tmp<<" Size= "<<size;
        str_tmp<<" Addr= "<<Num2HexStr(addr,5, false);
        if (operation == "R") {
            str_tmp<<" Data= "<<Num2HexStr(data    , reg_length, true);
        } else {
            #ifdef MSG_WO_WR_DATA
            str_tmp<<" Data= "<<Num2HexStr(pre_data, reg_length, false);
            #else
            str_tmp<<" Data= "<<Num2HexStr(wr_data , reg_length, false);
            str_tmp<<" : "    <<Num2HexStr(pre_data, reg_length, false);
            #endif
            str_tmp<<" => "   <<Num2HexStr(data    , reg_length, true);
        }
        re_printf("DumpRegMsg", "%s\n", str_tmp.str().c_str());
    }
}

/// find register pointer based on accessed address
/// @return accessed register pointer
int Cecc_pram_e2_regif::get_reg_index(cuint access_addr)
{
    if (mRegMap[access_addr] != (1<<5)) {
        return mRegMap[access_addr];
    } else {
        return -1;
    }
}

/// find first register pointer
/// @return first register pointer
vpcl::re_register *Cecc_pram_e2_regif::first_reg_object()
{
    mCurReg = mRegList;
    return mCurReg->my_p;
}

/// find next register pointer
/// @return next register pointer
vpcl::re_register *Cecc_pram_e2_regif::next_reg_object()
{
    if (mCurReg != NULL) {
        mCurReg = mCurReg->prev;
        if (mCurReg != NULL) {
            return mCurReg->my_p;
        }
    }
    return NULL;
}

/// write callback function of CoWare
/// @return none
void Cecc_pram_e2_regif::wr_cb(cuint addr, uint data)
{
    #ifdef CWR_SYSTEMC
    cwmem.put(data, addr&0xFFFF);
    #else
    array[addr&0xFFFF] = data;
    #endif
}

/// read callback function of CoWare
/// @return read data
Cecc_pram_e2_regif::uint Cecc_pram_e2_regif::rd_cb(cuint addr)
{
    #ifdef CWR_SYSTEMC
    return cwmem.get(addr&0xFFFF);
    #else
    return array[addr&0xFFFF];
    #endif
}

/// print message function
/// @return none
void Cecc_pram_e2_regif::_re_printf(std::string group, const char *message, ...)
{
    // message group check
    if (group == "DumpRegMsg") {
        group = "info";
    } else {
        #ifndef REGIF_SC_REPORT
        if (mMessageLevel[group] == false) return;
        #endif//REGIF_SC_REPORT
    }

    if (message == NULL) return;

    // print header
    #ifndef REGIF_NOT_USE_SYSTEMC
    std::stringstream t_stream;
    std::string cur_time;

    double tu_value = 0;
    std::string tu_name = "";
    if (sc_get_time_resolution() < sc_time(1, SC_PS)) {
        tu_value = 1000000000000000LL;
        tu_name = " fs";
    }
    else if (sc_get_time_resolution() < sc_time(1, SC_NS)) {
        tu_value = 1000000000000LL;
        tu_name = " ps";
    }
    else if (sc_get_time_resolution() < sc_time(1, SC_US)) {
        tu_value = 1000000000;
        tu_name = " ns";
    }
    else if (sc_get_time_resolution() < sc_time(1, SC_MS)) {
        tu_value = 1000000;
        tu_name = " us";
    }
    else if (sc_get_time_resolution() < sc_time(1, SC_SEC)) {
        tu_value = 1000;
        tu_name = " ms";
    }
    else {
        tu_value = 1;
        tu_name = " s";
    }
    t_stream << sc_time_stamp().value() * (uint64) (sc_get_time_resolution().to_seconds() * tu_value) << tu_name;

    cur_time = t_stream.str();
    #else
    std::string cur_time = "";
    #endif

    #ifndef REGIF_SC_REPORT
    #ifdef MSG_COLOR
    // color setting
    //
    // severity color       color Linux       Windows
    // fatal    RED         RED   \033[0;31m  FOREGROUND_RED
    // error    RED         BLUE  \033[0;34m  FOREGROUND_BLUE
    // warning  RED
    // info     BLUE
    #ifdef _WIN32
    HANDLE hStdout;
    CONSOLE_SCREEN_BUFFER_INFO csbi;
    if (group == "fatal" || group == "error" || group == "warning") {
        SetConsoleTextAttribute(hStdout, FOREGROUND_RED);
    }
    else if (group == "info" ){
        SetConsoleTextAttribute(hStdout, FOREGROUND_BLUE);
    }
    #else
    if (group == "fatal" || group == "error" || group == "warning") {
        printf("\033[0;31m");
    }
    else if (group == "info" ){
        printf("\033[0;34m");
    }
    #endif
    #endif //MSG_COLOR
    printf("%8s [%20s] (%10s) ", group.c_str(), cur_time.c_str(), mInstName.c_str());
    #endif//REGIF_SC_REPORT

    // print body
    va_list argptr;
    va_start(argptr, message);
    if (argptr == NULL) return;
    #ifdef REGIF_SC_REPORT
    char str[1024];
    sprintf(str, "[%20s] ", cur_time.c_str());
    vsprintf(str+23, message, argptr);
    if (group == "fatal") {
        SC_REPORT_FATAL(mInstName.c_str(), str);
    }
    else if (group == "error") {
        SC_REPORT_ERROR(mInstName.c_str(), str);
    }
    else if (group == "warning") {
        SC_REPORT_WARNING(mInstName.c_str(), str);
    }
    else if (group == "info") {
        SC_REPORT_INFO(mInstName.c_str(), str);
    }
    #else //REGIF_SC_REPORT
    vprintf(message, argptr);
    #endif//REGIF_SC_REPORT

    #ifndef REGIF_SC_REPORT
    #ifdef DumpFileNameLineNum
    // print footer
    if (group == "fatal" || group == "error") {
        printf(" [%s:%d]\n", mFileName.c_str(), mLineNum);
    }
    #endif//DumpFileNameLineNum
    #endif//REGIF_SC_REPORT
    va_end(argptr);

    #ifndef REGIF_SC_REPORT
    #ifdef MSG_COLOR
    #ifdef _WIN32
    SetConsoleTextAttribute(hStdout, csbi.wAttributes);
    #else
    printf("\033[m");
    #endif
    #endif //MSG_COLOR
    #endif//REGIF_SC_REPORT

    fflush(stdout);
    fflush(stderr);

    if (group == "fatal") {
        exit(1);
    }
}

/// Get file name and line number
/// @return none
void Cecc_pram_e2_regif::get_fileline(std::string filename, int line_number)
{
    mFileName = filename;
    mLineNum  = line_number;
}

/// API for instance registration
/// @return none
void Cecc_pram_e2_regif::set_instance_name(std::string InstName)
{
    mInstName = InstName;
}

/// Method to change value of mIsReset
/// @return none
void Cecc_pram_e2_regif::EnableReset(const bool is_active)
{
    // update register IF class's reset status
    mIsReset = is_active;

    // update re_register's reset status
    for (uint i = 0; i < mTotalRegNum; i++) {
        mRegArray[i]->my_p->EnableReset(is_active);
        if (is_active) {
            re_printf("info", "Initialize %s (%08x)\n", mRegArray[i]->my_p->name().c_str(), (uint)(*mRegArray[i]->my_p));
        }
    }

    if(is_active) {
        InitLocalVal(); // Initialize local variable
    }
}

#ifdef CWR_SYSTEMC
uint Cecc_pram_e2_regif::cw_rd_cb(tlm::tlm_generic_payload& trans, int tag)
{
    unsigned char* ptr = (unsigned char*)trans.get_data_ptr();
    memset(ptr,0,sizeof(uint));
    reg_rd_dbg((cuint)tag, ptr, sizeof(uint));
    return sizeof(uint);
}

uint Cecc_pram_e2_regif::cw_wr_cb(tlm::tlm_generic_payload& trans, int tag)
{
    unsigned char* ptr = (unsigned char*)trans.get_data_ptr();
    reg_wr_dbg((cuint)tag, ptr, sizeof(uint));
    return sizeof(uint);
}
void Cecc_pram_e2_regif::cw_instantiate_reg(scml2::reg<uint> * reg, std::string reg_name, int offset)
{
    reg = new scml2::reg<uint>(reg_name, cwmem, offset/sizeof(uint));
    scml2::set_debug_write_callback(*reg,SCML2_CALLBACK(cw_wr_cb),offset);
    scml2::set_debug_read_callback(*reg,SCML2_CALLBACK(cw_rd_cb),offset);
}
#endif
