###############################################################
#  Generated by:      Cadence Innovus 20.12-s088_1
#  OS:                Linux x86_64(Host ID atlas)
#  Generated on:      Sat Nov  1 16:04:02 2025
#  Design:            MCU
#  Command:           report_clock_timing \
#    -type skew \
#    -nworst 10 > $REPORT_DIR/$DESIGN_NAME.report_clock_timing.skew.signoff.rpt
###############################################################

  Clock: smclk
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.057	          	r    i2c0/I2CMCB_reg/CK
       0.150	    -0.093	    -0.000	r    i2c0/CGMaster/EnLat_reg/CK
            	     0.029	          	r    afe0/adc_fsm/fsm/state_reg[2]/CK
       0.149	    -0.120	    -0.000	r    afe0/adc_fsm/fsm/counter_en_reg_reg/CK
            	     0.029	          	r    afe0/adc_fsm/fsm/state_reg[1]/CK
       0.149	    -0.120	    -0.000	r    afe0/adc_fsm/fsm/counter_en_reg_reg/CK
            	     0.029	          	r    afe0/adc_fsm/fsm/state_reg[0]/CK
       0.149	    -0.120	    -0.000	r    afe0/adc_fsm/fsm/counter_en_reg_reg/CK
            	     0.055	          	r    i2c0/ClearI2CMST_reg/CK
       0.148	    -0.093	    -0.000	r    i2c0/CGMaster/EnLat_reg/CK
            	     0.037	          	r    i2c1/ClearI2CMST_reg/CK
       0.145	    -0.107	    -0.000	r    i2c1/CGMaster/ClkStagesFF_reg[11]/CK
            	     0.037	          	r    i2c1/ClearI2CMST_reg/CK
       0.145	    -0.107	    -0.000	r    i2c1/CGMaster/ClkStagesFF_reg[10]/CK
            	     0.037	          	r    i2c1/ClearI2CMST_reg/CK
       0.145	    -0.107	    -0.000	r    i2c1/CGMaster/ClkStagesFF_reg[9]/CK
            	     0.037	          	r    i2c1/ClearI2CMST_reg/CK
       0.145	    -0.107	    -0.000	r    i2c1/CGMaster/ClkStagesFF_reg[6]/CK
            	     0.037	          	r    i2c1/ClearI2CMST_reg/CK
       0.145	    -0.107	    -0.000	r    i2c1/CGMaster/ClkStagesFF_reg[5]/CK

  Clock: clk_cpu
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.049	          	r    afe0/read_data_reg[3]/CK
       0.178	    -0.129	    -0.000	r    adddec0/mem_sel_periph_int_reg[14]/CK
            	     0.049	          	r    afe0/read_data_reg[3]/CK
       0.178	    -0.129	    -0.000	r    adddec0/mem_sel_periph_int_reg[13]/CK
            	     0.049	          	r    afe0/read_data_reg[3]/CK
       0.178	    -0.129	    -0.000	r    adddec0/mem_sel_periph_int_reg[12]/CK
            	     0.049	          	r    afe0/read_data_reg[2]/CK
       0.178	    -0.129	    -0.000	r    adddec0/mem_sel_periph_int_reg[14]/CK
            	     0.049	          	r    afe0/read_data_reg[2]/CK
       0.178	    -0.129	    -0.000	r    adddec0/mem_sel_periph_int_reg[13]/CK
            	     0.049	          	r    afe0/read_data_reg[2]/CK
       0.178	    -0.129	    -0.000	r    adddec0/mem_sel_periph_int_reg[12]/CK
            	     0.049	          	r    afe0/read_data_reg[4]/CK
       0.178	    -0.129	    -0.000	r    adddec0/mem_sel_periph_int_reg[14]/CK
            	     0.049	          	r    afe0/read_data_reg[4]/CK
       0.178	    -0.129	    -0.000	r    adddec0/mem_sel_periph_int_reg[13]/CK
            	     0.049	          	r    afe0/read_data_reg[4]/CK
       0.178	    -0.129	    -0.000	r    adddec0/mem_sel_periph_int_reg[12]/CK
            	     0.049	          	r    afe0/read_data_reg[3]/CK
       0.176	    -0.127	    -0.000	r    adddec0/mem_sel_int_reg[0]/CK

  Clock: clk_sck1
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.034	          	ri   spi1/s_counter_reg[5]/CK
       0.030	     0.004	    -0.000	r    spi1/s_tx_sreg_reg[31]/CK
            	     0.034	          	ri   spi1/s_counter_reg[5]/CK
       0.030	     0.004	    -0.000	r    spi1/s_tx_sreg_reg[30]/CK
            	     0.034	          	ri   spi1/s_counter_reg[4]/CK
       0.030	     0.004	    -0.000	r    spi1/s_tx_sreg_reg[31]/CK
            	     0.034	          	ri   spi1/s_counter_reg[4]/CK
       0.030	     0.004	    -0.000	r    spi1/s_tx_sreg_reg[30]/CK
            	     0.034	          	ri   spi1/s_counter_reg[3]/CK
       0.030	     0.004	    -0.000	r    spi1/s_tx_sreg_reg[31]/CK
            	     0.034	          	ri   spi1/s_counter_reg[3]/CK
       0.030	     0.004	    -0.000	r    spi1/s_tx_sreg_reg[30]/CK
            	     0.034	          	ri   spi1/s_counter_reg[2]/CK
       0.030	     0.004	    -0.000	r    spi1/s_tx_sreg_reg[31]/CK
            	     0.034	          	ri   spi1/s_counter_reg[2]/CK
       0.030	     0.004	    -0.000	r    spi1/s_tx_sreg_reg[30]/CK
            	     0.034	          	ri   spi1/s_counter_reg[1]/CK
       0.030	     0.004	    -0.000	r    spi1/s_tx_sreg_reg[31]/CK
            	     0.034	          	ri   spi1/s_counter_reg[1]/CK
       0.030	     0.004	    -0.000	r    spi1/s_tx_sreg_reg[30]/CK

  Clock: mclk
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.061	          	r    core/datapath_inst/rf/registers_reg[17][29]/CK
       0.168	    -0.107	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[0]/CK
            	     0.061	          	r    core/datapath_inst/rf/registers_reg[17][27]/CK
       0.168	    -0.107	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[0]/CK
            	     0.061	          	r    core/datapath_inst/rf/registers_reg[17][26]/CK
       0.168	    -0.107	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[0]/CK
            	     0.061	          	r    core/datapath_inst/rf/registers_reg[17][23]/CK
       0.168	    -0.107	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[0]/CK
            	     0.061	          	r    core/datapath_inst/rf/registers_reg[17][9]/CK
       0.168	    -0.107	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[0]/CK
            	     0.061	          	r    core/datapath_inst/rf/registers_reg[17][8]/CK
       0.168	    -0.107	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[0]/CK
            	     0.061	          	r    core/datapath_inst/rf/registers_reg[17][7]/CK
       0.168	    -0.107	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[0]/CK
            	     0.061	          	r    core/datapath_inst/rf/registers_reg[17][14]/CK
       0.168	    -0.107	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[0]/CK
            	     0.061	          	r    core/datapath_inst/rf/registers_reg[17][29]/CK
       0.168	    -0.107	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[1]/CK
            	     0.061	          	r    core/datapath_inst/rf/registers_reg[17][27]/CK
       0.168	    -0.107	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[1]/CK

  Clock: clk_sck0
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.043	          	ri   spi0/s_counter_reg[5]/CK
       0.040	     0.003	    -0.000	r    spi0/s_tx_sreg_reg[0]/CK
            	     0.043	          	ri   spi0/s_counter_reg[4]/CK
       0.040	     0.003	    -0.000	r    spi0/s_tx_sreg_reg[0]/CK
            	     0.043	          	ri   spi0/s_counter_reg[3]/CK
       0.040	     0.003	    -0.000	r    spi0/s_tx_sreg_reg[0]/CK
            	     0.043	          	ri   spi0/s_counter_reg[2]/CK
       0.040	     0.003	    -0.000	r    spi0/s_tx_sreg_reg[0]/CK
            	     0.043	          	ri   spi0/s_counter_reg[1]/CK
       0.040	     0.003	    -0.000	r    spi0/s_tx_sreg_reg[0]/CK
            	     0.043	          	ri   spi0/s_counter_reg[5]/CK
       0.039	     0.004	    -0.000	r    spi0/s_tx_sreg_reg[1]/CK
            	     0.043	          	ri   spi0/s_counter_reg[4]/CK
       0.039	     0.004	    -0.000	r    spi0/s_tx_sreg_reg[1]/CK
            	     0.043	          	ri   spi0/s_counter_reg[3]/CK
       0.039	     0.004	    -0.000	r    spi0/s_tx_sreg_reg[1]/CK
            	     0.043	          	ri   spi0/s_counter_reg[2]/CK
       0.039	     0.004	    -0.000	r    spi0/s_tx_sreg_reg[1]/CK
            	     0.043	          	ri   spi0/s_counter_reg[1]/CK
       0.039	     0.004	    -0.000	r    spi0/s_tx_sreg_reg[1]/CK

