Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Sun Mar 10 18:48:54 2019
| Host         : cod-VirtualBox running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_utilization -hierarchical -file /home/cod/prj0-Therock90421/hardware/scripts/../vivado_out/synth_rpt/synth_util_hier.rpt
| Design       : mpsoc_wrapper
| Device       : xczu2egsfva625-1
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------------------------------------+----------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+--------------+
|                                        Instance                                        |                             Module                             | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | URAM | DSP48 Blocks |
+----------------------------------------------------------------------------------------+----------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+--------------+
| mpsoc_wrapper                                                                          |                                                          (top) |       2569 |       2467 |      56 |   46 | 2986 |      0 |      0 |    0 |            0 |
|   (mpsoc_wrapper)                                                                      |                                                          (top) |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|   dbg_hub                                                                              |                                                  dbg_hub_CV_bb |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|   mpsoc_i                                                                              |                                                          mpsoc |       2569 |       2467 |      56 |   46 | 2986 |      0 |      0 |    0 |            0 |
|     (mpsoc_i)                                                                          |                                                          mpsoc |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|     adder_0                                                                            |                                                mpsoc_adder_0_0 |          8 |          8 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|       inst                                                                             |                                                          adder |          8 |          8 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|     axi_gpio_0                                                                         |                                             mpsoc_axi_gpio_0_0 |         33 |         33 |       0 |    0 |   61 |      0 |      0 |    0 |            0 |
|       (axi_gpio_0)                                                                     |                                             mpsoc_axi_gpio_0_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|       U0                                                                               |                                                    axi_gpio__1 |         33 |         33 |       0 |    0 |   61 |      0 |      0 |    0 |            0 |
|         (U0)                                                                           |                                                    axi_gpio__1 |          0 |          0 |       0 |    0 |   10 |      0 |      0 |    0 |            0 |
|         AXI_LITE_IPIF_I                                                                |                                               axi_lite_ipif_56 |         31 |         31 |       0 |    0 |   25 |      0 |      0 |    0 |            0 |
|           I_SLAVE_ATTACHMENT                                                           |                                            slave_attachment_58 |         31 |         31 |       0 |    0 |   25 |      0 |      0 |    0 |            0 |
|             (I_SLAVE_ATTACHMENT)                                                       |                                            slave_attachment_58 |         17 |         17 |       0 |    0 |   24 |      0 |      0 |    0 |            0 |
|             I_DECODER                                                                  |                                             address_decoder_59 |         14 |         14 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|         gpio_core_1                                                                    |                                                   GPIO_Core_57 |          2 |          2 |       0 |    0 |   26 |      0 |      0 |    0 |            0 |
|     axi_gpio_1                                                                         |                                             mpsoc_axi_gpio_1_0 |         33 |         33 |       0 |    0 |   61 |      0 |      0 |    0 |            0 |
|       (axi_gpio_1)                                                                     |                                             mpsoc_axi_gpio_1_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|       U0                                                                               |                                                    axi_gpio__2 |         33 |         33 |       0 |    0 |   61 |      0 |      0 |    0 |            0 |
|         (U0)                                                                           |                                                    axi_gpio__2 |          0 |          0 |       0 |    0 |   10 |      0 |      0 |    0 |            0 |
|         AXI_LITE_IPIF_I                                                                |                                               axi_lite_ipif_52 |         31 |         31 |       0 |    0 |   25 |      0 |      0 |    0 |            0 |
|           I_SLAVE_ATTACHMENT                                                           |                                            slave_attachment_54 |         31 |         31 |       0 |    0 |   25 |      0 |      0 |    0 |            0 |
|             (I_SLAVE_ATTACHMENT)                                                       |                                            slave_attachment_54 |         17 |         17 |       0 |    0 |   24 |      0 |      0 |    0 |            0 |
|             I_DECODER                                                                  |                                             address_decoder_55 |         14 |         14 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|         gpio_core_1                                                                    |                                                   GPIO_Core_53 |          2 |          2 |       0 |    0 |   26 |      0 |      0 |    0 |            0 |
|     axi_gpio_2                                                                         |                                             mpsoc_axi_gpio_2_0 |         33 |         33 |       0 |    0 |   61 |      0 |      0 |    0 |            0 |
|       (axi_gpio_2)                                                                     |                                             mpsoc_axi_gpio_2_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|       U0                                                                               |                                                       axi_gpio |         33 |         33 |       0 |    0 |   61 |      0 |      0 |    0 |            0 |
|         (U0)                                                                           |                                                       axi_gpio |          0 |          0 |       0 |    0 |   10 |      0 |      0 |    0 |            0 |
|         AXI_LITE_IPIF_I                                                                |                                               axi_lite_ipif_49 |         31 |         31 |       0 |    0 |   25 |      0 |      0 |    0 |            0 |
|           I_SLAVE_ATTACHMENT                                                           |                                            slave_attachment_50 |         31 |         31 |       0 |    0 |   25 |      0 |      0 |    0 |            0 |
|             (I_SLAVE_ATTACHMENT)                                                       |                                            slave_attachment_50 |         17 |         17 |       0 |    0 |   24 |      0 |      0 |    0 |            0 |
|             I_DECODER                                                                  |                                             address_decoder_51 |         14 |         14 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|         gpio_core_1                                                                    |                                                      GPIO_Core |          2 |          2 |       0 |    0 |   26 |      0 |      0 |    0 |            0 |
|     axi_gpio_3                                                                         |                                             mpsoc_axi_gpio_3_0 |         25 |         25 |       0 |    0 |  181 |      0 |      0 |    0 |            0 |
|       (axi_gpio_3)                                                                     |                                             mpsoc_axi_gpio_3_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|       U0                                                                               |                                       axi_gpio__parameterized2 |         25 |         25 |       0 |    0 |  181 |      0 |      0 |    0 |            0 |
|         (U0)                                                                           |                                       axi_gpio__parameterized2 |          0 |          0 |       0 |    0 |   34 |      0 |      0 |    0 |            0 |
|         AXI_LITE_IPIF_I                                                                |                                               axi_lite_ipif_46 |         23 |         23 |       0 |    0 |   49 |      0 |      0 |    0 |            0 |
|           I_SLAVE_ATTACHMENT                                                           |                                            slave_attachment_47 |         23 |         23 |       0 |    0 |   49 |      0 |      0 |    0 |            0 |
|             (I_SLAVE_ATTACHMENT)                                                       |                                            slave_attachment_47 |         17 |         17 |       0 |    0 |   48 |      0 |      0 |    0 |            0 |
|             I_DECODER                                                                  |                                             address_decoder_48 |          6 |          6 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|         gpio_core_1                                                                    |                                      GPIO_Core__parameterized0 |          2 |          2 |       0 |    0 |   98 |      0 |      0 |    0 |            0 |
|     axi_gpio_4                                                                         |                                             mpsoc_axi_gpio_4_0 |         57 |         57 |       0 |    0 |  341 |      0 |      0 |    0 |            0 |
|       (axi_gpio_4)                                                                     |                                             mpsoc_axi_gpio_4_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|       U0                                                                               |                                       axi_gpio__parameterized4 |         57 |         57 |       0 |    0 |  341 |      0 |      0 |    0 |            0 |
|         (U0)                                                                           |                                       axi_gpio__parameterized4 |          0 |          0 |       0 |    0 |   34 |      0 |      0 |    0 |            0 |
|         AXI_LITE_IPIF_I                                                                |                                                  axi_lite_ipif |         55 |         55 |       0 |    0 |   49 |      0 |      0 |    0 |            0 |
|           I_SLAVE_ATTACHMENT                                                           |                                               slave_attachment |         55 |         55 |       0 |    0 |   49 |      0 |      0 |    0 |            0 |
|             (I_SLAVE_ATTACHMENT)                                                       |                                               slave_attachment |         17 |         17 |       0 |    0 |   48 |      0 |      0 |    0 |            0 |
|             I_DECODER                                                                  |                                                address_decoder |         38 |         38 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|         gpio_core_1                                                                    |                                      GPIO_Core__parameterized1 |          2 |          2 |       0 |    0 |  258 |      0 |      0 |    0 |            0 |
|           (gpio_core_1)                                                                |                                      GPIO_Core__parameterized1 |          2 |          2 |       0 |    0 |  130 |      0 |      0 |    0 |            0 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                  |                                       cdc_sync__parameterized0 |          0 |          0 |       0 |    0 |  128 |      0 |      0 |    0 |            0 |
|     counter_0                                                                          |                                              mpsoc_counter_0_0 |        115 |        115 |       0 |    0 |   64 |      0 |      0 |    0 |            0 |
|       inst                                                                             |                                                        counter |        115 |        115 |       0 |    0 |   64 |      0 |      0 |    0 |            0 |
|     debug_bridge_mpsoc                                                                 |                                     mpsoc_debug_bridge_mpsoc_0 |        290 |        290 |       0 |    0 |  400 |      0 |      0 |    0 |            0 |
|       inst                                                                             |                                                        bd_cbe7 |        290 |        290 |       0 |    0 |  400 |      0 |      0 |    0 |            0 |
|         axi_jtag                                                                       |                                             bd_cbe7_axi_jtag_0 |        264 |        264 |       0 |    0 |  342 |      0 |      0 |    0 |            0 |
|           (axi_jtag)                                                                   |                                             bd_cbe7_axi_jtag_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|           inst                                                                         |                                       axi_jtag_v1_0_0_axi_jtag |        264 |        264 |       0 |    0 |  342 |      0 |      0 |    0 |            0 |
|             u_axi4_lite_if                                                             |                                     axi_jtag_v1_0_0_axi4liteif |         94 |         94 |       0 |    0 |  203 |      0 |      0 |    0 |            0 |
|             u_jtag_proc                                                                |                                       axi_jtag_v1_0_0_jtagproc |        170 |        170 |       0 |    0 |  139 |      0 |      0 |    0 |            0 |
|         bsip                                                                           |                                                 bd_cbe7_bsip_0 |         26 |         26 |       0 |    0 |   58 |      0 |      0 |    0 |            0 |
|           (bsip)                                                                       |                                                 bd_cbe7_bsip_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|           inst                                                                         |                                               bsip_v1_1_0_bsip |         26 |         26 |       0 |    0 |   58 |      0 |      0 |    0 |            0 |
|             (inst)                                                                     |                                               bsip_v1_1_0_bsip |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|             USE_SOFTBSCAN.U_BSCAN_TAP                                                  |                                          bsip_v1_1_0_bscan_tap |         26 |         26 |       0 |    0 |   58 |      0 |      0 |    0 |            0 |
|               (USE_SOFTBSCAN.U_BSCAN_TAP)                                              |                                          bsip_v1_1_0_bscan_tap |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|               U_BASETAP                                                                |                                           bsip_v1_1_0_jtag_tap |         25 |         25 |       0 |    0 |   58 |      0 |      0 |    0 |            0 |
|                 (U_BASETAP)                                                            |                                           bsip_v1_1_0_jtag_tap |          3 |          3 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                 U_BYPASS                                                               |                           bsip_v1_1_0_jtag_reg__parameterized1 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                 U_ID                                                                   |                           bsip_v1_1_0_jtag_reg__parameterized3 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |    0 |            0 |
|                 U_IR                                                                   |                                           bsip_v1_1_0_jtag_reg |          6 |          6 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|                 U_TAP                                                                  |                                        bsip_v1_1_0_jtag_tapctl |         16 |         16 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|     ps8_0_axi_periph                                                                   |                                       mpsoc_ps8_0_axi_periph_0 |       1576 |       1475 |      56 |   45 | 1617 |      0 |      0 |    0 |            0 |
|       s00_couplers                                                                     |                                       s00_couplers_imp_13SEB9W |       1333 |       1232 |      56 |   45 | 1474 |      0 |      0 |    0 |            0 |
|         (s00_couplers)                                                                 |                                       s00_couplers_imp_13SEB9W |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|         auto_ds                                                                        |                                                mpsoc_auto_ds_0 |        911 |        855 |      56 |    0 |  966 |      0 |      0 |    0 |            0 |
|           (auto_ds)                                                                    |                                                mpsoc_auto_ds_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|           inst                                                                         |                               axi_dwidth_converter_v2_1_13_top |        911 |        855 |      56 |    0 |  966 |      0 |      0 |    0 |            0 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                      |                     axi_dwidth_converter_v2_1_13_axi_downsizer |        911 |        855 |      56 |    0 |  966 |      0 |      0 |    0 |            0 |
|               USE_READ.read_addr_inst                                                  |       axi_dwidth_converter_v2_1_13_a_downsizer__parameterized0 |        455 |        431 |      24 |    0 |  365 |      0 |      0 |    0 |            0 |
|                 (USE_READ.read_addr_inst)                                              |       axi_dwidth_converter_v2_1_13_a_downsizer__parameterized0 |        155 |        155 |       0 |    0 |  257 |      0 |      0 |    0 |            0 |
|                 cmd_queue                                                              |             axi_data_fifo_v2_1_12_axic_fifo__parameterized0_24 |        300 |        276 |      24 |    0 |  108 |      0 |      0 |    0 |            0 |
|                   inst                                                                 |              axi_data_fifo_v2_1_12_fifo_gen__parameterized0_25 |        300 |        276 |      24 |    0 |  108 |      0 |      0 |    0 |            0 |
|                     fifo_gen_inst                                                      |                      fifo_generator_v13_1_4__parameterized0_26 |        300 |        276 |      24 |    0 |  108 |      0 |      0 |    0 |            0 |
|                       inst_fifo_gen                                                    |                fifo_generator_v13_1_4_synth__parameterized0_27 |        300 |        276 |      24 |    0 |  108 |      0 |      0 |    0 |            0 |
|                         gconvfifo.rf                                                   |                          fifo_generator_top__parameterized0_28 |        300 |        276 |      24 |    0 |  108 |      0 |      0 |    0 |            0 |
|                           grf.rf                                                       |                      fifo_generator_ramfifo__parameterized0_29 |        300 |        276 |      24 |    0 |  108 |      0 |      0 |    0 |            0 |
|                             gntv_or_sync_fifo.gl0.rd                                   |                                                    rd_logic_30 |         17 |         17 |       0 |    0 |   20 |      0 |      0 |    0 |            0 |
|                               gr1.gr1_int.rfwft                                        |                                                     rd_fwft_43 |         14 |         14 |       0 |    0 |    8 |      0 |      0 |    0 |            0 |
|                               grss.rsts                                                |                                          rd_status_flags_ss_44 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                               rpntr                                                    |                                                 rd_bin_cntr_45 |          3 |          3 |       0 |    0 |   10 |      0 |      0 |    0 |            0 |
|                             gntv_or_sync_fifo.gl0.wr                                   |                                                    wr_logic_31 |         30 |         30 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|                               gwss.wsts                                                |                                          wr_status_flags_ss_41 |         19 |         19 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                               wpntr                                                    |                                                 wr_bin_cntr_42 |         11 |         11 |       0 |    0 |   10 |      0 |      0 |    0 |            0 |
|                             gntv_or_sync_fifo.mem                                      |                                      memory__parameterized0_32 |        251 |        227 |      24 |    0 |   58 |      0 |      0 |    0 |            0 |
|                               (gntv_or_sync_fifo.mem)                                  |                                      memory__parameterized0_32 |        152 |        152 |       0 |    0 |   29 |      0 |      0 |    0 |            0 |
|                               gdm.dm_gen.dm                                            |                                        dmem__parameterized0_40 |         99 |         75 |      24 |    0 |   29 |      0 |      0 |    0 |            0 |
|                             rstblk                                                     |                                           reset_blk_ramfifo_33 |          2 |          2 |       0 |    0 |   18 |      0 |      0 |    0 |            0 |
|                               (rstblk)                                                 |                                           reset_blk_ramfifo_33 |          0 |          0 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |                                             synchronizer_ff_34 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |                                             synchronizer_ff_35 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |                                             synchronizer_ff_36 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |                                             synchronizer_ff_37 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst |                                             synchronizer_ff_38 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst |                                             synchronizer_ff_39 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|               USE_READ.read_data_inst                                                  |                       axi_dwidth_converter_v2_1_13_r_downsizer |         19 |         19 |       0 |    0 |  143 |      0 |      0 |    0 |            0 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                      |                       axi_dwidth_converter_v2_1_13_b_downsizer |         19 |         19 |       0 |    0 |   11 |      0 |      0 |    0 |            0 |
|               USE_WRITE.write_addr_inst                                                |                       axi_dwidth_converter_v2_1_13_a_downsizer |        400 |        368 |      32 |    0 |  434 |      0 |      0 |    0 |            0 |
|                 (USE_WRITE.write_addr_inst)                                            |                       axi_dwidth_converter_v2_1_13_a_downsizer |        155 |        155 |       0 |    0 |  260 |      0 |      0 |    0 |            0 |
|                 USE_B_CHANNEL.cmd_b_queue                                              |                                axi_data_fifo_v2_1_12_axic_fifo |         67 |         59 |       8 |    0 |   68 |      0 |      0 |    0 |            0 |
|                   inst                                                                 |                                 axi_data_fifo_v2_1_12_fifo_gen |         67 |         59 |       8 |    0 |   68 |      0 |      0 |    0 |            0 |
|                     fifo_gen_inst                                                      |                                         fifo_generator_v13_1_4 |         67 |         59 |       8 |    0 |   68 |      0 |      0 |    0 |            0 |
|                       inst_fifo_gen                                                    |                                   fifo_generator_v13_1_4_synth |         67 |         59 |       8 |    0 |   68 |      0 |      0 |    0 |            0 |
|                         gconvfifo.rf                                                   |                                             fifo_generator_top |         67 |         59 |       8 |    0 |   68 |      0 |      0 |    0 |            0 |
|                           grf.rf                                                       |                                         fifo_generator_ramfifo |         67 |         59 |       8 |    0 |   68 |      0 |      0 |    0 |            0 |
|                             gntv_or_sync_fifo.gl0.rd                                   |                                                    rd_logic_10 |         13 |         13 |       0 |    0 |   20 |      0 |      0 |    0 |            0 |
|                               gr1.gr1_int.rfwft                                        |                                                     rd_fwft_21 |          9 |          9 |       0 |    0 |    8 |      0 |      0 |    0 |            0 |
|                               grss.rsts                                                |                                          rd_status_flags_ss_22 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                               rpntr                                                    |                                                 rd_bin_cntr_23 |          3 |          3 |       0 |    0 |   10 |      0 |      0 |    0 |            0 |
|                             gntv_or_sync_fifo.gl0.wr                                   |                                                    wr_logic_11 |         35 |         35 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|                               gwss.wsts                                                |                                          wr_status_flags_ss_19 |         17 |         17 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                               wpntr                                                    |                                                 wr_bin_cntr_20 |         18 |         18 |       0 |    0 |   10 |      0 |      0 |    0 |            0 |
|                             gntv_or_sync_fifo.mem                                      |                                                         memory |         17 |          9 |       8 |    0 |   18 |      0 |      0 |    0 |            0 |
|                               (gntv_or_sync_fifo.mem)                                  |                                                         memory |          0 |          0 |       0 |    0 |    9 |      0 |      0 |    0 |            0 |
|                               gdm.dm_gen.dm                                            |                                                           dmem |         17 |          9 |       8 |    0 |    9 |      0 |      0 |    0 |            0 |
|                             rstblk                                                     |                                           reset_blk_ramfifo_12 |          2 |          2 |       0 |    0 |   18 |      0 |      0 |    0 |            0 |
|                               (rstblk)                                                 |                                           reset_blk_ramfifo_12 |          0 |          0 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |                                             synchronizer_ff_13 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |                                             synchronizer_ff_14 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |                                             synchronizer_ff_15 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |                                             synchronizer_ff_16 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst |                                             synchronizer_ff_17 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst |                                             synchronizer_ff_18 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                 cmd_queue                                                              |                axi_data_fifo_v2_1_12_axic_fifo__parameterized0 |        178 |        154 |      24 |    0 |  106 |      0 |      0 |    0 |            0 |
|                   inst                                                                 |                 axi_data_fifo_v2_1_12_fifo_gen__parameterized0 |        178 |        154 |      24 |    0 |  106 |      0 |      0 |    0 |            0 |
|                     fifo_gen_inst                                                      |                         fifo_generator_v13_1_4__parameterized0 |        178 |        154 |      24 |    0 |  106 |      0 |      0 |    0 |            0 |
|                       inst_fifo_gen                                                    |                   fifo_generator_v13_1_4_synth__parameterized0 |        178 |        154 |      24 |    0 |  106 |      0 |      0 |    0 |            0 |
|                         gconvfifo.rf                                                   |                             fifo_generator_top__parameterized0 |        178 |        154 |      24 |    0 |  106 |      0 |      0 |    0 |            0 |
|                           grf.rf                                                       |                         fifo_generator_ramfifo__parameterized0 |        178 |        154 |      24 |    0 |  106 |      0 |      0 |    0 |            0 |
|                             gntv_or_sync_fifo.gl0.rd                                   |                                                       rd_logic |         14 |         14 |       0 |    0 |   20 |      0 |      0 |    0 |            0 |
|                               gr1.gr1_int.rfwft                                        |                                                        rd_fwft |         10 |         10 |       0 |    0 |    8 |      0 |      0 |    0 |            0 |
|                               grss.rsts                                                |                                             rd_status_flags_ss |          1 |          1 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                               rpntr                                                    |                                                    rd_bin_cntr |          3 |          3 |       0 |    0 |   10 |      0 |      0 |    0 |            0 |
|                             gntv_or_sync_fifo.gl0.wr                                   |                                                       wr_logic |         15 |         15 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|                               gwss.wsts                                                |                                             wr_status_flags_ss |          3 |          3 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                               wpntr                                                    |                                                    wr_bin_cntr |         12 |         12 |       0 |    0 |   10 |      0 |      0 |    0 |            0 |
|                             gntv_or_sync_fifo.mem                                      |                                         memory__parameterized0 |        146 |        122 |      24 |    0 |   56 |      0 |      0 |    0 |            0 |
|                               (gntv_or_sync_fifo.mem)                                  |                                         memory__parameterized0 |         51 |         51 |       0 |    0 |   28 |      0 |      0 |    0 |            0 |
|                               gdm.dm_gen.dm                                            |                                           dmem__parameterized0 |         95 |         71 |      24 |    0 |   28 |      0 |      0 |    0 |            0 |
|                             rstblk                                                     |                                              reset_blk_ramfifo |          3 |          3 |       0 |    0 |   18 |      0 |      0 |    0 |            0 |
|                               (rstblk)                                                 |                                              reset_blk_ramfifo |          1 |          1 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |                                                synchronizer_ff |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |                                              synchronizer_ff_5 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |                                              synchronizer_ff_6 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |                                              synchronizer_ff_7 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst |                                              synchronizer_ff_8 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst |                                              synchronizer_ff_9 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|               USE_WRITE.write_data_inst                                                |                       axi_dwidth_converter_v2_1_13_w_downsizer |         18 |         18 |       0 |    0 |   13 |      0 |      0 |    0 |            0 |
|         auto_pc                                                                        |                                                mpsoc_auto_pc_0 |        422 |        377 |       0 |   45 |  508 |      0 |      0 |    0 |            0 |
|           inst                                                                         |          axi_protocol_converter_v2_1_13_axi_protocol_converter |        422 |        377 |       0 |   45 |  508 |      0 |      0 |    0 |            0 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                       |                             axi_protocol_converter_v2_1_13_b2s |        422 |        377 |       0 |   45 |  508 |      0 |      0 |    0 |            0 |
|               (gen_axilite.gen_b2s_conv.axilite_b2s)                                   |                             axi_protocol_converter_v2_1_13_b2s |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|               RD.ar_channel_0                                                          |                  axi_protocol_converter_v2_1_13_b2s_ar_channel |         85 |         85 |       0 |    0 |   72 |      0 |      0 |    0 |            0 |
|                 ar_cmd_fsm_0                                                           |                  axi_protocol_converter_v2_1_13_b2s_rd_cmd_fsm |         19 |         19 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                 cmd_translator_0                                                       |            axi_protocol_converter_v2_1_13_b2s_cmd_translator_2 |         66 |         66 |       0 |    0 |   68 |      0 |      0 |    0 |            0 |
|                   (cmd_translator_0)                                                   |            axi_protocol_converter_v2_1_13_b2s_cmd_translator_2 |          1 |          1 |       0 |    0 |    3 |      0 |      0 |    0 |            0 |
|                   incr_cmd_0                                                           |                  axi_protocol_converter_v2_1_13_b2s_incr_cmd_3 |         26 |         26 |       0 |    0 |   22 |      0 |      0 |    0 |            0 |
|                   wrap_cmd_0                                                           |                  axi_protocol_converter_v2_1_13_b2s_wrap_cmd_4 |         39 |         39 |       0 |    0 |   43 |      0 |      0 |    0 |            0 |
|               RD.r_channel_0                                                           |                   axi_protocol_converter_v2_1_13_b2s_r_channel |         49 |         14 |       0 |   35 |   32 |      0 |      0 |    0 |            0 |
|                 (RD.r_channel_0)                                                       |                   axi_protocol_converter_v2_1_13_b2s_r_channel |          0 |          0 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                 rd_data_fifo_0                                                         | axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized1 |         42 |          8 |       0 |   34 |   25 |      0 |      0 |    0 |            0 |
|                 transaction_fifo_0                                                     | axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized2 |          7 |          6 |       0 |    1 |    5 |      0 |      0 |    0 |            0 |
|               SI_REG                                                                   |                  axi_register_slice_v2_1_13_axi_register_slice |        162 |        162 |       0 |    0 |  304 |      0 |      0 |    0 |            0 |
|                 ar_pipe                                                                |                 axi_register_slice_v2_1_13_axic_register_slice |         70 |         70 |       0 |    0 |  113 |      0 |      0 |    0 |            0 |
|                 aw_pipe                                                                |               axi_register_slice_v2_1_13_axic_register_slice_1 |         67 |         67 |       0 |    0 |  113 |      0 |      0 |    0 |            0 |
|                 b_pipe                                                                 | axi_register_slice_v2_1_13_axic_register_slice__parameterized1 |          4 |          4 |       0 |    0 |    6 |      0 |      0 |    0 |            0 |
|                 r_pipe                                                                 | axi_register_slice_v2_1_13_axic_register_slice__parameterized2 |         21 |         21 |       0 |    0 |   72 |      0 |      0 |    0 |            0 |
|               WR.aw_channel_0                                                          |                  axi_protocol_converter_v2_1_13_b2s_aw_channel |         94 |         94 |       0 |    0 |   80 |      0 |      0 |    0 |            0 |
|                 (WR.aw_channel_0)                                                      |                  axi_protocol_converter_v2_1_13_b2s_aw_channel |          0 |          0 |       0 |    0 |    8 |      0 |      0 |    0 |            0 |
|                 aw_cmd_fsm_0                                                           |                  axi_protocol_converter_v2_1_13_b2s_wr_cmd_fsm |         31 |         31 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                 cmd_translator_0                                                       |              axi_protocol_converter_v2_1_13_b2s_cmd_translator |         63 |         63 |       0 |    0 |   68 |      0 |      0 |    0 |            0 |
|                   (cmd_translator_0)                                                   |              axi_protocol_converter_v2_1_13_b2s_cmd_translator |          0 |          0 |       0 |    0 |    3 |      0 |      0 |    0 |            0 |
|                   incr_cmd_0                                                           |                    axi_protocol_converter_v2_1_13_b2s_incr_cmd |         25 |         25 |       0 |    0 |   22 |      0 |      0 |    0 |            0 |
|                   wrap_cmd_0                                                           |                    axi_protocol_converter_v2_1_13_b2s_wrap_cmd |         38 |         38 |       0 |    0 |   43 |      0 |      0 |    0 |            0 |
|               WR.b_channel_0                                                           |                   axi_protocol_converter_v2_1_13_b2s_b_channel |         32 |         22 |       0 |   10 |   19 |      0 |      0 |    0 |            0 |
|                 (WR.b_channel_0)                                                       |                   axi_protocol_converter_v2_1_13_b2s_b_channel |          6 |          6 |       0 |    0 |   13 |      0 |      0 |    0 |            0 |
|                 bid_fifo_0                                                             |                 axi_protocol_converter_v2_1_13_b2s_simple_fifo |         21 |         13 |       0 |    8 |    4 |      0 |      0 |    0 |            0 |
|                 bresp_fifo_0                                                           | axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized0 |          5 |          3 |       0 |    2 |    2 |      0 |      0 |    0 |            0 |
|       xbar                                                                             |                                                   mpsoc_xbar_0 |        243 |        243 |       0 |    0 |  143 |      0 |      0 |    0 |            0 |
|         inst                                                                           |                              axi_crossbar_v2_1_14_axi_crossbar |        243 |        243 |       0 |    0 |  143 |      0 |      0 |    0 |            0 |
|           gen_sasd.crossbar_sasd_0                                                     |                             axi_crossbar_v2_1_14_crossbar_sasd |        243 |        243 |       0 |    0 |  143 |      0 |      0 |    0 |            0 |
|             (gen_sasd.crossbar_sasd_0)                                                 |                             axi_crossbar_v2_1_14_crossbar_sasd |          6 |          6 |       0 |    0 |   11 |      0 |      0 |    0 |            0 |
|             addr_arbiter_inst                                                          |                         axi_crossbar_v2_1_14_addr_arbiter_sasd |        110 |        110 |       0 |    0 |   49 |      0 |      0 |    0 |            0 |
|             gen_decerr.decerr_slave_inst                                               |                              axi_crossbar_v2_1_14_decerr_slave |          8 |          8 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|             reg_slice_r                                                                | axi_register_slice_v2_1_13_axic_register_slice__parameterized7 |        111 |        111 |       0 |    0 |   74 |      0 |      0 |    0 |            0 |
|             splitter_ar                                                                |                  axi_crossbar_v2_1_14_splitter__parameterized0 |          2 |          2 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|             splitter_aw                                                                |                                  axi_crossbar_v2_1_14_splitter |          6 |          6 |       0 |    0 |    3 |      0 |      0 |    0 |            0 |
|     rst_ps8_0_99M                                                                      |                                          mpsoc_rst_ps8_0_99M_0 |         19 |         18 |       0 |    1 |   40 |      0 |      0 |    0 |            0 |
|       U0                                                                               |                                                 proc_sys_reset |         19 |         18 |       0 |    1 |   40 |      0 |      0 |    0 |            0 |
|         (U0)                                                                           |                                                 proc_sys_reset |          0 |          0 |       0 |    0 |    5 |      0 |      0 |    0 |            0 |
|         EXT_LPF                                                                        |                                                            lpf |          6 |          5 |       0 |    1 |   17 |      0 |      0 |    0 |            0 |
|           (EXT_LPF)                                                                    |                                                            lpf |          2 |          1 |       0 |    1 |    9 |      0 |      0 |    0 |            0 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                    |                                       cdc_sync__parameterized1 |          2 |          2 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                    |                                     cdc_sync__parameterized1_0 |          2 |          2 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|         SEQ                                                                            |                                                   sequence_psr |         13 |         13 |       0 |    0 |   18 |      0 |      0 |    0 |            0 |
|           (SEQ)                                                                        |                                                   sequence_psr |          8 |          8 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|           SEQ_COUNTER                                                                  |                                                        upcnt_n |          5 |          5 |       0 |    0 |    6 |      0 |      0 |    0 |            0 |
|     vio_0                                                                              |                                                  mpsoc_vio_0_0 |         80 |         80 |       0 |    0 |  159 |      0 |      0 |    0 |            0 |
|       (vio_0)                                                                          |                                                  mpsoc_vio_0_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|       inst                                                                             |                                                vio_v3_0_16_vio |         80 |         80 |       0 |    0 |  159 |      0 |      0 |    0 |            0 |
|         (inst)                                                                         |                                                vio_v3_0_16_vio |          0 |          0 |       0 |    0 |   16 |      0 |      0 |    0 |            0 |
|         DECODER_INST                                                                   |                                            vio_v3_0_16_decoder |         25 |         25 |       0 |    0 |   49 |      0 |      0 |    0 |            0 |
|         PROBE_IN_INST                                                                  |                                       vio_v3_0_16_probe_in_one |         30 |         30 |       0 |    0 |   61 |      0 |      0 |    0 |            0 |
|         U_XSDB_SLAVE                                                                   |                                             xsdbs_v1_0_2_xsdbs |         25 |         25 |       0 |    0 |   33 |      0 |      0 |    0 |            0 |
|     zynq_ultra_ps_e_0                                                                  |                                      mpsoc_zynq_ultra_ps_e_0_0 |        300 |        300 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|       (zynq_ultra_ps_e_0)                                                              |                                      mpsoc_zynq_ultra_ps_e_0_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|       inst                                                                             |                         zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e |        300 |        300 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
+----------------------------------------------------------------------------------------+----------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+--------------+


