*design* DebussyLib (btIdent Verdi_P-2019.06-SP2-12)
Command arguments:
    +define+verilog
    -sv
    -f run.f
        ../src/rtl/register_32bit.v
        ../testbench/testbench.v

Highest level modules:
testbench

Total	0 error(s),   0 warning(s)
