Analysis & Synthesis report for DDS
Sun Apr 12 14:55:31 2015
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for dds:u1|data_rom:u5|altsyncram:altsyncram_component|altsyncram_17a1:auto_generated|altsyncram_eh92:altsyncram1
 14. Source assignments for dds:u1|data_rom:u5|altsyncram:altsyncram_component|altsyncram_17a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
 15. Source assignments for dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated
 16. Source assignments for sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body
 17. Source assignments for sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst
 18. Source assignments for sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_bms3:auto_generated
 19. Source assignments for sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter
 20. Source assignments for sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter
 21. Source assignments for sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter
 22. Source assignments for sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr
 23. Source assignments for sld_hub:sld_hub_inst
 24. Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg
 25. Source assignments for comparator:u2|altshift_taps:sin_data_temp_rtl_0|shift_taps_l1m:auto_generated|altsyncram_0981:altsyncram2
 26. Parameter Settings for User Entity Instance: pll:u0|altpll:altpll_component
 27. Parameter Settings for User Entity Instance: dds:u1|data_rom:u5|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: dds:u1|data_rom:u5|altsyncram:altsyncram_component|altsyncram_17a1:auto_generated|sld_mod_ram_rom:mgl_prim2
 29. Parameter Settings for User Entity Instance: dds:u1|tri_rom:u11|altsyncram:altsyncram_component
 30. Parameter Settings for Inferred Entity Instance: sld_signaltap:spwm_test
 31. Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst
 32. Parameter Settings for Inferred Entity Instance: comparator:u2|altshift_taps:sin_data_temp_rtl_0
 33. altpll Parameter Settings by Entity Instance
 34. altsyncram Parameter Settings by Entity Instance
 35. altshift_taps Parameter Settings by Entity Instance
 36. Port Connectivity Checks: "dds:u1|adder_32bus:u9"
 37. Port Connectivity Checks: "dds:u1|adder_10bus:u3"
 38. Port Connectivity Checks: "dds:u1|adder_32bus:u1"
 39. Port Connectivity Checks: "pll:u0"
 40. SignalTap II Logic Analyzer Settings
 41. In-System Memory Content Editor Settings
 42. Connections to In-System Debugging Instance "spwm_test"
 43. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Apr 12 14:55:31 2015        ;
; Quartus II Version                 ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name                      ; DDS                                          ;
; Top-level Entity Name              ; PWM                                          ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 647                                          ;
;     Total combinational functions  ; 516                                          ;
;     Dedicated logic registers      ; 453                                          ;
; Total registers                    ; 453                                          ;
; Total pins                         ; 5                                            ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 20,756                                       ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 1                                            ;
+------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP2C5T144C8        ;                    ;
; Top-level entity name                                        ; PWM                ; DDS                ;
; Family name                                                  ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Timing-Driven Synthesis                                      ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Auto Gated Clock Conversion                                  ; Off                ; Off                ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+
; PWM.vhd                          ; yes             ; User VHDL File               ; G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/PWM.vhd                  ;
; comparator.vhd                   ; yes             ; User VHDL File               ; G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/comparator.vhd           ;
; dds.vhd                          ; yes             ; User VHDL File               ; G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/dds.vhd                  ;
; adder_32bus.vhd                  ; yes             ; User VHDL File               ; G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/adder_32bus.vhd          ;
; register_32bus.vhd               ; yes             ; User VHDL File               ; G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/register_32bus.vhd       ;
; adder_10bus.vhd                  ; yes             ; User VHDL File               ; G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/adder_10bus.vhd          ;
; register_10bus.vhd               ; yes             ; User VHDL File               ; G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/register_10bus.vhd       ;
; data_rom.vhd                     ; yes             ; User Wizard-Generated File   ; G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/data_rom.vhd             ;
; tri_rom.vhd                      ; yes             ; User Wizard-Generated File   ; G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/tri_rom.vhd              ;
; pll.vhd                          ; yes             ; User Wizard-Generated File   ; G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/pll.vhd                  ;
; altpll.tdf                       ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf                   ;
; aglobal90.inc                    ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/aglobal90.inc                ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/stratix_pll.inc              ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/stratixii_pll.inc            ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/cycloneii_pll.inc            ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf               ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/stratix_ram_block.inc        ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.inc                  ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/lpm_decode.inc               ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/a_rdenreg.inc                ;
; altrom.inc                       ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/altrom.inc                   ;
; altram.inc                       ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/altram.inc                   ;
; altdpram.inc                     ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/altdpram.inc                 ;
; altqpram.inc                     ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/altqpram.inc                 ;
; db/altsyncram_17a1.tdf           ; yes             ; Auto-Generated Megafunction  ; G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/db/altsyncram_17a1.tdf   ;
; db/altsyncram_eh92.tdf           ; yes             ; Auto-Generated Megafunction  ; G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/db/altsyncram_eh92.tdf   ;
; sld_mod_ram_rom.vhd              ; yes             ; Encrypted Megafunction       ; f:/altera/90sp2/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd          ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; f:/altera/90sp2/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;
; db/altsyncram_t781.tdf           ; yes             ; Auto-Generated Megafunction  ; G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/db/altsyncram_t781.tdf   ;
; sld_signaltap.vhd                ; yes             ; Encrypted Megafunction       ; f:/altera/90sp2/quartus/libraries/megafunctions/sld_signaltap.vhd            ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; f:/altera/90sp2/quartus/libraries/megafunctions/sld_ela_control.vhd          ;
; LPM_SHIFTREG.tdf                 ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf             ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/lpm_constant.inc             ;
; dffeea.inc                       ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/dffeea.inc                   ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; f:/altera/90sp2/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; f:/altera/90sp2/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; f:/altera/90sp2/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;
; db/altsyncram_bms3.tdf           ; yes             ; Auto-Generated Megafunction  ; G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/db/altsyncram_bms3.tdf   ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf                 ;
; memmodes.inc                     ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/others/maxplus2/memmodes.inc               ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/a_hdffe.inc                  ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.inc               ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.tdf                  ;
; muxlut.inc                       ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/muxlut.inc                   ;
; bypassff.inc                     ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/bypassff.inc                 ;
; altshift.inc                     ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/altshift.inc                 ;
; db/mux_aoc.tdf                   ; yes             ; Auto-Generated Megafunction  ; G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/db/mux_aoc.tdf           ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/lpm_decode.tdf               ;
; declut.inc                       ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/declut.inc                   ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/lpm_compare.inc              ;
; db/decode_rqf.tdf                ; yes             ; Auto-Generated Megafunction  ; G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/db/decode_rqf.tdf        ;
; LPM_COUNTER.tdf                  ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/LPM_COUNTER.tdf              ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.inc              ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/cmpconst.inc                 ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.inc              ;
; alt_synch_counter.inc            ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/alt_synch_counter.inc        ;
; alt_synch_counter_f.inc          ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/alt_synch_counter_f.inc      ;
; alt_counter_f10ke.inc            ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.inc        ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;
; db/cntr_02j.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/db/cntr_02j.tdf          ;
; db/cntr_sbi.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/db/cntr_sbi.tdf          ;
; db/cmpr_8cc.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/db/cmpr_8cc.tdf          ;
; db/cntr_gui.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/db/cntr_gui.tdf          ;
; db/cmpr_5cc.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/db/cmpr_5cc.tdf          ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; f:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd                  ;
; altshift_taps.tdf                ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/altshift_taps.tdf            ;
; db/shift_taps_l1m.tdf            ; yes             ; Auto-Generated Megafunction  ; G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/db/shift_taps_l1m.tdf    ;
; db/altsyncram_0981.tdf           ; yes             ; Auto-Generated Megafunction  ; G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/db/altsyncram_0981.tdf   ;
; db/cntr_ikf.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/project/two/基于FPGA的spwm产生/project_VHDL/SPWM/db/cntr_ikf.tdf          ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 647                      ;
;                                             ;                          ;
; Total combinational functions               ; 516                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 175                      ;
;     -- 3 input functions                    ; 125                      ;
;     -- <=2 input functions                  ; 216                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 364                      ;
;     -- arithmetic mode                      ; 152                      ;
;                                             ;                          ;
; Total registers                             ; 453                      ;
;     -- Dedicated logic registers            ; 453                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 5                        ;
; Total memory bits                           ; 20756                    ;
; Total PLLs                                  ; 1                        ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 285                      ;
; Total fan-out                               ; 3294                     ;
; Average fan-out                             ; 3.25                     ;
+---------------------------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                        ; Library Name ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |PWM                                                                                                 ; 516 (36)          ; 453 (19)     ; 20756       ; 0            ; 0       ; 0         ; 5    ; 0            ; |PWM                                                                                                                                                                                                                                                                                       ; work         ;
;    |comparator:u2|                                                                                   ; 31 (30)           ; 1 (0)        ; 20          ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|comparator:u2                                                                                                                                                                                                                                                                         ; work         ;
;       |altshift_taps:sin_data_temp_rtl_0|                                                            ; 1 (0)             ; 1 (0)        ; 20          ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|comparator:u2|altshift_taps:sin_data_temp_rtl_0                                                                                                                                                                                                                                       ; work         ;
;          |shift_taps_l1m:auto_generated|                                                             ; 1 (0)             ; 1 (0)        ; 20          ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|comparator:u2|altshift_taps:sin_data_temp_rtl_0|shift_taps_l1m:auto_generated                                                                                                                                                                                                         ; work         ;
;             |altsyncram_0981:altsyncram2|                                                            ; 0 (0)             ; 0 (0)        ; 20          ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|comparator:u2|altshift_taps:sin_data_temp_rtl_0|shift_taps_l1m:auto_generated|altsyncram_0981:altsyncram2                                                                                                                                                                             ; work         ;
;             |cntr_ikf:cntr1|                                                                         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|comparator:u2|altshift_taps:sin_data_temp_rtl_0|shift_taps_l1m:auto_generated|cntr_ikf:cntr1                                                                                                                                                                                          ; work         ;
;    |dds:u1|                                                                                          ; 126 (0)           ; 110 (0)      ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|dds:u1                                                                                                                                                                                                                                                                                ; work         ;
;       |data_rom:u5|                                                                                  ; 64 (0)            ; 39 (0)       ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|dds:u1|data_rom:u5                                                                                                                                                                                                                                                                    ; work         ;
;          |altsyncram:altsyncram_component|                                                           ; 64 (0)            ; 39 (0)       ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|dds:u1|data_rom:u5|altsyncram:altsyncram_component                                                                                                                                                                                                                                    ; work         ;
;             |altsyncram_17a1:auto_generated|                                                         ; 64 (0)            ; 39 (0)       ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|dds:u1|data_rom:u5|altsyncram:altsyncram_component|altsyncram_17a1:auto_generated                                                                                                                                                                                                     ; work         ;
;                |altsyncram_eh92:altsyncram1|                                                         ; 0 (0)             ; 0 (0)        ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|dds:u1|data_rom:u5|altsyncram:altsyncram_component|altsyncram_17a1:auto_generated|altsyncram_eh92:altsyncram1                                                                                                                                                                         ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                           ; 64 (40)           ; 39 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|dds:u1|data_rom:u5|altsyncram:altsyncram_component|altsyncram_17a1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                           ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                               ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|dds:u1|data_rom:u5|altsyncram:altsyncram_component|altsyncram_17a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                        ; work         ;
;       |register_10bus:u4|                                                                            ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|dds:u1|register_10bus:u4                                                                                                                                                                                                                                                              ; work         ;
;       |register_32bus:u10|                                                                           ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|dds:u1|register_32bus:u10                                                                                                                                                                                                                                                             ; work         ;
;       |register_32bus:u2|                                                                            ; 31 (31)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|dds:u1|register_32bus:u2                                                                                                                                                                                                                                                              ; work         ;
;       |tri_rom:u11|                                                                                  ; 0 (0)             ; 0 (0)        ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|dds:u1|tri_rom:u11                                                                                                                                                                                                                                                                    ; work         ;
;          |altsyncram:altsyncram_component|                                                           ; 0 (0)             ; 0 (0)        ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|dds:u1|tri_rom:u11|altsyncram:altsyncram_component                                                                                                                                                                                                                                    ; work         ;
;             |altsyncram_t781:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated                                                                                                                                                                                                     ; work         ;
;    |pll:u0|                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|pll:u0                                                                                                                                                                                                                                                                                ; work         ;
;       |altpll:altpll_component|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|pll:u0|altpll:altpll_component                                                                                                                                                                                                                                                        ; work         ;
;    |sld_hub:sld_hub_inst|                                                                            ; 130 (94)          ; 91 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|sld_hub:sld_hub_inst                                                                                                                                                                                                                                                                  ; work         ;
;       |sld_rom_sr:hub_info_reg|                                                                      ; 19 (19)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                          ; work         ;
;       |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                        ; work         ;
;    |sld_signaltap:spwm_test|                                                                         ; 193 (1)           ; 232 (0)      ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|sld_signaltap:spwm_test                                                                                                                                                                                                                                                               ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                        ; 192 (18)          ; 232 (38)     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                         ; work         ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                          ; work         ;
;             |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                      ; work         ;
;                |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                            ; work         ;
;             |lpm_mux:mux|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                              ; work         ;
;                |mux_aoc:auto_generated|                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_aoc:auto_generated                                                                                                                       ; work         ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                         ; work         ;
;             |altsyncram_bms3:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_bms3:auto_generated                                                                                                                                          ; work         ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                          ; work         ;
;          |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                            ; work         ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                              ; work         ;
;          |sld_ela_control:ela_control|                                                               ; 6 (1)             ; 26 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                             ; work         ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                     ; work         ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 4 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                      ; work         ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                           ; work         ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                       ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1 ; work         ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 1 (1)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                       ; work         ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 57 (7)            ; 46 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                        ; work         ;
;             |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                       ; work         ;
;                |cntr_02j:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated                                                                               ; work         ;
;             |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                             ; work         ;
;                |cntr_sbi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated                                                                     ; work         ;
;             |lpm_counter:status_read_pointer_counter|                                                ; 4 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                ; work         ;
;                |cntr_gui:auto_generated|                                                             ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                        ; work         ;
;             |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                       ; work         ;
;             |lpm_shiftreg:ram_data_shift_out|                                                        ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                        ; work         ;
;             |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                     ; work         ;
;          |sld_rom_sr:crc_rom_sr|                                                                     ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PWM|sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                   ; work         ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------+
; Name                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------+
; comparator:u2|altshift_taps:sin_data_temp_rtl_0|shift_taps_l1m:auto_generated|altsyncram_0981:altsyncram2|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 2            ; 10           ; 2            ; 10           ; 20    ; None                     ;
; dds:u1|data_rom:u5|altsyncram:altsyncram_component|altsyncram_17a1:auto_generated|altsyncram_eh92:altsyncram1|ALTSYNCRAM                                ; AUTO ; True Dual Port   ; 1024         ; 10           ; 1024         ; 10           ; 10240 ; ../有符号/sin_signed.mif ;
; dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ALTSYNCRAM                                                            ; AUTO ; ROM              ; 1024         ; 10           ; --           ; --           ; 10240 ; ../有符号/tri_signed.mif ;
; sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_bms3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 2            ; 128          ; 2            ; 256   ; None                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; comparator:u2|pwm3                                 ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                            ; Reason for Removal                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; dds:u1|register_32bus:u2|data_32out[0]                                                                                                   ; Merged with dds:u1|register_32bus:u10|data_32out[0]                                                                                                  ;
; dds:u1|register_32bus:u10|data_32out[0]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                               ;
; dds:u1|register_32bus:u2|data_32out[1]                                                                                                   ; Merged with dds:u1|register_32bus:u10|data_32out[1]                                                                                                  ;
; Total Number of Removed Registers = 3                                                                                                    ;                                                                                                                                                      ;
; sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                ; Merged with sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|segment_shift_clk_ena                                                      ;
; sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                            ; Merged with sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[6]                                                  ;
; sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                            ; Merged with sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[5]                                                  ;
; sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                            ; Merged with sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[4]                                                  ;
; sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                            ; Merged with sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[3]                                                  ;
; sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                            ; Merged with sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[2]                                                  ;
; sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                            ; Merged with sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[1]                                                  ;
; sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                            ; Merged with sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[0]                                                  ;
; Total Number of Removed Registers = 15                                                                                                   ;                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 453   ;
; Number of registers using Synchronous Clear  ; 21    ;
; Number of registers using Synchronous Load   ; 29    ;
; Number of registers using Asynchronous Clear ; 186   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 234   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------+---------+
; count[4]                                                                                                                        ; 2       ;
; count[7]                                                                                                                        ; 2       ;
; count[12]                                                                                                                       ; 2       ;
; count[14]                                                                                                                       ; 2       ;
; count[15]                                                                                                                       ; 2       ;
; count[16]                                                                                                                       ; 8       ;
; count[17]                                                                                                                       ; 8       ;
; sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; sld_hub:sld_hub_inst|tdo                                                                                                        ; 2       ;
; Total number of inverted registers = 16                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |PWM|dds:u1|data_rom:u5|altsyncram:altsyncram_component|altsyncram_17a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |PWM|dds:u1|data_rom:u5|altsyncram:altsyncram_component|altsyncram_17a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 24:1               ; 4 bits    ; 64 LEs        ; 52 LEs               ; 12 LEs                 ; Yes        ; |PWM|dds:u1|data_rom:u5|altsyncram:altsyncram_component|altsyncram_17a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |PWM|sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |PWM|sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |PWM|sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                            ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |PWM|sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |PWM|sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~9                                                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |PWM|sld_hub:sld_hub_inst|irf_reg[2][5]                                                                                                                                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |PWM|sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |PWM|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                   ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |PWM|sld_hub:sld_hub_inst|shadow_irf_reg[2][6]                                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |PWM|sld_hub:sld_hub_inst|shadow_irf_reg[1][6]                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |PWM|sld_hub:sld_hub_inst|irsr_reg[7]                                                                                                                                               ;
; 28:1               ; 4 bits    ; 72 LEs        ; 40 LEs               ; 32 LEs                 ; Yes        ; |PWM|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dds:u1|data_rom:u5|altsyncram:altsyncram_component|altsyncram_17a1:auto_generated|altsyncram_eh92:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dds:u1|data_rom:u5|altsyncram:altsyncram_component|altsyncram_17a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ;
+----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                                                                                              ;
+----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body ;
+---------------------------------+-------+------+-------------------------------------+
; Assignment                      ; Value ; From ; To                                  ;
+---------------------------------+-------+------+-------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                   ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                   ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                   ;
+---------------------------------+-------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst ;
+--------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment         ; Value ; From ; To                                                                                          ;
+--------------------+-------+------+---------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[4]                                                                      ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[3]                                                                      ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[2]                                                                      ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[1]                                                                      ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[0]                                                                      ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[5]                                                                      ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[6]                                                                      ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[7]                                                                      ;
+--------------------+-------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_bms3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                          ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                           ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                    ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                     ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                 ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                  ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:spwm_test|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr ;
+----------------------+-------+------+----------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                   ;
+----------------------+-------+------+----------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                    ;
+----------------------+-------+------+----------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst           ;
+------------------------------+-------+------+---------+
; Assignment                   ; Value ; From ; To      ;
+------------------------------+-------+------+---------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -       ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; clr_reg ;
; POWER_UP_LEVEL               ; LOW   ; -    ; clr_reg ;
+------------------------------+-------+------+---------+


+---------------------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg ;
+----------------------+-------+------+-------------------------------+
; Assignment           ; Value ; From ; To                            ;
+----------------------+-------+------+-------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                             ;
+----------------------+-------+------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for comparator:u2|altshift_taps:sin_data_temp_rtl_0|shift_taps_l1m:auto_generated|altsyncram_0981:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:u0|altpll:altpll_component ;
+-------------------------------+-------------------+-------------------------+
; Parameter Name                ; Value             ; Type                    ;
+-------------------------------+-------------------+-------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                 ;
; PLL_TYPE                      ; AUTO              ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                 ;
; SCAN_CHAIN                    ; LONG              ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                 ;
; LOCK_HIGH                     ; 1                 ; Untyped                 ;
; LOCK_LOW                      ; 1                 ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer          ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                 ;
; SKIP_VCO                      ; OFF               ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                 ;
; BANDWIDTH                     ; 0                 ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                 ;
; DOWN_SPREAD                   ; 0                 ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                 ;
; CLK0_MULTIPLY_BY              ; 5                 ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                 ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                 ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                 ;
; DPA_DIVIDER                   ; 0                 ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                 ;
; VCO_MIN                       ; 0                 ; Untyped                 ;
; VCO_MAX                       ; 0                 ; Untyped                 ;
; VCO_CENTER                    ; 0                 ; Untyped                 ;
; PFD_MIN                       ; 0                 ; Untyped                 ;
; PFD_MAX                       ; 0                 ; Untyped                 ;
; M_INITIAL                     ; 0                 ; Untyped                 ;
; M                             ; 0                 ; Untyped                 ;
; N                             ; 1                 ; Untyped                 ;
; M2                            ; 1                 ; Untyped                 ;
; N2                            ; 1                 ; Untyped                 ;
; SS                            ; 1                 ; Untyped                 ;
; C0_HIGH                       ; 0                 ; Untyped                 ;
; C1_HIGH                       ; 0                 ; Untyped                 ;
; C2_HIGH                       ; 0                 ; Untyped                 ;
; C3_HIGH                       ; 0                 ; Untyped                 ;
; C4_HIGH                       ; 0                 ; Untyped                 ;
; C5_HIGH                       ; 0                 ; Untyped                 ;
; C6_HIGH                       ; 0                 ; Untyped                 ;
; C7_HIGH                       ; 0                 ; Untyped                 ;
; C8_HIGH                       ; 0                 ; Untyped                 ;
; C9_HIGH                       ; 0                 ; Untyped                 ;
; C0_LOW                        ; 0                 ; Untyped                 ;
; C1_LOW                        ; 0                 ; Untyped                 ;
; C2_LOW                        ; 0                 ; Untyped                 ;
; C3_LOW                        ; 0                 ; Untyped                 ;
; C4_LOW                        ; 0                 ; Untyped                 ;
; C5_LOW                        ; 0                 ; Untyped                 ;
; C6_LOW                        ; 0                 ; Untyped                 ;
; C7_LOW                        ; 0                 ; Untyped                 ;
; C8_LOW                        ; 0                 ; Untyped                 ;
; C9_LOW                        ; 0                 ; Untyped                 ;
; C0_INITIAL                    ; 0                 ; Untyped                 ;
; C1_INITIAL                    ; 0                 ; Untyped                 ;
; C2_INITIAL                    ; 0                 ; Untyped                 ;
; C3_INITIAL                    ; 0                 ; Untyped                 ;
; C4_INITIAL                    ; 0                 ; Untyped                 ;
; C5_INITIAL                    ; 0                 ; Untyped                 ;
; C6_INITIAL                    ; 0                 ; Untyped                 ;
; C7_INITIAL                    ; 0                 ; Untyped                 ;
; C8_INITIAL                    ; 0                 ; Untyped                 ;
; C9_INITIAL                    ; 0                 ; Untyped                 ;
; C0_MODE                       ; BYPASS            ; Untyped                 ;
; C1_MODE                       ; BYPASS            ; Untyped                 ;
; C2_MODE                       ; BYPASS            ; Untyped                 ;
; C3_MODE                       ; BYPASS            ; Untyped                 ;
; C4_MODE                       ; BYPASS            ; Untyped                 ;
; C5_MODE                       ; BYPASS            ; Untyped                 ;
; C6_MODE                       ; BYPASS            ; Untyped                 ;
; C7_MODE                       ; BYPASS            ; Untyped                 ;
; C8_MODE                       ; BYPASS            ; Untyped                 ;
; C9_MODE                       ; BYPASS            ; Untyped                 ;
; C0_PH                         ; 0                 ; Untyped                 ;
; C1_PH                         ; 0                 ; Untyped                 ;
; C2_PH                         ; 0                 ; Untyped                 ;
; C3_PH                         ; 0                 ; Untyped                 ;
; C4_PH                         ; 0                 ; Untyped                 ;
; C5_PH                         ; 0                 ; Untyped                 ;
; C6_PH                         ; 0                 ; Untyped                 ;
; C7_PH                         ; 0                 ; Untyped                 ;
; C8_PH                         ; 0                 ; Untyped                 ;
; C9_PH                         ; 0                 ; Untyped                 ;
; L0_HIGH                       ; 1                 ; Untyped                 ;
; L1_HIGH                       ; 1                 ; Untyped                 ;
; G0_HIGH                       ; 1                 ; Untyped                 ;
; G1_HIGH                       ; 1                 ; Untyped                 ;
; G2_HIGH                       ; 1                 ; Untyped                 ;
; G3_HIGH                       ; 1                 ; Untyped                 ;
; E0_HIGH                       ; 1                 ; Untyped                 ;
; E1_HIGH                       ; 1                 ; Untyped                 ;
; E2_HIGH                       ; 1                 ; Untyped                 ;
; E3_HIGH                       ; 1                 ; Untyped                 ;
; L0_LOW                        ; 1                 ; Untyped                 ;
; L1_LOW                        ; 1                 ; Untyped                 ;
; G0_LOW                        ; 1                 ; Untyped                 ;
; G1_LOW                        ; 1                 ; Untyped                 ;
; G2_LOW                        ; 1                 ; Untyped                 ;
; G3_LOW                        ; 1                 ; Untyped                 ;
; E0_LOW                        ; 1                 ; Untyped                 ;
; E1_LOW                        ; 1                 ; Untyped                 ;
; E2_LOW                        ; 1                 ; Untyped                 ;
; E3_LOW                        ; 1                 ; Untyped                 ;
; L0_INITIAL                    ; 1                 ; Untyped                 ;
; L1_INITIAL                    ; 1                 ; Untyped                 ;
; G0_INITIAL                    ; 1                 ; Untyped                 ;
; G1_INITIAL                    ; 1                 ; Untyped                 ;
; G2_INITIAL                    ; 1                 ; Untyped                 ;
; G3_INITIAL                    ; 1                 ; Untyped                 ;
; E0_INITIAL                    ; 1                 ; Untyped                 ;
; E1_INITIAL                    ; 1                 ; Untyped                 ;
; E2_INITIAL                    ; 1                 ; Untyped                 ;
; E3_INITIAL                    ; 1                 ; Untyped                 ;
; L0_MODE                       ; BYPASS            ; Untyped                 ;
; L1_MODE                       ; BYPASS            ; Untyped                 ;
; G0_MODE                       ; BYPASS            ; Untyped                 ;
; G1_MODE                       ; BYPASS            ; Untyped                 ;
; G2_MODE                       ; BYPASS            ; Untyped                 ;
; G3_MODE                       ; BYPASS            ; Untyped                 ;
; E0_MODE                       ; BYPASS            ; Untyped                 ;
; E1_MODE                       ; BYPASS            ; Untyped                 ;
; E2_MODE                       ; BYPASS            ; Untyped                 ;
; E3_MODE                       ; BYPASS            ; Untyped                 ;
; L0_PH                         ; 0                 ; Untyped                 ;
; L1_PH                         ; 0                 ; Untyped                 ;
; G0_PH                         ; 0                 ; Untyped                 ;
; G1_PH                         ; 0                 ; Untyped                 ;
; G2_PH                         ; 0                 ; Untyped                 ;
; G3_PH                         ; 0                 ; Untyped                 ;
; E0_PH                         ; 0                 ; Untyped                 ;
; E1_PH                         ; 0                 ; Untyped                 ;
; E2_PH                         ; 0                 ; Untyped                 ;
; E3_PH                         ; 0                 ; Untyped                 ;
; M_PH                          ; 0                 ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                 ;
; CLK0_COUNTER                  ; G0                ; Untyped                 ;
; CLK1_COUNTER                  ; G0                ; Untyped                 ;
; CLK2_COUNTER                  ; G0                ; Untyped                 ;
; CLK3_COUNTER                  ; G0                ; Untyped                 ;
; CLK4_COUNTER                  ; G0                ; Untyped                 ;
; CLK5_COUNTER                  ; G0                ; Untyped                 ;
; CLK6_COUNTER                  ; E0                ; Untyped                 ;
; CLK7_COUNTER                  ; E1                ; Untyped                 ;
; CLK8_COUNTER                  ; E2                ; Untyped                 ;
; CLK9_COUNTER                  ; E3                ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                 ;
; M_TIME_DELAY                  ; 0                 ; Untyped                 ;
; N_TIME_DELAY                  ; 0                 ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                 ;
; VCO_POST_SCALE                ; 0                 ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                 ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                 ;
; PORT_PLLENA                   ; PORT_USED         ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                 ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                 ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                 ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                 ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                 ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE          ;
+-------------------------------+-------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds:u1|data_rom:u5|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+---------------------------------+
; Parameter Name                     ; Value                    ; Type                            ;
+------------------------------------+--------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                         ;
; OPERATION_MODE                     ; ROM                      ; Untyped                         ;
; WIDTH_A                            ; 10                       ; Signed Integer                  ;
; WIDTHAD_A                          ; 10                       ; Signed Integer                  ;
; NUMWORDS_A                         ; 1024                     ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                         ;
; WIDTH_B                            ; 1                        ; Untyped                         ;
; WIDTHAD_B                          ; 1                        ; Untyped                         ;
; NUMWORDS_B                         ; 1                        ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                         ;
; BYTE_SIZE                          ; 8                        ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                         ;
; INIT_FILE                          ; ../有符号/sin_signed.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone II               ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_17a1          ; Untyped                         ;
+------------------------------------+--------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds:u1|data_rom:u5|altsyncram:altsyncram_component|altsyncram_17a1:auto_generated|sld_mod_ram_rom:mgl_prim2 ;
+-------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                                              ;
+-------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; SLD_NODE_INFO           ; 135818752  ; Signed Integer                                                                                                    ;
; SLD_AUTO_INSTANCE_INDEX ; yes        ; String                                                                                                            ;
; SLD_IP_VERSION          ; 1          ; Signed Integer                                                                                                    ;
; SLD_IP_MINOR_VERSION    ; 3          ; Signed Integer                                                                                                    ;
; SLD_COMMON_IP_VERSION   ; 0          ; Signed Integer                                                                                                    ;
; width_word              ; 10         ; Untyped                                                                                                           ;
; numwords                ; 1024       ; Untyped                                                                                                           ;
; widthad                 ; 10         ; Untyped                                                                                                           ;
; shift_count_bits        ; 4          ; Untyped                                                                                                           ;
; cvalue                  ; 0000000000 ; Untyped                                                                                                           ;
; is_data_in_ram          ; 1          ; Untyped                                                                                                           ;
; is_readable             ; 1          ; Untyped                                                                                                           ;
; node_name               ; 1919905073 ; Untyped                                                                                                           ;
+-------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds:u1|tri_rom:u11|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+---------------------------------+
; Parameter Name                     ; Value                    ; Type                            ;
+------------------------------------+--------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                         ;
; OPERATION_MODE                     ; ROM                      ; Untyped                         ;
; WIDTH_A                            ; 10                       ; Signed Integer                  ;
; WIDTHAD_A                          ; 10                       ; Signed Integer                  ;
; NUMWORDS_A                         ; 1024                     ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                         ;
; WIDTH_B                            ; 1                        ; Untyped                         ;
; WIDTHAD_B                          ; 1                        ; Untyped                         ;
; NUMWORDS_B                         ; 1                        ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                         ;
; BYTE_SIZE                          ; 8                        ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                         ;
; INIT_FILE                          ; ../有符号/tri_signed.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone II               ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_t781          ; Untyped                         ;
+------------------------------------+--------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:spwm_test                       ;
+-------------------------------------------------+-----------------------------+----------------+
; Parameter Name                                  ; Value                       ; Type           ;
+-------------------------------------------------+-----------------------------+----------------+
; lpm_type                                        ; sld_signaltap               ; String         ;
; sld_node_info                                   ; 805334528                   ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                           ; Signed Integer ;
; sld_data_bits                                   ; 2                           ; Untyped        ;
; sld_trigger_bits                                ; 2                           ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                          ; Signed Integer ;
; sld_node_crc_hiword                             ; 63340                       ; Untyped        ;
; sld_node_crc_loword                             ; 23568                       ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                           ; Signed Integer ;
; sld_sample_depth                                ; 128                         ; Untyped        ;
; sld_segment_size                                ; 128                         ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                        ; String         ;
; sld_state_bits                                  ; 11                          ; Untyped        ;
; sld_buffer_full_stop                            ; 1                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                           ; Signed Integer ;
; sld_trigger_level                               ; 1                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                           ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                    ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                        ; String         ;
; sld_inversion_mask_length                       ; 27                          ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                           ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd   ; String         ;
; sld_state_flow_use_generated                    ; 0                           ; Untyped        ;
; sld_current_resource_width                      ; 1                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                         ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                           ; Signed Integer ;
+-------------------------------------------------+-----------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst                                         ;
+--------------------------+------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                            ; Type            ;
+--------------------------+------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                ; Untyped         ;
; device_family            ; Cyclone II                                                       ; Untyped         ;
; n_nodes                  ; 2                                                                ; Untyped         ;
; n_sel_bits               ; 2                                                                ; Untyped         ;
; n_node_ir_bits           ; 8                                                                ; Untyped         ;
; node_info                ; 0011000000000000011011100000000000001000000110000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                ; Signed Integer  ;
+--------------------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: comparator:u2|altshift_taps:sin_data_temp_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                           ;
+----------------+----------------+----------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                        ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                        ;
; TAP_DISTANCE   ; 4              ; Untyped                                                        ;
; WIDTH          ; 10             ; Untyped                                                        ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                        ;
; CBXI_PARAMETER ; shift_taps_l1m ; Untyped                                                        ;
+----------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                   ;
+-------------------------------+--------------------------------+
; Name                          ; Value                          ;
+-------------------------------+--------------------------------+
; Number of entity instances    ; 1                              ;
; Entity Instance               ; pll:u0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                         ;
;     -- PLL_TYPE               ; AUTO                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                              ;
;     -- VCO_MULTIPLY_BY        ; 0                              ;
;     -- VCO_DIVIDE_BY          ; 0                              ;
+-------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 2                                                  ;
; Entity Instance                           ; dds:u1|data_rom:u5|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 10                                                 ;
;     -- NUMWORDS_A                         ; 1024                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; dds:u1|tri_rom:u11|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 10                                                 ;
;     -- NUMWORDS_A                         ; 1024                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
+-------------------------------------------+----------------------------------------------------+


+------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                          ;
+----------------------------+-------------------------------------------------+
; Name                       ; Value                                           ;
+----------------------------+-------------------------------------------------+
; Number of entity instances ; 1                                               ;
; Entity Instance            ; comparator:u2|altshift_taps:sin_data_temp_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                               ;
;     -- TAP_DISTANCE        ; 4                                               ;
;     -- WIDTH               ; 10                                              ;
+----------------------------+-------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "dds:u1|adder_32bus:u9" ;
+-----------+-------+----------+--------------------+
; Port      ; Type  ; Severity ; Details            ;
+-----------+-------+----------+--------------------+
; a[17..15] ; Input ; Info     ; Stuck at VCC       ;
; a[31..21] ; Input ; Info     ; Stuck at GND       ;
; a[19..18] ; Input ; Info     ; Stuck at GND       ;
; a[10..9]  ; Input ; Info     ; Stuck at GND       ;
; a[7..6]   ; Input ; Info     ; Stuck at GND       ;
; a[20]     ; Input ; Info     ; Stuck at VCC       ;
; a[14]     ; Input ; Info     ; Stuck at GND       ;
; a[13]     ; Input ; Info     ; Stuck at VCC       ;
; a[12]     ; Input ; Info     ; Stuck at GND       ;
; a[11]     ; Input ; Info     ; Stuck at VCC       ;
; a[8]      ; Input ; Info     ; Stuck at VCC       ;
; a[5]      ; Input ; Info     ; Stuck at VCC       ;
; a[4]      ; Input ; Info     ; Stuck at GND       ;
; a[3]      ; Input ; Info     ; Stuck at VCC       ;
; a[2]      ; Input ; Info     ; Stuck at GND       ;
; a[1]      ; Input ; Info     ; Stuck at VCC       ;
; a[0]      ; Input ; Info     ; Stuck at GND       ;
+-----------+-------+----------+--------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "dds:u1|adder_10bus:u3" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; a    ; Input ; Info     ; Stuck at GND            ;
+------+-------+----------+-------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "dds:u1|adder_32bus:u1" ;
+-----------+-------+----------+--------------------+
; Port      ; Type  ; Severity ; Details            ;
+-----------+-------+----------+--------------------+
; a[15..9]  ; Input ; Info     ; Stuck at VCC       ;
; a[5..4]   ; Input ; Info     ; Stuck at VCC       ;
; a[2..1]   ; Input ; Info     ; Stuck at VCC       ;
; a[31..16] ; Input ; Info     ; Stuck at GND       ;
; a[8..6]   ; Input ; Info     ; Stuck at GND       ;
; a[3]      ; Input ; Info     ; Stuck at GND       ;
; a[0]      ; Input ; Info     ; Stuck at GND       ;
+-----------+-------+----------+--------------------+


+------------------------------------------+
; Port Connectivity Checks: "pll:u0"       ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; pllena ; Input ; Info     ; Stuck at VCC ;
; areset ; Input ; Info     ; Stuck at GND ;
+--------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                        ;
+----------------+---------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+---------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; spwm_test     ; 2                   ; 2                ; 128          ; 1        ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+---------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                      ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------+
; 0              ; rom1        ; 10    ; 1024  ; Read/Write ; dds:u1|data_rom:u5|altsyncram:altsyncram_component|altsyncram_17a1:auto_generated ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "spwm_test"                                                          ;
+----------+---------------+-----------+----------------+-------------------+----------------------------+---------+
; Name     ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection          ; Details ;
+----------+---------------+-----------+----------------+-------------------+----------------------------+---------+
; pwm_out2 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; comparator:u2|LessThan0~18 ; N/A     ;
; pwm_out2 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; comparator:u2|LessThan0~18 ; N/A     ;
; pwm_out3 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; comparator:u2|pwm3         ; N/A     ;
; pwm_out3 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; comparator:u2|pwm3         ; N/A     ;
; test_clk ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_clk_div               ; N/A     ;
+----------+---------------+-----------+----------------+-------------------+----------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Apr 12 14:55:01 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DDS -c DDS
Info: Found 2 design units, including 1 entities, in source file PWM.vhd
    Info: Found design unit 1: PWM-pwm_behave
    Info: Found entity 1: PWM
Info: Found 2 design units, including 1 entities, in source file comparator.vhd
    Info: Found design unit 1: comparator-comparator_behave
    Info: Found entity 1: comparator
Info: Found 2 design units, including 1 entities, in source file dds.vhd
    Info: Found design unit 1: dds-dds_behave
    Info: Found entity 1: dds
Info: Found 2 design units, including 1 entities, in source file adder_32bus.vhd
    Info: Found design unit 1: adder_32bus-adder_behave
    Info: Found entity 1: adder_32bus
Info: Found 2 design units, including 1 entities, in source file register_32bus.vhd
    Info: Found design unit 1: register_32bus-regi_behave
    Info: Found entity 1: register_32bus
Info: Found 2 design units, including 1 entities, in source file adder_10bus.vhd
    Info: Found design unit 1: adder_10bus-adder_behave
    Info: Found entity 1: adder_10bus
Info: Found 2 design units, including 1 entities, in source file register_10bus.vhd
    Info: Found design unit 1: register_10bus-regi_behave
    Info: Found entity 1: register_10bus
Info: Found 2 design units, including 1 entities, in source file data_rom.vhd
    Info: Found design unit 1: data_rom-SYN
    Info: Found entity 1: data_rom
Info: Found 2 design units, including 1 entities, in source file tri_rom.vhd
    Info: Found design unit 1: tri_rom-SYN
    Info: Found entity 1: tri_rom
Info: Found 2 design units, including 1 entities, in source file pll.vhd
    Info: Found design unit 1: pll-SYN
    Info: Found entity 1: pll
Info: Found 2 design units, including 1 entities, in source file saw_data.vhd
    Info: Found design unit 1: saw_data-SYN
    Info: Found entity 1: saw_data
Info: Found 2 design units, including 1 entities, in source file squ_data.vhd
    Info: Found design unit 1: squ_data-SYN
    Info: Found entity 1: squ_data
Info: Elaborating entity "PWM" for the top level hierarchy
Info: Elaborating entity "pll" for hierarchy "pll:u0"
Info: Elaborating entity "altpll" for hierarchy "pll:u0|altpll:altpll_component"
Info: Elaborated megafunction instantiation "pll:u0|altpll:altpll_component"
Info: Instantiated megafunction "pll:u0|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "5"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "gate_lock_signal" = "NO"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "invalid_lock_multiplier" = "5"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_USED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "valid_lock_multiplier" = "1"
Info: Elaborating entity "dds" for hierarchy "dds:u1"
Warning (10540): VHDL Signal Declaration warning at dds.vhd(70): used explicit default value for signal "set_f_temp" because signal was never assigned a value
Info: Elaborating entity "adder_32bus" for hierarchy "dds:u1|adder_32bus:u1"
Info: Elaborating entity "register_32bus" for hierarchy "dds:u1|register_32bus:u2"
Info: Elaborating entity "adder_10bus" for hierarchy "dds:u1|adder_10bus:u3"
Info: Elaborating entity "register_10bus" for hierarchy "dds:u1|register_10bus:u4"
Info: Elaborating entity "data_rom" for hierarchy "dds:u1|data_rom:u5"
Info: Elaborating entity "altsyncram" for hierarchy "dds:u1|data_rom:u5|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "dds:u1|data_rom:u5|altsyncram:altsyncram_component"
Info: Instantiated megafunction "dds:u1|data_rom:u5|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "../有符号/sin_signed.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=rom1"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "1024"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "width_a" = "10"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_17a1.tdf
    Info: Found entity 1: altsyncram_17a1
Info: Elaborating entity "altsyncram_17a1" for hierarchy "dds:u1|data_rom:u5|altsyncram:altsyncram_component|altsyncram_17a1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_eh92.tdf
    Info: Found entity 1: altsyncram_eh92
Info: Elaborating entity "altsyncram_eh92" for hierarchy "dds:u1|data_rom:u5|altsyncram:altsyncram_component|altsyncram_17a1:auto_generated|altsyncram_eh92:altsyncram1"
Info: Elaborating entity "sld_mod_ram_rom" for hierarchy "dds:u1|data_rom:u5|altsyncram:altsyncram_component|altsyncram_17a1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Elaborated megafunction instantiation "dds:u1|data_rom:u5|altsyncram:altsyncram_component|altsyncram_17a1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Instantiated megafunction "dds:u1|data_rom:u5|altsyncram:altsyncram_component|altsyncram_17a1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info: Parameter "CVALUE" = "0000000000"
    Info: Parameter "IS_DATA_IN_RAM" = "1"
    Info: Parameter "IS_READABLE" = "1"
    Info: Parameter "NODE_NAME" = "1919905073"
    Info: Parameter "NUMWORDS" = "1024"
    Info: Parameter "SHIFT_COUNT_BITS" = "4"
    Info: Parameter "WIDTH_WORD" = "10"
    Info: Parameter "WIDTHAD" = "10"
Info: Elaborating entity "sld_rom_sr" for hierarchy "dds:u1|data_rom:u5|altsyncram:altsyncram_component|altsyncram_17a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info: Elaborating entity "tri_rom" for hierarchy "dds:u1|tri_rom:u11"
Info: Elaborating entity "altsyncram" for hierarchy "dds:u1|tri_rom:u11|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "dds:u1|tri_rom:u11|altsyncram:altsyncram_component"
Info: Instantiated megafunction "dds:u1|tri_rom:u11|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "../有符号/tri_signed.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "1024"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "width_a" = "10"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_t781.tdf
    Info: Found entity 1: altsyncram_t781
Info: Elaborating entity "altsyncram_t781" for hierarchy "dds:u1|tri_rom:u11|altsyncram:altsyncram_component|altsyncram_t781:auto_generated"
Info: Elaborating entity "comparator" for hierarchy "comparator:u2"
Warning (10540): VHDL Signal Declaration warning at comparator.vhd(31): used explicit default value for signal "dead_time" because signal was never assigned a value
Warning (10631): VHDL Process Statement warning at comparator.vhd(48): inferring latch(es) for signal or variable "pwm2", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at comparator.vhd(48): inferring latch(es) for signal or variable "pwm3", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "pwm3" at comparator.vhd(48)
Info (10041): Inferred latch for "pwm2" at comparator.vhd(48)
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bms3.tdf
    Info: Found entity 1: altsyncram_bms3
Info: Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf
    Info: Found entity 1: mux_aoc
Info: Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info: Found entity 1: decode_rqf
Info: Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf
    Info: Found entity 1: cntr_02j
Info: Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf
    Info: Found entity 1: cntr_sbi
Info: Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf
    Info: Found entity 1: cmpr_8cc
Info: Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info: Found entity 1: cntr_gui
Info: Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info: Found entity 1: cmpr_5cc
Info: Analysis and Synthesis generated SignalTap II or debug node instance "spwm_test"
Info: Inferred 1 megafunctions from design logic
    Info: Inferred altshift_taps megafunction from the following design logic: "comparator:u2|sin_data_temp[9]~0"
        Info: Parameter NUMBER_OF_TAPS set to 1
        Info: Parameter TAP_DISTANCE set to 4
        Info: Parameter WIDTH set to 10
Info: Elaborated megafunction instantiation "comparator:u2|altshift_taps:sin_data_temp_rtl_0"
Info: Instantiated megafunction "comparator:u2|altshift_taps:sin_data_temp_rtl_0" with the following parameter:
    Info: Parameter "NUMBER_OF_TAPS" = "1"
    Info: Parameter "TAP_DISTANCE" = "4"
    Info: Parameter "WIDTH" = "10"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_l1m.tdf
    Info: Found entity 1: shift_taps_l1m
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0981.tdf
    Info: Found entity 1: altsyncram_0981
Info: Found 1 design units, including 1 entities, in source file db/cntr_ikf.tdf
    Info: Found entity 1: cntr_ikf
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Succesfully connected in-system debug instance "spwm_test" to all 5 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info: Implemented 706 device resources after synthesis - the final resource count might be different
    Info: Implemented 4 input pins
    Info: Implemented 5 output pins
    Info: Implemented 663 logic cells
    Info: Implemented 32 RAM segments
    Info: Implemented 1 ClockLock PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 211 megabytes
    Info: Processing ended: Sun Apr 12 14:55:31 2015
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:27


