<mods xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns="http://www.loc.gov/mods/v3" version="3.3" xsi:schemaLocation="http://www.loc.gov/mods/v3 http://www.loc.gov/standards/mods/v3/mods-3-3.xsd"><id>2783142</id><setSpec>conference</setSpec><setSpec>doc-type:conferenceObject</setSpec><setSpec>ddc:000</setSpec><setSpec>conferenceFtxt</setSpec><setSpec>open_access</setSpec>

<genre>conference paper</genre>

<titleInfo><title>System-Level Analysis of Network Interfaces for Hierarchical MPSoCs</title></titleInfo>


<note type="publicationStatus">published</note>


<note type="qualityControlled">yes</note>

<name type="personal">
  <namePart type="given">Johannes</namePart>
  <namePart type="family">Ax</namePart>
  <role><roleTerm type="text">author</roleTerm> </role><identifier type="local">25328392</identifier><description xsi:type="identifierDefinition" type="orcid">0000-0002-4943-2715</description></name>
<name type="personal">
  <namePart type="given">Gregor</namePart>
  <namePart type="family">Sievers</namePart>
  <role><roleTerm type="text">author</roleTerm> </role><identifier type="local">24482436</identifier></name>
<name type="personal">
  <namePart type="given">Martin</namePart>
  <namePart type="family">Flasskamp</namePart>
  <role><roleTerm type="text">author</roleTerm> </role><identifier type="local">24456799</identifier><description xsi:type="identifierDefinition" type="orcid">0000-0003-3696-1316</description></name>
<name type="personal">
  <namePart type="given">Wayne</namePart>
  <namePart type="family">Kelly</namePart>
  <role><roleTerm type="text">author</roleTerm> </role></name>
<name type="personal">
  <namePart type="given">Thorsten</namePart>
  <namePart type="family">Jungeblut</namePart>
  <role><roleTerm type="text">author</roleTerm> </role><identifier type="local">21397800</identifier><description xsi:type="identifierDefinition" type="orcid">0000-0001-7425-8766</description></name>
<name type="personal">
  <namePart type="given">Mario</namePart>
  <namePart type="family">Porrmann</namePart>
  <role><roleTerm type="text">author</roleTerm> </role><identifier type="local">32337297</identifier><description xsi:type="identifierDefinition" type="orcid">0000-0003-1005-5753</description></name>







<name type="corporate">
  <namePart/>
  <identifier type="local">15438710</identifier>
  <role>
    <roleTerm type="text">department</roleTerm>
  </role>
</name>

<name type="corporate">
  <namePart/>
  <identifier type="local">8014655</identifier>
  <role>
    <roleTerm type="text">department</roleTerm>
  </role>
</name>



<name type="conference">
  <namePart>International Workshop on Network on Chip Architectures (NoCArc)</namePart>
</name>



<name type="corporate">
  <namePart>Thematic Network Interactive Intelligent Systems</namePart>
  <role><roleTerm type="text">project</roleTerm></role>
</name>



<abstract lang="eng">Network Interfaces (NIs) are used in Multiprocessor System-on-Chips (MPSoCs) to connect CPUs to a packet switched Network-on-Chip. In this work we introduce a new NI architecture for our hierarchical CoreVA-MPSoC. The CoreVA-MPSoC targets streaming applications in embedded systems. The main contribution of this paper is a system-level analysis of different NI configurations, considering both software and hardware costs for NoC communication. Different configurations of the NI are compared using a benchmark suite of 10 streaming applications. The best performing NI configuration shows an average speedup of 20 for a CoreVA-MPSoC with 32 CPUs compared to a single CPU. Furthermore, we present physical implementation results using a 28 nm FD-SOI standard cell technology. A hierarchical MPSoC with 8 CPU clusters and 4 CPUs in each cluster running at 800 MHz requires an area of 4.56 mm².</abstract>

<relatedItem type="constituent">
  <location>
    <url displayLabel="Ax et al. - 2015 - System-Level Analysis of Network Interfaces for Hierarchical MPSoCs.pdf">https://pub.uni-bielefeld.de/download/2783142/2900258/Ax et al. - 2015 - System-Level Analysis of Network Interfaces for Hierarchical MPSoCs.pdf</url>
  </location>
  <physicalDescription><internetMediaType>application/pdf</internetMediaType></physicalDescription>
  <accessCondition type="restrictionOnAccess">no</accessCondition>
</relatedItem>
<originInfo><publisher>ACM</publisher><dateIssued encoding="w3cdtf">2015</dateIssued><place><placeTerm type="text">Waikiki, Hawaii</placeTerm></place>
</originInfo>
<language><languageTerm authority="iso639-2b" type="code">eng</languageTerm>
</language>



<relatedItem type="host"><titleInfo><title>Proceedings of the 8th International Workshop on Network on Chip Architectures (NoCArc)</title></titleInfo>
  <identifier type="isbn">ARRAY(0x7f02290)</identifier><identifier type="urn">urn:nbn:de:0070-pub-27831427</identifier><identifier type="doi">10.1145/2835512.2835513</identifier>
<part><extent unit="pages">3-8</extent>
</part>
</relatedItem>


<extension>
<bibliographicCitation>
<harvard1>Ax, J., et al., 2015. System-Level Analysis of Network Interfaces for Hierarchical MPSoCs. In &lt;em&gt;Proceedings of the 8th International Workshop on Network on Chip Architectures (NoCArc)&lt;/em&gt;.  New York, NY, USA: ACM, pp. 3-8.</harvard1>
<ieee> J. Ax, et al., “System-Level Analysis of Network Interfaces for Hierarchical MPSoCs”, &lt;em&gt;Proceedings of the 8th International Workshop on Network on Chip Architectures (NoCArc)&lt;/em&gt;,  New York, NY, USA: ACM, 2015,  pp.3-8.</ieee>
<apa>Ax, J., Sievers, G., Flasskamp, M., Kelly, W., Jungeblut, T., &amp;amp; Porrmann, M. (2015). System-Level Analysis of Network Interfaces for Hierarchical MPSoCs. &lt;em&gt;Proceedings of the 8th International Workshop on Network on Chip Architectures (NoCArc)&lt;/em&gt;, 3-8. New York, NY, USA: ACM. doi:10.1145/2835512.2835513</apa>
<mla>Ax, Johannes, Sievers, Gregor, Flasskamp, Martin, Kelly, Wayne, Jungeblut, Thorsten, and Porrmann, Mario. “System-Level Analysis of Network Interfaces for Hierarchical MPSoCs”. &lt;em&gt;Proceedings of the 8th International Workshop on Network on Chip Architectures (NoCArc)&lt;/em&gt;. New York, NY, USA: ACM, 2015. 3-8.</mla>
<apa_indent>&lt;div style="text-indent:-25px; padding-left:25px;padding-bottom:0px;"&gt;Ax, J., Sievers, G., Flasskamp, M., Kelly, W., Jungeblut, T., &amp;amp; Porrmann, M. (2015). System-Level Analysis of Network Interfaces for Hierarchical MPSoCs. &lt;em&gt;Proceedings of the 8th International Workshop on Network on Chip Architectures (NoCArc)&lt;/em&gt;, 3-8. New York, NY, USA: ACM. doi:10.1145/2835512.2835513&lt;/div&gt;</apa_indent>
<frontiers>Ax, J., Sievers, G., Flasskamp, M., Kelly, W., Jungeblut, T., and Porrmann, M. (2015). “System-Level Analysis of Network Interfaces for Hierarchical MPSoCs” in &lt;em&gt;Proceedings of the 8th International Workshop on Network on Chip Architectures (NoCArc)&lt;/em&gt; (New York, NY, USA: ACM), 3-8.</frontiers>
<wels>Ax, J.; Sievers, G.; Flasskamp, M.; Kelly, W.; Jungeblut, T.; Porrmann, M. (2015): System-Level Analysis of Network Interfaces for Hierarchical MPSoCs. In: Proceedings of the 8th International Workshop on Network on Chip Architectures (NoCArc). New York, NY, USA: ACM.  S. 3-8.</wels>
<default>Ax J, Sievers G, Flasskamp M, Kelly W, Jungeblut T, Porrmann M (2015)  &lt;br /&gt;In:  Proceedings of the 8th International Workshop on Network on Chip Architectures (NoCArc). New York, NY, USA: ACM:  3-8.</default>
<ama>Ax J, Sievers G, Flasskamp M, Kelly W, Jungeblut T, Porrmann M. System-Level Analysis of Network Interfaces for Hierarchical MPSoCs. In:  &lt;em&gt;Proceedings of the 8th International Workshop on Network on Chip Architectures (NoCArc)&lt;/em&gt;. New York, NY, USA: ACM;  2015: 3-8.</ama>
<lncs> Ax, J., Sievers, G., Flasskamp, M., Kelly, W., Jungeblut, T., Porrmann, M.: System-Level Analysis of Network Interfaces for Hierarchical MPSoCs. Proceedings of the 8th International Workshop on Network on Chip Architectures (NoCArc). p. 3-8. ACM, New York, NY, USA (2015).</lncs>
<chicago>&lt;div style="text-indent:-25px; padding-left:25px;padding-bottom:0px;"&gt;Ax, Johannes, Sievers, Gregor, Flasskamp, Martin, Kelly, Wayne, Jungeblut, Thorsten, and Porrmann, Mario. 2015. “System-Level Analysis of Network Interfaces for Hierarchical MPSoCs”. In &lt;em&gt;Proceedings of the 8th International Workshop on Network on Chip Architectures (NoCArc)&lt;/em&gt;, 3-8. New York, NY, USA: ACM.&lt;/div&gt;</chicago>
<dgps>&lt;div style="text-indent:-25px; padding-left:25px;padding-bottom:0px;"&gt;Ax, J., Sievers, G., Flasskamp, M., Kelly, W., Jungeblut, T. &amp;amp; Porrmann, M. (2015). System-Level Analysis of Network Interfaces for Hierarchical MPSoCs. &lt;em&gt;Proceedings of the 8th International Workshop on Network on Chip Architectures (NoCArc)&lt;/em&gt; (S. 3-8). Gehalten auf der International Workshop on Network on Chip Architectures (NoCArc), New York, NY, USA: ACM. doi:10.1145/2835512.2835513.&lt;/div&gt;</dgps>
<angewandte-chemie>J.  Ax, G.  Sievers, M.  Flasskamp, W.  Kelly, T.  Jungeblut, and M.  Porrmann, in &lt;em&gt;Proceedings of the 8th International Workshop on Network on Chip Architectures (NoCArc)&lt;/em&gt;, Acm, New York, NY, USA, &lt;strong&gt;2015&lt;/strong&gt;, p. 3-8.</angewandte-chemie>
<bio1>Ax J, Sievers G, Flasskamp M, Kelly W, Jungeblut T, Porrmann M (2015) &lt;br /&gt;System-Level Analysis of Network Interfaces for Hierarchical MPSoCs. &lt;br /&gt;In:  Proceedings of the 8th International Workshop on Network on Chip Architectures (NoCArc).  New York, NY, USA: ACM:  3-8.</bio1>
</bibliographicCitation>
</extension>
<recordInfo><recordIdentifier>2783142</recordIdentifier><recordCreationDate encoding="w3cdtf">2015-10-23T10:12:28Z</recordCreationDate><recordChangeDate encoding="w3cdtf">2021-11-10T12:54:59Z</recordChangeDate>
</recordInfo>
</mods>