// Seed: 1126743426
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
  integer id_3;
  id_4(
      .id_0(id_1)
  ); module_2(
      id_3, id_3, id_1, id_3
  );
endmodule
module module_1;
  assign id_1 = id_1 | "";
  wire id_2, id_3, id_4, id_5;
  module_0(
      id_4
  );
  wire id_6;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = id_3;
  wor id_5;
  id_6 :
  assert property (@(posedge id_5) 1)
  else $display;
endmodule
