Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f88bd5189bb646ddad2eb01679a249b3 --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=36.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.vga_clock_generator_clk_wiz
Compiling module xil_defaultlib.vga_clock_generator
Compiling architecture behavioral of entity xil_defaultlib.timing_signal_generator [timing_signal_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.pixel_info_generator [pixel_info_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.top_module [top_module_default]
Compiling architecture behavioral of entity xil_defaultlib.top_module_tb
Built simulation snapshot top_module_tb_behav
