// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conv1_lif_top_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        convInp_i_din,
        convInp_i_num_data_valid,
        convInp_i_fifo_cap,
        convInp_i_full_n,
        convInp_i_write,
        in_r_dout,
        in_r_empty_n,
        in_r_read,
        bound,
        inputBuf_address0,
        inputBuf_ce0,
        inputBuf_q0,
        inputBuf_address1,
        inputBuf_ce1,
        inputBuf_we1,
        inputBuf_d1,
        inputBuf_1_address0,
        inputBuf_1_ce0,
        inputBuf_1_q0,
        inputBuf_1_address1,
        inputBuf_1_ce1,
        inputBuf_1_we1,
        inputBuf_1_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [2:0] convInp_i_din;
input  [1:0] convInp_i_num_data_valid;
input  [1:0] convInp_i_fifo_cap;
input   convInp_i_full_n;
output   convInp_i_write;
input  [2:0] in_r_dout;
input   in_r_empty_n;
output   in_r_read;
input  [38:0] bound;
output  [3:0] inputBuf_address0;
output   inputBuf_ce0;
input  [2:0] inputBuf_q0;
output  [3:0] inputBuf_address1;
output   inputBuf_ce1;
output   inputBuf_we1;
output  [2:0] inputBuf_d1;
output  [3:0] inputBuf_1_address0;
output   inputBuf_1_ce0;
input  [2:0] inputBuf_1_q0;
output  [3:0] inputBuf_1_address1;
output   inputBuf_1_ce1;
output   inputBuf_1_we1;
output  [2:0] inputBuf_1_d1;

reg ap_idle;
reg convInp_i_write;
reg in_r_read;
reg inputBuf_ce0;
reg[3:0] inputBuf_address1;
reg inputBuf_ce1;
reg inputBuf_we1;
reg inputBuf_1_ce0;
reg[3:0] inputBuf_1_address1;
reg inputBuf_1_ce1;
reg inputBuf_1_we1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] icmp_ln199_reg_661;
reg   [0:0] icmp_ln215_reg_665;
reg    ap_predicate_op124_write_state3;
reg   [0:0] and_ln245_reg_682;
reg    ap_predicate_op125_read_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln196_fu_296_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    in_r_blk_n;
wire    ap_block_pp0_stage0;
reg    convInp_i_blk_n;
reg   [31:0] reg_231;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln199_fu_329_p2;
wire   [0:0] and_ln245_fu_419_p2;
wire   [0:0] trunc_ln190_fu_325_p1;
reg   [0:0] trunc_ln190_reg_656;
wire   [0:0] icmp_ln215_fu_335_p2;
wire   [63:0] zext_ln221_fu_344_p1;
wire   [63:0] zext_ln248_fu_561_p1;
wire   [63:0] zext_ln202_fu_567_p1;
reg   [31:0] read_block_fu_66;
wire   [31:0] select_ln190_fu_316_p3;
wire   [31:0] grp_fu_207_p2;
wire   [0:0] grp_fu_201_p2;
wire    ap_loop_init;
reg   [6:0] i_fu_70;
wire   [6:0] i_4_fu_527_p3;
reg   [38:0] indvar_flatten_fu_74;
wire   [38:0] add_ln196_fu_301_p2;
reg   [31:0] ofm_y_fu_78;
wire   [31:0] ofm_y_2_fu_390_p3;
wire   [0:0] icmp_ln233_fu_356_p2;
reg   [31:0] current_block_write_fu_82;
wire   [31:0] grp_fu_223_p3;
reg   [31:0] current_line_in_block_fu_86;
wire   [31:0] ofm_x_fu_350_p2;
reg   [31:0] inp_fu_90;
wire   [31:0] inp_3_fu_382_p3;
wire   [31:0] inp_2_fu_480_p2;
reg   [31:0] current_line_fu_94;
wire   [31:0] grp_fu_195_p2;
reg   [31:0] counter_internal_block_fu_98;
wire   [31:0] counter_internal_block_3_fu_467_p3;
wire   [2:0] p_0_fu_550_p4;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] grp_fu_212_p2;
wire   [0:0] grp_fu_217_p2;
wire   [0:0] icmp_ln197_fu_310_p2;
wire   [31:0] ofm_y_1_fu_370_p2;
wire   [0:0] icmp_ln236_fu_376_p2;
wire   [0:0] icmp_ln245_fu_413_p2;
wire   [31:0] counter_internal_block_2_fu_455_p2;
wire   [0:0] icmp_ln264_fu_461_p2;
wire   [6:0] add_ln197_fu_521_p2;
wire   [0:0] p_0_fu_550_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op52_load_state2;
reg    ap_enable_operation_52;
reg    ap_enable_state2_pp0_iter1_stage0;
reg    ap_predicate_op121_load_state3;
reg    ap_enable_operation_121;
reg    ap_enable_state3_pp0_iter2_stage0;
reg    ap_predicate_op129_store_state3;
reg    ap_enable_operation_129;
reg    ap_predicate_op137_store_state3;
reg    ap_enable_operation_137;
reg    ap_predicate_op53_load_state2;
reg    ap_enable_operation_53;
reg    ap_predicate_op122_load_state3;
reg    ap_enable_operation_122;
reg    ap_predicate_op131_store_state3;
reg    ap_enable_operation_131;
reg    ap_predicate_op139_store_state3;
reg    ap_enable_operation_139;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_471;
reg    ap_condition_474;
reg    ap_condition_477;
reg    ap_condition_480;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

conv1_lif_top_mux_2_1_3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 3 ))
mux_2_1_3_1_1_U1(
    .din0(inputBuf_q0),
    .din1(inputBuf_1_q0),
    .din2(p_0_fu_550_p3),
    .dout(p_0_fu_550_p4)
);

conv1_lif_top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln196_fu_296_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_201_p2 == 1'd1) & (icmp_ln199_fu_329_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1)))) begin
        counter_internal_block_fu_98 <= 32'd0;
    end else if (((icmp_ln196_fu_296_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln199_fu_329_p2 == 1'd0))) begin
        counter_internal_block_fu_98 <= counter_internal_block_3_fu_467_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        current_block_write_fu_82 <= 32'd0;
    end else if ((((icmp_ln196_fu_296_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_201_p2 == 1'd1) & (icmp_ln199_fu_329_p2 == 1'd1)) | ((icmp_ln196_fu_296_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln245_fu_419_p2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_201_p2 == 1'd1) & (icmp_ln199_fu_329_p2 == 1'd0)))) begin
        current_block_write_fu_82 <= grp_fu_223_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln196_fu_296_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_201_p2 == 1'd1) & (icmp_ln199_fu_329_p2 == 1'd1)) | ((icmp_ln196_fu_296_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln245_fu_419_p2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_201_p2 == 1'd1) & (icmp_ln199_fu_329_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1)))) begin
        current_line_fu_94 <= 32'd0;
    end else if ((((icmp_ln196_fu_296_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_201_p2 == 1'd0) & (icmp_ln199_fu_329_p2 == 1'd1)) | ((icmp_ln196_fu_296_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln245_fu_419_p2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_201_p2 == 1'd0) & (icmp_ln199_fu_329_p2 == 1'd0)))) begin
        current_line_fu_94 <= grp_fu_195_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln196_fu_296_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln233_fu_356_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln215_fu_335_p2 == 1'd1) & (icmp_ln199_fu_329_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1)))) begin
        current_line_in_block_fu_86 <= 32'd0;
    end else if (((icmp_ln196_fu_296_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln233_fu_356_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln215_fu_335_p2 == 1'd1) & (icmp_ln199_fu_329_p2 == 1'd0))) begin
        current_line_in_block_fu_86 <= ofm_x_fu_350_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_fu_70 <= 7'd0;
        end else if (((icmp_ln196_fu_296_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            i_fu_70 <= i_4_fu_527_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_74 <= 39'd0;
        end else if (((icmp_ln196_fu_296_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten_fu_74 <= add_ln196_fu_301_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            inp_fu_90 <= 32'd0;
        end else if ((1'b1 == ap_condition_474)) begin
            inp_fu_90 <= inp_2_fu_480_p2;
        end else if ((1'b1 == ap_condition_471)) begin
            inp_fu_90 <= inp_3_fu_382_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ofm_y_fu_78 <= 32'd0;
        end else if ((1'b1 == ap_condition_471)) begin
            ofm_y_fu_78 <= ofm_y_2_fu_390_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        read_block_fu_66 <= 32'd0;
    end else if ((((icmp_ln196_fu_296_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_201_p2 == 1'd1) & (icmp_ln199_fu_329_p2 == 1'd1)) | ((icmp_ln196_fu_296_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln245_fu_419_p2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_201_p2 == 1'd1) & (icmp_ln199_fu_329_p2 == 1'd0)))) begin
        read_block_fu_66 <= grp_fu_207_p2;
    end else if ((((icmp_ln196_fu_296_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_201_p2 == 1'd0) & (icmp_ln199_fu_329_p2 == 1'd1)) | ((icmp_ln196_fu_296_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln245_fu_419_p2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln199_fu_329_p2 == 1'd0)) | ((icmp_ln196_fu_296_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln245_fu_419_p2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_201_p2 == 1'd0) & (icmp_ln199_fu_329_p2 == 1'd0)))) begin
        read_block_fu_66 <= select_ln190_fu_316_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln196_fu_296_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln199_fu_329_p2 == 1'd0))) begin
        and_ln245_reg_682 <= and_ln245_fu_419_p2;
        icmp_ln215_reg_665 <= icmp_ln215_fu_335_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln196_fu_296_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln199_reg_661 <= icmp_ln199_fu_329_p2;
        trunc_ln190_reg_656 <= trunc_ln190_fu_325_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln196_fu_296_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln199_fu_329_p2 == 1'd1)) | ((icmp_ln196_fu_296_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln245_fu_419_p2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln199_fu_329_p2 == 1'd0)))) begin
        reg_231 <= current_line_fu_94;
    end
end

always @ (*) begin
    if (((icmp_ln196_fu_296_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op124_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        convInp_i_blk_n = convInp_i_full_n;
    end else begin
        convInp_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op124_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        convInp_i_write = 1'b1;
    end else begin
        convInp_i_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (icmp_ln199_reg_661 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op125_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        in_r_blk_n = in_r_empty_n;
    end else begin
        in_r_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln199_reg_661 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op125_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        in_r_read = 1'b1;
    end else begin
        in_r_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_477)) begin
        if ((icmp_ln199_reg_661 == 1'd1)) begin
            inputBuf_1_address1 = zext_ln202_fu_567_p1;
        end else if (((1'd1 == and_ln245_reg_682) & (icmp_ln199_reg_661 == 1'd0))) begin
            inputBuf_1_address1 = zext_ln248_fu_561_p1;
        end else begin
            inputBuf_1_address1 = 'bx;
        end
    end else begin
        inputBuf_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_1_ce0 = 1'b1;
    end else begin
        inputBuf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln199_reg_661 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln190_reg_656 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln245_reg_682) & (icmp_ln199_reg_661 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln190_reg_656 == 1'd1)))) begin
        inputBuf_1_ce1 = 1'b1;
    end else begin
        inputBuf_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln199_reg_661 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln190_reg_656 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln245_reg_682) & (icmp_ln199_reg_661 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln190_reg_656 == 1'd1)))) begin
        inputBuf_1_we1 = 1'b1;
    end else begin
        inputBuf_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_480)) begin
        if ((icmp_ln199_reg_661 == 1'd1)) begin
            inputBuf_address1 = zext_ln202_fu_567_p1;
        end else if (((1'd1 == and_ln245_reg_682) & (icmp_ln199_reg_661 == 1'd0))) begin
            inputBuf_address1 = zext_ln248_fu_561_p1;
        end else begin
            inputBuf_address1 = 'bx;
        end
    end else begin
        inputBuf_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_ce0 = 1'b1;
    end else begin
        inputBuf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln199_reg_661 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln190_reg_656 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln245_reg_682) & (icmp_ln199_reg_661 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln190_reg_656 == 1'd0)))) begin
        inputBuf_ce1 = 1'b1;
    end else begin
        inputBuf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln199_reg_661 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln190_reg_656 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln245_reg_682) & (icmp_ln199_reg_661 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln190_reg_656 == 1'd0)))) begin
        inputBuf_we1 = 1'b1;
    end else begin
        inputBuf_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln196_fu_301_p2 = (indvar_flatten_fu_74 + 39'd1);

assign add_ln197_fu_521_p2 = (i_fu_70 + 7'd1);

assign and_ln245_fu_419_p2 = (icmp_ln245_fu_413_p2 & icmp_ln215_fu_335_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (((ap_predicate_op125_read_state3 == 1'b1) & (in_r_empty_n == 1'b0)) | ((in_r_empty_n == 1'b0) & (icmp_ln199_reg_661 == 1'd1)) | ((ap_predicate_op124_write_state3 == 1'b1) & (convInp_i_full_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (((ap_predicate_op125_read_state3 == 1'b1) & (in_r_empty_n == 1'b0)) | ((in_r_empty_n == 1'b0) & (icmp_ln199_reg_661 == 1'd1)) | ((ap_predicate_op124_write_state3 == 1'b1) & (convInp_i_full_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter2 == 1'b1) & (((ap_predicate_op125_read_state3 == 1'b1) & (in_r_empty_n == 1'b0)) | ((in_r_empty_n == 1'b0) & (icmp_ln199_reg_661 == 1'd1)) | ((ap_predicate_op124_write_state3 == 1'b1) & (convInp_i_full_n == 1'b0))));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (((ap_predicate_op125_read_state3 == 1'b1) & (in_r_empty_n == 1'b0)) | ((in_r_empty_n == 1'b0) & (icmp_ln199_reg_661 == 1'd1)) | ((ap_predicate_op124_write_state3 == 1'b1) & (convInp_i_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_471 = ((icmp_ln196_fu_296_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln233_fu_356_p2 == 1'd1) & (icmp_ln215_fu_335_p2 == 1'd1) & (icmp_ln199_fu_329_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_474 = ((icmp_ln196_fu_296_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln199_fu_329_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_477 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln190_reg_656 == 1'd1));
end

always @ (*) begin
    ap_condition_480 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln190_reg_656 == 1'd0));
end

always @ (*) begin
    ap_enable_operation_121 = (ap_predicate_op121_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_122 = (ap_predicate_op122_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_129 = (ap_predicate_op129_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_131 = (ap_predicate_op131_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_137 = (ap_predicate_op137_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_139 = (ap_predicate_op139_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_52 = (ap_predicate_op52_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_53 = (ap_predicate_op53_load_state2 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

always @ (*) begin
    ap_predicate_op121_load_state3 = ((icmp_ln215_reg_665 == 1'd1) & (icmp_ln199_reg_661 == 1'd0));
end

always @ (*) begin
    ap_predicate_op122_load_state3 = ((icmp_ln215_reg_665 == 1'd1) & (icmp_ln199_reg_661 == 1'd0));
end

always @ (*) begin
    ap_predicate_op124_write_state3 = ((icmp_ln215_reg_665 == 1'd1) & (icmp_ln199_reg_661 == 1'd0));
end

always @ (*) begin
    ap_predicate_op125_read_state3 = ((1'd1 == and_ln245_reg_682) & (icmp_ln199_reg_661 == 1'd0));
end

always @ (*) begin
    ap_predicate_op129_store_state3 = ((1'd1 == and_ln245_reg_682) & (icmp_ln199_reg_661 == 1'd0) & (trunc_ln190_reg_656 == 1'd0));
end

always @ (*) begin
    ap_predicate_op131_store_state3 = ((1'd1 == and_ln245_reg_682) & (icmp_ln199_reg_661 == 1'd0) & (trunc_ln190_reg_656 == 1'd1));
end

always @ (*) begin
    ap_predicate_op137_store_state3 = ((icmp_ln199_reg_661 == 1'd1) & (trunc_ln190_reg_656 == 1'd0));
end

always @ (*) begin
    ap_predicate_op139_store_state3 = ((icmp_ln199_reg_661 == 1'd1) & (trunc_ln190_reg_656 == 1'd1));
end

always @ (*) begin
    ap_predicate_op52_load_state2 = ((icmp_ln196_fu_296_p2 == 1'd0) & (icmp_ln215_fu_335_p2 == 1'd1) & (icmp_ln199_fu_329_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op53_load_state2 = ((icmp_ln196_fu_296_p2 == 1'd0) & (icmp_ln215_fu_335_p2 == 1'd1) & (icmp_ln199_fu_329_p2 == 1'd0));
end

assign convInp_i_din = p_0_fu_550_p4;

assign counter_internal_block_2_fu_455_p2 = (counter_internal_block_fu_98 + 32'd1);

assign counter_internal_block_3_fu_467_p3 = ((icmp_ln264_fu_461_p2[0:0] == 1'b1) ? 32'd0 : counter_internal_block_2_fu_455_p2);

assign grp_fu_195_p2 = (current_line_fu_94 + 32'd1);

assign grp_fu_201_p2 = ((grp_fu_195_p2 == 32'd10) ? 1'b1 : 1'b0);

assign grp_fu_207_p2 = (select_ln190_fu_316_p3 + 32'd1);

assign grp_fu_212_p2 = (current_block_write_fu_82 + 32'd1);

assign grp_fu_217_p2 = ((grp_fu_212_p2 == 32'd2) ? 1'b1 : 1'b0);

assign grp_fu_223_p3 = ((grp_fu_217_p2[0:0] == 1'b1) ? 32'd0 : grp_fu_212_p2);

assign i_4_fu_527_p3 = ((icmp_ln197_fu_310_p2[0:0] == 1'b1) ? 7'd1 : add_ln197_fu_521_p2);

assign icmp_ln196_fu_296_p2 = ((indvar_flatten_fu_74 == bound) ? 1'b1 : 1'b0);

assign icmp_ln197_fu_310_p2 = ((i_fu_70 == 7'd110) ? 1'b1 : 1'b0);

assign icmp_ln199_fu_329_p2 = ((inp_fu_90 < 32'd10) ? 1'b1 : 1'b0);

assign icmp_ln215_fu_335_p2 = ((counter_internal_block_fu_98 < 32'd9) ? 1'b1 : 1'b0);

assign icmp_ln233_fu_356_p2 = ((ofm_x_fu_350_p2 == 32'd10) ? 1'b1 : 1'b0);

assign icmp_ln236_fu_376_p2 = ((ofm_y_1_fu_370_p2 == 32'd10) ? 1'b1 : 1'b0);

assign icmp_ln245_fu_413_p2 = ((select_ln190_fu_316_p3 < 32'd10) ? 1'b1 : 1'b0);

assign icmp_ln264_fu_461_p2 = ((counter_internal_block_2_fu_455_p2 == 32'd9) ? 1'b1 : 1'b0);

assign inp_2_fu_480_p2 = (inp_fu_90 + 32'd1);

assign inp_3_fu_382_p3 = ((icmp_ln236_fu_376_p2[0:0] == 1'b1) ? 32'd0 : inp_fu_90);

assign inputBuf_1_address0 = zext_ln221_fu_344_p1;

assign inputBuf_1_d1 = in_r_dout;

assign inputBuf_address0 = zext_ln221_fu_344_p1;

assign inputBuf_d1 = in_r_dout;

assign ofm_x_fu_350_p2 = (current_line_in_block_fu_86 + 32'd1);

assign ofm_y_1_fu_370_p2 = (ofm_y_fu_78 + 32'd1);

assign ofm_y_2_fu_390_p3 = ((icmp_ln236_fu_376_p2[0:0] == 1'b1) ? 32'd0 : ofm_y_1_fu_370_p2);

assign p_0_fu_550_p3 = (trunc_ln190_reg_656 ^ 1'd1);

assign select_ln190_fu_316_p3 = ((icmp_ln197_fu_310_p2[0:0] == 1'b1) ? 32'd0 : read_block_fu_66);

assign trunc_ln190_fu_325_p1 = current_block_write_fu_82[0:0];

assign zext_ln202_fu_567_p1 = reg_231;

assign zext_ln221_fu_344_p1 = current_line_in_block_fu_86;

assign zext_ln248_fu_561_p1 = reg_231;

endmodule //conv1_lif_top_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2
