GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\GoWin\lab4\src\data_reader.v'
WARN  (EX3801) : Parameter 'debouncer_limit' becomes localparam in 'data_reader' with formal parameter declaration list("D:\GoWin\lab4\src\data_reader.v":11)
Analyzing Verilog file 'D:\GoWin\lab4\src\top.v'
Undeclared symbol 'data_update', assumed default net type 'wire'("D:\GoWin\lab4\src\top.v":9)
Analyzing Verilog file 'D:\GoWin\lab4\src\uart_tx.v'
WARN  (EX3801) : Parameter 'count_of_strobe' becomes localparam in 'uart_tx' with formal parameter declaration list("D:\GoWin\lab4\src\uart_tx.v":11)
Compiling module 'top'("D:\GoWin\lab4\src\top.v":1)
Compiling module 'data_reader'("D:\GoWin\lab4\src\data_reader.v":1)
WARN  (EX3791) : Expression size 20 truncated to fit in target size 19("D:\GoWin\lab4\src\data_reader.v":33)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("D:\GoWin\lab4\src\data_reader.v":40)
WARN  (EX3791) : Expression size 20 truncated to fit in target size 19("D:\GoWin\lab4\src\data_reader.v":53)
Compiling module 'uart_tx'("D:\GoWin\lab4\src\uart_tx.v":1)
WARN  (EX3791) : Expression size 28 truncated to fit in target size 27("D:\GoWin\lab4\src\uart_tx.v":30)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\GoWin\lab4\impl\gwsynthesis\lab4.vg" completed
[100%] Generate report file "D:\GoWin\lab4\impl\gwsynthesis\lab4_syn.rpt.html" completed
GowinSynthesis finish
