INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fabri/vivado_projects/TP1_ALU_v2/TP1_ALU/TP1_ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fabri/vivado_projects/TP1_ALU_v2/TP1_ALU/TP1_ALU.srcs/sources_1/new/dataModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fabri/vivado_projects/TP1_ALU_v2/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fabri/vivado_projects/TP1_ALU_v2/TP1_ALU/TP1_ALU.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fabri/vivado_projects/TP1_ALU_v2/TP1_ALU/TP1_ALU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
