// Seed: 2164990712
module module_0 (
    input logic id_0
);
  reg id_2;
  assign id_2 = 1;
  final
    @(1) begin
      if (id_0) id_2 <= id_0;
    end
endmodule
module module_1 (
    input wire id_0,
    output tri id_1,
    output tri0 id_2,
    input logic id_3,
    input tri0 id_4,
    input tri1 id_5,
    input wire id_6,
    input wand id_7,
    output logic id_8,
    input tri id_9,
    input uwire id_10,
    input tri1 id_11,
    input supply1 id_12,
    output tri0 id_13,
    input wor id_14,
    output wire id_15
    , id_20,
    output wand id_16,
    input tri id_17,
    input tri id_18
);
  logic id_21;
  initial
    if (id_4) id_8 = id_21;
    else begin
      id_8 <= id_3;
    end
  module_0(
      id_21
  );
endmodule
