library verilog;
use verilog.vl_types.all;
entity radix2_linediv is
    port(
        iSOURCE_DIVIDEND: in     vl_logic_vector(1 downto 0);
        iSOURCE_DIVISOR : in     vl_logic_vector(31 downto 0);
        iSOURCE_R       : in     vl_logic_vector(30 downto 0);
        oOUT_DATA_Q     : out    vl_logic_vector(1 downto 0);
        oOUT_DATA_R     : out    vl_logic_vector(30 downto 0)
    );
end radix2_linediv;
