ARM GAS  C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.MX_TIM6_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_TIM6_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_TIM6_Init:
  28              	.LFB124:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim6;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim15;
  30:Core/Src/tim.c **** 
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s 			page 2


  31:Core/Src/tim.c **** /* TIM1 init function */
  32:Core/Src/tim.c **** void MX_TIM1_Init(void)
  33:Core/Src/tim.c **** {
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  41:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  42:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  45:Core/Src/tim.c **** 
  46:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  47:Core/Src/tim.c ****   htim1.Instance = TIM1;
  48:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
  49:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
  50:Core/Src/tim.c ****   htim1.Init.Period = 65535;
  51:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  52:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 6;
  53:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  54:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  55:Core/Src/tim.c ****   {
  56:Core/Src/tim.c ****     Error_Handler();
  57:Core/Src/tim.c ****   }
  58:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  59:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  60:Core/Src/tim.c ****   {
  61:Core/Src/tim.c ****     Error_Handler();
  62:Core/Src/tim.c ****   }
  63:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  64:Core/Src/tim.c ****   {
  65:Core/Src/tim.c ****     Error_Handler();
  66:Core/Src/tim.c ****   }
  67:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  68:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_UPDATE;
  69:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
  70:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  71:Core/Src/tim.c ****   {
  72:Core/Src/tim.c ****     Error_Handler();
  73:Core/Src/tim.c ****   }
  74:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  75:Core/Src/tim.c ****   sConfigOC.Pulse = 32768;
  76:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  77:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  78:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  79:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  80:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  81:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  82:Core/Src/tim.c ****   {
  83:Core/Src/tim.c ****     Error_Handler();
  84:Core/Src/tim.c ****   }
  85:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  86:Core/Src/tim.c ****   {
  87:Core/Src/tim.c ****     Error_Handler();
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s 			page 3


  88:Core/Src/tim.c ****   }
  89:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  90:Core/Src/tim.c ****   {
  91:Core/Src/tim.c ****     Error_Handler();
  92:Core/Src/tim.c ****   }
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  94:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  95:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  96:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 103:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 104:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 105:Core/Src/tim.c ****   {
 106:Core/Src/tim.c ****     Error_Handler();
 107:Core/Src/tim.c ****   }
 108:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 109:Core/Src/tim.c **** 
 110:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
 111:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
 112:Core/Src/tim.c **** 
 113:Core/Src/tim.c **** }
 114:Core/Src/tim.c **** /* TIM6 init function */
 115:Core/Src/tim.c **** void MX_TIM6_Init(void)
 116:Core/Src/tim.c **** {
  29              		.loc 1 116 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 16
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 85B0     		sub	sp, sp, #20
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 24
 117:Core/Src/tim.c **** 
 118:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 0 */
 119:Core/Src/tim.c **** 
 120:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 0 */
 121:Core/Src/tim.c **** 
 122:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  40              		.loc 1 122 3 view .LVU1
  41              		.loc 1 122 27 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0193     		str	r3, [sp, #4]
  44 0008 0293     		str	r3, [sp, #8]
  45 000a 0393     		str	r3, [sp, #12]
 123:Core/Src/tim.c **** 
 124:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 1 */
 125:Core/Src/tim.c **** 
 126:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 1 */
 127:Core/Src/tim.c ****   htim6.Instance = TIM6;
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s 			page 4


  46              		.loc 1 127 3 is_stmt 1 view .LVU3
  47              		.loc 1 127 18 is_stmt 0 view .LVU4
  48 000c 0E48     		ldr	r0, .L7
  49 000e 0F4A     		ldr	r2, .L7+4
  50 0010 0260     		str	r2, [r0]
 128:Core/Src/tim.c ****   htim6.Init.Prescaler = 107;
  51              		.loc 1 128 3 is_stmt 1 view .LVU5
  52              		.loc 1 128 24 is_stmt 0 view .LVU6
  53 0012 6B22     		movs	r2, #107
  54 0014 4260     		str	r2, [r0, #4]
 129:Core/Src/tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  55              		.loc 1 129 3 is_stmt 1 view .LVU7
  56              		.loc 1 129 26 is_stmt 0 view .LVU8
  57 0016 8360     		str	r3, [r0, #8]
 130:Core/Src/tim.c ****   htim6.Init.Period = 65535;
  58              		.loc 1 130 3 is_stmt 1 view .LVU9
  59              		.loc 1 130 21 is_stmt 0 view .LVU10
  60 0018 4FF6FF72 		movw	r2, #65535
  61 001c C260     		str	r2, [r0, #12]
 131:Core/Src/tim.c ****   htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  62              		.loc 1 131 3 is_stmt 1 view .LVU11
  63              		.loc 1 131 32 is_stmt 0 view .LVU12
  64 001e 8361     		str	r3, [r0, #24]
 132:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
  65              		.loc 1 132 3 is_stmt 1 view .LVU13
  66              		.loc 1 132 7 is_stmt 0 view .LVU14
  67 0020 FFF7FEFF 		bl	HAL_TIM_Base_Init
  68              	.LVL0:
  69              		.loc 1 132 6 discriminator 1 view .LVU15
  70 0024 50B9     		cbnz	r0, .L5
  71              	.L2:
 133:Core/Src/tim.c ****   {
 134:Core/Src/tim.c ****     Error_Handler();
 135:Core/Src/tim.c ****   }
 136:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  72              		.loc 1 136 3 is_stmt 1 view .LVU16
  73              		.loc 1 136 37 is_stmt 0 view .LVU17
  74 0026 0023     		movs	r3, #0
  75 0028 0193     		str	r3, [sp, #4]
 137:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  76              		.loc 1 137 3 is_stmt 1 view .LVU18
  77              		.loc 1 137 33 is_stmt 0 view .LVU19
  78 002a 0393     		str	r3, [sp, #12]
 138:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
  79              		.loc 1 138 3 is_stmt 1 view .LVU20
  80              		.loc 1 138 7 is_stmt 0 view .LVU21
  81 002c 01A9     		add	r1, sp, #4
  82 002e 0648     		ldr	r0, .L7
  83 0030 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
  84              	.LVL1:
  85              		.loc 1 138 6 discriminator 1 view .LVU22
  86 0034 28B9     		cbnz	r0, .L6
  87              	.L1:
 139:Core/Src/tim.c ****   {
 140:Core/Src/tim.c ****     Error_Handler();
 141:Core/Src/tim.c ****   }
 142:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 2 */
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s 			page 5


 143:Core/Src/tim.c **** 
 144:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 2 */
 145:Core/Src/tim.c **** 
 146:Core/Src/tim.c **** }
  88              		.loc 1 146 1 view .LVU23
  89 0036 05B0     		add	sp, sp, #20
  90              	.LCFI2:
  91              		.cfi_remember_state
  92              		.cfi_def_cfa_offset 4
  93              		@ sp needed
  94 0038 5DF804FB 		ldr	pc, [sp], #4
  95              	.L5:
  96              	.LCFI3:
  97              		.cfi_restore_state
 134:Core/Src/tim.c ****   }
  98              		.loc 1 134 5 is_stmt 1 view .LVU24
  99 003c FFF7FEFF 		bl	Error_Handler
 100              	.LVL2:
 101 0040 F1E7     		b	.L2
 102              	.L6:
 140:Core/Src/tim.c ****   }
 103              		.loc 1 140 5 view .LVU25
 104 0042 FFF7FEFF 		bl	Error_Handler
 105              	.LVL3:
 106              		.loc 1 146 1 is_stmt 0 view .LVU26
 107 0046 F6E7     		b	.L1
 108              	.L8:
 109              		.align	2
 110              	.L7:
 111 0048 00000000 		.word	htim6
 112 004c 00100040 		.word	1073745920
 113              		.cfi_endproc
 114              	.LFE124:
 116              		.section	.text.MX_TIM15_Init,"ax",%progbits
 117              		.align	1
 118              		.global	MX_TIM15_Init
 119              		.syntax unified
 120              		.thumb
 121              		.thumb_func
 123              	MX_TIM15_Init:
 124              	.LFB125:
 147:Core/Src/tim.c **** /* TIM15 init function */
 148:Core/Src/tim.c **** void MX_TIM15_Init(void)
 149:Core/Src/tim.c **** {
 125              		.loc 1 149 1 is_stmt 1 view -0
 126              		.cfi_startproc
 127              		@ args = 0, pretend = 0, frame = 32
 128              		@ frame_needed = 0, uses_anonymous_args = 0
 129 0000 00B5     		push	{lr}
 130              	.LCFI4:
 131              		.cfi_def_cfa_offset 4
 132              		.cfi_offset 14, -4
 133 0002 89B0     		sub	sp, sp, #36
 134              	.LCFI5:
 135              		.cfi_def_cfa_offset 40
 150:Core/Src/tim.c **** 
 151:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_Init 0 */
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s 			page 6


 152:Core/Src/tim.c **** 
 153:Core/Src/tim.c ****   /* USER CODE END TIM15_Init 0 */
 154:Core/Src/tim.c **** 
 155:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 136              		.loc 1 155 3 view .LVU28
 137              		.loc 1 155 26 is_stmt 0 view .LVU29
 138 0004 0023     		movs	r3, #0
 139 0006 0493     		str	r3, [sp, #16]
 140 0008 0593     		str	r3, [sp, #20]
 141 000a 0693     		str	r3, [sp, #24]
 142 000c 0793     		str	r3, [sp, #28]
 156:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 143              		.loc 1 156 3 is_stmt 1 view .LVU30
 144              		.loc 1 156 27 is_stmt 0 view .LVU31
 145 000e 0193     		str	r3, [sp, #4]
 146 0010 0293     		str	r3, [sp, #8]
 147 0012 0393     		str	r3, [sp, #12]
 157:Core/Src/tim.c **** 
 158:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_Init 1 */
 159:Core/Src/tim.c **** 
 160:Core/Src/tim.c ****   /* USER CODE END TIM15_Init 1 */
 161:Core/Src/tim.c ****   htim15.Instance = TIM15;
 148              		.loc 1 161 3 is_stmt 1 view .LVU32
 149              		.loc 1 161 19 is_stmt 0 view .LVU33
 150 0014 1448     		ldr	r0, .L17
 151 0016 154A     		ldr	r2, .L17+4
 152 0018 0260     		str	r2, [r0]
 162:Core/Src/tim.c ****   htim15.Init.Prescaler = 0;
 153              		.loc 1 162 3 is_stmt 1 view .LVU34
 154              		.loc 1 162 25 is_stmt 0 view .LVU35
 155 001a 4360     		str	r3, [r0, #4]
 163:Core/Src/tim.c ****   htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 156              		.loc 1 163 3 is_stmt 1 view .LVU36
 157              		.loc 1 163 27 is_stmt 0 view .LVU37
 158 001c 8360     		str	r3, [r0, #8]
 164:Core/Src/tim.c ****   htim15.Init.Period = 65535;
 159              		.loc 1 164 3 is_stmt 1 view .LVU38
 160              		.loc 1 164 22 is_stmt 0 view .LVU39
 161 001e 4FF6FF72 		movw	r2, #65535
 162 0022 C260     		str	r2, [r0, #12]
 165:Core/Src/tim.c ****   htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 163              		.loc 1 165 3 is_stmt 1 view .LVU40
 164              		.loc 1 165 29 is_stmt 0 view .LVU41
 165 0024 0361     		str	r3, [r0, #16]
 166:Core/Src/tim.c ****   htim15.Init.RepetitionCounter = 0;
 166              		.loc 1 166 3 is_stmt 1 view .LVU42
 167              		.loc 1 166 33 is_stmt 0 view .LVU43
 168 0026 4361     		str	r3, [r0, #20]
 167:Core/Src/tim.c ****   htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 169              		.loc 1 167 3 is_stmt 1 view .LVU44
 170              		.loc 1 167 33 is_stmt 0 view .LVU45
 171 0028 8361     		str	r3, [r0, #24]
 168:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 172              		.loc 1 168 3 is_stmt 1 view .LVU46
 173              		.loc 1 168 7 is_stmt 0 view .LVU47
 174 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 175              	.LVL4:
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s 			page 7


 176              		.loc 1 168 6 discriminator 1 view .LVU48
 177 002e 90B9     		cbnz	r0, .L14
 178              	.L10:
 169:Core/Src/tim.c ****   {
 170:Core/Src/tim.c ****     Error_Handler();
 171:Core/Src/tim.c ****   }
 172:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 179              		.loc 1 172 3 is_stmt 1 view .LVU49
 180              		.loc 1 172 34 is_stmt 0 view .LVU50
 181 0030 4FF48053 		mov	r3, #4096
 182 0034 0493     		str	r3, [sp, #16]
 173:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 183              		.loc 1 173 3 is_stmt 1 view .LVU51
 184              		.loc 1 173 7 is_stmt 0 view .LVU52
 185 0036 04A9     		add	r1, sp, #16
 186 0038 0B48     		ldr	r0, .L17
 187 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 188              	.LVL5:
 189              		.loc 1 173 6 discriminator 1 view .LVU53
 190 003e 68B9     		cbnz	r0, .L15
 191              	.L11:
 174:Core/Src/tim.c ****   {
 175:Core/Src/tim.c ****     Error_Handler();
 176:Core/Src/tim.c ****   }
 177:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 192              		.loc 1 177 3 is_stmt 1 view .LVU54
 193              		.loc 1 177 37 is_stmt 0 view .LVU55
 194 0040 0023     		movs	r3, #0
 195 0042 0193     		str	r3, [sp, #4]
 178:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 196              		.loc 1 178 3 is_stmt 1 view .LVU56
 197              		.loc 1 178 33 is_stmt 0 view .LVU57
 198 0044 0393     		str	r3, [sp, #12]
 179:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 199              		.loc 1 179 3 is_stmt 1 view .LVU58
 200              		.loc 1 179 7 is_stmt 0 view .LVU59
 201 0046 01A9     		add	r1, sp, #4
 202 0048 0748     		ldr	r0, .L17
 203 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 204              	.LVL6:
 205              		.loc 1 179 6 discriminator 1 view .LVU60
 206 004e 40B9     		cbnz	r0, .L16
 207              	.L9:
 180:Core/Src/tim.c ****   {
 181:Core/Src/tim.c ****     Error_Handler();
 182:Core/Src/tim.c ****   }
 183:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_Init 2 */
 184:Core/Src/tim.c **** 
 185:Core/Src/tim.c ****   /* USER CODE END TIM15_Init 2 */
 186:Core/Src/tim.c **** 
 187:Core/Src/tim.c **** }
 208              		.loc 1 187 1 view .LVU61
 209 0050 09B0     		add	sp, sp, #36
 210              	.LCFI6:
 211              		.cfi_remember_state
 212              		.cfi_def_cfa_offset 4
 213              		@ sp needed
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s 			page 8


 214 0052 5DF804FB 		ldr	pc, [sp], #4
 215              	.L14:
 216              	.LCFI7:
 217              		.cfi_restore_state
 170:Core/Src/tim.c ****   }
 218              		.loc 1 170 5 is_stmt 1 view .LVU62
 219 0056 FFF7FEFF 		bl	Error_Handler
 220              	.LVL7:
 221 005a E9E7     		b	.L10
 222              	.L15:
 175:Core/Src/tim.c ****   }
 223              		.loc 1 175 5 view .LVU63
 224 005c FFF7FEFF 		bl	Error_Handler
 225              	.LVL8:
 226 0060 EEE7     		b	.L11
 227              	.L16:
 181:Core/Src/tim.c ****   }
 228              		.loc 1 181 5 view .LVU64
 229 0062 FFF7FEFF 		bl	Error_Handler
 230              	.LVL9:
 231              		.loc 1 187 1 is_stmt 0 view .LVU65
 232 0066 F3E7     		b	.L9
 233              	.L18:
 234              		.align	2
 235              	.L17:
 236 0068 00000000 		.word	htim15
 237 006c 00400140 		.word	1073823744
 238              		.cfi_endproc
 239              	.LFE125:
 241              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 242              		.align	1
 243              		.global	HAL_TIM_Base_MspInit
 244              		.syntax unified
 245              		.thumb
 246              		.thumb_func
 248              	HAL_TIM_Base_MspInit:
 249              	.LVL10:
 250              	.LFB126:
 188:Core/Src/tim.c **** 
 189:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 190:Core/Src/tim.c **** {
 251              		.loc 1 190 1 is_stmt 1 view -0
 252              		.cfi_startproc
 253              		@ args = 0, pretend = 0, frame = 16
 254              		@ frame_needed = 0, uses_anonymous_args = 0
 255              		.loc 1 190 1 is_stmt 0 view .LVU67
 256 0000 00B5     		push	{lr}
 257              	.LCFI8:
 258              		.cfi_def_cfa_offset 4
 259              		.cfi_offset 14, -4
 260 0002 85B0     		sub	sp, sp, #20
 261              	.LCFI9:
 262              		.cfi_def_cfa_offset 24
 191:Core/Src/tim.c **** 
 192:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 263              		.loc 1 192 3 is_stmt 1 view .LVU68
 264              		.loc 1 192 20 is_stmt 0 view .LVU69
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s 			page 9


 265 0004 0368     		ldr	r3, [r0]
 266              		.loc 1 192 5 view .LVU70
 267 0006 224A     		ldr	r2, .L27
 268 0008 9342     		cmp	r3, r2
 269 000a 08D0     		beq	.L24
 193:Core/Src/tim.c ****   {
 194:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 195:Core/Src/tim.c **** 
 196:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 197:Core/Src/tim.c ****     /* TIM1 clock enable */
 198:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 199:Core/Src/tim.c **** 
 200:Core/Src/tim.c ****     /* TIM1 interrupt Init */
 201:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 202:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 203:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 204:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 205:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 206:Core/Src/tim.c **** 
 207:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 208:Core/Src/tim.c ****   }
 209:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM6)
 270              		.loc 1 209 8 is_stmt 1 view .LVU71
 271              		.loc 1 209 10 is_stmt 0 view .LVU72
 272 000c 214A     		ldr	r2, .L27+4
 273 000e 9342     		cmp	r3, r2
 274 0010 20D0     		beq	.L25
 210:Core/Src/tim.c ****   {
 211:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 0 */
 212:Core/Src/tim.c **** 
 213:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 0 */
 214:Core/Src/tim.c ****     /* TIM6 clock enable */
 215:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_ENABLE();
 216:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 217:Core/Src/tim.c **** 
 218:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 1 */
 219:Core/Src/tim.c ****   }
 220:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM15)
 275              		.loc 1 220 8 is_stmt 1 view .LVU73
 276              		.loc 1 220 10 is_stmt 0 view .LVU74
 277 0012 214A     		ldr	r2, .L27+8
 278 0014 9342     		cmp	r3, r2
 279 0016 28D0     		beq	.L26
 280              	.LVL11:
 281              	.L19:
 221:Core/Src/tim.c ****   {
 222:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_MspInit 0 */
 223:Core/Src/tim.c **** 
 224:Core/Src/tim.c ****   /* USER CODE END TIM15_MspInit 0 */
 225:Core/Src/tim.c ****     /* TIM15 clock enable */
 226:Core/Src/tim.c ****     __HAL_RCC_TIM15_CLK_ENABLE();
 227:Core/Src/tim.c **** 
 228:Core/Src/tim.c ****     /* TIM15 interrupt Init */
 229:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 230:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 231:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_MspInit 1 */
 232:Core/Src/tim.c **** 
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s 			page 10


 233:Core/Src/tim.c ****   /* USER CODE END TIM15_MspInit 1 */
 234:Core/Src/tim.c ****   }
 235:Core/Src/tim.c **** }
 282              		.loc 1 235 1 view .LVU75
 283 0018 05B0     		add	sp, sp, #20
 284              	.LCFI10:
 285              		.cfi_remember_state
 286              		.cfi_def_cfa_offset 4
 287              		@ sp needed
 288 001a 5DF804FB 		ldr	pc, [sp], #4
 289              	.LVL12:
 290              	.L24:
 291              	.LCFI11:
 292              		.cfi_restore_state
 198:Core/Src/tim.c **** 
 293              		.loc 1 198 5 is_stmt 1 view .LVU76
 294              	.LBB2:
 198:Core/Src/tim.c **** 
 295              		.loc 1 198 5 view .LVU77
 198:Core/Src/tim.c **** 
 296              		.loc 1 198 5 view .LVU78
 297 001e 1F4B     		ldr	r3, .L27+12
 298 0020 9A69     		ldr	r2, [r3, #24]
 299 0022 42F40062 		orr	r2, r2, #2048
 300 0026 9A61     		str	r2, [r3, #24]
 198:Core/Src/tim.c **** 
 301              		.loc 1 198 5 view .LVU79
 302 0028 9B69     		ldr	r3, [r3, #24]
 303 002a 03F40063 		and	r3, r3, #2048
 304 002e 0193     		str	r3, [sp, #4]
 198:Core/Src/tim.c **** 
 305              		.loc 1 198 5 view .LVU80
 306 0030 019B     		ldr	r3, [sp, #4]
 307              	.LBE2:
 198:Core/Src/tim.c **** 
 308              		.loc 1 198 5 view .LVU81
 201:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 309              		.loc 1 201 5 view .LVU82
 310 0032 0022     		movs	r2, #0
 311 0034 1146     		mov	r1, r2
 312 0036 1820     		movs	r0, #24
 313              	.LVL13:
 201:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 314              		.loc 1 201 5 is_stmt 0 view .LVU83
 315 0038 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 316              	.LVL14:
 202:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 317              		.loc 1 202 5 is_stmt 1 view .LVU84
 318 003c 1820     		movs	r0, #24
 319 003e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 320              	.LVL15:
 203:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 321              		.loc 1 203 5 view .LVU85
 322 0042 0022     		movs	r2, #0
 323 0044 1146     		mov	r1, r2
 324 0046 1920     		movs	r0, #25
 325 0048 FFF7FEFF 		bl	HAL_NVIC_SetPriority
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s 			page 11


 326              	.LVL16:
 204:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 327              		.loc 1 204 5 view .LVU86
 328 004c 1920     		movs	r0, #25
 329 004e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 330              	.LVL17:
 331 0052 E1E7     		b	.L19
 332              	.LVL18:
 333              	.L25:
 215:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 334              		.loc 1 215 5 view .LVU87
 335              	.LBB3:
 215:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 336              		.loc 1 215 5 view .LVU88
 215:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 337              		.loc 1 215 5 view .LVU89
 338 0054 114B     		ldr	r3, .L27+12
 339 0056 DA69     		ldr	r2, [r3, #28]
 340 0058 42F01002 		orr	r2, r2, #16
 341 005c DA61     		str	r2, [r3, #28]
 215:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 342              		.loc 1 215 5 view .LVU90
 343 005e DB69     		ldr	r3, [r3, #28]
 344 0060 03F01003 		and	r3, r3, #16
 345 0064 0293     		str	r3, [sp, #8]
 215:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 346              		.loc 1 215 5 view .LVU91
 347 0066 029B     		ldr	r3, [sp, #8]
 348              	.LBE3:
 215:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 349              		.loc 1 215 5 view .LVU92
 350 0068 D6E7     		b	.L19
 351              	.L26:
 226:Core/Src/tim.c **** 
 352              		.loc 1 226 5 view .LVU93
 353              	.LBB4:
 226:Core/Src/tim.c **** 
 354              		.loc 1 226 5 view .LVU94
 226:Core/Src/tim.c **** 
 355              		.loc 1 226 5 view .LVU95
 356 006a 0C4B     		ldr	r3, .L27+12
 357 006c 9A69     		ldr	r2, [r3, #24]
 358 006e 42F48032 		orr	r2, r2, #65536
 359 0072 9A61     		str	r2, [r3, #24]
 226:Core/Src/tim.c **** 
 360              		.loc 1 226 5 view .LVU96
 361 0074 9B69     		ldr	r3, [r3, #24]
 362 0076 03F48033 		and	r3, r3, #65536
 363 007a 0393     		str	r3, [sp, #12]
 226:Core/Src/tim.c **** 
 364              		.loc 1 226 5 view .LVU97
 365 007c 039B     		ldr	r3, [sp, #12]
 366              	.LBE4:
 226:Core/Src/tim.c **** 
 367              		.loc 1 226 5 view .LVU98
 229:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 368              		.loc 1 229 5 view .LVU99
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s 			page 12


 369 007e 0022     		movs	r2, #0
 370 0080 1146     		mov	r1, r2
 371 0082 1820     		movs	r0, #24
 372              	.LVL19:
 229:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 373              		.loc 1 229 5 is_stmt 0 view .LVU100
 374 0084 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 375              	.LVL20:
 230:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_MspInit 1 */
 376              		.loc 1 230 5 is_stmt 1 view .LVU101
 377 0088 1820     		movs	r0, #24
 378 008a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 379              	.LVL21:
 380              		.loc 1 235 1 is_stmt 0 view .LVU102
 381 008e C3E7     		b	.L19
 382              	.L28:
 383              		.align	2
 384              	.L27:
 385 0090 002C0140 		.word	1073818624
 386 0094 00100040 		.word	1073745920
 387 0098 00400140 		.word	1073823744
 388 009c 00100240 		.word	1073876992
 389              		.cfi_endproc
 390              	.LFE126:
 392              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 393              		.align	1
 394              		.global	HAL_TIM_MspPostInit
 395              		.syntax unified
 396              		.thumb
 397              		.thumb_func
 399              	HAL_TIM_MspPostInit:
 400              	.LVL22:
 401              	.LFB127:
 236:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 237:Core/Src/tim.c **** {
 402              		.loc 1 237 1 is_stmt 1 view -0
 403              		.cfi_startproc
 404              		@ args = 0, pretend = 0, frame = 32
 405              		@ frame_needed = 0, uses_anonymous_args = 0
 406              		.loc 1 237 1 is_stmt 0 view .LVU104
 407 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 408              	.LCFI12:
 409              		.cfi_def_cfa_offset 20
 410              		.cfi_offset 4, -20
 411              		.cfi_offset 5, -16
 412              		.cfi_offset 6, -12
 413              		.cfi_offset 7, -8
 414              		.cfi_offset 14, -4
 415 0002 89B0     		sub	sp, sp, #36
 416              	.LCFI13:
 417              		.cfi_def_cfa_offset 56
 238:Core/Src/tim.c **** 
 239:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 418              		.loc 1 239 3 is_stmt 1 view .LVU105
 419              		.loc 1 239 20 is_stmt 0 view .LVU106
 420 0004 0023     		movs	r3, #0
 421 0006 0393     		str	r3, [sp, #12]
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s 			page 13


 422 0008 0493     		str	r3, [sp, #16]
 423 000a 0593     		str	r3, [sp, #20]
 424 000c 0693     		str	r3, [sp, #24]
 425 000e 0793     		str	r3, [sp, #28]
 240:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 426              		.loc 1 240 3 is_stmt 1 view .LVU107
 427              		.loc 1 240 15 is_stmt 0 view .LVU108
 428 0010 0268     		ldr	r2, [r0]
 429              		.loc 1 240 5 view .LVU109
 430 0012 1F4B     		ldr	r3, .L33
 431 0014 9A42     		cmp	r2, r3
 432 0016 01D0     		beq	.L32
 433              	.LVL23:
 434              	.L29:
 241:Core/Src/tim.c ****   {
 242:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 243:Core/Src/tim.c **** 
 244:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 245:Core/Src/tim.c **** 
 246:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 247:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 248:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 249:Core/Src/tim.c ****     PB13     ------> TIM1_CH1N
 250:Core/Src/tim.c ****     PB14     ------> TIM1_CH2N
 251:Core/Src/tim.c ****     PB15     ------> TIM1_CH3N
 252:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 253:Core/Src/tim.c ****     PA9     ------> TIM1_CH2
 254:Core/Src/tim.c ****     PA10     ------> TIM1_CH3
 255:Core/Src/tim.c ****     */
 256:Core/Src/tim.c ****     GPIO_InitStruct.Pin = UHI_Pin|VHI_Pin;
 257:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 258:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 259:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 260:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 261:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 262:Core/Src/tim.c **** 
 263:Core/Src/tim.c ****     GPIO_InitStruct.Pin = WHI_Pin;
 264:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 265:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 266:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 267:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 268:Core/Src/tim.c ****     HAL_GPIO_Init(WHI_GPIO_Port, &GPIO_InitStruct);
 269:Core/Src/tim.c **** 
 270:Core/Src/tim.c ****     GPIO_InitStruct.Pin = ULI_Pin|VLI_Pin|WLI_Pin;
 271:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 272:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 273:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 274:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 275:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 276:Core/Src/tim.c **** 
 277:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 278:Core/Src/tim.c **** 
 279:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 280:Core/Src/tim.c ****   }
 281:Core/Src/tim.c **** 
 282:Core/Src/tim.c **** }
 435              		.loc 1 282 1 view .LVU110
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s 			page 14


 436 0018 09B0     		add	sp, sp, #36
 437              	.LCFI14:
 438              		.cfi_remember_state
 439              		.cfi_def_cfa_offset 20
 440              		@ sp needed
 441 001a F0BD     		pop	{r4, r5, r6, r7, pc}
 442              	.LVL24:
 443              	.L32:
 444              	.LCFI15:
 445              		.cfi_restore_state
 246:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 446              		.loc 1 246 5 is_stmt 1 view .LVU111
 447              	.LBB5:
 246:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 448              		.loc 1 246 5 view .LVU112
 246:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 449              		.loc 1 246 5 view .LVU113
 450 001c 03F56443 		add	r3, r3, #58368
 451 0020 5A69     		ldr	r2, [r3, #20]
 452 0022 42F48022 		orr	r2, r2, #262144
 453 0026 5A61     		str	r2, [r3, #20]
 246:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 454              		.loc 1 246 5 view .LVU114
 455 0028 5A69     		ldr	r2, [r3, #20]
 456 002a 02F48022 		and	r2, r2, #262144
 457 002e 0192     		str	r2, [sp, #4]
 246:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 458              		.loc 1 246 5 view .LVU115
 459 0030 019A     		ldr	r2, [sp, #4]
 460              	.LBE5:
 246:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 461              		.loc 1 246 5 view .LVU116
 247:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 462              		.loc 1 247 5 view .LVU117
 463              	.LBB6:
 247:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 464              		.loc 1 247 5 view .LVU118
 247:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 465              		.loc 1 247 5 view .LVU119
 466 0032 5A69     		ldr	r2, [r3, #20]
 467 0034 42F40032 		orr	r2, r2, #131072
 468 0038 5A61     		str	r2, [r3, #20]
 247:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 469              		.loc 1 247 5 view .LVU120
 470 003a 5B69     		ldr	r3, [r3, #20]
 471 003c 03F40033 		and	r3, r3, #131072
 472 0040 0293     		str	r3, [sp, #8]
 247:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 473              		.loc 1 247 5 view .LVU121
 474 0042 029B     		ldr	r3, [sp, #8]
 475              	.LBE6:
 247:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 476              		.loc 1 247 5 view .LVU122
 256:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 477              		.loc 1 256 5 view .LVU123
 256:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 478              		.loc 1 256 25 is_stmt 0 view .LVU124
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s 			page 15


 479 0044 4FF4C043 		mov	r3, #24576
 480 0048 0393     		str	r3, [sp, #12]
 257:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 481              		.loc 1 257 5 is_stmt 1 view .LVU125
 257:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 482              		.loc 1 257 26 is_stmt 0 view .LVU126
 483 004a 0225     		movs	r5, #2
 484 004c 0495     		str	r5, [sp, #16]
 258:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 485              		.loc 1 258 5 is_stmt 1 view .LVU127
 259:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 486              		.loc 1 259 5 view .LVU128
 260:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 487              		.loc 1 260 5 view .LVU129
 260:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 488              		.loc 1 260 31 is_stmt 0 view .LVU130
 489 004e 0626     		movs	r6, #6
 490 0050 0796     		str	r6, [sp, #28]
 261:Core/Src/tim.c **** 
 491              		.loc 1 261 5 is_stmt 1 view .LVU131
 492 0052 104F     		ldr	r7, .L33+4
 493 0054 03A9     		add	r1, sp, #12
 494 0056 3846     		mov	r0, r7
 495              	.LVL25:
 261:Core/Src/tim.c **** 
 496              		.loc 1 261 5 is_stmt 0 view .LVU132
 497 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 498              	.LVL26:
 263:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 499              		.loc 1 263 5 is_stmt 1 view .LVU133
 263:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 500              		.loc 1 263 25 is_stmt 0 view .LVU134
 501 005c 4FF40043 		mov	r3, #32768
 502 0060 0393     		str	r3, [sp, #12]
 264:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 503              		.loc 1 264 5 is_stmt 1 view .LVU135
 264:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 504              		.loc 1 264 26 is_stmt 0 view .LVU136
 505 0062 0495     		str	r5, [sp, #16]
 265:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 506              		.loc 1 265 5 is_stmt 1 view .LVU137
 265:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 507              		.loc 1 265 26 is_stmt 0 view .LVU138
 508 0064 0024     		movs	r4, #0
 509 0066 0594     		str	r4, [sp, #20]
 266:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 510              		.loc 1 266 5 is_stmt 1 view .LVU139
 266:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 511              		.loc 1 266 27 is_stmt 0 view .LVU140
 512 0068 0694     		str	r4, [sp, #24]
 267:Core/Src/tim.c ****     HAL_GPIO_Init(WHI_GPIO_Port, &GPIO_InitStruct);
 513              		.loc 1 267 5 is_stmt 1 view .LVU141
 267:Core/Src/tim.c ****     HAL_GPIO_Init(WHI_GPIO_Port, &GPIO_InitStruct);
 514              		.loc 1 267 31 is_stmt 0 view .LVU142
 515 006a 0423     		movs	r3, #4
 516 006c 0793     		str	r3, [sp, #28]
 268:Core/Src/tim.c **** 
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s 			page 16


 517              		.loc 1 268 5 is_stmt 1 view .LVU143
 518 006e 03A9     		add	r1, sp, #12
 519 0070 3846     		mov	r0, r7
 520 0072 FFF7FEFF 		bl	HAL_GPIO_Init
 521              	.LVL27:
 270:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 522              		.loc 1 270 5 view .LVU144
 270:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 523              		.loc 1 270 25 is_stmt 0 view .LVU145
 524 0076 4FF4E063 		mov	r3, #1792
 525 007a 0393     		str	r3, [sp, #12]
 271:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 526              		.loc 1 271 5 is_stmt 1 view .LVU146
 271:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 527              		.loc 1 271 26 is_stmt 0 view .LVU147
 528 007c 0495     		str	r5, [sp, #16]
 272:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 529              		.loc 1 272 5 is_stmt 1 view .LVU148
 272:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 530              		.loc 1 272 26 is_stmt 0 view .LVU149
 531 007e 0594     		str	r4, [sp, #20]
 273:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 532              		.loc 1 273 5 is_stmt 1 view .LVU150
 273:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 533              		.loc 1 273 27 is_stmt 0 view .LVU151
 534 0080 0694     		str	r4, [sp, #24]
 274:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 535              		.loc 1 274 5 is_stmt 1 view .LVU152
 274:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 536              		.loc 1 274 31 is_stmt 0 view .LVU153
 537 0082 0796     		str	r6, [sp, #28]
 275:Core/Src/tim.c **** 
 538              		.loc 1 275 5 is_stmt 1 view .LVU154
 539 0084 03A9     		add	r1, sp, #12
 540 0086 4FF09040 		mov	r0, #1207959552
 541 008a FFF7FEFF 		bl	HAL_GPIO_Init
 542              	.LVL28:
 543              		.loc 1 282 1 is_stmt 0 view .LVU155
 544 008e C3E7     		b	.L29
 545              	.L34:
 546              		.align	2
 547              	.L33:
 548 0090 002C0140 		.word	1073818624
 549 0094 00040048 		.word	1207960576
 550              		.cfi_endproc
 551              	.LFE127:
 553              		.section	.text.MX_TIM1_Init,"ax",%progbits
 554              		.align	1
 555              		.global	MX_TIM1_Init
 556              		.syntax unified
 557              		.thumb
 558              		.thumb_func
 560              	MX_TIM1_Init:
 561              	.LFB123:
  33:Core/Src/tim.c **** 
 562              		.loc 1 33 1 is_stmt 1 view -0
 563              		.cfi_startproc
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s 			page 17


 564              		@ args = 0, pretend = 0, frame = 104
 565              		@ frame_needed = 0, uses_anonymous_args = 0
 566 0000 10B5     		push	{r4, lr}
 567              	.LCFI16:
 568              		.cfi_def_cfa_offset 8
 569              		.cfi_offset 4, -8
 570              		.cfi_offset 14, -4
 571 0002 9AB0     		sub	sp, sp, #104
 572              	.LCFI17:
 573              		.cfi_def_cfa_offset 112
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 574              		.loc 1 39 3 view .LVU157
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 575              		.loc 1 39 26 is_stmt 0 view .LVU158
 576 0004 0024     		movs	r4, #0
 577 0006 1694     		str	r4, [sp, #88]
 578 0008 1794     		str	r4, [sp, #92]
 579 000a 1894     		str	r4, [sp, #96]
 580 000c 1994     		str	r4, [sp, #100]
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 581              		.loc 1 40 3 is_stmt 1 view .LVU159
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 582              		.loc 1 40 27 is_stmt 0 view .LVU160
 583 000e 1394     		str	r4, [sp, #76]
 584 0010 1494     		str	r4, [sp, #80]
 585 0012 1594     		str	r4, [sp, #84]
  41:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 586              		.loc 1 41 3 is_stmt 1 view .LVU161
  41:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 587              		.loc 1 41 22 is_stmt 0 view .LVU162
 588 0014 0C94     		str	r4, [sp, #48]
 589 0016 0D94     		str	r4, [sp, #52]
 590 0018 0E94     		str	r4, [sp, #56]
 591 001a 0F94     		str	r4, [sp, #60]
 592 001c 1094     		str	r4, [sp, #64]
 593 001e 1194     		str	r4, [sp, #68]
 594 0020 1294     		str	r4, [sp, #72]
  42:Core/Src/tim.c **** 
 595              		.loc 1 42 3 is_stmt 1 view .LVU163
  42:Core/Src/tim.c **** 
 596              		.loc 1 42 34 is_stmt 0 view .LVU164
 597 0022 2C22     		movs	r2, #44
 598 0024 2146     		mov	r1, r4
 599 0026 01A8     		add	r0, sp, #4
 600 0028 FFF7FEFF 		bl	memset
 601              	.LVL29:
  47:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 602              		.loc 1 47 3 is_stmt 1 view .LVU165
  47:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 603              		.loc 1 47 18 is_stmt 0 view .LVU166
 604 002c 3E48     		ldr	r0, .L53
 605 002e 3F4B     		ldr	r3, .L53+4
 606 0030 0360     		str	r3, [r0]
  48:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 607              		.loc 1 48 3 is_stmt 1 view .LVU167
  48:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 608              		.loc 1 48 24 is_stmt 0 view .LVU168
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s 			page 18


 609 0032 4460     		str	r4, [r0, #4]
  49:Core/Src/tim.c ****   htim1.Init.Period = 65535;
 610              		.loc 1 49 3 is_stmt 1 view .LVU169
  49:Core/Src/tim.c ****   htim1.Init.Period = 65535;
 611              		.loc 1 49 26 is_stmt 0 view .LVU170
 612 0034 2023     		movs	r3, #32
 613 0036 8360     		str	r3, [r0, #8]
  50:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 614              		.loc 1 50 3 is_stmt 1 view .LVU171
  50:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 615              		.loc 1 50 21 is_stmt 0 view .LVU172
 616 0038 4FF6FF73 		movw	r3, #65535
 617 003c C360     		str	r3, [r0, #12]
  51:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 6;
 618              		.loc 1 51 3 is_stmt 1 view .LVU173
  51:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 6;
 619              		.loc 1 51 28 is_stmt 0 view .LVU174
 620 003e 0461     		str	r4, [r0, #16]
  52:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 621              		.loc 1 52 3 is_stmt 1 view .LVU175
  52:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 622              		.loc 1 52 32 is_stmt 0 view .LVU176
 623 0040 0623     		movs	r3, #6
 624 0042 4361     		str	r3, [r0, #20]
  53:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 625              		.loc 1 53 3 is_stmt 1 view .LVU177
  53:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 626              		.loc 1 53 32 is_stmt 0 view .LVU178
 627 0044 8461     		str	r4, [r0, #24]
  54:Core/Src/tim.c ****   {
 628              		.loc 1 54 3 is_stmt 1 view .LVU179
  54:Core/Src/tim.c ****   {
 629              		.loc 1 54 7 is_stmt 0 view .LVU180
 630 0046 FFF7FEFF 		bl	HAL_TIM_Base_Init
 631              	.LVL30:
  54:Core/Src/tim.c ****   {
 632              		.loc 1 54 6 discriminator 1 view .LVU181
 633 004a 0028     		cmp	r0, #0
 634 004c 54D1     		bne	.L45
 635              	.L36:
  58:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 636              		.loc 1 58 3 is_stmt 1 view .LVU182
  58:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 637              		.loc 1 58 34 is_stmt 0 view .LVU183
 638 004e 4FF48053 		mov	r3, #4096
 639 0052 1693     		str	r3, [sp, #88]
  59:Core/Src/tim.c ****   {
 640              		.loc 1 59 3 is_stmt 1 view .LVU184
  59:Core/Src/tim.c ****   {
 641              		.loc 1 59 7 is_stmt 0 view .LVU185
 642 0054 16A9     		add	r1, sp, #88
 643 0056 3448     		ldr	r0, .L53
 644 0058 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 645              	.LVL31:
  59:Core/Src/tim.c ****   {
 646              		.loc 1 59 6 discriminator 1 view .LVU186
 647 005c 0028     		cmp	r0, #0
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s 			page 19


 648 005e 4ED1     		bne	.L46
 649              	.L37:
  63:Core/Src/tim.c ****   {
 650              		.loc 1 63 3 is_stmt 1 view .LVU187
  63:Core/Src/tim.c ****   {
 651              		.loc 1 63 7 is_stmt 0 view .LVU188
 652 0060 3148     		ldr	r0, .L53
 653 0062 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 654              	.LVL32:
  63:Core/Src/tim.c ****   {
 655              		.loc 1 63 6 discriminator 1 view .LVU189
 656 0066 0028     		cmp	r0, #0
 657 0068 4CD1     		bne	.L47
 658              	.L38:
  67:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_UPDATE;
 659              		.loc 1 67 3 is_stmt 1 view .LVU190
  67:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_UPDATE;
 660              		.loc 1 67 37 is_stmt 0 view .LVU191
 661 006a 0023     		movs	r3, #0
 662 006c 1393     		str	r3, [sp, #76]
  68:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 663              		.loc 1 68 3 is_stmt 1 view .LVU192
  68:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 664              		.loc 1 68 38 is_stmt 0 view .LVU193
 665 006e 4FF40013 		mov	r3, #2097152
 666 0072 1493     		str	r3, [sp, #80]
  69:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 667              		.loc 1 69 3 is_stmt 1 view .LVU194
  69:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 668              		.loc 1 69 33 is_stmt 0 view .LVU195
 669 0074 8023     		movs	r3, #128
 670 0076 1593     		str	r3, [sp, #84]
  70:Core/Src/tim.c ****   {
 671              		.loc 1 70 3 is_stmt 1 view .LVU196
  70:Core/Src/tim.c ****   {
 672              		.loc 1 70 7 is_stmt 0 view .LVU197
 673 0078 13A9     		add	r1, sp, #76
 674 007a 2B48     		ldr	r0, .L53
 675 007c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 676              	.LVL33:
  70:Core/Src/tim.c ****   {
 677              		.loc 1 70 6 discriminator 1 view .LVU198
 678 0080 0028     		cmp	r0, #0
 679 0082 42D1     		bne	.L48
 680              	.L39:
  74:Core/Src/tim.c ****   sConfigOC.Pulse = 32768;
 681              		.loc 1 74 3 is_stmt 1 view .LVU199
  74:Core/Src/tim.c ****   sConfigOC.Pulse = 32768;
 682              		.loc 1 74 20 is_stmt 0 view .LVU200
 683 0084 6023     		movs	r3, #96
 684 0086 0C93     		str	r3, [sp, #48]
  75:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 685              		.loc 1 75 3 is_stmt 1 view .LVU201
  75:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 686              		.loc 1 75 19 is_stmt 0 view .LVU202
 687 0088 4FF40043 		mov	r3, #32768
 688 008c 0D93     		str	r3, [sp, #52]
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s 			page 20


  76:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 689              		.loc 1 76 3 is_stmt 1 view .LVU203
  76:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 690              		.loc 1 76 24 is_stmt 0 view .LVU204
 691 008e 0022     		movs	r2, #0
 692 0090 0E92     		str	r2, [sp, #56]
  77:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 693              		.loc 1 77 3 is_stmt 1 view .LVU205
  77:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 694              		.loc 1 77 25 is_stmt 0 view .LVU206
 695 0092 0F92     		str	r2, [sp, #60]
  78:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 696              		.loc 1 78 3 is_stmt 1 view .LVU207
  78:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 697              		.loc 1 78 24 is_stmt 0 view .LVU208
 698 0094 1092     		str	r2, [sp, #64]
  79:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 699              		.loc 1 79 3 is_stmt 1 view .LVU209
  79:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 700              		.loc 1 79 25 is_stmt 0 view .LVU210
 701 0096 1192     		str	r2, [sp, #68]
  80:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 702              		.loc 1 80 3 is_stmt 1 view .LVU211
  80:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 703              		.loc 1 80 26 is_stmt 0 view .LVU212
 704 0098 1292     		str	r2, [sp, #72]
  81:Core/Src/tim.c ****   {
 705              		.loc 1 81 3 is_stmt 1 view .LVU213
  81:Core/Src/tim.c ****   {
 706              		.loc 1 81 7 is_stmt 0 view .LVU214
 707 009a 0CA9     		add	r1, sp, #48
 708 009c 2248     		ldr	r0, .L53
 709 009e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 710              	.LVL34:
  81:Core/Src/tim.c ****   {
 711              		.loc 1 81 6 discriminator 1 view .LVU215
 712 00a2 0028     		cmp	r0, #0
 713 00a4 34D1     		bne	.L49
 714              	.L40:
  85:Core/Src/tim.c ****   {
 715              		.loc 1 85 3 is_stmt 1 view .LVU216
  85:Core/Src/tim.c ****   {
 716              		.loc 1 85 7 is_stmt 0 view .LVU217
 717 00a6 0422     		movs	r2, #4
 718 00a8 0CA9     		add	r1, sp, #48
 719 00aa 1F48     		ldr	r0, .L53
 720 00ac FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 721              	.LVL35:
  85:Core/Src/tim.c ****   {
 722              		.loc 1 85 6 discriminator 1 view .LVU218
 723 00b0 0028     		cmp	r0, #0
 724 00b2 30D1     		bne	.L50
 725              	.L41:
  89:Core/Src/tim.c ****   {
 726              		.loc 1 89 3 is_stmt 1 view .LVU219
  89:Core/Src/tim.c ****   {
 727              		.loc 1 89 7 is_stmt 0 view .LVU220
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s 			page 21


 728 00b4 0822     		movs	r2, #8
 729 00b6 0CA9     		add	r1, sp, #48
 730 00b8 1B48     		ldr	r0, .L53
 731 00ba FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 732              	.LVL36:
  89:Core/Src/tim.c ****   {
 733              		.loc 1 89 6 discriminator 1 view .LVU221
 734 00be 68BB     		cbnz	r0, .L51
 735              	.L42:
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 736              		.loc 1 93 3 is_stmt 1 view .LVU222
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 737              		.loc 1 93 40 is_stmt 0 view .LVU223
 738 00c0 0023     		movs	r3, #0
 739 00c2 0193     		str	r3, [sp, #4]
  94:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 740              		.loc 1 94 3 is_stmt 1 view .LVU224
  94:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 741              		.loc 1 94 41 is_stmt 0 view .LVU225
 742 00c4 0293     		str	r3, [sp, #8]
  95:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 743              		.loc 1 95 3 is_stmt 1 view .LVU226
  95:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 744              		.loc 1 95 34 is_stmt 0 view .LVU227
 745 00c6 0393     		str	r3, [sp, #12]
  96:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 746              		.loc 1 96 3 is_stmt 1 view .LVU228
  96:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 747              		.loc 1 96 33 is_stmt 0 view .LVU229
 748 00c8 0493     		str	r3, [sp, #16]
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 749              		.loc 1 97 3 is_stmt 1 view .LVU230
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 750              		.loc 1 97 35 is_stmt 0 view .LVU231
 751 00ca 4FF48052 		mov	r2, #4096
 752 00ce 0592     		str	r2, [sp, #20]
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 753              		.loc 1 98 3 is_stmt 1 view .LVU232
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 754              		.loc 1 98 38 is_stmt 0 view .LVU233
 755 00d0 4FF40052 		mov	r2, #8192
 756 00d4 0692     		str	r2, [sp, #24]
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 757              		.loc 1 99 3 is_stmt 1 view .LVU234
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 758              		.loc 1 99 36 is_stmt 0 view .LVU235
 759 00d6 0793     		str	r3, [sp, #28]
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 760              		.loc 1 100 3 is_stmt 1 view .LVU236
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 761              		.loc 1 100 36 is_stmt 0 view .LVU237
 762 00d8 0893     		str	r3, [sp, #32]
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 763              		.loc 1 101 3 is_stmt 1 view .LVU238
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 764              		.loc 1 101 39 is_stmt 0 view .LVU239
 765 00da 4FF00072 		mov	r2, #33554432
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s 			page 22


 766 00de 0992     		str	r2, [sp, #36]
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 767              		.loc 1 102 3 is_stmt 1 view .LVU240
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 768              		.loc 1 102 37 is_stmt 0 view .LVU241
 769 00e0 0A93     		str	r3, [sp, #40]
 103:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 770              		.loc 1 103 3 is_stmt 1 view .LVU242
 103:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 771              		.loc 1 103 40 is_stmt 0 view .LVU243
 772 00e2 0B93     		str	r3, [sp, #44]
 104:Core/Src/tim.c ****   {
 773              		.loc 1 104 3 is_stmt 1 view .LVU244
 104:Core/Src/tim.c ****   {
 774              		.loc 1 104 7 is_stmt 0 view .LVU245
 775 00e4 01A9     		add	r1, sp, #4
 776 00e6 1048     		ldr	r0, .L53
 777 00e8 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 778              	.LVL37:
 104:Core/Src/tim.c ****   {
 779              		.loc 1 104 6 discriminator 1 view .LVU246
 780 00ec C8B9     		cbnz	r0, .L52
 781              	.L43:
 111:Core/Src/tim.c **** 
 782              		.loc 1 111 3 is_stmt 1 view .LVU247
 783 00ee 0E48     		ldr	r0, .L53
 784 00f0 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 785              	.LVL38:
 113:Core/Src/tim.c **** /* TIM6 init function */
 786              		.loc 1 113 1 is_stmt 0 view .LVU248
 787 00f4 1AB0     		add	sp, sp, #104
 788              	.LCFI18:
 789              		.cfi_remember_state
 790              		.cfi_def_cfa_offset 8
 791              		@ sp needed
 792 00f6 10BD     		pop	{r4, pc}
 793              	.L45:
 794              	.LCFI19:
 795              		.cfi_restore_state
  56:Core/Src/tim.c ****   }
 796              		.loc 1 56 5 is_stmt 1 view .LVU249
 797 00f8 FFF7FEFF 		bl	Error_Handler
 798              	.LVL39:
 799 00fc A7E7     		b	.L36
 800              	.L46:
  61:Core/Src/tim.c ****   }
 801              		.loc 1 61 5 view .LVU250
 802 00fe FFF7FEFF 		bl	Error_Handler
 803              	.LVL40:
 804 0102 ADE7     		b	.L37
 805              	.L47:
  65:Core/Src/tim.c ****   }
 806              		.loc 1 65 5 view .LVU251
 807 0104 FFF7FEFF 		bl	Error_Handler
 808              	.LVL41:
 809 0108 AFE7     		b	.L38
 810              	.L48:
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s 			page 23


  72:Core/Src/tim.c ****   }
 811              		.loc 1 72 5 view .LVU252
 812 010a FFF7FEFF 		bl	Error_Handler
 813              	.LVL42:
 814 010e B9E7     		b	.L39
 815              	.L49:
  83:Core/Src/tim.c ****   }
 816              		.loc 1 83 5 view .LVU253
 817 0110 FFF7FEFF 		bl	Error_Handler
 818              	.LVL43:
 819 0114 C7E7     		b	.L40
 820              	.L50:
  87:Core/Src/tim.c ****   }
 821              		.loc 1 87 5 view .LVU254
 822 0116 FFF7FEFF 		bl	Error_Handler
 823              	.LVL44:
 824 011a CBE7     		b	.L41
 825              	.L51:
  91:Core/Src/tim.c ****   }
 826              		.loc 1 91 5 view .LVU255
 827 011c FFF7FEFF 		bl	Error_Handler
 828              	.LVL45:
 829 0120 CEE7     		b	.L42
 830              	.L52:
 106:Core/Src/tim.c ****   }
 831              		.loc 1 106 5 view .LVU256
 832 0122 FFF7FEFF 		bl	Error_Handler
 833              	.LVL46:
 834 0126 E2E7     		b	.L43
 835              	.L54:
 836              		.align	2
 837              	.L53:
 838 0128 00000000 		.word	htim1
 839 012c 002C0140 		.word	1073818624
 840              		.cfi_endproc
 841              	.LFE123:
 843              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 844              		.align	1
 845              		.global	HAL_TIM_Base_MspDeInit
 846              		.syntax unified
 847              		.thumb
 848              		.thumb_func
 850              	HAL_TIM_Base_MspDeInit:
 851              	.LVL47:
 852              	.LFB128:
 283:Core/Src/tim.c **** 
 284:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 285:Core/Src/tim.c **** {
 853              		.loc 1 285 1 view -0
 854              		.cfi_startproc
 855              		@ args = 0, pretend = 0, frame = 0
 856              		@ frame_needed = 0, uses_anonymous_args = 0
 857              		.loc 1 285 1 is_stmt 0 view .LVU258
 858 0000 08B5     		push	{r3, lr}
 859              	.LCFI20:
 860              		.cfi_def_cfa_offset 8
 861              		.cfi_offset 3, -8
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s 			page 24


 862              		.cfi_offset 14, -4
 286:Core/Src/tim.c **** 
 287:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 863              		.loc 1 287 3 is_stmt 1 view .LVU259
 864              		.loc 1 287 20 is_stmt 0 view .LVU260
 865 0002 0368     		ldr	r3, [r0]
 866              		.loc 1 287 5 view .LVU261
 867 0004 104A     		ldr	r2, .L63
 868 0006 9342     		cmp	r3, r2
 869 0008 06D0     		beq	.L60
 288:Core/Src/tim.c ****   {
 289:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 290:Core/Src/tim.c **** 
 291:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 292:Core/Src/tim.c ****     /* Peripheral clock disable */
 293:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 294:Core/Src/tim.c **** 
 295:Core/Src/tim.c ****     /* TIM1 interrupt Deinit */
 296:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1:TIM1_BRK_TIM15_IRQn disable */
 297:Core/Src/tim.c ****     /**
 298:Core/Src/tim.c ****     * Uncomment the line below to disable the "TIM1_BRK_TIM15_IRQn" interrupt
 299:Core/Src/tim.c ****     * Be aware, disabling shared interrupt may affect other IPs
 300:Core/Src/tim.c ****     */
 301:Core/Src/tim.c ****     /* HAL_NVIC_DisableIRQ(TIM1_BRK_TIM15_IRQn); */
 302:Core/Src/tim.c ****   /* USER CODE END TIM1:TIM1_BRK_TIM15_IRQn disable */
 303:Core/Src/tim.c **** 
 304:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM16_IRQn);
 305:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 306:Core/Src/tim.c **** 
 307:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 308:Core/Src/tim.c ****   }
 309:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM6)
 870              		.loc 1 309 8 is_stmt 1 view .LVU262
 871              		.loc 1 309 10 is_stmt 0 view .LVU263
 872 000a 104A     		ldr	r2, .L63+4
 873 000c 9342     		cmp	r3, r2
 874 000e 0DD0     		beq	.L61
 310:Core/Src/tim.c ****   {
 311:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 0 */
 312:Core/Src/tim.c **** 
 313:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 0 */
 314:Core/Src/tim.c ****     /* Peripheral clock disable */
 315:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_DISABLE();
 316:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 317:Core/Src/tim.c **** 
 318:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 1 */
 319:Core/Src/tim.c ****   }
 320:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM15)
 875              		.loc 1 320 8 is_stmt 1 view .LVU264
 876              		.loc 1 320 10 is_stmt 0 view .LVU265
 877 0010 0F4A     		ldr	r2, .L63+8
 878 0012 9342     		cmp	r3, r2
 879 0014 11D0     		beq	.L62
 880              	.LVL48:
 881              	.L55:
 321:Core/Src/tim.c ****   {
 322:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_MspDeInit 0 */
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s 			page 25


 323:Core/Src/tim.c **** 
 324:Core/Src/tim.c ****   /* USER CODE END TIM15_MspDeInit 0 */
 325:Core/Src/tim.c ****     /* Peripheral clock disable */
 326:Core/Src/tim.c ****     __HAL_RCC_TIM15_CLK_DISABLE();
 327:Core/Src/tim.c **** 
 328:Core/Src/tim.c ****     /* TIM15 interrupt Deinit */
 329:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15:TIM1_BRK_TIM15_IRQn disable */
 330:Core/Src/tim.c ****     /**
 331:Core/Src/tim.c ****     * Uncomment the line below to disable the "TIM1_BRK_TIM15_IRQn" interrupt
 332:Core/Src/tim.c ****     * Be aware, disabling shared interrupt may affect other IPs
 333:Core/Src/tim.c ****     */
 334:Core/Src/tim.c ****     /* HAL_NVIC_DisableIRQ(TIM1_BRK_TIM15_IRQn); */
 335:Core/Src/tim.c ****   /* USER CODE END TIM15:TIM1_BRK_TIM15_IRQn disable */
 336:Core/Src/tim.c **** 
 337:Core/Src/tim.c ****   /* USER CODE BEGIN TIM15_MspDeInit 1 */
 338:Core/Src/tim.c **** 
 339:Core/Src/tim.c ****   /* USER CODE END TIM15_MspDeInit 1 */
 340:Core/Src/tim.c ****   }
 341:Core/Src/tim.c **** }
 882              		.loc 1 341 1 view .LVU266
 883 0016 08BD     		pop	{r3, pc}
 884              	.LVL49:
 885              	.L60:
 293:Core/Src/tim.c **** 
 886              		.loc 1 293 5 is_stmt 1 view .LVU267
 887 0018 02F56442 		add	r2, r2, #58368
 888 001c 9369     		ldr	r3, [r2, #24]
 889 001e 23F40063 		bic	r3, r3, #2048
 890 0022 9361     		str	r3, [r2, #24]
 304:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 891              		.loc 1 304 5 view .LVU268
 892 0024 1920     		movs	r0, #25
 893              	.LVL50:
 304:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 894              		.loc 1 304 5 is_stmt 0 view .LVU269
 895 0026 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 896              	.LVL51:
 897 002a F4E7     		b	.L55
 898              	.LVL52:
 899              	.L61:
 315:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 900              		.loc 1 315 5 is_stmt 1 view .LVU270
 901 002c 02F50032 		add	r2, r2, #131072
 902 0030 D369     		ldr	r3, [r2, #28]
 903 0032 23F01003 		bic	r3, r3, #16
 904 0036 D361     		str	r3, [r2, #28]
 905 0038 EDE7     		b	.L55
 906              	.L62:
 326:Core/Src/tim.c **** 
 907              		.loc 1 326 5 view .LVU271
 908 003a 02F55042 		add	r2, r2, #53248
 909 003e 9369     		ldr	r3, [r2, #24]
 910 0040 23F48033 		bic	r3, r3, #65536
 911 0044 9361     		str	r3, [r2, #24]
 912              		.loc 1 341 1 is_stmt 0 view .LVU272
 913 0046 E6E7     		b	.L55
 914              	.L64:
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s 			page 26


 915              		.align	2
 916              	.L63:
 917 0048 002C0140 		.word	1073818624
 918 004c 00100040 		.word	1073745920
 919 0050 00400140 		.word	1073823744
 920              		.cfi_endproc
 921              	.LFE128:
 923              		.global	htim15
 924              		.section	.bss.htim15,"aw",%nobits
 925              		.align	2
 928              	htim15:
 929 0000 00000000 		.space	76
 929      00000000 
 929      00000000 
 929      00000000 
 929      00000000 
 930              		.global	htim6
 931              		.section	.bss.htim6,"aw",%nobits
 932              		.align	2
 935              	htim6:
 936 0000 00000000 		.space	76
 936      00000000 
 936      00000000 
 936      00000000 
 936      00000000 
 937              		.global	htim1
 938              		.section	.bss.htim1,"aw",%nobits
 939              		.align	2
 942              	htim1:
 943 0000 00000000 		.space	76
 943      00000000 
 943      00000000 
 943      00000000 
 943      00000000 
 944              		.text
 945              	.Letext0:
 946              		.file 2 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f302x8.h"
 947              		.file 3 "C:/toolchain/arm_gnu_toolchain/arm-none-eabi/include/machine/_default_types.h"
 948              		.file 4 "C:/toolchain/arm_gnu_toolchain/arm-none-eabi/include/sys/_stdint.h"
 949              		.file 5 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 950              		.file 6 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 951              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 952              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 953              		.file 9 "Core/Inc/tim.h"
 954              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_cortex.h"
 955              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim_ex.h"
 956              		.file 12 "Core/Inc/main.h"
 957              		.file 13 "<built-in>"
ARM GAS  C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s 			page 27


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s:21     .text.MX_TIM6_Init:00000000 $t
C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s:27     .text.MX_TIM6_Init:00000000 MX_TIM6_Init
C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s:111    .text.MX_TIM6_Init:00000048 $d
C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s:935    .bss.htim6:00000000 htim6
C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s:117    .text.MX_TIM15_Init:00000000 $t
C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s:123    .text.MX_TIM15_Init:00000000 MX_TIM15_Init
C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s:236    .text.MX_TIM15_Init:00000068 $d
C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s:928    .bss.htim15:00000000 htim15
C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s:242    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s:248    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s:385    .text.HAL_TIM_Base_MspInit:00000090 $d
C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s:393    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s:399    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s:548    .text.HAL_TIM_MspPostInit:00000090 $d
C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s:554    .text.MX_TIM1_Init:00000000 $t
C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s:560    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s:838    .text.MX_TIM1_Init:00000128 $d
C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s:942    .bss.htim1:00000000 htim1
C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s:844    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s:850    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s:917    .text.HAL_TIM_Base_MspDeInit:00000048 $d
C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s:925    .bss.htim15:00000000 $d
C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s:932    .bss.htim6:00000000 $d
C:\Users\Simio\AppData\Local\Temp\cc9EKM6m.s:939    .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_TIM_ConfigClockSource
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
memset
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_NVIC_DisableIRQ
