{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-533,-273",
   "Display-PortTypeClock":"true",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layers":"/clk_in1_n_0_1:true|/clk_wiz_clk_out1:true|/clk_in1_p_0_1:true|",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port port-id_CLK_125_N -pg 1 -lvl 0 -x 0 -y 280 -defaultsOSRD
preplace port port-id_CLK_125_P -pg 1 -lvl 0 -x 0 -y 300 -defaultsOSRD
preplace port port-id_GPIO_PB1 -pg 1 -lvl 0 -x 0 -y 480 -defaultsOSRD
preplace port port-id_GPIO_PB2 -pg 1 -lvl 0 -x 0 -y 620 -defaultsOSRD
preplace port port-id_CPU_RESET -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace port port-id_UART2_RXD -pg 1 -lvl 0 -x 0 -y 700 -defaultsOSRD
preplace port port-id_UART2_TXD -pg 1 -lvl 7 -x 1850 -y 640 -defaultsOSRD
preplace inst up_button -pg 1 -lvl 2 -x 420 -y 600 -defaultsOSRD -pinDir CLK left -pinY CLK 0L -pinDir PIN left -pinY PIN 20L -pinDir Q right -pinY Q 0R
preplace inst down_button -pg 1 -lvl 2 -x 420 -y 460 -defaultsOSRD -pinDir CLK left -pinY CLK 0L -pinDir PIN left -pinY PIN 20L -pinDir Q right -pinY Q 20R
preplace inst clock_gen -pg 1 -lvl 1 -x 130 -y 260 -defaultsOSRD -pinDir CLK_IN1_D left -pinY CLK_IN1_D 0L -pinDir CLK_IN1_D.clk_in1_n left -pinY CLK_IN1_D.clk_in1_n 20L -pinDir CLK_IN1_D.clk_in1_p left -pinY CLK_IN1_D.clk_in1_p 40L -pinDir clk_out1 right -pinY clk_out1 40R
preplace inst axi4_lite_master_0 -pg 1 -lvl 4 -x 1140 -y 500 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 22 23 20} -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 0R -pinBusDir AMCI_MOSI left -pinBusY AMCI_MOSI 20L -pinBusDir AMCI_MISO left -pinBusY AMCI_MISO 40L -pinDir M_AXI_ACLK left -pinY M_AXI_ACLK 60L -pinDir M_AXI_ARESETN left -pinY M_AXI_ARESETN 0L
preplace inst axi_uartlite_0 -pg 1 -lvl 6 -x 1720 -y 540 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 23 22} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir UART right -pinY UART 60R -pinDir UART.rx right -pinY UART.rx 80R -pinDir UART.tx right -pinY UART.tx 100R -pinDir s_axi_aclk left -pinY s_axi_aclk 60L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 100L -pinDir interrupt left -pinY interrupt 80L
preplace inst system_reset -pg 1 -lvl 2 -x 420 -y 60 -swap {1 0 2 3 4 6 7 8 5 9} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 240L -pinDir ext_reset_in left -pinY ext_reset_in 140L -pinDir aux_reset_in left -pinY aux_reset_in 260L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 280L -pinDir dcm_locked left -pinY dcm_locked 300L -pinDir mb_reset right -pinY mb_reset 20R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 40R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 60R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 0R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 260R
preplace inst smartconnect_0 -pg 1 -lvl 5 -x 1470 -y 180 -swap {40 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 0 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 95 94} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 320L -pinDir S01_AXI left -pinY S01_AXI 200L -pinDir S02_AXI left -pinY S02_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 360R -pinDir aclk left -pinY aclk 360L -pinDir aresetn left -pinY aresetn 340L
preplace inst fifo_to_uart_0 -pg 1 -lvl 4 -x 1140 -y 240 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 30 29} -defaultsOSRD -pinDir XMIT_FIFO left -pinY XMIT_FIFO 0L -pinDir RECV_FIFO left -pinY RECV_FIFO 20L -pinDir M_AXI right -pinY M_AXI 140R -pinDir UART_INT right -pinY UART_INT 160R -pinDir M_AXI_ACLK left -pinY M_AXI_ACLK 160L -pinDir M_AXI_ARESETN left -pinY M_AXI_ARESETN 140L
preplace inst vcontroller_0 -pg 1 -lvl 3 -x 770 -y 460 -swap {0 1 2 3 10 11 8 6 9 7 5 4} -defaultsOSRD -pinDir RECV_FIFO right -pinY RECV_FIFO 0R -pinBusDir AMCI_MOSI right -pinBusY AMCI_MOSI 60R -pinBusDir AMCI_MISO right -pinBusY AMCI_MISO 80R -pinDir CLK left -pinY CLK 40L -pinDir RESETN left -pinY RESETN 0L -pinDir BUTTON1 left -pinY BUTTON1 140L -pinDir BUTTON2 left -pinY BUTTON2 20L -pinDir START right -pinY START 40R -pinDir DONE right -pinY DONE 20R
preplace inst hls_controller -pg 1 -lvl 3 -x 770 -y 120 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 60 59} -defaultsOSRD -pinDir ap_ctrl right -pinY ap_ctrl 0R -pinDir ap_ctrl.ap_start right -pinY ap_ctrl.ap_start 20R -pinDir ap_ctrl.ap_done right -pinY ap_ctrl.ap_done 40R -pinDir m_axi_gmem0 right -pinY m_axi_gmem0 60R -pinDir uart_xmit_fifo right -pinY uart_xmit_fifo 120R -pinDir uart_recv_fifo right -pinY uart_recv_fifo 140R -pinDir axi_cmd_fifo right -pinY axi_cmd_fifo 160R -pinDir axi_rsp_fifo right -pinY axi_rsp_fifo 180R -pinDir ap_local_block right -pinY ap_local_block 200R -pinDir ap_local_deadlock right -pinY ap_local_deadlock 220R -pinDir ap_clk left -pinY ap_clk 220L -pinDir ap_rst_n left -pinY ap_rst_n 200L
preplace netloc CPU_RESET_1 1 0 2 NJ 200 NJ
preplace netloc PIN_0_1 1 0 2 NJ 480 NJ
preplace netloc PIN_1_1 1 0 2 NJ 620 NJ
preplace netloc axi4_lite_master_0_AMCI_MISO 1 3 1 N 540
preplace netloc axi_uartlite_0_tx 1 6 1 N 640
preplace netloc clk_in1_n_0_1 1 0 1 NJ 280
preplace netloc clk_in1_p_0_1 1 0 1 NJ 300
preplace netloc clk_wiz_clk_out1 1 1 5 240 540 610 660 990 620 1290 600 NJ
preplace netloc down_button_Q 1 2 1 N 480
preplace netloc rst_clk_wiz_125M_peripheral_aresetn 1 2 4 590 400 970 640 NJ 640 N
preplace netloc rx_0_1 1 0 7 NJ 700 NJ 700 NJ 700 NJ 700 NJ 700 NJ 700 1830
preplace netloc up_button_Q 1 2 1 N 600
preplace netloc vcontroller_0_AMCI_MOSI 1 3 1 N 520
preplace netloc axi_uartlite_0_interrupt 1 4 2 1310 620 NJ
preplace netloc system_reset_interconnect_aresetn 1 2 3 NJ 60 NJ 60 1330
preplace netloc vcontroller_0_START 1 3 1 950 140n
preplace netloc controller_0_ap_done 1 3 1 930 160n
preplace netloc smartconnect_0_M00_AXI 1 5 1 N 540
preplace netloc fifo_to_uart_0_M_AXI 1 4 1 N 380
preplace netloc axi4_lite_master_0_M_AXI 1 4 1 N 500
preplace netloc controller_0_m_axi_gmem0 1 3 2 NJ 180 N
preplace netloc controller_0_uart_xmit_fifo 1 3 1 N 240
preplace netloc controller_0_uart_recv_fifo 1 3 1 N 260
levelinfo -pg 1 0 130 420 770 1140 1470 1720 1850
pagesize -pg 1 -db -bbox -sgen -140 0 1990 720
",
   "No Loops_ScaleFactor":"0.684459",
   "No Loops_TopLeft":"-134,-221",
   "Reduced Jogs_ScaleFactor":"1.0",
   "Reduced Jogs_TopLeft":"-487,-148",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port port-id_CLK_125_N -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace port port-id_CLK_125_P -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port port-id_GPIO_PB1 -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace port port-id_GPIO_PB2 -pg 1 -lvl 0 -x 0 -y 280 -defaultsOSRD
preplace inst up_button -pg 1 -lvl 2 -x 320 -y 270 -defaultsOSRD
preplace inst down_button -pg 1 -lvl 2 -x 320 -y 150 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 1 -x 130 -y 80 -defaultsOSRD
preplace netloc clk_wiz_clk_out1 1 1 1 240 80n
preplace netloc clk_in1_n_0_1 1 0 1 NJ 80
preplace netloc clk_in1_p_0_1 1 0 1 NJ 100
preplace netloc PIN_0_1 1 0 2 NJ 160 NJ
preplace netloc PIN_1_1 1 0 2 NJ 280 NJ
levelinfo -pg 1 0 130 320 410
pagesize -pg 1 -db -bbox -sgen -130 0 410 340
"
}
{
   "da_axi4_cnt":"4",
   "da_board_cnt":"2",
   "da_clkrst_cnt":"2"
}
