(pcb /home/wei/Desktop/kicad_experiments/tutorial1/tutorial1.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "5.1.6-c6e7f7d~87~ubuntu18.04.1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer In1.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (layer In2.Cu
      (type signal)
      (property
        (index 2)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 3)
      )
    )
    (boundary
      (path pcb 0  153635 398335  102165 398335  102165 430160  153635 430160
            153635 398335)
    )
    (via "Via[0-3]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component LED_THT:LED_D5.0mm
      (place D1 104140 421640 front 0 (PN LED))
    )
    (component Connector:Banana_Jack_3Pin
      (place J1 118110 403860 front 0 (PN MYCONN3))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P2.54mm_Vertical
      (place R1 107950 412750 front 0 (PN 1k))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P2.54mm_Vertical::1
      (place R2 140315 423305 front 0 (PN 100))
    )
    (component "Package_DIP:DIP-8_W7.62mm"
      (place U1 121920 420370 front 90 (PN "PIC12F508-ISN"))
    )
  )
  (library
    (image LED_THT:LED_D5.0mm
      (outline (path signal 50  4500 3250  -1950 3250))
      (outline (path signal 50  4500 -3250  4500 3250))
      (outline (path signal 50  -1950 -3250  4500 -3250))
      (outline (path signal 50  -1950 3250  -1950 -3250))
      (outline (path signal 120  -1290 1545  -1290 -1545))
      (outline (path signal 100  -1230 1469.69  -1230 -1469.69))
      (outline (path signal 120  3770 0  3691.46 -621.725  3460.77 -1204.38  3092.42 -1711.37
            2609.57 -2110.82  2042.54 -2377.64  1426.98 -2495.07  801.547 -2455.72
            205.552 -2262.07  -323.56 -1926.28  -752.542 -1469.46  -1054.44 -920.311
            -1210.29 -313.333  -1210.29 313.333  -1054.44 920.311  -752.542 1469.46
            -323.56 1926.28  205.552 2262.07  801.547 2455.72  1426.98 2495.07
            2042.54 2377.64  2609.57 2110.82  3092.42 1711.37  3460.77 1204.38
            3691.46 621.725  3770 0))
      (outline (path signal 100  3770 0  3691.46 -621.725  3460.77 -1204.38  3092.42 -1711.37
            2609.57 -2110.82  2042.54 -2377.64  1426.98 -2495.07  801.547 -2455.72
            205.552 -2262.07  -323.56 -1926.28  -752.542 -1469.46  -1054.44 -920.311
            -1210.29 -313.333  -1210.29 313.333  -1054.44 920.311  -752.542 1469.46
            -323.56 1926.28  205.552 2262.07  801.547 2455.72  1426.98 2495.07
            2042.54 2377.64  2609.57 2110.82  3092.42 1711.37  3460.77 1204.38
            3691.46 621.725  3770 0))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Round[A]Pad_1800_um 2 2540 0)
    )
    (image Connector:Banana_Jack_3Pin
      (outline (path signal 100  2000 0  1918.99 -563.465  1682.51 -1081.28  1309.72 -1511.5
            830.83 -1819.26  284.63 -1979.64  -284.63 -1979.64  -830.83 -1819.26
            -1309.72 -1511.5  -1682.51 -1081.28  -1918.99 -563.465  -2000 0
            -1918.99 563.465  -1682.51 1081.28  -1309.72 1511.5  -830.83 1819.26
            -284.63 1979.64  284.63 1979.64  830.83 1819.26  1309.72 1511.5
            1682.51 1081.28  1918.99 563.465  2000 0))
      (outline (path signal 100  4750 0  4669.12 -872.81  4429.24 -1715.9  4038.53 -2500.55
            3510.29 -3200.05  2862.51 -3790.58  2117.26 -4252.03  1299.9 -4568.67
            438.275 -4729.74  -438.275 -4729.74  -1299.9 -4568.67  -2117.26 -4252.03
            -2862.51 -3790.58  -3510.29 -3200.05  -4038.53 -2500.55  -4429.24 -1715.9
            -4669.12 -872.81  -4750 0  -4669.12 872.81  -4429.24 1715.9
            -4038.53 2500.55  -3510.29 3200.05  -2862.51 3790.58  -2117.26 4252.03
            -1299.9 4568.67  -438.275 4729.74  438.275 4729.74  1299.9 4568.67
            2117.26 4252.03  2862.51 3790.58  3510.29 3200.05  4038.53 2500.55
            4429.24 1715.9  4669.12 872.81  4750 0))
      (outline (path signal 100  17000 0  16919 -563.465  16682.5 -1081.28  16309.7 -1511.5
            15830.8 -1819.26  15284.6 -1979.64  14715.4 -1979.64  14169.2 -1819.26
            13690.3 -1511.5  13317.5 -1081.28  13081 -563.465  13000 0  13081 563.465
            13317.5 1081.28  13690.3 1511.5  14169.2 1819.26  14715.4 1979.64
            15284.6 1979.64  15830.8 1819.26  16309.7 1511.5  16682.5 1081.28
            16919 563.465  17000 0))
      (outline (path signal 100  19750 0  19669.1 -872.81  19429.2 -1715.9  19038.5 -2500.55
            18510.3 -3200.05  17862.5 -3790.58  17117.3 -4252.03  16299.9 -4568.67
            15438.3 -4729.74  14561.7 -4729.74  13700.1 -4568.67  12882.7 -4252.03
            12137.5 -3790.58  11489.7 -3200.05  10961.5 -2500.55  10570.8 -1715.9
            10330.9 -872.81  10250 0  10330.9 872.81  10570.8 1715.9  10961.5 2500.55
            11489.7 3200.05  12137.5 3790.58  12882.7 4252.03  13700.1 4568.67
            14561.7 4729.74  15438.3 4729.74  16299.9 4568.67  17117.3 4252.03
            17862.5 3790.58  18510.3 3200.05  19038.5 2500.55  19429.2 1715.9
            19669.1 872.81  19750 0))
      (outline (path signal 100  34750 0  34669.1 -872.81  34429.2 -1715.9  34038.5 -2500.55
            33510.3 -3200.05  32862.5 -3790.58  32117.3 -4252.03  31299.9 -4568.67
            30438.3 -4729.74  29561.7 -4729.74  28700.1 -4568.67  27882.7 -4252.03
            27137.5 -3790.58  26489.7 -3200.05  25961.5 -2500.55  25570.8 -1715.9
            25330.9 -872.81  25250 0  25330.9 872.81  25570.8 1715.9  25961.5 2500.55
            26489.7 3200.05  27137.5 3790.58  27882.7 4252.03  28700.1 4568.67
            29561.7 4729.74  30438.3 4729.74  31299.9 4568.67  32117.3 4252.03
            32862.5 3790.58  33510.3 3200.05  34038.5 2500.55  34429.2 1715.9
            34669.1 872.81  34750 0))
      (outline (path signal 100  32000 0  31919 -563.465  31682.5 -1081.28  31309.7 -1511.5
            30830.8 -1819.26  30284.6 -1979.64  29715.4 -1979.64  29169.2 -1819.26
            28690.3 -1511.5  28317.5 -1081.28  28081 -563.465  28000 0  28081 563.465
            28317.5 1081.28  28690.3 1511.5  29169.2 1819.26  29715.4 1979.64
            30284.6 1979.64  30830.8 1819.26  31309.7 1511.5  31682.5 1081.28
            31919 563.465  32000 0))
      (outline (path signal 120  30000 5250  0 5250))
      (outline (path signal 120  0 -5250  30000 -5250))
      (outline (path signal 50  0 5500  30000 5500))
      (outline (path signal 50  30000 -5500  0 -5500))
      (pin Round[A]Pad_10160_um 1 0 0)
      (pin Round[A]Pad_10160_um 3 29970 0)
      (pin Round[A]Pad_10160_um 2 14990 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P2.54mm_Vertical
      (outline (path signal 50  3590 1500  -1500 1500))
      (outline (path signal 50  3590 -1500  3590 1500))
      (outline (path signal 50  -1500 -1500  3590 -1500))
      (outline (path signal 50  -1500 1500  -1500 -1500))
      (outline (path signal 120  1370 0  1440 0))
      (outline (path signal 100  0 0  2540 0))
      (outline (path signal 120  1370 0  1287.38 -468.568  1049.48 -880.619  685 -1186.45
            237.898 -1349.19  -237.898 -1349.19  -685 -1186.45  -1049.48 -880.619
            -1287.38 -468.568  -1370 0  -1287.38 468.568  -1049.48 880.619
            -685 1186.45  -237.898 1349.19  237.898 1349.19  685 1186.45
            1049.48 880.619  1287.38 468.568  1370 0))
      (outline (path signal 100  1250 0  1174.62 -427.525  957.556 -803.485  625 -1082.53
            217.06 -1231.01  -217.06 -1231.01  -625 -1082.53  -957.556 -803.485
            -1174.62 -427.525  -1250 0  -1174.62 427.525  -957.556 803.485
            -625 1082.53  -217.06 1231.01  217.06 1231.01  625 1082.53  957.556 803.485
            1174.62 427.525  1250 0))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P2.54mm_Vertical::1
      (outline (path signal 100  1250 0  1174.62 -427.525  957.556 -803.485  625 -1082.53
            217.06 -1231.01  -217.06 -1231.01  -625 -1082.53  -957.556 -803.485
            -1174.62 -427.525  -1250 0  -1174.62 427.525  -957.556 803.485
            -625 1082.53  -217.06 1231.01  217.06 1231.01  625 1082.53  957.556 803.485
            1174.62 427.525  1250 0))
      (outline (path signal 120  1370 0  1287.38 -468.568  1049.48 -880.619  685 -1186.45
            237.898 -1349.19  -237.898 -1349.19  -685 -1186.45  -1049.48 -880.619
            -1287.38 -468.568  -1370 0  -1287.38 468.568  -1049.48 880.619
            -685 1186.45  -237.898 1349.19  237.898 1349.19  685 1186.45
            1049.48 880.619  1287.38 468.568  1370 0))
      (outline (path signal 100  0 0  2540 0))
      (outline (path signal 120  1370 0  1440 0))
      (outline (path signal 50  -1500 1500  -1500 -1500))
      (outline (path signal 50  -1500 -1500  3590 -1500))
      (outline (path signal 50  3590 -1500  3590 1500))
      (outline (path signal 50  3590 1500  -1500 1500))
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-8_W7.62mm"
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -9150  8700 1550))
      (outline (path signal 50  -1100 -9150  8700 -9150))
      (outline (path signal 50  -1100 1550  -1100 -9150))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -8950  6460 1330))
      (outline (path signal 120  1160 -8950  6460 -8950))
      (outline (path signal 120  1160 1330  1160 -8950))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 8 7620 0)
    )
    (padstack Round[A]Pad_10160_um
      (shape (circle F.Cu 10160))
      (shape (circle In1.Cu 10160))
      (shape (circle In2.Cu 10160))
      (shape (circle B.Cu 10160))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle In1.Cu 1600))
      (shape (circle In2.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle In1.Cu 1800))
      (shape (circle In2.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path In1.Cu 1600  0 0  0 0))
      (shape (path In2.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect In1.Cu -800 -800 800 800))
      (shape (rect In2.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect In1.Cu -900 -900 900 900))
      (shape (rect In2.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-3]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle In1.Cu 800))
      (shape (circle In2.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "Net-(D1-Pad1)"
      (pins D1-1 U1-7)
    )
    (net "Net-(D1-Pad2)"
      (pins D1-2 R1-1)
    )
    (net VCC
      (pins J1-1 R1-2 U1-1)
    )
    (net GND
      (pins J1-3 U1-8)
    )
    (net "Net-(J1-Pad2)"
      (pins J1-2 R2-2)
    )
    (net /INPUT
      (pins R2-1 U1-6)
    )
    (net "Net-(U1-Pad5)"
      (pins U1-5)
    )
    (net "Net-(U1-Pad2)"
      (pins U1-2)
    )
    (net "Net-(U1-Pad3)"
      (pins U1-3)
    )
    (net "Net-(U1-Pad4)"
      (pins U1-4)
    )
    (class kicad_default "" /INPUT GND "Net-(D1-Pad1)" "Net-(D1-Pad2)" "Net-(J1-Pad2)"
      "Net-(U1-Pad2)" "Net-(U1-Pad3)" "Net-(U1-Pad4)" "Net-(U1-Pad5)" VCC
      (circuit
        (use_via Via[0-3]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
