{"vcs1":{"timestamp_begin":1746691094.565268299, "rt":6.94, "ut":6.47, "st":0.31}}
{"vcselab":{"timestamp_begin":1746691101.584620454, "rt":0.29, "ut":0.17, "st":0.11}}
{"link":{"timestamp_begin":1746691101.936644523, "rt":0.30, "ut":0.15, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746691094.263919623}
{"VCS_COMP_START_TIME": 1746691094.263919623}
{"VCS_COMP_END_TIME": 1746691102.300487355}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 380488}}
{"vcselab": {"peak_mem": 174916}}
