Source Block: hdl/library/util_axis_fifo/util_axis_fifo_address_generator.v@123:133@HdlStmAssign
//------------------------------------------------------------------------------
// Output assignments
//------------------------------------------------------------------------------

assign s_axis_waddr = s_axis_waddr_reg[ADDRESS_WIDTH-1:0];
assign m_axis_raddr = m_axis_raddr_reg[ADDRESS_WIDTH-1:0];

//------------------------------------------------------------------------------
// CDC circuits for double clock configuration
//------------------------------------------------------------------------------


Diff Content:
- 128 assign m_axis_raddr = m_axis_raddr_reg[ADDRESS_WIDTH-1:0];

Clone Blocks:
Clone Blocks 1:
hdl/library/util_axis_fifo/util_axis_fifo_address_generator.v@122:132

//------------------------------------------------------------------------------
// Output assignments
//------------------------------------------------------------------------------

assign s_axis_waddr = s_axis_waddr_reg[ADDRESS_WIDTH-1:0];
assign m_axis_raddr = m_axis_raddr_reg[ADDRESS_WIDTH-1:0];

//------------------------------------------------------------------------------
// CDC circuits for double clock configuration
//------------------------------------------------------------------------------

