# SystemVerilog_30DAYS
30 days of System Verilog to finish complete System verilog
